
receiver board.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d44  0800013c  0800013c  0000113c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  08003e80  08003e80  00004e80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003f5c  08003f5c  00005068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003f5c  08003f5c  00004f5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003f64  08003f64  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003f64  08003f64  00004f64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003f68  08003f68  00004f68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08003f6c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000204  20000068  08003fd4  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000026c  08003fd4  0000526c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000080fd  00000000  00000000  00005091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018d2  00000000  00000000  0000d18e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000788  00000000  00000000  0000ea60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005b8  00000000  00000000  0000f1e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000164eb  00000000  00000000  0000f7a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008673  00000000  00000000  00025c8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008775e  00000000  00000000  0002e2fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b5a5c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002580  00000000  00000000  000b5aa0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  000b8020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	@ (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	@ (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000068 	.word	0x20000068
 8000158:	00000000 	.word	0x00000000
 800015c:	08003e68 	.word	0x08003e68

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	@ (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	@ (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	@ (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	2000006c 	.word	0x2000006c
 8000178:	08003e68 	.word	0x08003e68

0800017c <__aeabi_uldivmod>:
 800017c:	b953      	cbnz	r3, 8000194 <__aeabi_uldivmod+0x18>
 800017e:	b94a      	cbnz	r2, 8000194 <__aeabi_uldivmod+0x18>
 8000180:	2900      	cmp	r1, #0
 8000182:	bf08      	it	eq
 8000184:	2800      	cmpeq	r0, #0
 8000186:	bf1c      	itt	ne
 8000188:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 800018c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000190:	f000 b98c 	b.w	80004ac <__aeabi_idiv0>
 8000194:	f1ad 0c08 	sub.w	ip, sp, #8
 8000198:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019c:	f000 f806 	bl	80001ac <__udivmoddi4>
 80001a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a8:	b004      	add	sp, #16
 80001aa:	4770      	bx	lr

080001ac <__udivmoddi4>:
 80001ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b0:	9d08      	ldr	r5, [sp, #32]
 80001b2:	468e      	mov	lr, r1
 80001b4:	4604      	mov	r4, r0
 80001b6:	4688      	mov	r8, r1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	d14a      	bne.n	8000252 <__udivmoddi4+0xa6>
 80001bc:	428a      	cmp	r2, r1
 80001be:	4617      	mov	r7, r2
 80001c0:	d962      	bls.n	8000288 <__udivmoddi4+0xdc>
 80001c2:	fab2 f682 	clz	r6, r2
 80001c6:	b14e      	cbz	r6, 80001dc <__udivmoddi4+0x30>
 80001c8:	f1c6 0320 	rsb	r3, r6, #32
 80001cc:	fa01 f806 	lsl.w	r8, r1, r6
 80001d0:	fa20 f303 	lsr.w	r3, r0, r3
 80001d4:	40b7      	lsls	r7, r6
 80001d6:	ea43 0808 	orr.w	r8, r3, r8
 80001da:	40b4      	lsls	r4, r6
 80001dc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80001e0:	fbb8 f1fe 	udiv	r1, r8, lr
 80001e4:	fa1f fc87 	uxth.w	ip, r7
 80001e8:	fb0e 8811 	mls	r8, lr, r1, r8
 80001ec:	fb01 f20c 	mul.w	r2, r1, ip
 80001f0:	0c23      	lsrs	r3, r4, #16
 80001f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80001f6:	429a      	cmp	r2, r3
 80001f8:	d909      	bls.n	800020e <__udivmoddi4+0x62>
 80001fa:	18fb      	adds	r3, r7, r3
 80001fc:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000200:	f080 80eb 	bcs.w	80003da <__udivmoddi4+0x22e>
 8000204:	429a      	cmp	r2, r3
 8000206:	f240 80e8 	bls.w	80003da <__udivmoddi4+0x22e>
 800020a:	3902      	subs	r1, #2
 800020c:	443b      	add	r3, r7
 800020e:	1a9a      	subs	r2, r3, r2
 8000210:	fbb2 f0fe 	udiv	r0, r2, lr
 8000214:	fb0e 2210 	mls	r2, lr, r0, r2
 8000218:	fb00 fc0c 	mul.w	ip, r0, ip
 800021c:	b2a3      	uxth	r3, r4
 800021e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000222:	459c      	cmp	ip, r3
 8000224:	d909      	bls.n	800023a <__udivmoddi4+0x8e>
 8000226:	18fb      	adds	r3, r7, r3
 8000228:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 800022c:	f080 80d7 	bcs.w	80003de <__udivmoddi4+0x232>
 8000230:	459c      	cmp	ip, r3
 8000232:	f240 80d4 	bls.w	80003de <__udivmoddi4+0x232>
 8000236:	443b      	add	r3, r7
 8000238:	3802      	subs	r0, #2
 800023a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800023e:	2100      	movs	r1, #0
 8000240:	eba3 030c 	sub.w	r3, r3, ip
 8000244:	b11d      	cbz	r5, 800024e <__udivmoddi4+0xa2>
 8000246:	2200      	movs	r2, #0
 8000248:	40f3      	lsrs	r3, r6
 800024a:	e9c5 3200 	strd	r3, r2, [r5]
 800024e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000252:	428b      	cmp	r3, r1
 8000254:	d905      	bls.n	8000262 <__udivmoddi4+0xb6>
 8000256:	b10d      	cbz	r5, 800025c <__udivmoddi4+0xb0>
 8000258:	e9c5 0100 	strd	r0, r1, [r5]
 800025c:	2100      	movs	r1, #0
 800025e:	4608      	mov	r0, r1
 8000260:	e7f5      	b.n	800024e <__udivmoddi4+0xa2>
 8000262:	fab3 f183 	clz	r1, r3
 8000266:	2900      	cmp	r1, #0
 8000268:	d146      	bne.n	80002f8 <__udivmoddi4+0x14c>
 800026a:	4573      	cmp	r3, lr
 800026c:	d302      	bcc.n	8000274 <__udivmoddi4+0xc8>
 800026e:	4282      	cmp	r2, r0
 8000270:	f200 8108 	bhi.w	8000484 <__udivmoddi4+0x2d8>
 8000274:	1a84      	subs	r4, r0, r2
 8000276:	eb6e 0203 	sbc.w	r2, lr, r3
 800027a:	2001      	movs	r0, #1
 800027c:	4690      	mov	r8, r2
 800027e:	2d00      	cmp	r5, #0
 8000280:	d0e5      	beq.n	800024e <__udivmoddi4+0xa2>
 8000282:	e9c5 4800 	strd	r4, r8, [r5]
 8000286:	e7e2      	b.n	800024e <__udivmoddi4+0xa2>
 8000288:	2a00      	cmp	r2, #0
 800028a:	f000 8091 	beq.w	80003b0 <__udivmoddi4+0x204>
 800028e:	fab2 f682 	clz	r6, r2
 8000292:	2e00      	cmp	r6, #0
 8000294:	f040 80a5 	bne.w	80003e2 <__udivmoddi4+0x236>
 8000298:	1a8a      	subs	r2, r1, r2
 800029a:	2101      	movs	r1, #1
 800029c:	0c03      	lsrs	r3, r0, #16
 800029e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002a2:	b280      	uxth	r0, r0
 80002a4:	b2bc      	uxth	r4, r7
 80002a6:	fbb2 fcfe 	udiv	ip, r2, lr
 80002aa:	fb0e 221c 	mls	r2, lr, ip, r2
 80002ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b2:	fb04 f20c 	mul.w	r2, r4, ip
 80002b6:	429a      	cmp	r2, r3
 80002b8:	d907      	bls.n	80002ca <__udivmoddi4+0x11e>
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80002c0:	d202      	bcs.n	80002c8 <__udivmoddi4+0x11c>
 80002c2:	429a      	cmp	r2, r3
 80002c4:	f200 80e3 	bhi.w	800048e <__udivmoddi4+0x2e2>
 80002c8:	46c4      	mov	ip, r8
 80002ca:	1a9b      	subs	r3, r3, r2
 80002cc:	fbb3 f2fe 	udiv	r2, r3, lr
 80002d0:	fb0e 3312 	mls	r3, lr, r2, r3
 80002d4:	fb02 f404 	mul.w	r4, r2, r4
 80002d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80002dc:	429c      	cmp	r4, r3
 80002de:	d907      	bls.n	80002f0 <__udivmoddi4+0x144>
 80002e0:	18fb      	adds	r3, r7, r3
 80002e2:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80002e6:	d202      	bcs.n	80002ee <__udivmoddi4+0x142>
 80002e8:	429c      	cmp	r4, r3
 80002ea:	f200 80cd 	bhi.w	8000488 <__udivmoddi4+0x2dc>
 80002ee:	4602      	mov	r2, r0
 80002f0:	1b1b      	subs	r3, r3, r4
 80002f2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80002f6:	e7a5      	b.n	8000244 <__udivmoddi4+0x98>
 80002f8:	f1c1 0620 	rsb	r6, r1, #32
 80002fc:	408b      	lsls	r3, r1
 80002fe:	fa22 f706 	lsr.w	r7, r2, r6
 8000302:	431f      	orrs	r7, r3
 8000304:	fa2e fa06 	lsr.w	sl, lr, r6
 8000308:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800030c:	fbba f8f9 	udiv	r8, sl, r9
 8000310:	fa0e fe01 	lsl.w	lr, lr, r1
 8000314:	fa20 f306 	lsr.w	r3, r0, r6
 8000318:	fb09 aa18 	mls	sl, r9, r8, sl
 800031c:	fa1f fc87 	uxth.w	ip, r7
 8000320:	ea43 030e 	orr.w	r3, r3, lr
 8000324:	fa00 fe01 	lsl.w	lr, r0, r1
 8000328:	fb08 f00c 	mul.w	r0, r8, ip
 800032c:	0c1c      	lsrs	r4, r3, #16
 800032e:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000332:	42a0      	cmp	r0, r4
 8000334:	fa02 f201 	lsl.w	r2, r2, r1
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x1a4>
 800033a:	193c      	adds	r4, r7, r4
 800033c:	f108 3aff 	add.w	sl, r8, #4294967295	@ 0xffffffff
 8000340:	f080 809e 	bcs.w	8000480 <__udivmoddi4+0x2d4>
 8000344:	42a0      	cmp	r0, r4
 8000346:	f240 809b 	bls.w	8000480 <__udivmoddi4+0x2d4>
 800034a:	f1a8 0802 	sub.w	r8, r8, #2
 800034e:	443c      	add	r4, r7
 8000350:	1a24      	subs	r4, r4, r0
 8000352:	b298      	uxth	r0, r3
 8000354:	fbb4 f3f9 	udiv	r3, r4, r9
 8000358:	fb09 4413 	mls	r4, r9, r3, r4
 800035c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000360:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000364:	45a4      	cmp	ip, r4
 8000366:	d909      	bls.n	800037c <__udivmoddi4+0x1d0>
 8000368:	193c      	adds	r4, r7, r4
 800036a:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 800036e:	f080 8085 	bcs.w	800047c <__udivmoddi4+0x2d0>
 8000372:	45a4      	cmp	ip, r4
 8000374:	f240 8082 	bls.w	800047c <__udivmoddi4+0x2d0>
 8000378:	3b02      	subs	r3, #2
 800037a:	443c      	add	r4, r7
 800037c:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000380:	eba4 040c 	sub.w	r4, r4, ip
 8000384:	fba0 8c02 	umull	r8, ip, r0, r2
 8000388:	4564      	cmp	r4, ip
 800038a:	4643      	mov	r3, r8
 800038c:	46e1      	mov	r9, ip
 800038e:	d364      	bcc.n	800045a <__udivmoddi4+0x2ae>
 8000390:	d061      	beq.n	8000456 <__udivmoddi4+0x2aa>
 8000392:	b15d      	cbz	r5, 80003ac <__udivmoddi4+0x200>
 8000394:	ebbe 0203 	subs.w	r2, lr, r3
 8000398:	eb64 0409 	sbc.w	r4, r4, r9
 800039c:	fa04 f606 	lsl.w	r6, r4, r6
 80003a0:	fa22 f301 	lsr.w	r3, r2, r1
 80003a4:	431e      	orrs	r6, r3
 80003a6:	40cc      	lsrs	r4, r1
 80003a8:	e9c5 6400 	strd	r6, r4, [r5]
 80003ac:	2100      	movs	r1, #0
 80003ae:	e74e      	b.n	800024e <__udivmoddi4+0xa2>
 80003b0:	fbb1 fcf2 	udiv	ip, r1, r2
 80003b4:	0c01      	lsrs	r1, r0, #16
 80003b6:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80003ba:	b280      	uxth	r0, r0
 80003bc:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80003c0:	463b      	mov	r3, r7
 80003c2:	fbb1 f1f7 	udiv	r1, r1, r7
 80003c6:	4638      	mov	r0, r7
 80003c8:	463c      	mov	r4, r7
 80003ca:	46b8      	mov	r8, r7
 80003cc:	46be      	mov	lr, r7
 80003ce:	2620      	movs	r6, #32
 80003d0:	eba2 0208 	sub.w	r2, r2, r8
 80003d4:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80003d8:	e765      	b.n	80002a6 <__udivmoddi4+0xfa>
 80003da:	4601      	mov	r1, r0
 80003dc:	e717      	b.n	800020e <__udivmoddi4+0x62>
 80003de:	4610      	mov	r0, r2
 80003e0:	e72b      	b.n	800023a <__udivmoddi4+0x8e>
 80003e2:	f1c6 0120 	rsb	r1, r6, #32
 80003e6:	fa2e fc01 	lsr.w	ip, lr, r1
 80003ea:	40b7      	lsls	r7, r6
 80003ec:	fa0e fe06 	lsl.w	lr, lr, r6
 80003f0:	fa20 f101 	lsr.w	r1, r0, r1
 80003f4:	ea41 010e 	orr.w	r1, r1, lr
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	fbbc f8fe 	udiv	r8, ip, lr
 8000400:	b2bc      	uxth	r4, r7
 8000402:	fb0e cc18 	mls	ip, lr, r8, ip
 8000406:	fb08 f904 	mul.w	r9, r8, r4
 800040a:	0c0a      	lsrs	r2, r1, #16
 800040c:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8000410:	40b0      	lsls	r0, r6
 8000412:	4591      	cmp	r9, r2
 8000414:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000418:	b280      	uxth	r0, r0
 800041a:	d93e      	bls.n	800049a <__udivmoddi4+0x2ee>
 800041c:	18ba      	adds	r2, r7, r2
 800041e:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000422:	d201      	bcs.n	8000428 <__udivmoddi4+0x27c>
 8000424:	4591      	cmp	r9, r2
 8000426:	d81f      	bhi.n	8000468 <__udivmoddi4+0x2bc>
 8000428:	eba2 0209 	sub.w	r2, r2, r9
 800042c:	fbb2 f9fe 	udiv	r9, r2, lr
 8000430:	fb09 f804 	mul.w	r8, r9, r4
 8000434:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000438:	b28a      	uxth	r2, r1
 800043a:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 800043e:	4542      	cmp	r2, r8
 8000440:	d229      	bcs.n	8000496 <__udivmoddi4+0x2ea>
 8000442:	18ba      	adds	r2, r7, r2
 8000444:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000448:	d2c2      	bcs.n	80003d0 <__udivmoddi4+0x224>
 800044a:	4542      	cmp	r2, r8
 800044c:	d2c0      	bcs.n	80003d0 <__udivmoddi4+0x224>
 800044e:	f1a9 0102 	sub.w	r1, r9, #2
 8000452:	443a      	add	r2, r7
 8000454:	e7bc      	b.n	80003d0 <__udivmoddi4+0x224>
 8000456:	45c6      	cmp	lr, r8
 8000458:	d29b      	bcs.n	8000392 <__udivmoddi4+0x1e6>
 800045a:	ebb8 0302 	subs.w	r3, r8, r2
 800045e:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000462:	3801      	subs	r0, #1
 8000464:	46e1      	mov	r9, ip
 8000466:	e794      	b.n	8000392 <__udivmoddi4+0x1e6>
 8000468:	eba7 0909 	sub.w	r9, r7, r9
 800046c:	444a      	add	r2, r9
 800046e:	fbb2 f9fe 	udiv	r9, r2, lr
 8000472:	f1a8 0c02 	sub.w	ip, r8, #2
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	e7db      	b.n	8000434 <__udivmoddi4+0x288>
 800047c:	4603      	mov	r3, r0
 800047e:	e77d      	b.n	800037c <__udivmoddi4+0x1d0>
 8000480:	46d0      	mov	r8, sl
 8000482:	e765      	b.n	8000350 <__udivmoddi4+0x1a4>
 8000484:	4608      	mov	r0, r1
 8000486:	e6fa      	b.n	800027e <__udivmoddi4+0xd2>
 8000488:	443b      	add	r3, r7
 800048a:	3a02      	subs	r2, #2
 800048c:	e730      	b.n	80002f0 <__udivmoddi4+0x144>
 800048e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000492:	443b      	add	r3, r7
 8000494:	e719      	b.n	80002ca <__udivmoddi4+0x11e>
 8000496:	4649      	mov	r1, r9
 8000498:	e79a      	b.n	80003d0 <__udivmoddi4+0x224>
 800049a:	eba2 0209 	sub.w	r2, r2, r9
 800049e:	fbb2 f9fe 	udiv	r9, r2, lr
 80004a2:	46c4      	mov	ip, r8
 80004a4:	fb09 f804 	mul.w	r8, r9, r4
 80004a8:	e7c4      	b.n	8000434 <__udivmoddi4+0x288>
 80004aa:	bf00      	nop

080004ac <__aeabi_idiv0>:
 80004ac:	4770      	bx	lr
 80004ae:	bf00      	nop

080004b0 <Update_BarGraph.0>:
  printf("Receiver Ready\r\n");

  HAL_UART_Receive_IT(&huart1, (uint8_t*)&rx_byte, 1);

  void Update_BarGraph(uint16_t value)
  {
 80004b0:	b5b0      	push	{r4, r5, r7, lr}
 80004b2:	b094      	sub	sp, #80	@ 0x50
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	4603      	mov	r3, r0
 80004b8:	80fb      	strh	r3, [r7, #6]
 80004ba:	f8c7 c000 	str.w	ip, [r7]
      GPIO_TypeDef* led_ports[] = {
 80004be:	4b28      	ldr	r3, [pc, #160]	@ (8000560 <Update_BarGraph.0+0xb0>)
 80004c0:	f107 0420 	add.w	r4, r7, #32
 80004c4:	461d      	mov	r5, r3
 80004c6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80004c8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80004ca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80004cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80004ce:	e895 0003 	ldmia.w	r5, {r0, r1}
 80004d2:	e884 0003 	stmia.w	r4, {r0, r1}
          diode_1_GPIO_Port, diode_2_GPIO_Port, diode_3_GPIO_Port, diode_4_GPIO_Port,
          diode_5_GPIO_Port, diode_6_GPIO_Port, diode_7_GPIO_Port, diode_8_GPIO_Port,
          diode_9_GPIO_Port, diode_10_GPIO_Port
      };

      uint16_t led_pins[] = {
 80004d6:	4b23      	ldr	r3, [pc, #140]	@ (8000564 <Update_BarGraph.0+0xb4>)
 80004d8:	f107 040c 	add.w	r4, r7, #12
 80004dc:	461d      	mov	r5, r3
 80004de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80004e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80004e2:	682b      	ldr	r3, [r5, #0]
 80004e4:	6023      	str	r3, [r4, #0]
          diode_5_Pin, diode_6_Pin, diode_7_Pin, diode_8_Pin,
          diode_9_Pin, diode_10_Pin
      };


      uint8_t leds_to_light = value / 10;
 80004e6:	88fb      	ldrh	r3, [r7, #6]
 80004e8:	4a1f      	ldr	r2, [pc, #124]	@ (8000568 <Update_BarGraph.0+0xb8>)
 80004ea:	fba2 2303 	umull	r2, r3, r2, r3
 80004ee:	08db      	lsrs	r3, r3, #3
 80004f0:	b29b      	uxth	r3, r3
 80004f2:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b

      for (int i = 0; i < 10; i++)
 80004f6:	2300      	movs	r3, #0
 80004f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80004fa:	e028      	b.n	800054e <Update_BarGraph.0+0x9e>
      {
          if (i < leds_to_light)
 80004fc:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000500:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000502:	429a      	cmp	r2, r3
 8000504:	da10      	bge.n	8000528 <Update_BarGraph.0+0x78>
          {
              HAL_GPIO_WritePin(led_ports[i], led_pins[i], GPIO_PIN_SET);
 8000506:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000508:	009b      	lsls	r3, r3, #2
 800050a:	3350      	adds	r3, #80	@ 0x50
 800050c:	443b      	add	r3, r7
 800050e:	f853 0c30 	ldr.w	r0, [r3, #-48]
 8000512:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000514:	005b      	lsls	r3, r3, #1
 8000516:	3350      	adds	r3, #80	@ 0x50
 8000518:	443b      	add	r3, r7
 800051a:	f833 3c44 	ldrh.w	r3, [r3, #-68]
 800051e:	2201      	movs	r2, #1
 8000520:	4619      	mov	r1, r3
 8000522:	f000 ff89 	bl	8001438 <HAL_GPIO_WritePin>
 8000526:	e00f      	b.n	8000548 <Update_BarGraph.0+0x98>
          }
          else
          {
              HAL_GPIO_WritePin(led_ports[i], led_pins[i], GPIO_PIN_RESET);
 8000528:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800052a:	009b      	lsls	r3, r3, #2
 800052c:	3350      	adds	r3, #80	@ 0x50
 800052e:	443b      	add	r3, r7
 8000530:	f853 0c30 	ldr.w	r0, [r3, #-48]
 8000534:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000536:	005b      	lsls	r3, r3, #1
 8000538:	3350      	adds	r3, #80	@ 0x50
 800053a:	443b      	add	r3, r7
 800053c:	f833 3c44 	ldrh.w	r3, [r3, #-68]
 8000540:	2200      	movs	r2, #0
 8000542:	4619      	mov	r1, r3
 8000544:	f000 ff78 	bl	8001438 <HAL_GPIO_WritePin>
      for (int i = 0; i < 10; i++)
 8000548:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800054a:	3301      	adds	r3, #1
 800054c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800054e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000550:	2b09      	cmp	r3, #9
 8000552:	ddd3      	ble.n	80004fc <Update_BarGraph.0+0x4c>
          }
      }
  }
 8000554:	bf00      	nop
 8000556:	bf00      	nop
 8000558:	3750      	adds	r7, #80	@ 0x50
 800055a:	46bd      	mov	sp, r7
 800055c:	bdb0      	pop	{r4, r5, r7, pc}
 800055e:	bf00      	nop
 8000560:	08003e80 	.word	0x08003e80
 8000564:	08003ea8 	.word	0x08003ea8
 8000568:	cccccccd 	.word	0xcccccccd

0800056c <main>:
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b086      	sub	sp, #24
 8000570:	af00      	add	r7, sp, #0
int main(void)
 8000572:	f107 0320 	add.w	r3, r7, #32
 8000576:	60bb      	str	r3, [r7, #8]
  HAL_Init();
 8000578:	f000 fbd3 	bl	8000d22 <HAL_Init>
  SystemClock_Config();
 800057c:	f000 f8da 	bl	8000734 <SystemClock_Config>
  MX_GPIO_Init();
 8000580:	f000 f97a 	bl	8000878 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000584:	f000 f924 	bl	80007d0 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000588:	f000 f94c 	bl	8000824 <MX_USART2_UART_Init>
  printf("Receiver Ready\r\n");
 800058c:	483e      	ldr	r0, [pc, #248]	@ (8000688 <main+0x11c>)
 800058e:	f002 fdff 	bl	8003190 <puts>
  HAL_UART_Receive_IT(&huart1, (uint8_t*)&rx_byte, 1);
 8000592:	2201      	movs	r2, #1
 8000594:	493d      	ldr	r1, [pc, #244]	@ (800068c <main+0x120>)
 8000596:	483e      	ldr	r0, [pc, #248]	@ (8000690 <main+0x124>)
 8000598:	f001 fece 	bl	8002338 <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint8_t rx_byte;
  uint8_t state = 0;
 800059c:	2300      	movs	r3, #0
 800059e:	75fb      	strb	r3, [r7, #23]
  uint8_t high_byte, low_byte, checksum;
  uint8_t help_val = 0;
 80005a0:	2300      	movs	r3, #0
 80005a2:	753b      	strb	r3, [r7, #20]

  uint8_t humidity = 0;
 80005a4:	2300      	movs	r3, #0
 80005a6:	74fb      	strb	r3, [r7, #19]
  uint8_t danger_level = 0;
 80005a8:	2300      	movs	r3, #0
 80005aa:	74bb      	strb	r3, [r7, #18]

  while (1)
  {
	  if (HAL_UART_Receive(&huart1, &rx_byte, 1, 10) == HAL_OK) {
 80005ac:	1df9      	adds	r1, r7, #7
 80005ae:	230a      	movs	r3, #10
 80005b0:	2201      	movs	r2, #1
 80005b2:	4837      	ldr	r0, [pc, #220]	@ (8000690 <main+0x124>)
 80005b4:	f001 fe29 	bl	800220a <HAL_UART_Receive>
 80005b8:	4603      	mov	r3, r0
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d1f6      	bne.n	80005ac <main+0x40>

	          switch (state) {
 80005be:	7dfb      	ldrb	r3, [r7, #23]
 80005c0:	2b03      	cmp	r3, #3
 80005c2:	d8f3      	bhi.n	80005ac <main+0x40>
 80005c4:	a201      	add	r2, pc, #4	@ (adr r2, 80005cc <main+0x60>)
 80005c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005ca:	bf00      	nop
 80005cc:	080005dd 	.word	0x080005dd
 80005d0:	080005fd 	.word	0x080005fd
 80005d4:	08000607 	.word	0x08000607
 80005d8:	08000611 	.word	0x08000611
	          case 0:
	                          if (rx_byte == 0x2D) {
 80005dc:	79fb      	ldrb	r3, [r7, #7]
 80005de:	2b2d      	cmp	r3, #45	@ 0x2d
 80005e0:	d104      	bne.n	80005ec <main+0x80>
	                        	  help_val = 1;
 80005e2:	2301      	movs	r3, #1
 80005e4:	753b      	strb	r3, [r7, #20]
	                              state = 1;
 80005e6:	2301      	movs	r3, #1
 80005e8:	75fb      	strb	r3, [r7, #23]
	                          }
	                          else if (rx_byte == 0x21) {
	                        	  help_val = 2;
	                              state = 1;
	                          }
	                          break;
 80005ea:	e04a      	b.n	8000682 <main+0x116>
	                          else if (rx_byte == 0x21) {
 80005ec:	79fb      	ldrb	r3, [r7, #7]
 80005ee:	2b21      	cmp	r3, #33	@ 0x21
 80005f0:	d147      	bne.n	8000682 <main+0x116>
	                        	  help_val = 2;
 80005f2:	2302      	movs	r3, #2
 80005f4:	753b      	strb	r3, [r7, #20]
	                              state = 1;
 80005f6:	2301      	movs	r3, #1
 80005f8:	75fb      	strb	r3, [r7, #23]
	                          break;
 80005fa:	e042      	b.n	8000682 <main+0x116>
	              case 1:
	                  high_byte = rx_byte;
 80005fc:	79fb      	ldrb	r3, [r7, #7]
 80005fe:	75bb      	strb	r3, [r7, #22]
	                  state = 2;
 8000600:	2302      	movs	r3, #2
 8000602:	75fb      	strb	r3, [r7, #23]
	                  break;
 8000604:	e03f      	b.n	8000686 <main+0x11a>

	              case 2:
	                  low_byte = rx_byte;
 8000606:	79fb      	ldrb	r3, [r7, #7]
 8000608:	757b      	strb	r3, [r7, #21]
	                  state = 3;
 800060a:	2303      	movs	r3, #3
 800060c:	75fb      	strb	r3, [r7, #23]
	                  break;
 800060e:	e03a      	b.n	8000686 <main+0x11a>

	              case 3:
	                  checksum = rx_byte;
 8000610:	79fb      	ldrb	r3, [r7, #7]
 8000612:	747b      	strb	r3, [r7, #17]
	                  if (checksum == (uint8_t)(high_byte + low_byte)) {
 8000614:	7dba      	ldrb	r2, [r7, #22]
 8000616:	7d7b      	ldrb	r3, [r7, #21]
 8000618:	4413      	add	r3, r2
 800061a:	b2db      	uxtb	r3, r3
 800061c:	7c7a      	ldrb	r2, [r7, #17]
 800061e:	429a      	cmp	r2, r3
 8000620:	d12c      	bne.n	800067c <main+0x110>
	                      uint16_t received_int = (high_byte << 8) | low_byte;
 8000622:	7dbb      	ldrb	r3, [r7, #22]
 8000624:	b21b      	sxth	r3, r3
 8000626:	021b      	lsls	r3, r3, #8
 8000628:	b21a      	sxth	r2, r3
 800062a:	7d7b      	ldrb	r3, [r7, #21]
 800062c:	b21b      	sxth	r3, r3
 800062e:	4313      	orrs	r3, r2
 8000630:	b21b      	sxth	r3, r3
 8000632:	81fb      	strh	r3, [r7, #14]

	                      if (help_val == 1)
 8000634:	7d3b      	ldrb	r3, [r7, #20]
 8000636:	2b01      	cmp	r3, #1
 8000638:	d10f      	bne.n	800065a <main+0xee>
	                      {
	                    	  humidity = received_int;
 800063a:	89fb      	ldrh	r3, [r7, #14]
 800063c:	74fb      	strb	r3, [r7, #19]
	                    	  Update_BarGraph(humidity);
 800063e:	7cfb      	ldrb	r3, [r7, #19]
 8000640:	b29b      	uxth	r3, r3
 8000642:	f107 0208 	add.w	r2, r7, #8
 8000646:	4694      	mov	ip, r2
 8000648:	4618      	mov	r0, r3
 800064a:	f7ff ff31 	bl	80004b0 <Update_BarGraph.0>
	                    	  printf("Humidity: %d\r\n", humidity);
 800064e:	7cfb      	ldrb	r3, [r7, #19]
 8000650:	4619      	mov	r1, r3
 8000652:	4810      	ldr	r0, [pc, #64]	@ (8000694 <main+0x128>)
 8000654:	f002 fd34 	bl	80030c0 <iprintf>
 8000658:	e010      	b.n	800067c <main+0x110>
	                      }
	                      else if (help_val == 2)
 800065a:	7d3b      	ldrb	r3, [r7, #20]
 800065c:	2b02      	cmp	r3, #2
 800065e:	d10d      	bne.n	800067c <main+0x110>
	                      {
	                    	  danger_level = received_int;
 8000660:	89fb      	ldrh	r3, [r7, #14]
 8000662:	74bb      	strb	r3, [r7, #18]
	                    	  Update_Danger_LEDs(danger_level);
 8000664:	7cbb      	ldrb	r3, [r7, #18]
 8000666:	f107 0208 	add.w	r2, r7, #8
 800066a:	4694      	mov	ip, r2
 800066c:	4618      	mov	r0, r3
 800066e:	f000 f815 	bl	800069c <Update_Danger_LEDs.1>
	                    	  printf("Danger level: %d\r\n", danger_level);
 8000672:	7cbb      	ldrb	r3, [r7, #18]
 8000674:	4619      	mov	r1, r3
 8000676:	4808      	ldr	r0, [pc, #32]	@ (8000698 <main+0x12c>)
 8000678:	f002 fd22 	bl	80030c0 <iprintf>
	                      }

	                  }

	                  state = 0;
 800067c:	2300      	movs	r3, #0
 800067e:	75fb      	strb	r3, [r7, #23]
	                  break;
 8000680:	e001      	b.n	8000686 <main+0x11a>
	                          break;
 8000682:	bf00      	nop
 8000684:	e792      	b.n	80005ac <main+0x40>
	  if (HAL_UART_Receive(&huart1, &rx_byte, 1, 10) == HAL_OK) {
 8000686:	e791      	b.n	80005ac <main+0x40>
 8000688:	08003ebc 	.word	0x08003ebc
 800068c:	20000114 	.word	0x20000114
 8000690:	20000084 	.word	0x20000084
 8000694:	08003ecc 	.word	0x08003ecc
 8000698:	08003edc 	.word	0x08003edc

0800069c <Update_Danger_LEDs.1>:
  {
 800069c:	b580      	push	{r7, lr}
 800069e:	b088      	sub	sp, #32
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	4603      	mov	r3, r0
 80006a4:	71fb      	strb	r3, [r7, #7]
 80006a6:	f8c7 c000 	str.w	ip, [r7]
      GPIO_TypeDef* danger_ports[] = { danger_1_GPIO_Port, danger_2_GPIO_Port, danger_3_GPIO_Port };
 80006aa:	4a20      	ldr	r2, [pc, #128]	@ (800072c <Update_Danger_LEDs.1+0x90>)
 80006ac:	f107 0310 	add.w	r3, r7, #16
 80006b0:	ca07      	ldmia	r2, {r0, r1, r2}
 80006b2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
      uint16_t danger_pins[]       = { danger_1_Pin,       danger_2_Pin,       danger_3_Pin       };
 80006b6:	4a1e      	ldr	r2, [pc, #120]	@ (8000730 <Update_Danger_LEDs.1+0x94>)
 80006b8:	f107 0308 	add.w	r3, r7, #8
 80006bc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80006c0:	6018      	str	r0, [r3, #0]
 80006c2:	3304      	adds	r3, #4
 80006c4:	8019      	strh	r1, [r3, #0]
      for (int i = 0; i < 3; i++)
 80006c6:	2300      	movs	r3, #0
 80006c8:	61fb      	str	r3, [r7, #28]
 80006ca:	e027      	b.n	800071c <Update_Danger_LEDs.1+0x80>
          if (i == level)
 80006cc:	79fb      	ldrb	r3, [r7, #7]
 80006ce:	69fa      	ldr	r2, [r7, #28]
 80006d0:	429a      	cmp	r2, r3
 80006d2:	d110      	bne.n	80006f6 <Update_Danger_LEDs.1+0x5a>
              HAL_GPIO_WritePin(danger_ports[i], danger_pins[i], GPIO_PIN_SET);
 80006d4:	69fb      	ldr	r3, [r7, #28]
 80006d6:	009b      	lsls	r3, r3, #2
 80006d8:	3320      	adds	r3, #32
 80006da:	443b      	add	r3, r7
 80006dc:	f853 0c10 	ldr.w	r0, [r3, #-16]
 80006e0:	69fb      	ldr	r3, [r7, #28]
 80006e2:	005b      	lsls	r3, r3, #1
 80006e4:	3320      	adds	r3, #32
 80006e6:	443b      	add	r3, r7
 80006e8:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80006ec:	2201      	movs	r2, #1
 80006ee:	4619      	mov	r1, r3
 80006f0:	f000 fea2 	bl	8001438 <HAL_GPIO_WritePin>
 80006f4:	e00f      	b.n	8000716 <Update_Danger_LEDs.1+0x7a>
              HAL_GPIO_WritePin(danger_ports[i], danger_pins[i], GPIO_PIN_RESET);
 80006f6:	69fb      	ldr	r3, [r7, #28]
 80006f8:	009b      	lsls	r3, r3, #2
 80006fa:	3320      	adds	r3, #32
 80006fc:	443b      	add	r3, r7
 80006fe:	f853 0c10 	ldr.w	r0, [r3, #-16]
 8000702:	69fb      	ldr	r3, [r7, #28]
 8000704:	005b      	lsls	r3, r3, #1
 8000706:	3320      	adds	r3, #32
 8000708:	443b      	add	r3, r7
 800070a:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 800070e:	2200      	movs	r2, #0
 8000710:	4619      	mov	r1, r3
 8000712:	f000 fe91 	bl	8001438 <HAL_GPIO_WritePin>
      for (int i = 0; i < 3; i++)
 8000716:	69fb      	ldr	r3, [r7, #28]
 8000718:	3301      	adds	r3, #1
 800071a:	61fb      	str	r3, [r7, #28]
 800071c:	69fb      	ldr	r3, [r7, #28]
 800071e:	2b02      	cmp	r3, #2
 8000720:	ddd4      	ble.n	80006cc <Update_Danger_LEDs.1+0x30>
  }
 8000722:	bf00      	nop
 8000724:	bf00      	nop
 8000726:	3720      	adds	r7, #32
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}
 800072c:	08003ef0 	.word	0x08003ef0
 8000730:	08003efc 	.word	0x08003efc

08000734 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b092      	sub	sp, #72	@ 0x48
 8000738:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800073a:	f107 0314 	add.w	r3, r7, #20
 800073e:	2234      	movs	r2, #52	@ 0x34
 8000740:	2100      	movs	r1, #0
 8000742:	4618      	mov	r0, r3
 8000744:	f002 fe04 	bl	8003350 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000748:	463b      	mov	r3, r7
 800074a:	2200      	movs	r2, #0
 800074c:	601a      	str	r2, [r3, #0]
 800074e:	605a      	str	r2, [r3, #4]
 8000750:	609a      	str	r2, [r3, #8]
 8000752:	60da      	str	r2, [r3, #12]
 8000754:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000756:	4b1d      	ldr	r3, [pc, #116]	@ (80007cc <SystemClock_Config+0x98>)
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 800075e:	4a1b      	ldr	r2, [pc, #108]	@ (80007cc <SystemClock_Config+0x98>)
 8000760:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000764:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000766:	2302      	movs	r3, #2
 8000768:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800076a:	2301      	movs	r3, #1
 800076c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800076e:	2310      	movs	r3, #16
 8000770:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000772:	2302      	movs	r3, #2
 8000774:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000776:	2300      	movs	r3, #0
 8000778:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800077a:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800077e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8000780:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8000784:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000786:	f107 0314 	add.w	r3, r7, #20
 800078a:	4618      	mov	r0, r3
 800078c:	f000 fe6c 	bl	8001468 <HAL_RCC_OscConfig>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d001      	beq.n	800079a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000796:	f000 f911 	bl	80009bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800079a:	230f      	movs	r3, #15
 800079c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800079e:	2303      	movs	r3, #3
 80007a0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007a2:	2300      	movs	r3, #0
 80007a4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007a6:	2300      	movs	r3, #0
 80007a8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007aa:	2300      	movs	r3, #0
 80007ac:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80007ae:	463b      	mov	r3, r7
 80007b0:	2101      	movs	r1, #1
 80007b2:	4618      	mov	r0, r3
 80007b4:	f001 f988 	bl	8001ac8 <HAL_RCC_ClockConfig>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d001      	beq.n	80007c2 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80007be:	f000 f8fd 	bl	80009bc <Error_Handler>
  }
}
 80007c2:	bf00      	nop
 80007c4:	3748      	adds	r7, #72	@ 0x48
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	40007000 	.word	0x40007000

080007d0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80007d4:	4b11      	ldr	r3, [pc, #68]	@ (800081c <MX_USART1_UART_Init+0x4c>)
 80007d6:	4a12      	ldr	r2, [pc, #72]	@ (8000820 <MX_USART1_UART_Init+0x50>)
 80007d8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 1200;
 80007da:	4b10      	ldr	r3, [pc, #64]	@ (800081c <MX_USART1_UART_Init+0x4c>)
 80007dc:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 80007e0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007e2:	4b0e      	ldr	r3, [pc, #56]	@ (800081c <MX_USART1_UART_Init+0x4c>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80007e8:	4b0c      	ldr	r3, [pc, #48]	@ (800081c <MX_USART1_UART_Init+0x4c>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80007ee:	4b0b      	ldr	r3, [pc, #44]	@ (800081c <MX_USART1_UART_Init+0x4c>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_RX;
 80007f4:	4b09      	ldr	r3, [pc, #36]	@ (800081c <MX_USART1_UART_Init+0x4c>)
 80007f6:	2204      	movs	r2, #4
 80007f8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007fa:	4b08      	ldr	r3, [pc, #32]	@ (800081c <MX_USART1_UART_Init+0x4c>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000800:	4b06      	ldr	r3, [pc, #24]	@ (800081c <MX_USART1_UART_Init+0x4c>)
 8000802:	2200      	movs	r2, #0
 8000804:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000806:	4805      	ldr	r0, [pc, #20]	@ (800081c <MX_USART1_UART_Init+0x4c>)
 8000808:	f001 fc24 	bl	8002054 <HAL_UART_Init>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d001      	beq.n	8000816 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000812:	f000 f8d3 	bl	80009bc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000816:	bf00      	nop
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	20000084 	.word	0x20000084
 8000820:	40013800 	.word	0x40013800

08000824 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000828:	4b11      	ldr	r3, [pc, #68]	@ (8000870 <MX_USART2_UART_Init+0x4c>)
 800082a:	4a12      	ldr	r2, [pc, #72]	@ (8000874 <MX_USART2_UART_Init+0x50>)
 800082c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800082e:	4b10      	ldr	r3, [pc, #64]	@ (8000870 <MX_USART2_UART_Init+0x4c>)
 8000830:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000834:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000836:	4b0e      	ldr	r3, [pc, #56]	@ (8000870 <MX_USART2_UART_Init+0x4c>)
 8000838:	2200      	movs	r2, #0
 800083a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800083c:	4b0c      	ldr	r3, [pc, #48]	@ (8000870 <MX_USART2_UART_Init+0x4c>)
 800083e:	2200      	movs	r2, #0
 8000840:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000842:	4b0b      	ldr	r3, [pc, #44]	@ (8000870 <MX_USART2_UART_Init+0x4c>)
 8000844:	2200      	movs	r2, #0
 8000846:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000848:	4b09      	ldr	r3, [pc, #36]	@ (8000870 <MX_USART2_UART_Init+0x4c>)
 800084a:	220c      	movs	r2, #12
 800084c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800084e:	4b08      	ldr	r3, [pc, #32]	@ (8000870 <MX_USART2_UART_Init+0x4c>)
 8000850:	2200      	movs	r2, #0
 8000852:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000854:	4b06      	ldr	r3, [pc, #24]	@ (8000870 <MX_USART2_UART_Init+0x4c>)
 8000856:	2200      	movs	r2, #0
 8000858:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800085a:	4805      	ldr	r0, [pc, #20]	@ (8000870 <MX_USART2_UART_Init+0x4c>)
 800085c:	f001 fbfa 	bl	8002054 <HAL_UART_Init>
 8000860:	4603      	mov	r3, r0
 8000862:	2b00      	cmp	r3, #0
 8000864:	d001      	beq.n	800086a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000866:	f000 f8a9 	bl	80009bc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800086a:	bf00      	nop
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	200000cc 	.word	0x200000cc
 8000874:	40004400 	.word	0x40004400

08000878 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b08a      	sub	sp, #40	@ 0x28
 800087c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800087e:	f107 0314 	add.w	r3, r7, #20
 8000882:	2200      	movs	r2, #0
 8000884:	601a      	str	r2, [r3, #0]
 8000886:	605a      	str	r2, [r3, #4]
 8000888:	609a      	str	r2, [r3, #8]
 800088a:	60da      	str	r2, [r3, #12]
 800088c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800088e:	4b3e      	ldr	r3, [pc, #248]	@ (8000988 <MX_GPIO_Init+0x110>)
 8000890:	69db      	ldr	r3, [r3, #28]
 8000892:	4a3d      	ldr	r2, [pc, #244]	@ (8000988 <MX_GPIO_Init+0x110>)
 8000894:	f043 0304 	orr.w	r3, r3, #4
 8000898:	61d3      	str	r3, [r2, #28]
 800089a:	4b3b      	ldr	r3, [pc, #236]	@ (8000988 <MX_GPIO_Init+0x110>)
 800089c:	69db      	ldr	r3, [r3, #28]
 800089e:	f003 0304 	and.w	r3, r3, #4
 80008a2:	613b      	str	r3, [r7, #16]
 80008a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008a6:	4b38      	ldr	r3, [pc, #224]	@ (8000988 <MX_GPIO_Init+0x110>)
 80008a8:	69db      	ldr	r3, [r3, #28]
 80008aa:	4a37      	ldr	r2, [pc, #220]	@ (8000988 <MX_GPIO_Init+0x110>)
 80008ac:	f043 0320 	orr.w	r3, r3, #32
 80008b0:	61d3      	str	r3, [r2, #28]
 80008b2:	4b35      	ldr	r3, [pc, #212]	@ (8000988 <MX_GPIO_Init+0x110>)
 80008b4:	69db      	ldr	r3, [r3, #28]
 80008b6:	f003 0320 	and.w	r3, r3, #32
 80008ba:	60fb      	str	r3, [r7, #12]
 80008bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008be:	4b32      	ldr	r3, [pc, #200]	@ (8000988 <MX_GPIO_Init+0x110>)
 80008c0:	69db      	ldr	r3, [r3, #28]
 80008c2:	4a31      	ldr	r2, [pc, #196]	@ (8000988 <MX_GPIO_Init+0x110>)
 80008c4:	f043 0301 	orr.w	r3, r3, #1
 80008c8:	61d3      	str	r3, [r2, #28]
 80008ca:	4b2f      	ldr	r3, [pc, #188]	@ (8000988 <MX_GPIO_Init+0x110>)
 80008cc:	69db      	ldr	r3, [r3, #28]
 80008ce:	f003 0301 	and.w	r3, r3, #1
 80008d2:	60bb      	str	r3, [r7, #8]
 80008d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008d6:	4b2c      	ldr	r3, [pc, #176]	@ (8000988 <MX_GPIO_Init+0x110>)
 80008d8:	69db      	ldr	r3, [r3, #28]
 80008da:	4a2b      	ldr	r2, [pc, #172]	@ (8000988 <MX_GPIO_Init+0x110>)
 80008dc:	f043 0302 	orr.w	r3, r3, #2
 80008e0:	61d3      	str	r3, [r2, #28]
 80008e2:	4b29      	ldr	r3, [pc, #164]	@ (8000988 <MX_GPIO_Init+0x110>)
 80008e4:	69db      	ldr	r3, [r3, #28]
 80008e6:	f003 0302 	and.w	r3, r3, #2
 80008ea:	607b      	str	r3, [r7, #4]
 80008ec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, diode_6_Pin|diode_5_Pin|diode_9_Pin|diode_10_Pin
 80008ee:	2200      	movs	r2, #0
 80008f0:	218f      	movs	r1, #143	@ 0x8f
 80008f2:	4826      	ldr	r0, [pc, #152]	@ (800098c <MX_GPIO_Init+0x114>)
 80008f4:	f000 fda0 	bl	8001438 <HAL_GPIO_WritePin>
                          |diode_7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, diode_1_Pin|diode_2_Pin|danger_3_Pin|diode_3_Pin, GPIO_PIN_RESET);
 80008f8:	2200      	movs	r2, #0
 80008fa:	2163      	movs	r1, #99	@ 0x63
 80008fc:	4824      	ldr	r0, [pc, #144]	@ (8000990 <MX_GPIO_Init+0x118>)
 80008fe:	f000 fd9b 	bl	8001438 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, diode_4_Pin|diode_8_Pin|danger_1_Pin|danger_2_Pin, GPIO_PIN_RESET);
 8000902:	2200      	movs	r2, #0
 8000904:	f240 3121 	movw	r1, #801	@ 0x321
 8000908:	4822      	ldr	r0, [pc, #136]	@ (8000994 <MX_GPIO_Init+0x11c>)
 800090a:	f000 fd95 	bl	8001438 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800090e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000912:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000914:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000918:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091a:	2300      	movs	r3, #0
 800091c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800091e:	f107 0314 	add.w	r3, r7, #20
 8000922:	4619      	mov	r1, r3
 8000924:	4819      	ldr	r0, [pc, #100]	@ (800098c <MX_GPIO_Init+0x114>)
 8000926:	f000 fbf7 	bl	8001118 <HAL_GPIO_Init>

  /*Configure GPIO pins : diode_6_Pin diode_5_Pin diode_9_Pin diode_10_Pin
                           diode_7_Pin */
  GPIO_InitStruct.Pin = diode_6_Pin|diode_5_Pin|diode_9_Pin|diode_10_Pin
 800092a:	238f      	movs	r3, #143	@ 0x8f
 800092c:	617b      	str	r3, [r7, #20]
                          |diode_7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800092e:	2301      	movs	r3, #1
 8000930:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000932:	2300      	movs	r3, #0
 8000934:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000936:	2300      	movs	r3, #0
 8000938:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800093a:	f107 0314 	add.w	r3, r7, #20
 800093e:	4619      	mov	r1, r3
 8000940:	4812      	ldr	r0, [pc, #72]	@ (800098c <MX_GPIO_Init+0x114>)
 8000942:	f000 fbe9 	bl	8001118 <HAL_GPIO_Init>

  /*Configure GPIO pins : diode_1_Pin diode_2_Pin danger_3_Pin diode_3_Pin */
  GPIO_InitStruct.Pin = diode_1_Pin|diode_2_Pin|danger_3_Pin|diode_3_Pin;
 8000946:	2363      	movs	r3, #99	@ 0x63
 8000948:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800094a:	2301      	movs	r3, #1
 800094c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094e:	2300      	movs	r3, #0
 8000950:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000952:	2300      	movs	r3, #0
 8000954:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000956:	f107 0314 	add.w	r3, r7, #20
 800095a:	4619      	mov	r1, r3
 800095c:	480c      	ldr	r0, [pc, #48]	@ (8000990 <MX_GPIO_Init+0x118>)
 800095e:	f000 fbdb 	bl	8001118 <HAL_GPIO_Init>

  /*Configure GPIO pins : diode_4_Pin diode_8_Pin danger_1_Pin danger_2_Pin */
  GPIO_InitStruct.Pin = diode_4_Pin|diode_8_Pin|danger_1_Pin|danger_2_Pin;
 8000962:	f240 3321 	movw	r3, #801	@ 0x321
 8000966:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000968:	2301      	movs	r3, #1
 800096a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096c:	2300      	movs	r3, #0
 800096e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000970:	2300      	movs	r3, #0
 8000972:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000974:	f107 0314 	add.w	r3, r7, #20
 8000978:	4619      	mov	r1, r3
 800097a:	4806      	ldr	r0, [pc, #24]	@ (8000994 <MX_GPIO_Init+0x11c>)
 800097c:	f000 fbcc 	bl	8001118 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000980:	bf00      	nop
 8000982:	3728      	adds	r7, #40	@ 0x28
 8000984:	46bd      	mov	sp, r7
 8000986:	bd80      	pop	{r7, pc}
 8000988:	40023800 	.word	0x40023800
 800098c:	40020800 	.word	0x40020800
 8000990:	40020000 	.word	0x40020000
 8000994:	40020400 	.word	0x40020400

08000998 <__io_putchar>:

/* USER CODE BEGIN 4 */

int __io_putchar(int ch)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b082      	sub	sp, #8
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80009a0:	1d39      	adds	r1, r7, #4
 80009a2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80009a6:	2201      	movs	r2, #1
 80009a8:	4803      	ldr	r0, [pc, #12]	@ (80009b8 <__io_putchar+0x20>)
 80009aa:	f001 fba3 	bl	80020f4 <HAL_UART_Transmit>
  return ch;
 80009ae:	687b      	ldr	r3, [r7, #4]
}
 80009b0:	4618      	mov	r0, r3
 80009b2:	3708      	adds	r7, #8
 80009b4:	46bd      	mov	sp, r7
 80009b6:	bd80      	pop	{r7, pc}
 80009b8:	200000cc 	.word	0x200000cc

080009bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009c0:	b672      	cpsid	i
}
 80009c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009c4:	bf00      	nop
 80009c6:	e7fd      	b.n	80009c4 <Error_Handler+0x8>

080009c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b084      	sub	sp, #16
 80009cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 80009ce:	4b15      	ldr	r3, [pc, #84]	@ (8000a24 <HAL_MspInit+0x5c>)
 80009d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80009d2:	4a14      	ldr	r2, [pc, #80]	@ (8000a24 <HAL_MspInit+0x5c>)
 80009d4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009d8:	6253      	str	r3, [r2, #36]	@ 0x24
 80009da:	4b12      	ldr	r3, [pc, #72]	@ (8000a24 <HAL_MspInit+0x5c>)
 80009dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80009de:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80009e2:	60fb      	str	r3, [r7, #12]
 80009e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009e6:	4b0f      	ldr	r3, [pc, #60]	@ (8000a24 <HAL_MspInit+0x5c>)
 80009e8:	6a1b      	ldr	r3, [r3, #32]
 80009ea:	4a0e      	ldr	r2, [pc, #56]	@ (8000a24 <HAL_MspInit+0x5c>)
 80009ec:	f043 0301 	orr.w	r3, r3, #1
 80009f0:	6213      	str	r3, [r2, #32]
 80009f2:	4b0c      	ldr	r3, [pc, #48]	@ (8000a24 <HAL_MspInit+0x5c>)
 80009f4:	6a1b      	ldr	r3, [r3, #32]
 80009f6:	f003 0301 	and.w	r3, r3, #1
 80009fa:	60bb      	str	r3, [r7, #8]
 80009fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009fe:	4b09      	ldr	r3, [pc, #36]	@ (8000a24 <HAL_MspInit+0x5c>)
 8000a00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a02:	4a08      	ldr	r2, [pc, #32]	@ (8000a24 <HAL_MspInit+0x5c>)
 8000a04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a08:	6253      	str	r3, [r2, #36]	@ 0x24
 8000a0a:	4b06      	ldr	r3, [pc, #24]	@ (8000a24 <HAL_MspInit+0x5c>)
 8000a0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a12:	607b      	str	r3, [r7, #4]
 8000a14:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000a16:	2007      	movs	r0, #7
 8000a18:	f000 fabe 	bl	8000f98 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a1c:	bf00      	nop
 8000a1e:	3710      	adds	r7, #16
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	40023800 	.word	0x40023800

08000a28 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b08c      	sub	sp, #48	@ 0x30
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a30:	f107 031c 	add.w	r3, r7, #28
 8000a34:	2200      	movs	r2, #0
 8000a36:	601a      	str	r2, [r3, #0]
 8000a38:	605a      	str	r2, [r3, #4]
 8000a3a:	609a      	str	r2, [r3, #8]
 8000a3c:	60da      	str	r2, [r3, #12]
 8000a3e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	4a32      	ldr	r2, [pc, #200]	@ (8000b10 <HAL_UART_MspInit+0xe8>)
 8000a46:	4293      	cmp	r3, r2
 8000a48:	d131      	bne.n	8000aae <HAL_UART_MspInit+0x86>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a4a:	4b32      	ldr	r3, [pc, #200]	@ (8000b14 <HAL_UART_MspInit+0xec>)
 8000a4c:	6a1b      	ldr	r3, [r3, #32]
 8000a4e:	4a31      	ldr	r2, [pc, #196]	@ (8000b14 <HAL_UART_MspInit+0xec>)
 8000a50:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a54:	6213      	str	r3, [r2, #32]
 8000a56:	4b2f      	ldr	r3, [pc, #188]	@ (8000b14 <HAL_UART_MspInit+0xec>)
 8000a58:	6a1b      	ldr	r3, [r3, #32]
 8000a5a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a5e:	61bb      	str	r3, [r7, #24]
 8000a60:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a62:	4b2c      	ldr	r3, [pc, #176]	@ (8000b14 <HAL_UART_MspInit+0xec>)
 8000a64:	69db      	ldr	r3, [r3, #28]
 8000a66:	4a2b      	ldr	r2, [pc, #172]	@ (8000b14 <HAL_UART_MspInit+0xec>)
 8000a68:	f043 0301 	orr.w	r3, r3, #1
 8000a6c:	61d3      	str	r3, [r2, #28]
 8000a6e:	4b29      	ldr	r3, [pc, #164]	@ (8000b14 <HAL_UART_MspInit+0xec>)
 8000a70:	69db      	ldr	r3, [r3, #28]
 8000a72:	f003 0301 	and.w	r3, r3, #1
 8000a76:	617b      	str	r3, [r7, #20]
 8000a78:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000a7a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000a7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a80:	2302      	movs	r3, #2
 8000a82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a84:	2300      	movs	r3, #0
 8000a86:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a88:	2303      	movs	r3, #3
 8000a8a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000a8c:	2307      	movs	r3, #7
 8000a8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a90:	f107 031c 	add.w	r3, r7, #28
 8000a94:	4619      	mov	r1, r3
 8000a96:	4820      	ldr	r0, [pc, #128]	@ (8000b18 <HAL_UART_MspInit+0xf0>)
 8000a98:	f000 fb3e 	bl	8001118 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	2100      	movs	r1, #0
 8000aa0:	2025      	movs	r0, #37	@ 0x25
 8000aa2:	f000 fa84 	bl	8000fae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000aa6:	2025      	movs	r0, #37	@ 0x25
 8000aa8:	f000 fa9d 	bl	8000fe6 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8000aac:	e02c      	b.n	8000b08 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART2)
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	4a1a      	ldr	r2, [pc, #104]	@ (8000b1c <HAL_UART_MspInit+0xf4>)
 8000ab4:	4293      	cmp	r3, r2
 8000ab6:	d127      	bne.n	8000b08 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ab8:	4b16      	ldr	r3, [pc, #88]	@ (8000b14 <HAL_UART_MspInit+0xec>)
 8000aba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000abc:	4a15      	ldr	r2, [pc, #84]	@ (8000b14 <HAL_UART_MspInit+0xec>)
 8000abe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ac2:	6253      	str	r3, [r2, #36]	@ 0x24
 8000ac4:	4b13      	ldr	r3, [pc, #76]	@ (8000b14 <HAL_UART_MspInit+0xec>)
 8000ac6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ac8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000acc:	613b      	str	r3, [r7, #16]
 8000ace:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ad0:	4b10      	ldr	r3, [pc, #64]	@ (8000b14 <HAL_UART_MspInit+0xec>)
 8000ad2:	69db      	ldr	r3, [r3, #28]
 8000ad4:	4a0f      	ldr	r2, [pc, #60]	@ (8000b14 <HAL_UART_MspInit+0xec>)
 8000ad6:	f043 0301 	orr.w	r3, r3, #1
 8000ada:	61d3      	str	r3, [r2, #28]
 8000adc:	4b0d      	ldr	r3, [pc, #52]	@ (8000b14 <HAL_UART_MspInit+0xec>)
 8000ade:	69db      	ldr	r3, [r3, #28]
 8000ae0:	f003 0301 	and.w	r3, r3, #1
 8000ae4:	60fb      	str	r3, [r7, #12]
 8000ae6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|GPIO_PIN_3;
 8000ae8:	230c      	movs	r3, #12
 8000aea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aec:	2302      	movs	r3, #2
 8000aee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af0:	2300      	movs	r3, #0
 8000af2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000af4:	2303      	movs	r3, #3
 8000af6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000af8:	2307      	movs	r3, #7
 8000afa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000afc:	f107 031c 	add.w	r3, r7, #28
 8000b00:	4619      	mov	r1, r3
 8000b02:	4805      	ldr	r0, [pc, #20]	@ (8000b18 <HAL_UART_MspInit+0xf0>)
 8000b04:	f000 fb08 	bl	8001118 <HAL_GPIO_Init>
}
 8000b08:	bf00      	nop
 8000b0a:	3730      	adds	r7, #48	@ 0x30
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	bd80      	pop	{r7, pc}
 8000b10:	40013800 	.word	0x40013800
 8000b14:	40023800 	.word	0x40023800
 8000b18:	40020000 	.word	0x40020000
 8000b1c:	40004400 	.word	0x40004400

08000b20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b24:	bf00      	nop
 8000b26:	e7fd      	b.n	8000b24 <NMI_Handler+0x4>

08000b28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b2c:	bf00      	nop
 8000b2e:	e7fd      	b.n	8000b2c <HardFault_Handler+0x4>

08000b30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b34:	bf00      	nop
 8000b36:	e7fd      	b.n	8000b34 <MemManage_Handler+0x4>

08000b38 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b3c:	bf00      	nop
 8000b3e:	e7fd      	b.n	8000b3c <BusFault_Handler+0x4>

08000b40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b44:	bf00      	nop
 8000b46:	e7fd      	b.n	8000b44 <UsageFault_Handler+0x4>

08000b48 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b4c:	bf00      	nop
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bc80      	pop	{r7}
 8000b52:	4770      	bx	lr

08000b54 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b58:	bf00      	nop
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bc80      	pop	{r7}
 8000b5e:	4770      	bx	lr

08000b60 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b64:	bf00      	nop
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bc80      	pop	{r7}
 8000b6a:	4770      	bx	lr

08000b6c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b70:	f000 f92a 	bl	8000dc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b74:	bf00      	nop
 8000b76:	bd80      	pop	{r7, pc}

08000b78 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000b7c:	4802      	ldr	r0, [pc, #8]	@ (8000b88 <USART1_IRQHandler+0x10>)
 8000b7e:	f001 fc01 	bl	8002384 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000b82:	bf00      	nop
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	20000084 	.word	0x20000084

08000b8c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b086      	sub	sp, #24
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	60f8      	str	r0, [r7, #12]
 8000b94:	60b9      	str	r1, [r7, #8]
 8000b96:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b98:	2300      	movs	r3, #0
 8000b9a:	617b      	str	r3, [r7, #20]
 8000b9c:	e00a      	b.n	8000bb4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b9e:	f3af 8000 	nop.w
 8000ba2:	4601      	mov	r1, r0
 8000ba4:	68bb      	ldr	r3, [r7, #8]
 8000ba6:	1c5a      	adds	r2, r3, #1
 8000ba8:	60ba      	str	r2, [r7, #8]
 8000baa:	b2ca      	uxtb	r2, r1
 8000bac:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bae:	697b      	ldr	r3, [r7, #20]
 8000bb0:	3301      	adds	r3, #1
 8000bb2:	617b      	str	r3, [r7, #20]
 8000bb4:	697a      	ldr	r2, [r7, #20]
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	429a      	cmp	r2, r3
 8000bba:	dbf0      	blt.n	8000b9e <_read+0x12>
  }

  return len;
 8000bbc:	687b      	ldr	r3, [r7, #4]
}
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	3718      	adds	r7, #24
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}

08000bc6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000bc6:	b580      	push	{r7, lr}
 8000bc8:	b086      	sub	sp, #24
 8000bca:	af00      	add	r7, sp, #0
 8000bcc:	60f8      	str	r0, [r7, #12]
 8000bce:	60b9      	str	r1, [r7, #8]
 8000bd0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	617b      	str	r3, [r7, #20]
 8000bd6:	e009      	b.n	8000bec <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000bd8:	68bb      	ldr	r3, [r7, #8]
 8000bda:	1c5a      	adds	r2, r3, #1
 8000bdc:	60ba      	str	r2, [r7, #8]
 8000bde:	781b      	ldrb	r3, [r3, #0]
 8000be0:	4618      	mov	r0, r3
 8000be2:	f7ff fed9 	bl	8000998 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000be6:	697b      	ldr	r3, [r7, #20]
 8000be8:	3301      	adds	r3, #1
 8000bea:	617b      	str	r3, [r7, #20]
 8000bec:	697a      	ldr	r2, [r7, #20]
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	429a      	cmp	r2, r3
 8000bf2:	dbf1      	blt.n	8000bd8 <_write+0x12>
  }
  return len;
 8000bf4:	687b      	ldr	r3, [r7, #4]
}
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	3718      	adds	r7, #24
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}

08000bfe <_close>:

int _close(int file)
{
 8000bfe:	b480      	push	{r7}
 8000c00:	b083      	sub	sp, #12
 8000c02:	af00      	add	r7, sp, #0
 8000c04:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c06:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	370c      	adds	r7, #12
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bc80      	pop	{r7}
 8000c12:	4770      	bx	lr

08000c14 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b083      	sub	sp, #12
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
 8000c1c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c1e:	683b      	ldr	r3, [r7, #0]
 8000c20:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c24:	605a      	str	r2, [r3, #4]
  return 0;
 8000c26:	2300      	movs	r3, #0
}
 8000c28:	4618      	mov	r0, r3
 8000c2a:	370c      	adds	r7, #12
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bc80      	pop	{r7}
 8000c30:	4770      	bx	lr

08000c32 <_isatty>:

int _isatty(int file)
{
 8000c32:	b480      	push	{r7}
 8000c34:	b083      	sub	sp, #12
 8000c36:	af00      	add	r7, sp, #0
 8000c38:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c3a:	2301      	movs	r3, #1
}
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	370c      	adds	r7, #12
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bc80      	pop	{r7}
 8000c44:	4770      	bx	lr

08000c46 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c46:	b480      	push	{r7}
 8000c48:	b085      	sub	sp, #20
 8000c4a:	af00      	add	r7, sp, #0
 8000c4c:	60f8      	str	r0, [r7, #12]
 8000c4e:	60b9      	str	r1, [r7, #8]
 8000c50:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c52:	2300      	movs	r3, #0
}
 8000c54:	4618      	mov	r0, r3
 8000c56:	3714      	adds	r7, #20
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bc80      	pop	{r7}
 8000c5c:	4770      	bx	lr
	...

08000c60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b086      	sub	sp, #24
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c68:	4a14      	ldr	r2, [pc, #80]	@ (8000cbc <_sbrk+0x5c>)
 8000c6a:	4b15      	ldr	r3, [pc, #84]	@ (8000cc0 <_sbrk+0x60>)
 8000c6c:	1ad3      	subs	r3, r2, r3
 8000c6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c70:	697b      	ldr	r3, [r7, #20]
 8000c72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c74:	4b13      	ldr	r3, [pc, #76]	@ (8000cc4 <_sbrk+0x64>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d102      	bne.n	8000c82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c7c:	4b11      	ldr	r3, [pc, #68]	@ (8000cc4 <_sbrk+0x64>)
 8000c7e:	4a12      	ldr	r2, [pc, #72]	@ (8000cc8 <_sbrk+0x68>)
 8000c80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c82:	4b10      	ldr	r3, [pc, #64]	@ (8000cc4 <_sbrk+0x64>)
 8000c84:	681a      	ldr	r2, [r3, #0]
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	4413      	add	r3, r2
 8000c8a:	693a      	ldr	r2, [r7, #16]
 8000c8c:	429a      	cmp	r2, r3
 8000c8e:	d207      	bcs.n	8000ca0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c90:	f002 fbac 	bl	80033ec <__errno>
 8000c94:	4603      	mov	r3, r0
 8000c96:	220c      	movs	r2, #12
 8000c98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c9a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c9e:	e009      	b.n	8000cb4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ca0:	4b08      	ldr	r3, [pc, #32]	@ (8000cc4 <_sbrk+0x64>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ca6:	4b07      	ldr	r3, [pc, #28]	@ (8000cc4 <_sbrk+0x64>)
 8000ca8:	681a      	ldr	r2, [r3, #0]
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	4413      	add	r3, r2
 8000cae:	4a05      	ldr	r2, [pc, #20]	@ (8000cc4 <_sbrk+0x64>)
 8000cb0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cb2:	68fb      	ldr	r3, [r7, #12]
}
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	3718      	adds	r7, #24
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	20014000 	.word	0x20014000
 8000cc0:	00000400 	.word	0x00000400
 8000cc4:	20000118 	.word	0x20000118
 8000cc8:	20000270 	.word	0x20000270

08000ccc <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cd0:	bf00      	nop
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bc80      	pop	{r7}
 8000cd6:	4770      	bx	lr

08000cd8 <Reset_Handler>:
  .type Reset_Handler, %function
Reset_Handler:


/* Call the clock system initialization function.*/
    bl  SystemInit
 8000cd8:	f7ff fff8 	bl	8000ccc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cdc:	480b      	ldr	r0, [pc, #44]	@ (8000d0c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000cde:	490c      	ldr	r1, [pc, #48]	@ (8000d10 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000ce0:	4a0c      	ldr	r2, [pc, #48]	@ (8000d14 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000ce2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ce4:	e002      	b.n	8000cec <LoopCopyDataInit>

08000ce6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ce6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ce8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cea:	3304      	adds	r3, #4

08000cec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cf0:	d3f9      	bcc.n	8000ce6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cf2:	4a09      	ldr	r2, [pc, #36]	@ (8000d18 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000cf4:	4c09      	ldr	r4, [pc, #36]	@ (8000d1c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000cf6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cf8:	e001      	b.n	8000cfe <LoopFillZerobss>

08000cfa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cfa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cfc:	3204      	adds	r2, #4

08000cfe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cfe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d00:	d3fb      	bcc.n	8000cfa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d02:	f002 fb79 	bl	80033f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000d06:	f7ff fc31 	bl	800056c <main>
  bx lr
 8000d0a:	4770      	bx	lr
  ldr r0, =_sdata
 8000d0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d10:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000d14:	08003f6c 	.word	0x08003f6c
  ldr r2, =_sbss
 8000d18:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000d1c:	2000026c 	.word	0x2000026c

08000d20 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d20:	e7fe      	b.n	8000d20 <ADC1_IRQHandler>

08000d22 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d22:	b580      	push	{r7, lr}
 8000d24:	b082      	sub	sp, #8
 8000d26:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d2c:	2003      	movs	r0, #3
 8000d2e:	f000 f933 	bl	8000f98 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d32:	2000      	movs	r0, #0
 8000d34:	f000 f80e 	bl	8000d54 <HAL_InitTick>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d002      	beq.n	8000d44 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	71fb      	strb	r3, [r7, #7]
 8000d42:	e001      	b.n	8000d48 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d44:	f7ff fe40 	bl	80009c8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d48:	79fb      	ldrb	r3, [r7, #7]
}
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	3708      	adds	r7, #8
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}
	...

08000d54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b084      	sub	sp, #16
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000d60:	4b16      	ldr	r3, [pc, #88]	@ (8000dbc <HAL_InitTick+0x68>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d022      	beq.n	8000dae <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000d68:	4b15      	ldr	r3, [pc, #84]	@ (8000dc0 <HAL_InitTick+0x6c>)
 8000d6a:	681a      	ldr	r2, [r3, #0]
 8000d6c:	4b13      	ldr	r3, [pc, #76]	@ (8000dbc <HAL_InitTick+0x68>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000d74:	fbb1 f3f3 	udiv	r3, r1, r3
 8000d78:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	f000 f940 	bl	8001002 <HAL_SYSTICK_Config>
 8000d82:	4603      	mov	r3, r0
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d10f      	bne.n	8000da8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	2b0f      	cmp	r3, #15
 8000d8c:	d809      	bhi.n	8000da2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d8e:	2200      	movs	r2, #0
 8000d90:	6879      	ldr	r1, [r7, #4]
 8000d92:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000d96:	f000 f90a 	bl	8000fae <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d9a:	4a0a      	ldr	r2, [pc, #40]	@ (8000dc4 <HAL_InitTick+0x70>)
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	6013      	str	r3, [r2, #0]
 8000da0:	e007      	b.n	8000db2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000da2:	2301      	movs	r3, #1
 8000da4:	73fb      	strb	r3, [r7, #15]
 8000da6:	e004      	b.n	8000db2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000da8:	2301      	movs	r3, #1
 8000daa:	73fb      	strb	r3, [r7, #15]
 8000dac:	e001      	b.n	8000db2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000dae:	2301      	movs	r3, #1
 8000db0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000db2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000db4:	4618      	mov	r0, r3
 8000db6:	3710      	adds	r7, #16
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	20000008 	.word	0x20000008
 8000dc0:	20000000 	.word	0x20000000
 8000dc4:	20000004 	.word	0x20000004

08000dc8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000dcc:	4b05      	ldr	r3, [pc, #20]	@ (8000de4 <HAL_IncTick+0x1c>)
 8000dce:	681a      	ldr	r2, [r3, #0]
 8000dd0:	4b05      	ldr	r3, [pc, #20]	@ (8000de8 <HAL_IncTick+0x20>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	4413      	add	r3, r2
 8000dd6:	4a03      	ldr	r2, [pc, #12]	@ (8000de4 <HAL_IncTick+0x1c>)
 8000dd8:	6013      	str	r3, [r2, #0]
}
 8000dda:	bf00      	nop
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bc80      	pop	{r7}
 8000de0:	4770      	bx	lr
 8000de2:	bf00      	nop
 8000de4:	2000011c 	.word	0x2000011c
 8000de8:	20000008 	.word	0x20000008

08000dec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
  return uwTick;
 8000df0:	4b02      	ldr	r3, [pc, #8]	@ (8000dfc <HAL_GetTick+0x10>)
 8000df2:	681b      	ldr	r3, [r3, #0]
}
 8000df4:	4618      	mov	r0, r3
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bc80      	pop	{r7}
 8000dfa:	4770      	bx	lr
 8000dfc:	2000011c 	.word	0x2000011c

08000e00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b085      	sub	sp, #20
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	f003 0307 	and.w	r3, r3, #7
 8000e0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e10:	4b0c      	ldr	r3, [pc, #48]	@ (8000e44 <__NVIC_SetPriorityGrouping+0x44>)
 8000e12:	68db      	ldr	r3, [r3, #12]
 8000e14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e16:	68ba      	ldr	r2, [r7, #8]
 8000e18:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e24:	68bb      	ldr	r3, [r7, #8]
 8000e26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e28:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e32:	4a04      	ldr	r2, [pc, #16]	@ (8000e44 <__NVIC_SetPriorityGrouping+0x44>)
 8000e34:	68bb      	ldr	r3, [r7, #8]
 8000e36:	60d3      	str	r3, [r2, #12]
}
 8000e38:	bf00      	nop
 8000e3a:	3714      	adds	r7, #20
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bc80      	pop	{r7}
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop
 8000e44:	e000ed00 	.word	0xe000ed00

08000e48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e4c:	4b04      	ldr	r3, [pc, #16]	@ (8000e60 <__NVIC_GetPriorityGrouping+0x18>)
 8000e4e:	68db      	ldr	r3, [r3, #12]
 8000e50:	0a1b      	lsrs	r3, r3, #8
 8000e52:	f003 0307 	and.w	r3, r3, #7
}
 8000e56:	4618      	mov	r0, r3
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bc80      	pop	{r7}
 8000e5c:	4770      	bx	lr
 8000e5e:	bf00      	nop
 8000e60:	e000ed00 	.word	0xe000ed00

08000e64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e64:	b480      	push	{r7}
 8000e66:	b083      	sub	sp, #12
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	db0b      	blt.n	8000e8e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e76:	79fb      	ldrb	r3, [r7, #7]
 8000e78:	f003 021f 	and.w	r2, r3, #31
 8000e7c:	4906      	ldr	r1, [pc, #24]	@ (8000e98 <__NVIC_EnableIRQ+0x34>)
 8000e7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e82:	095b      	lsrs	r3, r3, #5
 8000e84:	2001      	movs	r0, #1
 8000e86:	fa00 f202 	lsl.w	r2, r0, r2
 8000e8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e8e:	bf00      	nop
 8000e90:	370c      	adds	r7, #12
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bc80      	pop	{r7}
 8000e96:	4770      	bx	lr
 8000e98:	e000e100 	.word	0xe000e100

08000e9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b083      	sub	sp, #12
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	6039      	str	r1, [r7, #0]
 8000ea6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ea8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	db0a      	blt.n	8000ec6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	b2da      	uxtb	r2, r3
 8000eb4:	490c      	ldr	r1, [pc, #48]	@ (8000ee8 <__NVIC_SetPriority+0x4c>)
 8000eb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eba:	0112      	lsls	r2, r2, #4
 8000ebc:	b2d2      	uxtb	r2, r2
 8000ebe:	440b      	add	r3, r1
 8000ec0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ec4:	e00a      	b.n	8000edc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	b2da      	uxtb	r2, r3
 8000eca:	4908      	ldr	r1, [pc, #32]	@ (8000eec <__NVIC_SetPriority+0x50>)
 8000ecc:	79fb      	ldrb	r3, [r7, #7]
 8000ece:	f003 030f 	and.w	r3, r3, #15
 8000ed2:	3b04      	subs	r3, #4
 8000ed4:	0112      	lsls	r2, r2, #4
 8000ed6:	b2d2      	uxtb	r2, r2
 8000ed8:	440b      	add	r3, r1
 8000eda:	761a      	strb	r2, [r3, #24]
}
 8000edc:	bf00      	nop
 8000ede:	370c      	adds	r7, #12
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bc80      	pop	{r7}
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop
 8000ee8:	e000e100 	.word	0xe000e100
 8000eec:	e000ed00 	.word	0xe000ed00

08000ef0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b089      	sub	sp, #36	@ 0x24
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	60f8      	str	r0, [r7, #12]
 8000ef8:	60b9      	str	r1, [r7, #8]
 8000efa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	f003 0307 	and.w	r3, r3, #7
 8000f02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f04:	69fb      	ldr	r3, [r7, #28]
 8000f06:	f1c3 0307 	rsb	r3, r3, #7
 8000f0a:	2b04      	cmp	r3, #4
 8000f0c:	bf28      	it	cs
 8000f0e:	2304      	movcs	r3, #4
 8000f10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f12:	69fb      	ldr	r3, [r7, #28]
 8000f14:	3304      	adds	r3, #4
 8000f16:	2b06      	cmp	r3, #6
 8000f18:	d902      	bls.n	8000f20 <NVIC_EncodePriority+0x30>
 8000f1a:	69fb      	ldr	r3, [r7, #28]
 8000f1c:	3b03      	subs	r3, #3
 8000f1e:	e000      	b.n	8000f22 <NVIC_EncodePriority+0x32>
 8000f20:	2300      	movs	r3, #0
 8000f22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f24:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000f28:	69bb      	ldr	r3, [r7, #24]
 8000f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f2e:	43da      	mvns	r2, r3
 8000f30:	68bb      	ldr	r3, [r7, #8]
 8000f32:	401a      	ands	r2, r3
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f38:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f42:	43d9      	mvns	r1, r3
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f48:	4313      	orrs	r3, r2
         );
}
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	3724      	adds	r7, #36	@ 0x24
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bc80      	pop	{r7}
 8000f52:	4770      	bx	lr

08000f54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	3b01      	subs	r3, #1
 8000f60:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000f64:	d301      	bcc.n	8000f6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f66:	2301      	movs	r3, #1
 8000f68:	e00f      	b.n	8000f8a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f6a:	4a0a      	ldr	r2, [pc, #40]	@ (8000f94 <SysTick_Config+0x40>)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	3b01      	subs	r3, #1
 8000f70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f72:	210f      	movs	r1, #15
 8000f74:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000f78:	f7ff ff90 	bl	8000e9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f7c:	4b05      	ldr	r3, [pc, #20]	@ (8000f94 <SysTick_Config+0x40>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f82:	4b04      	ldr	r3, [pc, #16]	@ (8000f94 <SysTick_Config+0x40>)
 8000f84:	2207      	movs	r2, #7
 8000f86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f88:	2300      	movs	r3, #0
}
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	3708      	adds	r7, #8
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	e000e010 	.word	0xe000e010

08000f98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fa0:	6878      	ldr	r0, [r7, #4]
 8000fa2:	f7ff ff2d 	bl	8000e00 <__NVIC_SetPriorityGrouping>
}
 8000fa6:	bf00      	nop
 8000fa8:	3708      	adds	r7, #8
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}

08000fae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fae:	b580      	push	{r7, lr}
 8000fb0:	b086      	sub	sp, #24
 8000fb2:	af00      	add	r7, sp, #0
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	60b9      	str	r1, [r7, #8]
 8000fb8:	607a      	str	r2, [r7, #4]
 8000fba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000fc0:	f7ff ff42 	bl	8000e48 <__NVIC_GetPriorityGrouping>
 8000fc4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fc6:	687a      	ldr	r2, [r7, #4]
 8000fc8:	68b9      	ldr	r1, [r7, #8]
 8000fca:	6978      	ldr	r0, [r7, #20]
 8000fcc:	f7ff ff90 	bl	8000ef0 <NVIC_EncodePriority>
 8000fd0:	4602      	mov	r2, r0
 8000fd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fd6:	4611      	mov	r1, r2
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f7ff ff5f 	bl	8000e9c <__NVIC_SetPriority>
}
 8000fde:	bf00      	nop
 8000fe0:	3718      	adds	r7, #24
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}

08000fe6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fe6:	b580      	push	{r7, lr}
 8000fe8:	b082      	sub	sp, #8
 8000fea:	af00      	add	r7, sp, #0
 8000fec:	4603      	mov	r3, r0
 8000fee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ff0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f7ff ff35 	bl	8000e64 <__NVIC_EnableIRQ>
}
 8000ffa:	bf00      	nop
 8000ffc:	3708      	adds	r7, #8
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}

08001002 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001002:	b580      	push	{r7, lr}
 8001004:	b082      	sub	sp, #8
 8001006:	af00      	add	r7, sp, #0
 8001008:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800100a:	6878      	ldr	r0, [r7, #4]
 800100c:	f7ff ffa2 	bl	8000f54 <SysTick_Config>
 8001010:	4603      	mov	r3, r0
}
 8001012:	4618      	mov	r0, r3
 8001014:	3708      	adds	r7, #8
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}

0800101a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800101a:	b480      	push	{r7}
 800101c:	b085      	sub	sp, #20
 800101e:	af00      	add	r7, sp, #0
 8001020:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001022:	2300      	movs	r3, #0
 8001024:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800102c:	b2db      	uxtb	r3, r3
 800102e:	2b02      	cmp	r3, #2
 8001030:	d008      	beq.n	8001044 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	2204      	movs	r2, #4
 8001036:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	2200      	movs	r2, #0
 800103c:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8001040:	2301      	movs	r3, #1
 8001042:	e022      	b.n	800108a <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	681a      	ldr	r2, [r3, #0]
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	f022 020e 	bic.w	r2, r2, #14
 8001052:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	681a      	ldr	r2, [r3, #0]
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	f022 0201 	bic.w	r2, r2, #1
 8001062:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001068:	f003 021c 	and.w	r2, r3, #28
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001070:	2101      	movs	r1, #1
 8001072:	fa01 f202 	lsl.w	r2, r1, r2
 8001076:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	2201      	movs	r2, #1
 800107c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	2200      	movs	r2, #0
 8001084:	f883 2020 	strb.w	r2, [r3, #32]

    return status;
 8001088:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800108a:	4618      	mov	r0, r3
 800108c:	3714      	adds	r7, #20
 800108e:	46bd      	mov	sp, r7
 8001090:	bc80      	pop	{r7}
 8001092:	4770      	bx	lr

08001094 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b084      	sub	sp, #16
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800109c:	2300      	movs	r3, #0
 800109e:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80010a6:	b2db      	uxtb	r3, r3
 80010a8:	2b02      	cmp	r3, #2
 80010aa:	d005      	beq.n	80010b8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	2204      	movs	r2, #4
 80010b0:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 80010b2:	2301      	movs	r3, #1
 80010b4:	73fb      	strb	r3, [r7, #15]
 80010b6:	e029      	b.n	800110c <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	681a      	ldr	r2, [r3, #0]
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f022 020e 	bic.w	r2, r2, #14
 80010c6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	681a      	ldr	r2, [r3, #0]
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f022 0201 	bic.w	r2, r2, #1
 80010d6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010dc:	f003 021c 	and.w	r2, r3, #28
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80010e4:	2101      	movs	r1, #1
 80010e6:	fa01 f202 	lsl.w	r2, r1, r2
 80010ea:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	2201      	movs	r2, #1
 80010f0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	2200      	movs	r2, #0
 80010f8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001100:	2b00      	cmp	r3, #0
 8001102:	d003      	beq.n	800110c <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001108:	6878      	ldr	r0, [r7, #4]
 800110a:	4798      	blx	r3
    }
  }
  return status;
 800110c:	7bfb      	ldrb	r3, [r7, #15]
}
 800110e:	4618      	mov	r0, r3
 8001110:	3710      	adds	r7, #16
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
	...

08001118 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001118:	b480      	push	{r7}
 800111a:	b087      	sub	sp, #28
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
 8001120:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001122:	2300      	movs	r3, #0
 8001124:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001126:	2300      	movs	r3, #0
 8001128:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 800112a:	2300      	movs	r3, #0
 800112c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800112e:	e160      	b.n	80013f2 <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	681a      	ldr	r2, [r3, #0]
 8001134:	2101      	movs	r1, #1
 8001136:	697b      	ldr	r3, [r7, #20]
 8001138:	fa01 f303 	lsl.w	r3, r1, r3
 800113c:	4013      	ands	r3, r2
 800113e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	2b00      	cmp	r3, #0
 8001144:	f000 8152 	beq.w	80013ec <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	f003 0303 	and.w	r3, r3, #3
 8001150:	2b01      	cmp	r3, #1
 8001152:	d005      	beq.n	8001160 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800115c:	2b02      	cmp	r3, #2
 800115e:	d130      	bne.n	80011c2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	689b      	ldr	r3, [r3, #8]
 8001164:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001166:	697b      	ldr	r3, [r7, #20]
 8001168:	005b      	lsls	r3, r3, #1
 800116a:	2203      	movs	r2, #3
 800116c:	fa02 f303 	lsl.w	r3, r2, r3
 8001170:	43db      	mvns	r3, r3
 8001172:	693a      	ldr	r2, [r7, #16]
 8001174:	4013      	ands	r3, r2
 8001176:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	68da      	ldr	r2, [r3, #12]
 800117c:	697b      	ldr	r3, [r7, #20]
 800117e:	005b      	lsls	r3, r3, #1
 8001180:	fa02 f303 	lsl.w	r3, r2, r3
 8001184:	693a      	ldr	r2, [r7, #16]
 8001186:	4313      	orrs	r3, r2
 8001188:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	693a      	ldr	r2, [r7, #16]
 800118e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	685b      	ldr	r3, [r3, #4]
 8001194:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8001196:	2201      	movs	r2, #1
 8001198:	697b      	ldr	r3, [r7, #20]
 800119a:	fa02 f303 	lsl.w	r3, r2, r3
 800119e:	43db      	mvns	r3, r3
 80011a0:	693a      	ldr	r2, [r7, #16]
 80011a2:	4013      	ands	r3, r2
 80011a4:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	091b      	lsrs	r3, r3, #4
 80011ac:	f003 0201 	and.w	r2, r3, #1
 80011b0:	697b      	ldr	r3, [r7, #20]
 80011b2:	fa02 f303 	lsl.w	r3, r2, r3
 80011b6:	693a      	ldr	r2, [r7, #16]
 80011b8:	4313      	orrs	r3, r2
 80011ba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	693a      	ldr	r2, [r7, #16]
 80011c0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	f003 0303 	and.w	r3, r3, #3
 80011ca:	2b03      	cmp	r3, #3
 80011cc:	d017      	beq.n	80011fe <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	68db      	ldr	r3, [r3, #12]
 80011d2:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 80011d4:	697b      	ldr	r3, [r7, #20]
 80011d6:	005b      	lsls	r3, r3, #1
 80011d8:	2203      	movs	r2, #3
 80011da:	fa02 f303 	lsl.w	r3, r2, r3
 80011de:	43db      	mvns	r3, r3
 80011e0:	693a      	ldr	r2, [r7, #16]
 80011e2:	4013      	ands	r3, r2
 80011e4:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	689a      	ldr	r2, [r3, #8]
 80011ea:	697b      	ldr	r3, [r7, #20]
 80011ec:	005b      	lsls	r3, r3, #1
 80011ee:	fa02 f303 	lsl.w	r3, r2, r3
 80011f2:	693a      	ldr	r2, [r7, #16]
 80011f4:	4313      	orrs	r3, r2
 80011f6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	693a      	ldr	r2, [r7, #16]
 80011fc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	685b      	ldr	r3, [r3, #4]
 8001202:	f003 0303 	and.w	r3, r3, #3
 8001206:	2b02      	cmp	r3, #2
 8001208:	d123      	bne.n	8001252 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 800120a:	697b      	ldr	r3, [r7, #20]
 800120c:	08da      	lsrs	r2, r3, #3
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	3208      	adds	r2, #8
 8001212:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001216:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8001218:	697b      	ldr	r3, [r7, #20]
 800121a:	f003 0307 	and.w	r3, r3, #7
 800121e:	009b      	lsls	r3, r3, #2
 8001220:	220f      	movs	r2, #15
 8001222:	fa02 f303 	lsl.w	r3, r2, r3
 8001226:	43db      	mvns	r3, r3
 8001228:	693a      	ldr	r2, [r7, #16]
 800122a:	4013      	ands	r3, r2
 800122c:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	691a      	ldr	r2, [r3, #16]
 8001232:	697b      	ldr	r3, [r7, #20]
 8001234:	f003 0307 	and.w	r3, r3, #7
 8001238:	009b      	lsls	r3, r3, #2
 800123a:	fa02 f303 	lsl.w	r3, r2, r3
 800123e:	693a      	ldr	r2, [r7, #16]
 8001240:	4313      	orrs	r3, r2
 8001242:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8001244:	697b      	ldr	r3, [r7, #20]
 8001246:	08da      	lsrs	r2, r3, #3
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	3208      	adds	r2, #8
 800124c:	6939      	ldr	r1, [r7, #16]
 800124e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8001258:	697b      	ldr	r3, [r7, #20]
 800125a:	005b      	lsls	r3, r3, #1
 800125c:	2203      	movs	r2, #3
 800125e:	fa02 f303 	lsl.w	r3, r2, r3
 8001262:	43db      	mvns	r3, r3
 8001264:	693a      	ldr	r2, [r7, #16]
 8001266:	4013      	ands	r3, r2
 8001268:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	f003 0203 	and.w	r2, r3, #3
 8001272:	697b      	ldr	r3, [r7, #20]
 8001274:	005b      	lsls	r3, r3, #1
 8001276:	fa02 f303 	lsl.w	r3, r2, r3
 800127a:	693a      	ldr	r2, [r7, #16]
 800127c:	4313      	orrs	r3, r2
 800127e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	693a      	ldr	r2, [r7, #16]
 8001284:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	685b      	ldr	r3, [r3, #4]
 800128a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800128e:	2b00      	cmp	r3, #0
 8001290:	f000 80ac 	beq.w	80013ec <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001294:	4b5e      	ldr	r3, [pc, #376]	@ (8001410 <HAL_GPIO_Init+0x2f8>)
 8001296:	6a1b      	ldr	r3, [r3, #32]
 8001298:	4a5d      	ldr	r2, [pc, #372]	@ (8001410 <HAL_GPIO_Init+0x2f8>)
 800129a:	f043 0301 	orr.w	r3, r3, #1
 800129e:	6213      	str	r3, [r2, #32]
 80012a0:	4b5b      	ldr	r3, [pc, #364]	@ (8001410 <HAL_GPIO_Init+0x2f8>)
 80012a2:	6a1b      	ldr	r3, [r3, #32]
 80012a4:	f003 0301 	and.w	r3, r3, #1
 80012a8:	60bb      	str	r3, [r7, #8]
 80012aa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 80012ac:	4a59      	ldr	r2, [pc, #356]	@ (8001414 <HAL_GPIO_Init+0x2fc>)
 80012ae:	697b      	ldr	r3, [r7, #20]
 80012b0:	089b      	lsrs	r3, r3, #2
 80012b2:	3302      	adds	r3, #2
 80012b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012b8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 80012ba:	697b      	ldr	r3, [r7, #20]
 80012bc:	f003 0303 	and.w	r3, r3, #3
 80012c0:	009b      	lsls	r3, r3, #2
 80012c2:	220f      	movs	r2, #15
 80012c4:	fa02 f303 	lsl.w	r3, r2, r3
 80012c8:	43db      	mvns	r3, r3
 80012ca:	693a      	ldr	r2, [r7, #16]
 80012cc:	4013      	ands	r3, r2
 80012ce:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	4a51      	ldr	r2, [pc, #324]	@ (8001418 <HAL_GPIO_Init+0x300>)
 80012d4:	4293      	cmp	r3, r2
 80012d6:	d025      	beq.n	8001324 <HAL_GPIO_Init+0x20c>
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	4a50      	ldr	r2, [pc, #320]	@ (800141c <HAL_GPIO_Init+0x304>)
 80012dc:	4293      	cmp	r3, r2
 80012de:	d01f      	beq.n	8001320 <HAL_GPIO_Init+0x208>
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	4a4f      	ldr	r2, [pc, #316]	@ (8001420 <HAL_GPIO_Init+0x308>)
 80012e4:	4293      	cmp	r3, r2
 80012e6:	d019      	beq.n	800131c <HAL_GPIO_Init+0x204>
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	4a4e      	ldr	r2, [pc, #312]	@ (8001424 <HAL_GPIO_Init+0x30c>)
 80012ec:	4293      	cmp	r3, r2
 80012ee:	d013      	beq.n	8001318 <HAL_GPIO_Init+0x200>
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	4a4d      	ldr	r2, [pc, #308]	@ (8001428 <HAL_GPIO_Init+0x310>)
 80012f4:	4293      	cmp	r3, r2
 80012f6:	d00d      	beq.n	8001314 <HAL_GPIO_Init+0x1fc>
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	4a4c      	ldr	r2, [pc, #304]	@ (800142c <HAL_GPIO_Init+0x314>)
 80012fc:	4293      	cmp	r3, r2
 80012fe:	d007      	beq.n	8001310 <HAL_GPIO_Init+0x1f8>
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	4a4b      	ldr	r2, [pc, #300]	@ (8001430 <HAL_GPIO_Init+0x318>)
 8001304:	4293      	cmp	r3, r2
 8001306:	d101      	bne.n	800130c <HAL_GPIO_Init+0x1f4>
 8001308:	2306      	movs	r3, #6
 800130a:	e00c      	b.n	8001326 <HAL_GPIO_Init+0x20e>
 800130c:	2307      	movs	r3, #7
 800130e:	e00a      	b.n	8001326 <HAL_GPIO_Init+0x20e>
 8001310:	2305      	movs	r3, #5
 8001312:	e008      	b.n	8001326 <HAL_GPIO_Init+0x20e>
 8001314:	2304      	movs	r3, #4
 8001316:	e006      	b.n	8001326 <HAL_GPIO_Init+0x20e>
 8001318:	2303      	movs	r3, #3
 800131a:	e004      	b.n	8001326 <HAL_GPIO_Init+0x20e>
 800131c:	2302      	movs	r3, #2
 800131e:	e002      	b.n	8001326 <HAL_GPIO_Init+0x20e>
 8001320:	2301      	movs	r3, #1
 8001322:	e000      	b.n	8001326 <HAL_GPIO_Init+0x20e>
 8001324:	2300      	movs	r3, #0
 8001326:	697a      	ldr	r2, [r7, #20]
 8001328:	f002 0203 	and.w	r2, r2, #3
 800132c:	0092      	lsls	r2, r2, #2
 800132e:	4093      	lsls	r3, r2
 8001330:	693a      	ldr	r2, [r7, #16]
 8001332:	4313      	orrs	r3, r2
 8001334:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001336:	4937      	ldr	r1, [pc, #220]	@ (8001414 <HAL_GPIO_Init+0x2fc>)
 8001338:	697b      	ldr	r3, [r7, #20]
 800133a:	089b      	lsrs	r3, r3, #2
 800133c:	3302      	adds	r3, #2
 800133e:	693a      	ldr	r2, [r7, #16]
 8001340:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001344:	4b3b      	ldr	r3, [pc, #236]	@ (8001434 <HAL_GPIO_Init+0x31c>)
 8001346:	689b      	ldr	r3, [r3, #8]
 8001348:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	43db      	mvns	r3, r3
 800134e:	693a      	ldr	r2, [r7, #16]
 8001350:	4013      	ands	r3, r2
 8001352:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800135c:	2b00      	cmp	r3, #0
 800135e:	d003      	beq.n	8001368 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 8001360:	693a      	ldr	r2, [r7, #16]
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	4313      	orrs	r3, r2
 8001366:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001368:	4a32      	ldr	r2, [pc, #200]	@ (8001434 <HAL_GPIO_Init+0x31c>)
 800136a:	693b      	ldr	r3, [r7, #16]
 800136c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800136e:	4b31      	ldr	r3, [pc, #196]	@ (8001434 <HAL_GPIO_Init+0x31c>)
 8001370:	68db      	ldr	r3, [r3, #12]
 8001372:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	43db      	mvns	r3, r3
 8001378:	693a      	ldr	r2, [r7, #16]
 800137a:	4013      	ands	r3, r2
 800137c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001386:	2b00      	cmp	r3, #0
 8001388:	d003      	beq.n	8001392 <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 800138a:	693a      	ldr	r2, [r7, #16]
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	4313      	orrs	r3, r2
 8001390:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001392:	4a28      	ldr	r2, [pc, #160]	@ (8001434 <HAL_GPIO_Init+0x31c>)
 8001394:	693b      	ldr	r3, [r7, #16]
 8001396:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001398:	4b26      	ldr	r3, [pc, #152]	@ (8001434 <HAL_GPIO_Init+0x31c>)
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	43db      	mvns	r3, r3
 80013a2:	693a      	ldr	r2, [r7, #16]
 80013a4:	4013      	ands	r3, r2
 80013a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d003      	beq.n	80013bc <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 80013b4:	693a      	ldr	r2, [r7, #16]
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	4313      	orrs	r3, r2
 80013ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80013bc:	4a1d      	ldr	r2, [pc, #116]	@ (8001434 <HAL_GPIO_Init+0x31c>)
 80013be:	693b      	ldr	r3, [r7, #16]
 80013c0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80013c2:	4b1c      	ldr	r3, [pc, #112]	@ (8001434 <HAL_GPIO_Init+0x31c>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	43db      	mvns	r3, r3
 80013cc:	693a      	ldr	r2, [r7, #16]
 80013ce:	4013      	ands	r3, r2
 80013d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d003      	beq.n	80013e6 <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 80013de:	693a      	ldr	r2, [r7, #16]
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	4313      	orrs	r3, r2
 80013e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80013e6:	4a13      	ldr	r2, [pc, #76]	@ (8001434 <HAL_GPIO_Init+0x31c>)
 80013e8:	693b      	ldr	r3, [r7, #16]
 80013ea:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80013ec:	697b      	ldr	r3, [r7, #20]
 80013ee:	3301      	adds	r3, #1
 80013f0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	681a      	ldr	r2, [r3, #0]
 80013f6:	697b      	ldr	r3, [r7, #20]
 80013f8:	fa22 f303 	lsr.w	r3, r2, r3
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	f47f ae97 	bne.w	8001130 <HAL_GPIO_Init+0x18>
  }
}
 8001402:	bf00      	nop
 8001404:	bf00      	nop
 8001406:	371c      	adds	r7, #28
 8001408:	46bd      	mov	sp, r7
 800140a:	bc80      	pop	{r7}
 800140c:	4770      	bx	lr
 800140e:	bf00      	nop
 8001410:	40023800 	.word	0x40023800
 8001414:	40010000 	.word	0x40010000
 8001418:	40020000 	.word	0x40020000
 800141c:	40020400 	.word	0x40020400
 8001420:	40020800 	.word	0x40020800
 8001424:	40020c00 	.word	0x40020c00
 8001428:	40021000 	.word	0x40021000
 800142c:	40021400 	.word	0x40021400
 8001430:	40021800 	.word	0x40021800
 8001434:	40010400 	.word	0x40010400

08001438 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001438:	b480      	push	{r7}
 800143a:	b083      	sub	sp, #12
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
 8001440:	460b      	mov	r3, r1
 8001442:	807b      	strh	r3, [r7, #2]
 8001444:	4613      	mov	r3, r2
 8001446:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001448:	787b      	ldrb	r3, [r7, #1]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d003      	beq.n	8001456 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800144e:	887a      	ldrh	r2, [r7, #2]
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8001454:	e003      	b.n	800145e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8001456:	887b      	ldrh	r3, [r7, #2]
 8001458:	041a      	lsls	r2, r3, #16
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	619a      	str	r2, [r3, #24]
}
 800145e:	bf00      	nop
 8001460:	370c      	adds	r7, #12
 8001462:	46bd      	mov	sp, r7
 8001464:	bc80      	pop	{r7}
 8001466:	4770      	bx	lr

08001468 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b088      	sub	sp, #32
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d101      	bne.n	800147a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001476:	2301      	movs	r3, #1
 8001478:	e31d      	b.n	8001ab6 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800147a:	4b94      	ldr	r3, [pc, #592]	@ (80016cc <HAL_RCC_OscConfig+0x264>)
 800147c:	689b      	ldr	r3, [r3, #8]
 800147e:	f003 030c 	and.w	r3, r3, #12
 8001482:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001484:	4b91      	ldr	r3, [pc, #580]	@ (80016cc <HAL_RCC_OscConfig+0x264>)
 8001486:	689b      	ldr	r3, [r3, #8]
 8001488:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800148c:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f003 0301 	and.w	r3, r3, #1
 8001496:	2b00      	cmp	r3, #0
 8001498:	d07b      	beq.n	8001592 <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800149a:	69bb      	ldr	r3, [r7, #24]
 800149c:	2b08      	cmp	r3, #8
 800149e:	d006      	beq.n	80014ae <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80014a0:	69bb      	ldr	r3, [r7, #24]
 80014a2:	2b0c      	cmp	r3, #12
 80014a4:	d10f      	bne.n	80014c6 <HAL_RCC_OscConfig+0x5e>
 80014a6:	697b      	ldr	r3, [r7, #20]
 80014a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80014ac:	d10b      	bne.n	80014c6 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014ae:	4b87      	ldr	r3, [pc, #540]	@ (80016cc <HAL_RCC_OscConfig+0x264>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d06a      	beq.n	8001590 <HAL_RCC_OscConfig+0x128>
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d166      	bne.n	8001590 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 80014c2:	2301      	movs	r3, #1
 80014c4:	e2f7      	b.n	8001ab6 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	2b01      	cmp	r3, #1
 80014cc:	d106      	bne.n	80014dc <HAL_RCC_OscConfig+0x74>
 80014ce:	4b7f      	ldr	r3, [pc, #508]	@ (80016cc <HAL_RCC_OscConfig+0x264>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4a7e      	ldr	r2, [pc, #504]	@ (80016cc <HAL_RCC_OscConfig+0x264>)
 80014d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014d8:	6013      	str	r3, [r2, #0]
 80014da:	e02d      	b.n	8001538 <HAL_RCC_OscConfig+0xd0>
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d10c      	bne.n	80014fe <HAL_RCC_OscConfig+0x96>
 80014e4:	4b79      	ldr	r3, [pc, #484]	@ (80016cc <HAL_RCC_OscConfig+0x264>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a78      	ldr	r2, [pc, #480]	@ (80016cc <HAL_RCC_OscConfig+0x264>)
 80014ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80014ee:	6013      	str	r3, [r2, #0]
 80014f0:	4b76      	ldr	r3, [pc, #472]	@ (80016cc <HAL_RCC_OscConfig+0x264>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	4a75      	ldr	r2, [pc, #468]	@ (80016cc <HAL_RCC_OscConfig+0x264>)
 80014f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80014fa:	6013      	str	r3, [r2, #0]
 80014fc:	e01c      	b.n	8001538 <HAL_RCC_OscConfig+0xd0>
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	2b05      	cmp	r3, #5
 8001504:	d10c      	bne.n	8001520 <HAL_RCC_OscConfig+0xb8>
 8001506:	4b71      	ldr	r3, [pc, #452]	@ (80016cc <HAL_RCC_OscConfig+0x264>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	4a70      	ldr	r2, [pc, #448]	@ (80016cc <HAL_RCC_OscConfig+0x264>)
 800150c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001510:	6013      	str	r3, [r2, #0]
 8001512:	4b6e      	ldr	r3, [pc, #440]	@ (80016cc <HAL_RCC_OscConfig+0x264>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	4a6d      	ldr	r2, [pc, #436]	@ (80016cc <HAL_RCC_OscConfig+0x264>)
 8001518:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800151c:	6013      	str	r3, [r2, #0]
 800151e:	e00b      	b.n	8001538 <HAL_RCC_OscConfig+0xd0>
 8001520:	4b6a      	ldr	r3, [pc, #424]	@ (80016cc <HAL_RCC_OscConfig+0x264>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a69      	ldr	r2, [pc, #420]	@ (80016cc <HAL_RCC_OscConfig+0x264>)
 8001526:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800152a:	6013      	str	r3, [r2, #0]
 800152c:	4b67      	ldr	r3, [pc, #412]	@ (80016cc <HAL_RCC_OscConfig+0x264>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a66      	ldr	r2, [pc, #408]	@ (80016cc <HAL_RCC_OscConfig+0x264>)
 8001532:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001536:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	685b      	ldr	r3, [r3, #4]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d013      	beq.n	8001568 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001540:	f7ff fc54 	bl	8000dec <HAL_GetTick>
 8001544:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001546:	e008      	b.n	800155a <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001548:	f7ff fc50 	bl	8000dec <HAL_GetTick>
 800154c:	4602      	mov	r2, r0
 800154e:	693b      	ldr	r3, [r7, #16]
 8001550:	1ad3      	subs	r3, r2, r3
 8001552:	2b64      	cmp	r3, #100	@ 0x64
 8001554:	d901      	bls.n	800155a <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8001556:	2303      	movs	r3, #3
 8001558:	e2ad      	b.n	8001ab6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800155a:	4b5c      	ldr	r3, [pc, #368]	@ (80016cc <HAL_RCC_OscConfig+0x264>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001562:	2b00      	cmp	r3, #0
 8001564:	d0f0      	beq.n	8001548 <HAL_RCC_OscConfig+0xe0>
 8001566:	e014      	b.n	8001592 <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001568:	f7ff fc40 	bl	8000dec <HAL_GetTick>
 800156c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800156e:	e008      	b.n	8001582 <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001570:	f7ff fc3c 	bl	8000dec <HAL_GetTick>
 8001574:	4602      	mov	r2, r0
 8001576:	693b      	ldr	r3, [r7, #16]
 8001578:	1ad3      	subs	r3, r2, r3
 800157a:	2b64      	cmp	r3, #100	@ 0x64
 800157c:	d901      	bls.n	8001582 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 800157e:	2303      	movs	r3, #3
 8001580:	e299      	b.n	8001ab6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001582:	4b52      	ldr	r3, [pc, #328]	@ (80016cc <HAL_RCC_OscConfig+0x264>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800158a:	2b00      	cmp	r3, #0
 800158c:	d1f0      	bne.n	8001570 <HAL_RCC_OscConfig+0x108>
 800158e:	e000      	b.n	8001592 <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001590:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f003 0302 	and.w	r3, r3, #2
 800159a:	2b00      	cmp	r3, #0
 800159c:	d05a      	beq.n	8001654 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800159e:	69bb      	ldr	r3, [r7, #24]
 80015a0:	2b04      	cmp	r3, #4
 80015a2:	d005      	beq.n	80015b0 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80015a4:	69bb      	ldr	r3, [r7, #24]
 80015a6:	2b0c      	cmp	r3, #12
 80015a8:	d119      	bne.n	80015de <HAL_RCC_OscConfig+0x176>
 80015aa:	697b      	ldr	r3, [r7, #20]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d116      	bne.n	80015de <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015b0:	4b46      	ldr	r3, [pc, #280]	@ (80016cc <HAL_RCC_OscConfig+0x264>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f003 0302 	and.w	r3, r3, #2
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d005      	beq.n	80015c8 <HAL_RCC_OscConfig+0x160>
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	68db      	ldr	r3, [r3, #12]
 80015c0:	2b01      	cmp	r3, #1
 80015c2:	d001      	beq.n	80015c8 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 80015c4:	2301      	movs	r3, #1
 80015c6:	e276      	b.n	8001ab6 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015c8:	4b40      	ldr	r3, [pc, #256]	@ (80016cc <HAL_RCC_OscConfig+0x264>)
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	691b      	ldr	r3, [r3, #16]
 80015d4:	021b      	lsls	r3, r3, #8
 80015d6:	493d      	ldr	r1, [pc, #244]	@ (80016cc <HAL_RCC_OscConfig+0x264>)
 80015d8:	4313      	orrs	r3, r2
 80015da:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015dc:	e03a      	b.n	8001654 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	68db      	ldr	r3, [r3, #12]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d020      	beq.n	8001628 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015e6:	4b3a      	ldr	r3, [pc, #232]	@ (80016d0 <HAL_RCC_OscConfig+0x268>)
 80015e8:	2201      	movs	r2, #1
 80015ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015ec:	f7ff fbfe 	bl	8000dec <HAL_GetTick>
 80015f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80015f2:	e008      	b.n	8001606 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015f4:	f7ff fbfa 	bl	8000dec <HAL_GetTick>
 80015f8:	4602      	mov	r2, r0
 80015fa:	693b      	ldr	r3, [r7, #16]
 80015fc:	1ad3      	subs	r3, r2, r3
 80015fe:	2b02      	cmp	r3, #2
 8001600:	d901      	bls.n	8001606 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8001602:	2303      	movs	r3, #3
 8001604:	e257      	b.n	8001ab6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001606:	4b31      	ldr	r3, [pc, #196]	@ (80016cc <HAL_RCC_OscConfig+0x264>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f003 0302 	and.w	r3, r3, #2
 800160e:	2b00      	cmp	r3, #0
 8001610:	d0f0      	beq.n	80015f4 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001612:	4b2e      	ldr	r3, [pc, #184]	@ (80016cc <HAL_RCC_OscConfig+0x264>)
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	691b      	ldr	r3, [r3, #16]
 800161e:	021b      	lsls	r3, r3, #8
 8001620:	492a      	ldr	r1, [pc, #168]	@ (80016cc <HAL_RCC_OscConfig+0x264>)
 8001622:	4313      	orrs	r3, r2
 8001624:	604b      	str	r3, [r1, #4]
 8001626:	e015      	b.n	8001654 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001628:	4b29      	ldr	r3, [pc, #164]	@ (80016d0 <HAL_RCC_OscConfig+0x268>)
 800162a:	2200      	movs	r2, #0
 800162c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800162e:	f7ff fbdd 	bl	8000dec <HAL_GetTick>
 8001632:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001634:	e008      	b.n	8001648 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001636:	f7ff fbd9 	bl	8000dec <HAL_GetTick>
 800163a:	4602      	mov	r2, r0
 800163c:	693b      	ldr	r3, [r7, #16]
 800163e:	1ad3      	subs	r3, r2, r3
 8001640:	2b02      	cmp	r3, #2
 8001642:	d901      	bls.n	8001648 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8001644:	2303      	movs	r3, #3
 8001646:	e236      	b.n	8001ab6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001648:	4b20      	ldr	r3, [pc, #128]	@ (80016cc <HAL_RCC_OscConfig+0x264>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f003 0302 	and.w	r3, r3, #2
 8001650:	2b00      	cmp	r3, #0
 8001652:	d1f0      	bne.n	8001636 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f003 0310 	and.w	r3, r3, #16
 800165c:	2b00      	cmp	r3, #0
 800165e:	f000 80b8 	beq.w	80017d2 <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001662:	69bb      	ldr	r3, [r7, #24]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d170      	bne.n	800174a <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001668:	4b18      	ldr	r3, [pc, #96]	@ (80016cc <HAL_RCC_OscConfig+0x264>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001670:	2b00      	cmp	r3, #0
 8001672:	d005      	beq.n	8001680 <HAL_RCC_OscConfig+0x218>
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	699b      	ldr	r3, [r3, #24]
 8001678:	2b00      	cmp	r3, #0
 800167a:	d101      	bne.n	8001680 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 800167c:	2301      	movs	r3, #1
 800167e:	e21a      	b.n	8001ab6 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	6a1a      	ldr	r2, [r3, #32]
 8001684:	4b11      	ldr	r3, [pc, #68]	@ (80016cc <HAL_RCC_OscConfig+0x264>)
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800168c:	429a      	cmp	r2, r3
 800168e:	d921      	bls.n	80016d4 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6a1b      	ldr	r3, [r3, #32]
 8001694:	4618      	mov	r0, r3
 8001696:	f000 fc7d 	bl	8001f94 <RCC_SetFlashLatencyFromMSIRange>
 800169a:	4603      	mov	r3, r0
 800169c:	2b00      	cmp	r3, #0
 800169e:	d001      	beq.n	80016a4 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 80016a0:	2301      	movs	r3, #1
 80016a2:	e208      	b.n	8001ab6 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80016a4:	4b09      	ldr	r3, [pc, #36]	@ (80016cc <HAL_RCC_OscConfig+0x264>)
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6a1b      	ldr	r3, [r3, #32]
 80016b0:	4906      	ldr	r1, [pc, #24]	@ (80016cc <HAL_RCC_OscConfig+0x264>)
 80016b2:	4313      	orrs	r3, r2
 80016b4:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80016b6:	4b05      	ldr	r3, [pc, #20]	@ (80016cc <HAL_RCC_OscConfig+0x264>)
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	69db      	ldr	r3, [r3, #28]
 80016c2:	061b      	lsls	r3, r3, #24
 80016c4:	4901      	ldr	r1, [pc, #4]	@ (80016cc <HAL_RCC_OscConfig+0x264>)
 80016c6:	4313      	orrs	r3, r2
 80016c8:	604b      	str	r3, [r1, #4]
 80016ca:	e020      	b.n	800170e <HAL_RCC_OscConfig+0x2a6>
 80016cc:	40023800 	.word	0x40023800
 80016d0:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80016d4:	4b99      	ldr	r3, [pc, #612]	@ (800193c <HAL_RCC_OscConfig+0x4d4>)
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	6a1b      	ldr	r3, [r3, #32]
 80016e0:	4996      	ldr	r1, [pc, #600]	@ (800193c <HAL_RCC_OscConfig+0x4d4>)
 80016e2:	4313      	orrs	r3, r2
 80016e4:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80016e6:	4b95      	ldr	r3, [pc, #596]	@ (800193c <HAL_RCC_OscConfig+0x4d4>)
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	69db      	ldr	r3, [r3, #28]
 80016f2:	061b      	lsls	r3, r3, #24
 80016f4:	4991      	ldr	r1, [pc, #580]	@ (800193c <HAL_RCC_OscConfig+0x4d4>)
 80016f6:	4313      	orrs	r3, r2
 80016f8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6a1b      	ldr	r3, [r3, #32]
 80016fe:	4618      	mov	r0, r3
 8001700:	f000 fc48 	bl	8001f94 <RCC_SetFlashLatencyFromMSIRange>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d001      	beq.n	800170e <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 800170a:	2301      	movs	r3, #1
 800170c:	e1d3      	b.n	8001ab6 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	6a1b      	ldr	r3, [r3, #32]
 8001712:	0b5b      	lsrs	r3, r3, #13
 8001714:	3301      	adds	r3, #1
 8001716:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800171a:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800171e:	4a87      	ldr	r2, [pc, #540]	@ (800193c <HAL_RCC_OscConfig+0x4d4>)
 8001720:	6892      	ldr	r2, [r2, #8]
 8001722:	0912      	lsrs	r2, r2, #4
 8001724:	f002 020f 	and.w	r2, r2, #15
 8001728:	4985      	ldr	r1, [pc, #532]	@ (8001940 <HAL_RCC_OscConfig+0x4d8>)
 800172a:	5c8a      	ldrb	r2, [r1, r2]
 800172c:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800172e:	4a85      	ldr	r2, [pc, #532]	@ (8001944 <HAL_RCC_OscConfig+0x4dc>)
 8001730:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001732:	4b85      	ldr	r3, [pc, #532]	@ (8001948 <HAL_RCC_OscConfig+0x4e0>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4618      	mov	r0, r3
 8001738:	f7ff fb0c 	bl	8000d54 <HAL_InitTick>
 800173c:	4603      	mov	r3, r0
 800173e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001740:	7bfb      	ldrb	r3, [r7, #15]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d045      	beq.n	80017d2 <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8001746:	7bfb      	ldrb	r3, [r7, #15]
 8001748:	e1b5      	b.n	8001ab6 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	699b      	ldr	r3, [r3, #24]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d029      	beq.n	80017a6 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001752:	4b7e      	ldr	r3, [pc, #504]	@ (800194c <HAL_RCC_OscConfig+0x4e4>)
 8001754:	2201      	movs	r2, #1
 8001756:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001758:	f7ff fb48 	bl	8000dec <HAL_GetTick>
 800175c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800175e:	e008      	b.n	8001772 <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001760:	f7ff fb44 	bl	8000dec <HAL_GetTick>
 8001764:	4602      	mov	r2, r0
 8001766:	693b      	ldr	r3, [r7, #16]
 8001768:	1ad3      	subs	r3, r2, r3
 800176a:	2b02      	cmp	r3, #2
 800176c:	d901      	bls.n	8001772 <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 800176e:	2303      	movs	r3, #3
 8001770:	e1a1      	b.n	8001ab6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001772:	4b72      	ldr	r3, [pc, #456]	@ (800193c <HAL_RCC_OscConfig+0x4d4>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800177a:	2b00      	cmp	r3, #0
 800177c:	d0f0      	beq.n	8001760 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800177e:	4b6f      	ldr	r3, [pc, #444]	@ (800193c <HAL_RCC_OscConfig+0x4d4>)
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	6a1b      	ldr	r3, [r3, #32]
 800178a:	496c      	ldr	r1, [pc, #432]	@ (800193c <HAL_RCC_OscConfig+0x4d4>)
 800178c:	4313      	orrs	r3, r2
 800178e:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001790:	4b6a      	ldr	r3, [pc, #424]	@ (800193c <HAL_RCC_OscConfig+0x4d4>)
 8001792:	685b      	ldr	r3, [r3, #4]
 8001794:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	69db      	ldr	r3, [r3, #28]
 800179c:	061b      	lsls	r3, r3, #24
 800179e:	4967      	ldr	r1, [pc, #412]	@ (800193c <HAL_RCC_OscConfig+0x4d4>)
 80017a0:	4313      	orrs	r3, r2
 80017a2:	604b      	str	r3, [r1, #4]
 80017a4:	e015      	b.n	80017d2 <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80017a6:	4b69      	ldr	r3, [pc, #420]	@ (800194c <HAL_RCC_OscConfig+0x4e4>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017ac:	f7ff fb1e 	bl	8000dec <HAL_GetTick>
 80017b0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80017b2:	e008      	b.n	80017c6 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80017b4:	f7ff fb1a 	bl	8000dec <HAL_GetTick>
 80017b8:	4602      	mov	r2, r0
 80017ba:	693b      	ldr	r3, [r7, #16]
 80017bc:	1ad3      	subs	r3, r2, r3
 80017be:	2b02      	cmp	r3, #2
 80017c0:	d901      	bls.n	80017c6 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80017c2:	2303      	movs	r3, #3
 80017c4:	e177      	b.n	8001ab6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80017c6:	4b5d      	ldr	r3, [pc, #372]	@ (800193c <HAL_RCC_OscConfig+0x4d4>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d1f0      	bne.n	80017b4 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f003 0308 	and.w	r3, r3, #8
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d030      	beq.n	8001840 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	695b      	ldr	r3, [r3, #20]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d016      	beq.n	8001814 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017e6:	4b5a      	ldr	r3, [pc, #360]	@ (8001950 <HAL_RCC_OscConfig+0x4e8>)
 80017e8:	2201      	movs	r2, #1
 80017ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017ec:	f7ff fafe 	bl	8000dec <HAL_GetTick>
 80017f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80017f2:	e008      	b.n	8001806 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017f4:	f7ff fafa 	bl	8000dec <HAL_GetTick>
 80017f8:	4602      	mov	r2, r0
 80017fa:	693b      	ldr	r3, [r7, #16]
 80017fc:	1ad3      	subs	r3, r2, r3
 80017fe:	2b02      	cmp	r3, #2
 8001800:	d901      	bls.n	8001806 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001802:	2303      	movs	r3, #3
 8001804:	e157      	b.n	8001ab6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001806:	4b4d      	ldr	r3, [pc, #308]	@ (800193c <HAL_RCC_OscConfig+0x4d4>)
 8001808:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800180a:	f003 0302 	and.w	r3, r3, #2
 800180e:	2b00      	cmp	r3, #0
 8001810:	d0f0      	beq.n	80017f4 <HAL_RCC_OscConfig+0x38c>
 8001812:	e015      	b.n	8001840 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001814:	4b4e      	ldr	r3, [pc, #312]	@ (8001950 <HAL_RCC_OscConfig+0x4e8>)
 8001816:	2200      	movs	r2, #0
 8001818:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800181a:	f7ff fae7 	bl	8000dec <HAL_GetTick>
 800181e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001820:	e008      	b.n	8001834 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001822:	f7ff fae3 	bl	8000dec <HAL_GetTick>
 8001826:	4602      	mov	r2, r0
 8001828:	693b      	ldr	r3, [r7, #16]
 800182a:	1ad3      	subs	r3, r2, r3
 800182c:	2b02      	cmp	r3, #2
 800182e:	d901      	bls.n	8001834 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001830:	2303      	movs	r3, #3
 8001832:	e140      	b.n	8001ab6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001834:	4b41      	ldr	r3, [pc, #260]	@ (800193c <HAL_RCC_OscConfig+0x4d4>)
 8001836:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001838:	f003 0302 	and.w	r3, r3, #2
 800183c:	2b00      	cmp	r3, #0
 800183e:	d1f0      	bne.n	8001822 <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f003 0304 	and.w	r3, r3, #4
 8001848:	2b00      	cmp	r3, #0
 800184a:	f000 80b5 	beq.w	80019b8 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 800184e:	2300      	movs	r3, #0
 8001850:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001852:	4b3a      	ldr	r3, [pc, #232]	@ (800193c <HAL_RCC_OscConfig+0x4d4>)
 8001854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001856:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800185a:	2b00      	cmp	r3, #0
 800185c:	d10d      	bne.n	800187a <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800185e:	4b37      	ldr	r3, [pc, #220]	@ (800193c <HAL_RCC_OscConfig+0x4d4>)
 8001860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001862:	4a36      	ldr	r2, [pc, #216]	@ (800193c <HAL_RCC_OscConfig+0x4d4>)
 8001864:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001868:	6253      	str	r3, [r2, #36]	@ 0x24
 800186a:	4b34      	ldr	r3, [pc, #208]	@ (800193c <HAL_RCC_OscConfig+0x4d4>)
 800186c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800186e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001872:	60bb      	str	r3, [r7, #8]
 8001874:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001876:	2301      	movs	r3, #1
 8001878:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800187a:	4b36      	ldr	r3, [pc, #216]	@ (8001954 <HAL_RCC_OscConfig+0x4ec>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001882:	2b00      	cmp	r3, #0
 8001884:	d118      	bne.n	80018b8 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001886:	4b33      	ldr	r3, [pc, #204]	@ (8001954 <HAL_RCC_OscConfig+0x4ec>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4a32      	ldr	r2, [pc, #200]	@ (8001954 <HAL_RCC_OscConfig+0x4ec>)
 800188c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001890:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001892:	f7ff faab 	bl	8000dec <HAL_GetTick>
 8001896:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001898:	e008      	b.n	80018ac <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800189a:	f7ff faa7 	bl	8000dec <HAL_GetTick>
 800189e:	4602      	mov	r2, r0
 80018a0:	693b      	ldr	r3, [r7, #16]
 80018a2:	1ad3      	subs	r3, r2, r3
 80018a4:	2b64      	cmp	r3, #100	@ 0x64
 80018a6:	d901      	bls.n	80018ac <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 80018a8:	2303      	movs	r3, #3
 80018aa:	e104      	b.n	8001ab6 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018ac:	4b29      	ldr	r3, [pc, #164]	@ (8001954 <HAL_RCC_OscConfig+0x4ec>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d0f0      	beq.n	800189a <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	689b      	ldr	r3, [r3, #8]
 80018bc:	2b01      	cmp	r3, #1
 80018be:	d106      	bne.n	80018ce <HAL_RCC_OscConfig+0x466>
 80018c0:	4b1e      	ldr	r3, [pc, #120]	@ (800193c <HAL_RCC_OscConfig+0x4d4>)
 80018c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018c4:	4a1d      	ldr	r2, [pc, #116]	@ (800193c <HAL_RCC_OscConfig+0x4d4>)
 80018c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018ca:	6353      	str	r3, [r2, #52]	@ 0x34
 80018cc:	e02d      	b.n	800192a <HAL_RCC_OscConfig+0x4c2>
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	689b      	ldr	r3, [r3, #8]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d10c      	bne.n	80018f0 <HAL_RCC_OscConfig+0x488>
 80018d6:	4b19      	ldr	r3, [pc, #100]	@ (800193c <HAL_RCC_OscConfig+0x4d4>)
 80018d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018da:	4a18      	ldr	r2, [pc, #96]	@ (800193c <HAL_RCC_OscConfig+0x4d4>)
 80018dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80018e0:	6353      	str	r3, [r2, #52]	@ 0x34
 80018e2:	4b16      	ldr	r3, [pc, #88]	@ (800193c <HAL_RCC_OscConfig+0x4d4>)
 80018e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018e6:	4a15      	ldr	r2, [pc, #84]	@ (800193c <HAL_RCC_OscConfig+0x4d4>)
 80018e8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80018ec:	6353      	str	r3, [r2, #52]	@ 0x34
 80018ee:	e01c      	b.n	800192a <HAL_RCC_OscConfig+0x4c2>
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	2b05      	cmp	r3, #5
 80018f6:	d10c      	bne.n	8001912 <HAL_RCC_OscConfig+0x4aa>
 80018f8:	4b10      	ldr	r3, [pc, #64]	@ (800193c <HAL_RCC_OscConfig+0x4d4>)
 80018fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018fc:	4a0f      	ldr	r2, [pc, #60]	@ (800193c <HAL_RCC_OscConfig+0x4d4>)
 80018fe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001902:	6353      	str	r3, [r2, #52]	@ 0x34
 8001904:	4b0d      	ldr	r3, [pc, #52]	@ (800193c <HAL_RCC_OscConfig+0x4d4>)
 8001906:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001908:	4a0c      	ldr	r2, [pc, #48]	@ (800193c <HAL_RCC_OscConfig+0x4d4>)
 800190a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800190e:	6353      	str	r3, [r2, #52]	@ 0x34
 8001910:	e00b      	b.n	800192a <HAL_RCC_OscConfig+0x4c2>
 8001912:	4b0a      	ldr	r3, [pc, #40]	@ (800193c <HAL_RCC_OscConfig+0x4d4>)
 8001914:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001916:	4a09      	ldr	r2, [pc, #36]	@ (800193c <HAL_RCC_OscConfig+0x4d4>)
 8001918:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800191c:	6353      	str	r3, [r2, #52]	@ 0x34
 800191e:	4b07      	ldr	r3, [pc, #28]	@ (800193c <HAL_RCC_OscConfig+0x4d4>)
 8001920:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001922:	4a06      	ldr	r2, [pc, #24]	@ (800193c <HAL_RCC_OscConfig+0x4d4>)
 8001924:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001928:	6353      	str	r3, [r2, #52]	@ 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	689b      	ldr	r3, [r3, #8]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d024      	beq.n	800197c <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001932:	f7ff fa5b 	bl	8000dec <HAL_GetTick>
 8001936:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001938:	e019      	b.n	800196e <HAL_RCC_OscConfig+0x506>
 800193a:	bf00      	nop
 800193c:	40023800 	.word	0x40023800
 8001940:	08003f10 	.word	0x08003f10
 8001944:	20000000 	.word	0x20000000
 8001948:	20000004 	.word	0x20000004
 800194c:	42470020 	.word	0x42470020
 8001950:	42470680 	.word	0x42470680
 8001954:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001958:	f7ff fa48 	bl	8000dec <HAL_GetTick>
 800195c:	4602      	mov	r2, r0
 800195e:	693b      	ldr	r3, [r7, #16]
 8001960:	1ad3      	subs	r3, r2, r3
 8001962:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001966:	4293      	cmp	r3, r2
 8001968:	d901      	bls.n	800196e <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 800196a:	2303      	movs	r3, #3
 800196c:	e0a3      	b.n	8001ab6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800196e:	4b54      	ldr	r3, [pc, #336]	@ (8001ac0 <HAL_RCC_OscConfig+0x658>)
 8001970:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001972:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001976:	2b00      	cmp	r3, #0
 8001978:	d0ee      	beq.n	8001958 <HAL_RCC_OscConfig+0x4f0>
 800197a:	e014      	b.n	80019a6 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800197c:	f7ff fa36 	bl	8000dec <HAL_GetTick>
 8001980:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001982:	e00a      	b.n	800199a <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001984:	f7ff fa32 	bl	8000dec <HAL_GetTick>
 8001988:	4602      	mov	r2, r0
 800198a:	693b      	ldr	r3, [r7, #16]
 800198c:	1ad3      	subs	r3, r2, r3
 800198e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001992:	4293      	cmp	r3, r2
 8001994:	d901      	bls.n	800199a <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8001996:	2303      	movs	r3, #3
 8001998:	e08d      	b.n	8001ab6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800199a:	4b49      	ldr	r3, [pc, #292]	@ (8001ac0 <HAL_RCC_OscConfig+0x658>)
 800199c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800199e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d1ee      	bne.n	8001984 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80019a6:	7ffb      	ldrb	r3, [r7, #31]
 80019a8:	2b01      	cmp	r3, #1
 80019aa:	d105      	bne.n	80019b8 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019ac:	4b44      	ldr	r3, [pc, #272]	@ (8001ac0 <HAL_RCC_OscConfig+0x658>)
 80019ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019b0:	4a43      	ldr	r2, [pc, #268]	@ (8001ac0 <HAL_RCC_OscConfig+0x658>)
 80019b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80019b6:	6253      	str	r3, [r2, #36]	@ 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d079      	beq.n	8001ab4 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019c0:	69bb      	ldr	r3, [r7, #24]
 80019c2:	2b0c      	cmp	r3, #12
 80019c4:	d056      	beq.n	8001a74 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019ca:	2b02      	cmp	r3, #2
 80019cc:	d13b      	bne.n	8001a46 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019ce:	4b3d      	ldr	r3, [pc, #244]	@ (8001ac4 <HAL_RCC_OscConfig+0x65c>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019d4:	f7ff fa0a 	bl	8000dec <HAL_GetTick>
 80019d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80019da:	e008      	b.n	80019ee <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019dc:	f7ff fa06 	bl	8000dec <HAL_GetTick>
 80019e0:	4602      	mov	r2, r0
 80019e2:	693b      	ldr	r3, [r7, #16]
 80019e4:	1ad3      	subs	r3, r2, r3
 80019e6:	2b02      	cmp	r3, #2
 80019e8:	d901      	bls.n	80019ee <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80019ea:	2303      	movs	r3, #3
 80019ec:	e063      	b.n	8001ab6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80019ee:	4b34      	ldr	r3, [pc, #208]	@ (8001ac0 <HAL_RCC_OscConfig+0x658>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d1f0      	bne.n	80019dc <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019fa:	4b31      	ldr	r3, [pc, #196]	@ (8001ac0 <HAL_RCC_OscConfig+0x658>)
 80019fc:	689b      	ldr	r3, [r3, #8]
 80019fe:	f423 027d 	bic.w	r2, r3, #16580608	@ 0xfd0000
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a0a:	4319      	orrs	r1, r3
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a10:	430b      	orrs	r3, r1
 8001a12:	492b      	ldr	r1, [pc, #172]	@ (8001ac0 <HAL_RCC_OscConfig+0x658>)
 8001a14:	4313      	orrs	r3, r2
 8001a16:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a18:	4b2a      	ldr	r3, [pc, #168]	@ (8001ac4 <HAL_RCC_OscConfig+0x65c>)
 8001a1a:	2201      	movs	r2, #1
 8001a1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a1e:	f7ff f9e5 	bl	8000dec <HAL_GetTick>
 8001a22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001a24:	e008      	b.n	8001a38 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a26:	f7ff f9e1 	bl	8000dec <HAL_GetTick>
 8001a2a:	4602      	mov	r2, r0
 8001a2c:	693b      	ldr	r3, [r7, #16]
 8001a2e:	1ad3      	subs	r3, r2, r3
 8001a30:	2b02      	cmp	r3, #2
 8001a32:	d901      	bls.n	8001a38 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8001a34:	2303      	movs	r3, #3
 8001a36:	e03e      	b.n	8001ab6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001a38:	4b21      	ldr	r3, [pc, #132]	@ (8001ac0 <HAL_RCC_OscConfig+0x658>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d0f0      	beq.n	8001a26 <HAL_RCC_OscConfig+0x5be>
 8001a44:	e036      	b.n	8001ab4 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a46:	4b1f      	ldr	r3, [pc, #124]	@ (8001ac4 <HAL_RCC_OscConfig+0x65c>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a4c:	f7ff f9ce 	bl	8000dec <HAL_GetTick>
 8001a50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001a52:	e008      	b.n	8001a66 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a54:	f7ff f9ca 	bl	8000dec <HAL_GetTick>
 8001a58:	4602      	mov	r2, r0
 8001a5a:	693b      	ldr	r3, [r7, #16]
 8001a5c:	1ad3      	subs	r3, r2, r3
 8001a5e:	2b02      	cmp	r3, #2
 8001a60:	d901      	bls.n	8001a66 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8001a62:	2303      	movs	r3, #3
 8001a64:	e027      	b.n	8001ab6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001a66:	4b16      	ldr	r3, [pc, #88]	@ (8001ac0 <HAL_RCC_OscConfig+0x658>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d1f0      	bne.n	8001a54 <HAL_RCC_OscConfig+0x5ec>
 8001a72:	e01f      	b.n	8001ab4 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a78:	2b01      	cmp	r3, #1
 8001a7a:	d101      	bne.n	8001a80 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	e01a      	b.n	8001ab6 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001a80:	4b0f      	ldr	r3, [pc, #60]	@ (8001ac0 <HAL_RCC_OscConfig+0x658>)
 8001a82:	689b      	ldr	r3, [r3, #8]
 8001a84:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a86:	697b      	ldr	r3, [r7, #20]
 8001a88:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a90:	429a      	cmp	r2, r3
 8001a92:	d10d      	bne.n	8001ab0 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a9e:	429a      	cmp	r2, r3
 8001aa0:	d106      	bne.n	8001ab0 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001aa2:	697b      	ldr	r3, [r7, #20]
 8001aa4:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001aac:	429a      	cmp	r2, r3
 8001aae:	d001      	beq.n	8001ab4 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	e000      	b.n	8001ab6 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8001ab4:	2300      	movs	r3, #0
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	3720      	adds	r7, #32
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	40023800 	.word	0x40023800
 8001ac4:	42470060 	.word	0x42470060

08001ac8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b084      	sub	sp, #16
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
 8001ad0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d101      	bne.n	8001adc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ad8:	2301      	movs	r3, #1
 8001ada:	e11a      	b.n	8001d12 <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001adc:	4b8f      	ldr	r3, [pc, #572]	@ (8001d1c <HAL_RCC_ClockConfig+0x254>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f003 0301 	and.w	r3, r3, #1
 8001ae4:	683a      	ldr	r2, [r7, #0]
 8001ae6:	429a      	cmp	r2, r3
 8001ae8:	d919      	bls.n	8001b1e <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	2b01      	cmp	r3, #1
 8001aee:	d105      	bne.n	8001afc <HAL_RCC_ClockConfig+0x34>
 8001af0:	4b8a      	ldr	r3, [pc, #552]	@ (8001d1c <HAL_RCC_ClockConfig+0x254>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a89      	ldr	r2, [pc, #548]	@ (8001d1c <HAL_RCC_ClockConfig+0x254>)
 8001af6:	f043 0304 	orr.w	r3, r3, #4
 8001afa:	6013      	str	r3, [r2, #0]
 8001afc:	4b87      	ldr	r3, [pc, #540]	@ (8001d1c <HAL_RCC_ClockConfig+0x254>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f023 0201 	bic.w	r2, r3, #1
 8001b04:	4985      	ldr	r1, [pc, #532]	@ (8001d1c <HAL_RCC_ClockConfig+0x254>)
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	4313      	orrs	r3, r2
 8001b0a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b0c:	4b83      	ldr	r3, [pc, #524]	@ (8001d1c <HAL_RCC_ClockConfig+0x254>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f003 0301 	and.w	r3, r3, #1
 8001b14:	683a      	ldr	r2, [r7, #0]
 8001b16:	429a      	cmp	r2, r3
 8001b18:	d001      	beq.n	8001b1e <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e0f9      	b.n	8001d12 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f003 0302 	and.w	r3, r3, #2
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d008      	beq.n	8001b3c <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b2a:	4b7d      	ldr	r3, [pc, #500]	@ (8001d20 <HAL_RCC_ClockConfig+0x258>)
 8001b2c:	689b      	ldr	r3, [r3, #8]
 8001b2e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	689b      	ldr	r3, [r3, #8]
 8001b36:	497a      	ldr	r1, [pc, #488]	@ (8001d20 <HAL_RCC_ClockConfig+0x258>)
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f003 0301 	and.w	r3, r3, #1
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	f000 808e 	beq.w	8001c66 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	2b02      	cmp	r3, #2
 8001b50:	d107      	bne.n	8001b62 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001b52:	4b73      	ldr	r3, [pc, #460]	@ (8001d20 <HAL_RCC_ClockConfig+0x258>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d121      	bne.n	8001ba2 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	e0d7      	b.n	8001d12 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	2b03      	cmp	r3, #3
 8001b68:	d107      	bne.n	8001b7a <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001b6a:	4b6d      	ldr	r3, [pc, #436]	@ (8001d20 <HAL_RCC_ClockConfig+0x258>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d115      	bne.n	8001ba2 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	e0cb      	b.n	8001d12 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	2b01      	cmp	r3, #1
 8001b80:	d107      	bne.n	8001b92 <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001b82:	4b67      	ldr	r3, [pc, #412]	@ (8001d20 <HAL_RCC_ClockConfig+0x258>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f003 0302 	and.w	r3, r3, #2
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d109      	bne.n	8001ba2 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	e0bf      	b.n	8001d12 <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001b92:	4b63      	ldr	r3, [pc, #396]	@ (8001d20 <HAL_RCC_ClockConfig+0x258>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d101      	bne.n	8001ba2 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	e0b7      	b.n	8001d12 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ba2:	4b5f      	ldr	r3, [pc, #380]	@ (8001d20 <HAL_RCC_ClockConfig+0x258>)
 8001ba4:	689b      	ldr	r3, [r3, #8]
 8001ba6:	f023 0203 	bic.w	r2, r3, #3
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	495c      	ldr	r1, [pc, #368]	@ (8001d20 <HAL_RCC_ClockConfig+0x258>)
 8001bb0:	4313      	orrs	r3, r2
 8001bb2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001bb4:	f7ff f91a 	bl	8000dec <HAL_GetTick>
 8001bb8:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	2b02      	cmp	r3, #2
 8001bc0:	d112      	bne.n	8001be8 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001bc2:	e00a      	b.n	8001bda <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bc4:	f7ff f912 	bl	8000dec <HAL_GetTick>
 8001bc8:	4602      	mov	r2, r0
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	1ad3      	subs	r3, r2, r3
 8001bce:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d901      	bls.n	8001bda <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8001bd6:	2303      	movs	r3, #3
 8001bd8:	e09b      	b.n	8001d12 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001bda:	4b51      	ldr	r3, [pc, #324]	@ (8001d20 <HAL_RCC_ClockConfig+0x258>)
 8001bdc:	689b      	ldr	r3, [r3, #8]
 8001bde:	f003 030c 	and.w	r3, r3, #12
 8001be2:	2b08      	cmp	r3, #8
 8001be4:	d1ee      	bne.n	8001bc4 <HAL_RCC_ClockConfig+0xfc>
 8001be6:	e03e      	b.n	8001c66 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	2b03      	cmp	r3, #3
 8001bee:	d112      	bne.n	8001c16 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001bf0:	e00a      	b.n	8001c08 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bf2:	f7ff f8fb 	bl	8000dec <HAL_GetTick>
 8001bf6:	4602      	mov	r2, r0
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	1ad3      	subs	r3, r2, r3
 8001bfc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c00:	4293      	cmp	r3, r2
 8001c02:	d901      	bls.n	8001c08 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8001c04:	2303      	movs	r3, #3
 8001c06:	e084      	b.n	8001d12 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c08:	4b45      	ldr	r3, [pc, #276]	@ (8001d20 <HAL_RCC_ClockConfig+0x258>)
 8001c0a:	689b      	ldr	r3, [r3, #8]
 8001c0c:	f003 030c 	and.w	r3, r3, #12
 8001c10:	2b0c      	cmp	r3, #12
 8001c12:	d1ee      	bne.n	8001bf2 <HAL_RCC_ClockConfig+0x12a>
 8001c14:	e027      	b.n	8001c66 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	2b01      	cmp	r3, #1
 8001c1c:	d11d      	bne.n	8001c5a <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c1e:	e00a      	b.n	8001c36 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c20:	f7ff f8e4 	bl	8000dec <HAL_GetTick>
 8001c24:	4602      	mov	r2, r0
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	1ad3      	subs	r3, r2, r3
 8001c2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d901      	bls.n	8001c36 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8001c32:	2303      	movs	r3, #3
 8001c34:	e06d      	b.n	8001d12 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c36:	4b3a      	ldr	r3, [pc, #232]	@ (8001d20 <HAL_RCC_ClockConfig+0x258>)
 8001c38:	689b      	ldr	r3, [r3, #8]
 8001c3a:	f003 030c 	and.w	r3, r3, #12
 8001c3e:	2b04      	cmp	r3, #4
 8001c40:	d1ee      	bne.n	8001c20 <HAL_RCC_ClockConfig+0x158>
 8001c42:	e010      	b.n	8001c66 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c44:	f7ff f8d2 	bl	8000dec <HAL_GetTick>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	1ad3      	subs	r3, r2, r3
 8001c4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d901      	bls.n	8001c5a <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8001c56:	2303      	movs	r3, #3
 8001c58:	e05b      	b.n	8001d12 <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001c5a:	4b31      	ldr	r3, [pc, #196]	@ (8001d20 <HAL_RCC_ClockConfig+0x258>)
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	f003 030c 	and.w	r3, r3, #12
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d1ee      	bne.n	8001c44 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c66:	4b2d      	ldr	r3, [pc, #180]	@ (8001d1c <HAL_RCC_ClockConfig+0x254>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f003 0301 	and.w	r3, r3, #1
 8001c6e:	683a      	ldr	r2, [r7, #0]
 8001c70:	429a      	cmp	r2, r3
 8001c72:	d219      	bcs.n	8001ca8 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	2b01      	cmp	r3, #1
 8001c78:	d105      	bne.n	8001c86 <HAL_RCC_ClockConfig+0x1be>
 8001c7a:	4b28      	ldr	r3, [pc, #160]	@ (8001d1c <HAL_RCC_ClockConfig+0x254>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4a27      	ldr	r2, [pc, #156]	@ (8001d1c <HAL_RCC_ClockConfig+0x254>)
 8001c80:	f043 0304 	orr.w	r3, r3, #4
 8001c84:	6013      	str	r3, [r2, #0]
 8001c86:	4b25      	ldr	r3, [pc, #148]	@ (8001d1c <HAL_RCC_ClockConfig+0x254>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f023 0201 	bic.w	r2, r3, #1
 8001c8e:	4923      	ldr	r1, [pc, #140]	@ (8001d1c <HAL_RCC_ClockConfig+0x254>)
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	4313      	orrs	r3, r2
 8001c94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c96:	4b21      	ldr	r3, [pc, #132]	@ (8001d1c <HAL_RCC_ClockConfig+0x254>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f003 0301 	and.w	r3, r3, #1
 8001c9e:	683a      	ldr	r2, [r7, #0]
 8001ca0:	429a      	cmp	r2, r3
 8001ca2:	d001      	beq.n	8001ca8 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	e034      	b.n	8001d12 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f003 0304 	and.w	r3, r3, #4
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d008      	beq.n	8001cc6 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001cb4:	4b1a      	ldr	r3, [pc, #104]	@ (8001d20 <HAL_RCC_ClockConfig+0x258>)
 8001cb6:	689b      	ldr	r3, [r3, #8]
 8001cb8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	68db      	ldr	r3, [r3, #12]
 8001cc0:	4917      	ldr	r1, [pc, #92]	@ (8001d20 <HAL_RCC_ClockConfig+0x258>)
 8001cc2:	4313      	orrs	r3, r2
 8001cc4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f003 0308 	and.w	r3, r3, #8
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d009      	beq.n	8001ce6 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001cd2:	4b13      	ldr	r3, [pc, #76]	@ (8001d20 <HAL_RCC_ClockConfig+0x258>)
 8001cd4:	689b      	ldr	r3, [r3, #8]
 8001cd6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	691b      	ldr	r3, [r3, #16]
 8001cde:	00db      	lsls	r3, r3, #3
 8001ce0:	490f      	ldr	r1, [pc, #60]	@ (8001d20 <HAL_RCC_ClockConfig+0x258>)
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001ce6:	f000 f823 	bl	8001d30 <HAL_RCC_GetSysClockFreq>
 8001cea:	4602      	mov	r2, r0
 8001cec:	4b0c      	ldr	r3, [pc, #48]	@ (8001d20 <HAL_RCC_ClockConfig+0x258>)
 8001cee:	689b      	ldr	r3, [r3, #8]
 8001cf0:	091b      	lsrs	r3, r3, #4
 8001cf2:	f003 030f 	and.w	r3, r3, #15
 8001cf6:	490b      	ldr	r1, [pc, #44]	@ (8001d24 <HAL_RCC_ClockConfig+0x25c>)
 8001cf8:	5ccb      	ldrb	r3, [r1, r3]
 8001cfa:	fa22 f303 	lsr.w	r3, r2, r3
 8001cfe:	4a0a      	ldr	r2, [pc, #40]	@ (8001d28 <HAL_RCC_ClockConfig+0x260>)
 8001d00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001d02:	4b0a      	ldr	r3, [pc, #40]	@ (8001d2c <HAL_RCC_ClockConfig+0x264>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4618      	mov	r0, r3
 8001d08:	f7ff f824 	bl	8000d54 <HAL_InitTick>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	72fb      	strb	r3, [r7, #11]

  return status;
 8001d10:	7afb      	ldrb	r3, [r7, #11]
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	3710      	adds	r7, #16
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	40023c00 	.word	0x40023c00
 8001d20:	40023800 	.word	0x40023800
 8001d24:	08003f10 	.word	0x08003f10
 8001d28:	20000000 	.word	0x20000000
 8001d2c:	20000004 	.word	0x20000004

08001d30 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001d34:	b092      	sub	sp, #72	@ 0x48
 8001d36:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8001d38:	4b79      	ldr	r3, [pc, #484]	@ (8001f20 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001d3a:	689b      	ldr	r3, [r3, #8]
 8001d3c:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001d3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001d40:	f003 030c 	and.w	r3, r3, #12
 8001d44:	2b0c      	cmp	r3, #12
 8001d46:	d00d      	beq.n	8001d64 <HAL_RCC_GetSysClockFreq+0x34>
 8001d48:	2b0c      	cmp	r3, #12
 8001d4a:	f200 80d5 	bhi.w	8001ef8 <HAL_RCC_GetSysClockFreq+0x1c8>
 8001d4e:	2b04      	cmp	r3, #4
 8001d50:	d002      	beq.n	8001d58 <HAL_RCC_GetSysClockFreq+0x28>
 8001d52:	2b08      	cmp	r3, #8
 8001d54:	d003      	beq.n	8001d5e <HAL_RCC_GetSysClockFreq+0x2e>
 8001d56:	e0cf      	b.n	8001ef8 <HAL_RCC_GetSysClockFreq+0x1c8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001d58:	4b72      	ldr	r3, [pc, #456]	@ (8001f24 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8001d5a:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8001d5c:	e0da      	b.n	8001f14 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001d5e:	4b72      	ldr	r3, [pc, #456]	@ (8001f28 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8001d60:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8001d62:	e0d7      	b.n	8001f14 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001d64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001d66:	0c9b      	lsrs	r3, r3, #18
 8001d68:	f003 020f 	and.w	r2, r3, #15
 8001d6c:	4b6f      	ldr	r3, [pc, #444]	@ (8001f2c <HAL_RCC_GetSysClockFreq+0x1fc>)
 8001d6e:	5c9b      	ldrb	r3, [r3, r2]
 8001d70:	63bb      	str	r3, [r7, #56]	@ 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001d72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001d74:	0d9b      	lsrs	r3, r3, #22
 8001d76:	f003 0303 	and.w	r3, r3, #3
 8001d7a:	3301      	adds	r3, #1
 8001d7c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d7e:	4b68      	ldr	r3, [pc, #416]	@ (8001f20 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d05d      	beq.n	8001e46 <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001d8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	4618      	mov	r0, r3
 8001d90:	4611      	mov	r1, r2
 8001d92:	4604      	mov	r4, r0
 8001d94:	460d      	mov	r5, r1
 8001d96:	4622      	mov	r2, r4
 8001d98:	462b      	mov	r3, r5
 8001d9a:	f04f 0000 	mov.w	r0, #0
 8001d9e:	f04f 0100 	mov.w	r1, #0
 8001da2:	0159      	lsls	r1, r3, #5
 8001da4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001da8:	0150      	lsls	r0, r2, #5
 8001daa:	4602      	mov	r2, r0
 8001dac:	460b      	mov	r3, r1
 8001dae:	4621      	mov	r1, r4
 8001db0:	1a51      	subs	r1, r2, r1
 8001db2:	6139      	str	r1, [r7, #16]
 8001db4:	4629      	mov	r1, r5
 8001db6:	eb63 0301 	sbc.w	r3, r3, r1
 8001dba:	617b      	str	r3, [r7, #20]
 8001dbc:	f04f 0200 	mov.w	r2, #0
 8001dc0:	f04f 0300 	mov.w	r3, #0
 8001dc4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001dc8:	4659      	mov	r1, fp
 8001dca:	018b      	lsls	r3, r1, #6
 8001dcc:	4651      	mov	r1, sl
 8001dce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001dd2:	4651      	mov	r1, sl
 8001dd4:	018a      	lsls	r2, r1, #6
 8001dd6:	46d4      	mov	ip, sl
 8001dd8:	ebb2 080c 	subs.w	r8, r2, ip
 8001ddc:	4659      	mov	r1, fp
 8001dde:	eb63 0901 	sbc.w	r9, r3, r1
 8001de2:	f04f 0200 	mov.w	r2, #0
 8001de6:	f04f 0300 	mov.w	r3, #0
 8001dea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001dee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001df2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001df6:	4690      	mov	r8, r2
 8001df8:	4699      	mov	r9, r3
 8001dfa:	4623      	mov	r3, r4
 8001dfc:	eb18 0303 	adds.w	r3, r8, r3
 8001e00:	60bb      	str	r3, [r7, #8]
 8001e02:	462b      	mov	r3, r5
 8001e04:	eb49 0303 	adc.w	r3, r9, r3
 8001e08:	60fb      	str	r3, [r7, #12]
 8001e0a:	f04f 0200 	mov.w	r2, #0
 8001e0e:	f04f 0300 	mov.w	r3, #0
 8001e12:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001e16:	4629      	mov	r1, r5
 8001e18:	024b      	lsls	r3, r1, #9
 8001e1a:	4620      	mov	r0, r4
 8001e1c:	4629      	mov	r1, r5
 8001e1e:	4604      	mov	r4, r0
 8001e20:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8001e24:	4601      	mov	r1, r0
 8001e26:	024a      	lsls	r2, r1, #9
 8001e28:	4610      	mov	r0, r2
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e2e:	2200      	movs	r2, #0
 8001e30:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001e32:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001e34:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001e38:	f7fe f9a0 	bl	800017c <__aeabi_uldivmod>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	460b      	mov	r3, r1
 8001e40:	4613      	mov	r3, r2
 8001e42:	647b      	str	r3, [r7, #68]	@ 0x44
 8001e44:	e055      	b.n	8001ef2 <HAL_RCC_GetSysClockFreq+0x1c2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001e46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e48:	2200      	movs	r2, #0
 8001e4a:	623b      	str	r3, [r7, #32]
 8001e4c:	627a      	str	r2, [r7, #36]	@ 0x24
 8001e4e:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001e52:	4642      	mov	r2, r8
 8001e54:	464b      	mov	r3, r9
 8001e56:	f04f 0000 	mov.w	r0, #0
 8001e5a:	f04f 0100 	mov.w	r1, #0
 8001e5e:	0159      	lsls	r1, r3, #5
 8001e60:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001e64:	0150      	lsls	r0, r2, #5
 8001e66:	4602      	mov	r2, r0
 8001e68:	460b      	mov	r3, r1
 8001e6a:	46c4      	mov	ip, r8
 8001e6c:	ebb2 0a0c 	subs.w	sl, r2, ip
 8001e70:	4640      	mov	r0, r8
 8001e72:	4649      	mov	r1, r9
 8001e74:	468c      	mov	ip, r1
 8001e76:	eb63 0b0c 	sbc.w	fp, r3, ip
 8001e7a:	f04f 0200 	mov.w	r2, #0
 8001e7e:	f04f 0300 	mov.w	r3, #0
 8001e82:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001e86:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001e8a:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001e8e:	ebb2 040a 	subs.w	r4, r2, sl
 8001e92:	eb63 050b 	sbc.w	r5, r3, fp
 8001e96:	f04f 0200 	mov.w	r2, #0
 8001e9a:	f04f 0300 	mov.w	r3, #0
 8001e9e:	00eb      	lsls	r3, r5, #3
 8001ea0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001ea4:	00e2      	lsls	r2, r4, #3
 8001ea6:	4614      	mov	r4, r2
 8001ea8:	461d      	mov	r5, r3
 8001eaa:	4603      	mov	r3, r0
 8001eac:	18e3      	adds	r3, r4, r3
 8001eae:	603b      	str	r3, [r7, #0]
 8001eb0:	460b      	mov	r3, r1
 8001eb2:	eb45 0303 	adc.w	r3, r5, r3
 8001eb6:	607b      	str	r3, [r7, #4]
 8001eb8:	f04f 0200 	mov.w	r2, #0
 8001ebc:	f04f 0300 	mov.w	r3, #0
 8001ec0:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001ec4:	4629      	mov	r1, r5
 8001ec6:	028b      	lsls	r3, r1, #10
 8001ec8:	4620      	mov	r0, r4
 8001eca:	4629      	mov	r1, r5
 8001ecc:	4604      	mov	r4, r0
 8001ece:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8001ed2:	4601      	mov	r1, r0
 8001ed4:	028a      	lsls	r2, r1, #10
 8001ed6:	4610      	mov	r0, r2
 8001ed8:	4619      	mov	r1, r3
 8001eda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001edc:	2200      	movs	r2, #0
 8001ede:	61bb      	str	r3, [r7, #24]
 8001ee0:	61fa      	str	r2, [r7, #28]
 8001ee2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ee6:	f7fe f949 	bl	800017c <__aeabi_uldivmod>
 8001eea:	4602      	mov	r2, r0
 8001eec:	460b      	mov	r3, r1
 8001eee:	4613      	mov	r3, r2
 8001ef0:	647b      	str	r3, [r7, #68]	@ 0x44
      }
      sysclockfreq = pllvco;
 8001ef2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ef4:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8001ef6:	e00d      	b.n	8001f14 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001ef8:	4b09      	ldr	r3, [pc, #36]	@ (8001f20 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	0b5b      	lsrs	r3, r3, #13
 8001efe:	f003 0307 	and.w	r3, r3, #7
 8001f02:	633b      	str	r3, [r7, #48]	@ 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001f04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f06:	3301      	adds	r3, #1
 8001f08:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f10:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8001f12:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 8001f16:	4618      	mov	r0, r3
 8001f18:	3748      	adds	r7, #72	@ 0x48
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001f20:	40023800 	.word	0x40023800
 8001f24:	00f42400 	.word	0x00f42400
 8001f28:	007a1200 	.word	0x007a1200
 8001f2c:	08003f04 	.word	0x08003f04

08001f30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f34:	4b02      	ldr	r3, [pc, #8]	@ (8001f40 <HAL_RCC_GetHCLKFreq+0x10>)
 8001f36:	681b      	ldr	r3, [r3, #0]
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bc80      	pop	{r7}
 8001f3e:	4770      	bx	lr
 8001f40:	20000000 	.word	0x20000000

08001f44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f48:	f7ff fff2 	bl	8001f30 <HAL_RCC_GetHCLKFreq>
 8001f4c:	4602      	mov	r2, r0
 8001f4e:	4b05      	ldr	r3, [pc, #20]	@ (8001f64 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f50:	689b      	ldr	r3, [r3, #8]
 8001f52:	0a1b      	lsrs	r3, r3, #8
 8001f54:	f003 0307 	and.w	r3, r3, #7
 8001f58:	4903      	ldr	r1, [pc, #12]	@ (8001f68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f5a:	5ccb      	ldrb	r3, [r1, r3]
 8001f5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	40023800 	.word	0x40023800
 8001f68:	08003f20 	.word	0x08003f20

08001f6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f70:	f7ff ffde 	bl	8001f30 <HAL_RCC_GetHCLKFreq>
 8001f74:	4602      	mov	r2, r0
 8001f76:	4b05      	ldr	r3, [pc, #20]	@ (8001f8c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001f78:	689b      	ldr	r3, [r3, #8]
 8001f7a:	0adb      	lsrs	r3, r3, #11
 8001f7c:	f003 0307 	and.w	r3, r3, #7
 8001f80:	4903      	ldr	r1, [pc, #12]	@ (8001f90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f82:	5ccb      	ldrb	r3, [r1, r3]
 8001f84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	40023800 	.word	0x40023800
 8001f90:	08003f20 	.word	0x08003f20

08001f94 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b087      	sub	sp, #28
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001fa0:	4b29      	ldr	r3, [pc, #164]	@ (8002048 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001fa2:	689b      	ldr	r3, [r3, #8]
 8001fa4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d12c      	bne.n	8002006 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001fac:	4b26      	ldr	r3, [pc, #152]	@ (8002048 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001fae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fb0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d005      	beq.n	8001fc4 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8001fb8:	4b24      	ldr	r3, [pc, #144]	@ (800204c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 8001fc0:	617b      	str	r3, [r7, #20]
 8001fc2:	e016      	b.n	8001ff2 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fc4:	4b20      	ldr	r3, [pc, #128]	@ (8002048 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001fc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fc8:	4a1f      	ldr	r2, [pc, #124]	@ (8002048 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001fca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fce:	6253      	str	r3, [r2, #36]	@ 0x24
 8001fd0:	4b1d      	ldr	r3, [pc, #116]	@ (8002048 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001fd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fd4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fd8:	60fb      	str	r3, [r7, #12]
 8001fda:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8001fdc:	4b1b      	ldr	r3, [pc, #108]	@ (800204c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 8001fe4:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fe6:	4b18      	ldr	r3, [pc, #96]	@ (8002048 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001fe8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fea:	4a17      	ldr	r2, [pc, #92]	@ (8002048 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001fec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001ff0:	6253      	str	r3, [r2, #36]	@ 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8001ff2:	697b      	ldr	r3, [r7, #20]
 8001ff4:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 8001ff8:	d105      	bne.n	8002006 <RCC_SetFlashLatencyFromMSIRange+0x72>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8002000:	d101      	bne.n	8002006 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8002002:	2301      	movs	r3, #1
 8002004:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002006:	693b      	ldr	r3, [r7, #16]
 8002008:	2b01      	cmp	r3, #1
 800200a:	d105      	bne.n	8002018 <RCC_SetFlashLatencyFromMSIRange+0x84>
 800200c:	4b10      	ldr	r3, [pc, #64]	@ (8002050 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a0f      	ldr	r2, [pc, #60]	@ (8002050 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002012:	f043 0304 	orr.w	r3, r3, #4
 8002016:	6013      	str	r3, [r2, #0]
 8002018:	4b0d      	ldr	r3, [pc, #52]	@ (8002050 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f023 0201 	bic.w	r2, r3, #1
 8002020:	490b      	ldr	r1, [pc, #44]	@ (8002050 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002022:	693b      	ldr	r3, [r7, #16]
 8002024:	4313      	orrs	r3, r2
 8002026:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002028:	4b09      	ldr	r3, [pc, #36]	@ (8002050 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f003 0301 	and.w	r3, r3, #1
 8002030:	693a      	ldr	r2, [r7, #16]
 8002032:	429a      	cmp	r2, r3
 8002034:	d001      	beq.n	800203a <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8002036:	2301      	movs	r3, #1
 8002038:	e000      	b.n	800203c <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 800203a:	2300      	movs	r3, #0
}
 800203c:	4618      	mov	r0, r3
 800203e:	371c      	adds	r7, #28
 8002040:	46bd      	mov	sp, r7
 8002042:	bc80      	pop	{r7}
 8002044:	4770      	bx	lr
 8002046:	bf00      	nop
 8002048:	40023800 	.word	0x40023800
 800204c:	40007000 	.word	0x40007000
 8002050:	40023c00 	.word	0x40023c00

08002054 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d101      	bne.n	8002066 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e042      	b.n	80020ec <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800206c:	b2db      	uxtb	r3, r3
 800206e:	2b00      	cmp	r3, #0
 8002070:	d106      	bne.n	8002080 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2200      	movs	r2, #0
 8002076:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800207a:	6878      	ldr	r0, [r7, #4]
 800207c:	f7fe fcd4 	bl	8000a28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2224      	movs	r2, #36	@ 0x24
 8002084:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	68da      	ldr	r2, [r3, #12]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002096:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002098:	6878      	ldr	r0, [r7, #4]
 800209a:	f000 fe6b 	bl	8002d74 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	691a      	ldr	r2, [r3, #16]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80020ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	695a      	ldr	r2, [r3, #20]
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80020bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	68da      	ldr	r2, [r3, #12]
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80020cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2200      	movs	r2, #0
 80020d2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2220      	movs	r2, #32
 80020d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2220      	movs	r2, #32
 80020e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2200      	movs	r2, #0
 80020e8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80020ea:	2300      	movs	r3, #0
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3708      	adds	r7, #8
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}

080020f4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b08a      	sub	sp, #40	@ 0x28
 80020f8:	af02      	add	r7, sp, #8
 80020fa:	60f8      	str	r0, [r7, #12]
 80020fc:	60b9      	str	r1, [r7, #8]
 80020fe:	603b      	str	r3, [r7, #0]
 8002100:	4613      	mov	r3, r2
 8002102:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002104:	2300      	movs	r3, #0
 8002106:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800210e:	b2db      	uxtb	r3, r3
 8002110:	2b20      	cmp	r3, #32
 8002112:	d175      	bne.n	8002200 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002114:	68bb      	ldr	r3, [r7, #8]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d002      	beq.n	8002120 <HAL_UART_Transmit+0x2c>
 800211a:	88fb      	ldrh	r3, [r7, #6]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d101      	bne.n	8002124 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002120:	2301      	movs	r3, #1
 8002122:	e06e      	b.n	8002202 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	2200      	movs	r2, #0
 8002128:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	2221      	movs	r2, #33	@ 0x21
 800212e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002132:	f7fe fe5b 	bl	8000dec <HAL_GetTick>
 8002136:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	88fa      	ldrh	r2, [r7, #6]
 800213c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	88fa      	ldrh	r2, [r7, #6]
 8002142:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	689b      	ldr	r3, [r3, #8]
 8002148:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800214c:	d108      	bne.n	8002160 <HAL_UART_Transmit+0x6c>
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	691b      	ldr	r3, [r3, #16]
 8002152:	2b00      	cmp	r3, #0
 8002154:	d104      	bne.n	8002160 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002156:	2300      	movs	r3, #0
 8002158:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800215a:	68bb      	ldr	r3, [r7, #8]
 800215c:	61bb      	str	r3, [r7, #24]
 800215e:	e003      	b.n	8002168 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002164:	2300      	movs	r3, #0
 8002166:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002168:	e02e      	b.n	80021c8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	9300      	str	r3, [sp, #0]
 800216e:	697b      	ldr	r3, [r7, #20]
 8002170:	2200      	movs	r2, #0
 8002172:	2180      	movs	r1, #128	@ 0x80
 8002174:	68f8      	ldr	r0, [r7, #12]
 8002176:	f000 fbd3 	bl	8002920 <UART_WaitOnFlagUntilTimeout>
 800217a:	4603      	mov	r3, r0
 800217c:	2b00      	cmp	r3, #0
 800217e:	d005      	beq.n	800218c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	2220      	movs	r2, #32
 8002184:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002188:	2303      	movs	r3, #3
 800218a:	e03a      	b.n	8002202 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800218c:	69fb      	ldr	r3, [r7, #28]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d10b      	bne.n	80021aa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002192:	69bb      	ldr	r3, [r7, #24]
 8002194:	881b      	ldrh	r3, [r3, #0]
 8002196:	461a      	mov	r2, r3
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80021a0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80021a2:	69bb      	ldr	r3, [r7, #24]
 80021a4:	3302      	adds	r3, #2
 80021a6:	61bb      	str	r3, [r7, #24]
 80021a8:	e007      	b.n	80021ba <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80021aa:	69fb      	ldr	r3, [r7, #28]
 80021ac:	781a      	ldrb	r2, [r3, #0]
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80021b4:	69fb      	ldr	r3, [r7, #28]
 80021b6:	3301      	adds	r3, #1
 80021b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80021be:	b29b      	uxth	r3, r3
 80021c0:	3b01      	subs	r3, #1
 80021c2:	b29a      	uxth	r2, r3
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80021cc:	b29b      	uxth	r3, r3
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d1cb      	bne.n	800216a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	9300      	str	r3, [sp, #0]
 80021d6:	697b      	ldr	r3, [r7, #20]
 80021d8:	2200      	movs	r2, #0
 80021da:	2140      	movs	r1, #64	@ 0x40
 80021dc:	68f8      	ldr	r0, [r7, #12]
 80021de:	f000 fb9f 	bl	8002920 <UART_WaitOnFlagUntilTimeout>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d005      	beq.n	80021f4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	2220      	movs	r2, #32
 80021ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80021f0:	2303      	movs	r3, #3
 80021f2:	e006      	b.n	8002202 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	2220      	movs	r2, #32
 80021f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80021fc:	2300      	movs	r3, #0
 80021fe:	e000      	b.n	8002202 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002200:	2302      	movs	r3, #2
  }
}
 8002202:	4618      	mov	r0, r3
 8002204:	3720      	adds	r7, #32
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}

0800220a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800220a:	b580      	push	{r7, lr}
 800220c:	b08a      	sub	sp, #40	@ 0x28
 800220e:	af02      	add	r7, sp, #8
 8002210:	60f8      	str	r0, [r7, #12]
 8002212:	60b9      	str	r1, [r7, #8]
 8002214:	603b      	str	r3, [r7, #0]
 8002216:	4613      	mov	r3, r2
 8002218:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800221a:	2300      	movs	r3, #0
 800221c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002224:	b2db      	uxtb	r3, r3
 8002226:	2b20      	cmp	r3, #32
 8002228:	f040 8081 	bne.w	800232e <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800222c:	68bb      	ldr	r3, [r7, #8]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d002      	beq.n	8002238 <HAL_UART_Receive+0x2e>
 8002232:	88fb      	ldrh	r3, [r7, #6]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d101      	bne.n	800223c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002238:	2301      	movs	r3, #1
 800223a:	e079      	b.n	8002330 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	2200      	movs	r2, #0
 8002240:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	2222      	movs	r2, #34	@ 0x22
 8002246:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	2200      	movs	r2, #0
 800224e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002250:	f7fe fdcc 	bl	8000dec <HAL_GetTick>
 8002254:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	88fa      	ldrh	r2, [r7, #6]
 800225a:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	88fa      	ldrh	r2, [r7, #6]
 8002260:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	689b      	ldr	r3, [r3, #8]
 8002266:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800226a:	d108      	bne.n	800227e <HAL_UART_Receive+0x74>
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	691b      	ldr	r3, [r3, #16]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d104      	bne.n	800227e <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8002274:	2300      	movs	r3, #0
 8002276:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	61bb      	str	r3, [r7, #24]
 800227c:	e003      	b.n	8002286 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800227e:	68bb      	ldr	r3, [r7, #8]
 8002280:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002282:	2300      	movs	r3, #0
 8002284:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002286:	e047      	b.n	8002318 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	9300      	str	r3, [sp, #0]
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	2200      	movs	r2, #0
 8002290:	2120      	movs	r1, #32
 8002292:	68f8      	ldr	r0, [r7, #12]
 8002294:	f000 fb44 	bl	8002920 <UART_WaitOnFlagUntilTimeout>
 8002298:	4603      	mov	r3, r0
 800229a:	2b00      	cmp	r3, #0
 800229c:	d005      	beq.n	80022aa <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	2220      	movs	r2, #32
 80022a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 80022a6:	2303      	movs	r3, #3
 80022a8:	e042      	b.n	8002330 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 80022aa:	69fb      	ldr	r3, [r7, #28]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d10c      	bne.n	80022ca <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	b29b      	uxth	r3, r3
 80022b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80022bc:	b29a      	uxth	r2, r3
 80022be:	69bb      	ldr	r3, [r7, #24]
 80022c0:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80022c2:	69bb      	ldr	r3, [r7, #24]
 80022c4:	3302      	adds	r3, #2
 80022c6:	61bb      	str	r3, [r7, #24]
 80022c8:	e01f      	b.n	800230a <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	689b      	ldr	r3, [r3, #8]
 80022ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80022d2:	d007      	beq.n	80022e4 <HAL_UART_Receive+0xda>
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	689b      	ldr	r3, [r3, #8]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d10a      	bne.n	80022f2 <HAL_UART_Receive+0xe8>
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	691b      	ldr	r3, [r3, #16]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d106      	bne.n	80022f2 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	b2da      	uxtb	r2, r3
 80022ec:	69fb      	ldr	r3, [r7, #28]
 80022ee:	701a      	strb	r2, [r3, #0]
 80022f0:	e008      	b.n	8002304 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	b2db      	uxtb	r3, r3
 80022fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80022fe:	b2da      	uxtb	r2, r3
 8002300:	69fb      	ldr	r3, [r7, #28]
 8002302:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002304:	69fb      	ldr	r3, [r7, #28]
 8002306:	3301      	adds	r3, #1
 8002308:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800230e:	b29b      	uxth	r3, r3
 8002310:	3b01      	subs	r3, #1
 8002312:	b29a      	uxth	r2, r3
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800231c:	b29b      	uxth	r3, r3
 800231e:	2b00      	cmp	r3, #0
 8002320:	d1b2      	bne.n	8002288 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	2220      	movs	r2, #32
 8002326:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800232a:	2300      	movs	r3, #0
 800232c:	e000      	b.n	8002330 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800232e:	2302      	movs	r3, #2
  }
}
 8002330:	4618      	mov	r0, r3
 8002332:	3720      	adds	r7, #32
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}

08002338 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b084      	sub	sp, #16
 800233c:	af00      	add	r7, sp, #0
 800233e:	60f8      	str	r0, [r7, #12]
 8002340:	60b9      	str	r1, [r7, #8]
 8002342:	4613      	mov	r3, r2
 8002344:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800234c:	b2db      	uxtb	r3, r3
 800234e:	2b20      	cmp	r3, #32
 8002350:	d112      	bne.n	8002378 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002352:	68bb      	ldr	r3, [r7, #8]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d002      	beq.n	800235e <HAL_UART_Receive_IT+0x26>
 8002358:	88fb      	ldrh	r3, [r7, #6]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d101      	bne.n	8002362 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800235e:	2301      	movs	r3, #1
 8002360:	e00b      	b.n	800237a <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	2200      	movs	r2, #0
 8002366:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002368:	88fb      	ldrh	r3, [r7, #6]
 800236a:	461a      	mov	r2, r3
 800236c:	68b9      	ldr	r1, [r7, #8]
 800236e:	68f8      	ldr	r0, [r7, #12]
 8002370:	f000 fb2f 	bl	80029d2 <UART_Start_Receive_IT>
 8002374:	4603      	mov	r3, r0
 8002376:	e000      	b.n	800237a <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002378:	2302      	movs	r3, #2
  }
}
 800237a:	4618      	mov	r0, r3
 800237c:	3710      	adds	r7, #16
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}
	...

08002384 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b0ba      	sub	sp, #232	@ 0xe8
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	68db      	ldr	r3, [r3, #12]
 800239c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	695b      	ldr	r3, [r3, #20]
 80023a6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80023aa:	2300      	movs	r3, #0
 80023ac:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80023b0:	2300      	movs	r3, #0
 80023b2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80023b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80023ba:	f003 030f 	and.w	r3, r3, #15
 80023be:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80023c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d10f      	bne.n	80023ea <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80023ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80023ce:	f003 0320 	and.w	r3, r3, #32
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d009      	beq.n	80023ea <HAL_UART_IRQHandler+0x66>
 80023d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80023da:	f003 0320 	and.w	r3, r3, #32
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d003      	beq.n	80023ea <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80023e2:	6878      	ldr	r0, [r7, #4]
 80023e4:	f000 fc08 	bl	8002bf8 <UART_Receive_IT>
      return;
 80023e8:	e271      	b.n	80028ce <HAL_UART_IRQHandler+0x54a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80023ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	f000 80de 	beq.w	80025b0 <HAL_UART_IRQHandler+0x22c>
 80023f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80023f8:	f003 0301 	and.w	r3, r3, #1
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d106      	bne.n	800240e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002400:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002404:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002408:	2b00      	cmp	r3, #0
 800240a:	f000 80d1 	beq.w	80025b0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800240e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002412:	f003 0301 	and.w	r3, r3, #1
 8002416:	2b00      	cmp	r3, #0
 8002418:	d00b      	beq.n	8002432 <HAL_UART_IRQHandler+0xae>
 800241a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800241e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002422:	2b00      	cmp	r3, #0
 8002424:	d005      	beq.n	8002432 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800242a:	f043 0201 	orr.w	r2, r3, #1
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002432:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002436:	f003 0304 	and.w	r3, r3, #4
 800243a:	2b00      	cmp	r3, #0
 800243c:	d00b      	beq.n	8002456 <HAL_UART_IRQHandler+0xd2>
 800243e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002442:	f003 0301 	and.w	r3, r3, #1
 8002446:	2b00      	cmp	r3, #0
 8002448:	d005      	beq.n	8002456 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800244e:	f043 0202 	orr.w	r2, r3, #2
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002456:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800245a:	f003 0302 	and.w	r3, r3, #2
 800245e:	2b00      	cmp	r3, #0
 8002460:	d00b      	beq.n	800247a <HAL_UART_IRQHandler+0xf6>
 8002462:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002466:	f003 0301 	and.w	r3, r3, #1
 800246a:	2b00      	cmp	r3, #0
 800246c:	d005      	beq.n	800247a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002472:	f043 0204 	orr.w	r2, r3, #4
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800247a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800247e:	f003 0308 	and.w	r3, r3, #8
 8002482:	2b00      	cmp	r3, #0
 8002484:	d011      	beq.n	80024aa <HAL_UART_IRQHandler+0x126>
 8002486:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800248a:	f003 0320 	and.w	r3, r3, #32
 800248e:	2b00      	cmp	r3, #0
 8002490:	d105      	bne.n	800249e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002492:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002496:	f003 0301 	and.w	r3, r3, #1
 800249a:	2b00      	cmp	r3, #0
 800249c:	d005      	beq.n	80024aa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024a2:	f043 0208 	orr.w	r2, r3, #8
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	f000 8208 	beq.w	80028c4 <HAL_UART_IRQHandler+0x540>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80024b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80024b8:	f003 0320 	and.w	r3, r3, #32
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d008      	beq.n	80024d2 <HAL_UART_IRQHandler+0x14e>
 80024c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80024c4:	f003 0320 	and.w	r3, r3, #32
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d002      	beq.n	80024d2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80024cc:	6878      	ldr	r0, [r7, #4]
 80024ce:	f000 fb93 	bl	8002bf8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	695b      	ldr	r3, [r3, #20]
 80024d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024dc:	2b40      	cmp	r3, #64	@ 0x40
 80024de:	bf0c      	ite	eq
 80024e0:	2301      	moveq	r3, #1
 80024e2:	2300      	movne	r3, #0
 80024e4:	b2db      	uxtb	r3, r3
 80024e6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024ee:	f003 0308 	and.w	r3, r3, #8
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d103      	bne.n	80024fe <HAL_UART_IRQHandler+0x17a>
 80024f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d04f      	beq.n	800259e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80024fe:	6878      	ldr	r0, [r7, #4]
 8002500:	f000 faa0 	bl	8002a44 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	695b      	ldr	r3, [r3, #20]
 800250a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800250e:	2b40      	cmp	r3, #64	@ 0x40
 8002510:	d141      	bne.n	8002596 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	3314      	adds	r3, #20
 8002518:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800251c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002520:	e853 3f00 	ldrex	r3, [r3]
 8002524:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002528:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800252c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002530:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	3314      	adds	r3, #20
 800253a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800253e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002542:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002546:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800254a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800254e:	e841 2300 	strex	r3, r2, [r1]
 8002552:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002556:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800255a:	2b00      	cmp	r3, #0
 800255c:	d1d9      	bne.n	8002512 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002562:	2b00      	cmp	r3, #0
 8002564:	d013      	beq.n	800258e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800256a:	4a89      	ldr	r2, [pc, #548]	@ (8002790 <HAL_UART_IRQHandler+0x40c>)
 800256c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002572:	4618      	mov	r0, r3
 8002574:	f7fe fd8e 	bl	8001094 <HAL_DMA_Abort_IT>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d016      	beq.n	80025ac <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002582:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002584:	687a      	ldr	r2, [r7, #4]
 8002586:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002588:	4610      	mov	r0, r2
 800258a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800258c:	e00e      	b.n	80025ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800258e:	6878      	ldr	r0, [r7, #4]
 8002590:	f000 f9b2 	bl	80028f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002594:	e00a      	b.n	80025ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002596:	6878      	ldr	r0, [r7, #4]
 8002598:	f000 f9ae 	bl	80028f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800259c:	e006      	b.n	80025ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800259e:	6878      	ldr	r0, [r7, #4]
 80025a0:	f000 f9aa 	bl	80028f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2200      	movs	r2, #0
 80025a8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80025aa:	e18b      	b.n	80028c4 <HAL_UART_IRQHandler+0x540>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025ac:	bf00      	nop
    return;
 80025ae:	e189      	b.n	80028c4 <HAL_UART_IRQHandler+0x540>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025b4:	2b01      	cmp	r3, #1
 80025b6:	f040 8165 	bne.w	8002884 <HAL_UART_IRQHandler+0x500>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80025ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80025be:	f003 0310 	and.w	r3, r3, #16
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	f000 815e 	beq.w	8002884 <HAL_UART_IRQHandler+0x500>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80025c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80025cc:	f003 0310 	and.w	r3, r3, #16
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	f000 8157 	beq.w	8002884 <HAL_UART_IRQHandler+0x500>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80025d6:	2300      	movs	r3, #0
 80025d8:	60bb      	str	r3, [r7, #8]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	60bb      	str	r3, [r7, #8]
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	60bb      	str	r3, [r7, #8]
 80025ea:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	695b      	ldr	r3, [r3, #20]
 80025f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025f6:	2b40      	cmp	r3, #64	@ 0x40
 80025f8:	f040 80cc 	bne.w	8002794 <HAL_UART_IRQHandler+0x410>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002608:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800260c:	2b00      	cmp	r3, #0
 800260e:	f000 80a8 	beq.w	8002762 <HAL_UART_IRQHandler+0x3de>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002616:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800261a:	429a      	cmp	r2, r3
 800261c:	f080 80a1 	bcs.w	8002762 <HAL_UART_IRQHandler+0x3de>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002626:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800262c:	699b      	ldr	r3, [r3, #24]
 800262e:	2b20      	cmp	r3, #32
 8002630:	f000 8088 	beq.w	8002744 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	330c      	adds	r3, #12
 800263a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800263e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002642:	e853 3f00 	ldrex	r3, [r3]
 8002646:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800264a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800264e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002652:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	330c      	adds	r3, #12
 800265c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002660:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002664:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002668:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800266c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002670:	e841 2300 	strex	r3, r2, [r1]
 8002674:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002678:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800267c:	2b00      	cmp	r3, #0
 800267e:	d1d9      	bne.n	8002634 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	3314      	adds	r3, #20
 8002686:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002688:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800268a:	e853 3f00 	ldrex	r3, [r3]
 800268e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002690:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002692:	f023 0301 	bic.w	r3, r3, #1
 8002696:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	3314      	adds	r3, #20
 80026a0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80026a4:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80026a8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026aa:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80026ac:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80026b0:	e841 2300 	strex	r3, r2, [r1]
 80026b4:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80026b6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d1e1      	bne.n	8002680 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	3314      	adds	r3, #20
 80026c2:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026c4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80026c6:	e853 3f00 	ldrex	r3, [r3]
 80026ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80026cc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80026ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80026d2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	3314      	adds	r3, #20
 80026dc:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80026e0:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80026e2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026e4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80026e6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80026e8:	e841 2300 	strex	r3, r2, [r1]
 80026ec:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80026ee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d1e3      	bne.n	80026bc <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2220      	movs	r2, #32
 80026f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2200      	movs	r2, #0
 8002700:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	330c      	adds	r3, #12
 8002708:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800270a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800270c:	e853 3f00 	ldrex	r3, [r3]
 8002710:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002712:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002714:	f023 0310 	bic.w	r3, r3, #16
 8002718:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	330c      	adds	r3, #12
 8002722:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002726:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002728:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800272a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800272c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800272e:	e841 2300 	strex	r3, r2, [r1]
 8002732:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002734:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002736:	2b00      	cmp	r3, #0
 8002738:	d1e3      	bne.n	8002702 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800273e:	4618      	mov	r0, r3
 8002740:	f7fe fc6b 	bl	800101a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2202      	movs	r2, #2
 8002748:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002752:	b29b      	uxth	r3, r3
 8002754:	1ad3      	subs	r3, r2, r3
 8002756:	b29b      	uxth	r3, r3
 8002758:	4619      	mov	r1, r3
 800275a:	6878      	ldr	r0, [r7, #4]
 800275c:	f000 f8d5 	bl	800290a <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8002760:	e0b2      	b.n	80028c8 <HAL_UART_IRQHandler+0x544>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002766:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800276a:	429a      	cmp	r2, r3
 800276c:	f040 80ac 	bne.w	80028c8 <HAL_UART_IRQHandler+0x544>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002774:	699b      	ldr	r3, [r3, #24]
 8002776:	2b20      	cmp	r3, #32
 8002778:	f040 80a6 	bne.w	80028c8 <HAL_UART_IRQHandler+0x544>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2202      	movs	r2, #2
 8002780:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002786:	4619      	mov	r1, r3
 8002788:	6878      	ldr	r0, [r7, #4]
 800278a:	f000 f8be 	bl	800290a <HAL_UARTEx_RxEventCallback>
      return;
 800278e:	e09b      	b.n	80028c8 <HAL_UART_IRQHandler+0x544>
 8002790:	08002b09 	.word	0x08002b09
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800279c:	b29b      	uxth	r3, r3
 800279e:	1ad3      	subs	r3, r2, r3
 80027a0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80027a8:	b29b      	uxth	r3, r3
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	f000 808e 	beq.w	80028cc <HAL_UART_IRQHandler+0x548>
          && (nb_rx_data > 0U))
 80027b0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	f000 8089 	beq.w	80028cc <HAL_UART_IRQHandler+0x548>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	330c      	adds	r3, #12
 80027c0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80027c4:	e853 3f00 	ldrex	r3, [r3]
 80027c8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80027ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80027cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80027d0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	330c      	adds	r3, #12
 80027da:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80027de:	647a      	str	r2, [r7, #68]	@ 0x44
 80027e0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027e2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80027e4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80027e6:	e841 2300 	strex	r3, r2, [r1]
 80027ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80027ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d1e3      	bne.n	80027ba <HAL_UART_IRQHandler+0x436>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	3314      	adds	r3, #20
 80027f8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027fc:	e853 3f00 	ldrex	r3, [r3]
 8002800:	623b      	str	r3, [r7, #32]
   return(result);
 8002802:	6a3b      	ldr	r3, [r7, #32]
 8002804:	f023 0301 	bic.w	r3, r3, #1
 8002808:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	3314      	adds	r3, #20
 8002812:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002816:	633a      	str	r2, [r7, #48]	@ 0x30
 8002818:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800281a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800281c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800281e:	e841 2300 	strex	r3, r2, [r1]
 8002822:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002824:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002826:	2b00      	cmp	r3, #0
 8002828:	d1e3      	bne.n	80027f2 <HAL_UART_IRQHandler+0x46e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2220      	movs	r2, #32
 800282e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	2200      	movs	r2, #0
 8002836:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	330c      	adds	r3, #12
 800283e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002840:	693b      	ldr	r3, [r7, #16]
 8002842:	e853 3f00 	ldrex	r3, [r3]
 8002846:	60fb      	str	r3, [r7, #12]
   return(result);
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	f023 0310 	bic.w	r3, r3, #16
 800284e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	330c      	adds	r3, #12
 8002858:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800285c:	61fa      	str	r2, [r7, #28]
 800285e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002860:	69b9      	ldr	r1, [r7, #24]
 8002862:	69fa      	ldr	r2, [r7, #28]
 8002864:	e841 2300 	strex	r3, r2, [r1]
 8002868:	617b      	str	r3, [r7, #20]
   return(result);
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d1e3      	bne.n	8002838 <HAL_UART_IRQHandler+0x4b4>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2202      	movs	r2, #2
 8002874:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002876:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800287a:	4619      	mov	r1, r3
 800287c:	6878      	ldr	r0, [r7, #4]
 800287e:	f000 f844 	bl	800290a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002882:	e023      	b.n	80028cc <HAL_UART_IRQHandler+0x548>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002884:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002888:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800288c:	2b00      	cmp	r3, #0
 800288e:	d009      	beq.n	80028a4 <HAL_UART_IRQHandler+0x520>
 8002890:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002894:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002898:	2b00      	cmp	r3, #0
 800289a:	d003      	beq.n	80028a4 <HAL_UART_IRQHandler+0x520>
  {
    UART_Transmit_IT(huart);
 800289c:	6878      	ldr	r0, [r7, #4]
 800289e:	f000 f944 	bl	8002b2a <UART_Transmit_IT>
    return;
 80028a2:	e014      	b.n	80028ce <HAL_UART_IRQHandler+0x54a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80028a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80028a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d00e      	beq.n	80028ce <HAL_UART_IRQHandler+0x54a>
 80028b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80028b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d008      	beq.n	80028ce <HAL_UART_IRQHandler+0x54a>
  {
    UART_EndTransmit_IT(huart);
 80028bc:	6878      	ldr	r0, [r7, #4]
 80028be:	f000 f983 	bl	8002bc8 <UART_EndTransmit_IT>
    return;
 80028c2:	e004      	b.n	80028ce <HAL_UART_IRQHandler+0x54a>
    return;
 80028c4:	bf00      	nop
 80028c6:	e002      	b.n	80028ce <HAL_UART_IRQHandler+0x54a>
      return;
 80028c8:	bf00      	nop
 80028ca:	e000      	b.n	80028ce <HAL_UART_IRQHandler+0x54a>
      return;
 80028cc:	bf00      	nop
  }
}
 80028ce:	37e8      	adds	r7, #232	@ 0xe8
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}

080028d4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b083      	sub	sp, #12
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80028dc:	bf00      	nop
 80028de:	370c      	adds	r7, #12
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bc80      	pop	{r7}
 80028e4:	4770      	bx	lr

080028e6 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80028e6:	b480      	push	{r7}
 80028e8:	b083      	sub	sp, #12
 80028ea:	af00      	add	r7, sp, #0
 80028ec:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80028ee:	bf00      	nop
 80028f0:	370c      	adds	r7, #12
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bc80      	pop	{r7}
 80028f6:	4770      	bx	lr

080028f8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b083      	sub	sp, #12
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002900:	bf00      	nop
 8002902:	370c      	adds	r7, #12
 8002904:	46bd      	mov	sp, r7
 8002906:	bc80      	pop	{r7}
 8002908:	4770      	bx	lr

0800290a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800290a:	b480      	push	{r7}
 800290c:	b083      	sub	sp, #12
 800290e:	af00      	add	r7, sp, #0
 8002910:	6078      	str	r0, [r7, #4]
 8002912:	460b      	mov	r3, r1
 8002914:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002916:	bf00      	nop
 8002918:	370c      	adds	r7, #12
 800291a:	46bd      	mov	sp, r7
 800291c:	bc80      	pop	{r7}
 800291e:	4770      	bx	lr

08002920 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b086      	sub	sp, #24
 8002924:	af00      	add	r7, sp, #0
 8002926:	60f8      	str	r0, [r7, #12]
 8002928:	60b9      	str	r1, [r7, #8]
 800292a:	603b      	str	r3, [r7, #0]
 800292c:	4613      	mov	r3, r2
 800292e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002930:	e03b      	b.n	80029aa <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002932:	6a3b      	ldr	r3, [r7, #32]
 8002934:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002938:	d037      	beq.n	80029aa <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800293a:	f7fe fa57 	bl	8000dec <HAL_GetTick>
 800293e:	4602      	mov	r2, r0
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	1ad3      	subs	r3, r2, r3
 8002944:	6a3a      	ldr	r2, [r7, #32]
 8002946:	429a      	cmp	r2, r3
 8002948:	d302      	bcc.n	8002950 <UART_WaitOnFlagUntilTimeout+0x30>
 800294a:	6a3b      	ldr	r3, [r7, #32]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d101      	bne.n	8002954 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002950:	2303      	movs	r3, #3
 8002952:	e03a      	b.n	80029ca <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	68db      	ldr	r3, [r3, #12]
 800295a:	f003 0304 	and.w	r3, r3, #4
 800295e:	2b00      	cmp	r3, #0
 8002960:	d023      	beq.n	80029aa <UART_WaitOnFlagUntilTimeout+0x8a>
 8002962:	68bb      	ldr	r3, [r7, #8]
 8002964:	2b80      	cmp	r3, #128	@ 0x80
 8002966:	d020      	beq.n	80029aa <UART_WaitOnFlagUntilTimeout+0x8a>
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	2b40      	cmp	r3, #64	@ 0x40
 800296c:	d01d      	beq.n	80029aa <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f003 0308 	and.w	r3, r3, #8
 8002978:	2b08      	cmp	r3, #8
 800297a:	d116      	bne.n	80029aa <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800297c:	2300      	movs	r3, #0
 800297e:	617b      	str	r3, [r7, #20]
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	617b      	str	r3, [r7, #20]
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	617b      	str	r3, [r7, #20]
 8002990:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002992:	68f8      	ldr	r0, [r7, #12]
 8002994:	f000 f856 	bl	8002a44 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	2208      	movs	r2, #8
 800299c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	2200      	movs	r2, #0
 80029a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80029a6:	2301      	movs	r3, #1
 80029a8:	e00f      	b.n	80029ca <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	681a      	ldr	r2, [r3, #0]
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	4013      	ands	r3, r2
 80029b4:	68ba      	ldr	r2, [r7, #8]
 80029b6:	429a      	cmp	r2, r3
 80029b8:	bf0c      	ite	eq
 80029ba:	2301      	moveq	r3, #1
 80029bc:	2300      	movne	r3, #0
 80029be:	b2db      	uxtb	r3, r3
 80029c0:	461a      	mov	r2, r3
 80029c2:	79fb      	ldrb	r3, [r7, #7]
 80029c4:	429a      	cmp	r2, r3
 80029c6:	d0b4      	beq.n	8002932 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80029c8:	2300      	movs	r3, #0
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3718      	adds	r7, #24
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}

080029d2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80029d2:	b480      	push	{r7}
 80029d4:	b085      	sub	sp, #20
 80029d6:	af00      	add	r7, sp, #0
 80029d8:	60f8      	str	r0, [r7, #12]
 80029da:	60b9      	str	r1, [r7, #8]
 80029dc:	4613      	mov	r3, r2
 80029de:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	68ba      	ldr	r2, [r7, #8]
 80029e4:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	88fa      	ldrh	r2, [r7, #6]
 80029ea:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	88fa      	ldrh	r2, [r7, #6]
 80029f0:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	2200      	movs	r2, #0
 80029f6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2222      	movs	r2, #34	@ 0x22
 80029fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	691b      	ldr	r3, [r3, #16]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d007      	beq.n	8002a18 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	68da      	ldr	r2, [r3, #12]
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a16:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	695a      	ldr	r2, [r3, #20]
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f042 0201 	orr.w	r2, r2, #1
 8002a26:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	68da      	ldr	r2, [r3, #12]
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f042 0220 	orr.w	r2, r2, #32
 8002a36:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002a38:	2300      	movs	r3, #0
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3714      	adds	r7, #20
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bc80      	pop	{r7}
 8002a42:	4770      	bx	lr

08002a44 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b095      	sub	sp, #84	@ 0x54
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	330c      	adds	r3, #12
 8002a52:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a56:	e853 3f00 	ldrex	r3, [r3]
 8002a5a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002a5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a5e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002a62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	330c      	adds	r3, #12
 8002a6a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002a6c:	643a      	str	r2, [r7, #64]	@ 0x40
 8002a6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a70:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002a72:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002a74:	e841 2300 	strex	r3, r2, [r1]
 8002a78:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002a7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d1e5      	bne.n	8002a4c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	3314      	adds	r3, #20
 8002a86:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a88:	6a3b      	ldr	r3, [r7, #32]
 8002a8a:	e853 3f00 	ldrex	r3, [r3]
 8002a8e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002a90:	69fb      	ldr	r3, [r7, #28]
 8002a92:	f023 0301 	bic.w	r3, r3, #1
 8002a96:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	3314      	adds	r3, #20
 8002a9e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002aa0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002aa2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002aa4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002aa6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002aa8:	e841 2300 	strex	r3, r2, [r1]
 8002aac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d1e5      	bne.n	8002a80 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d119      	bne.n	8002af0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	330c      	adds	r3, #12
 8002ac2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	e853 3f00 	ldrex	r3, [r3]
 8002aca:	60bb      	str	r3, [r7, #8]
   return(result);
 8002acc:	68bb      	ldr	r3, [r7, #8]
 8002ace:	f023 0310 	bic.w	r3, r3, #16
 8002ad2:	647b      	str	r3, [r7, #68]	@ 0x44
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	330c      	adds	r3, #12
 8002ada:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002adc:	61ba      	str	r2, [r7, #24]
 8002ade:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ae0:	6979      	ldr	r1, [r7, #20]
 8002ae2:	69ba      	ldr	r2, [r7, #24]
 8002ae4:	e841 2300 	strex	r3, r2, [r1]
 8002ae8:	613b      	str	r3, [r7, #16]
   return(result);
 8002aea:	693b      	ldr	r3, [r7, #16]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d1e5      	bne.n	8002abc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2220      	movs	r2, #32
 8002af4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2200      	movs	r2, #0
 8002afc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002afe:	bf00      	nop
 8002b00:	3754      	adds	r7, #84	@ 0x54
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bc80      	pop	{r7}
 8002b06:	4770      	bx	lr

08002b08 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b084      	sub	sp, #16
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b14:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002b1c:	68f8      	ldr	r0, [r7, #12]
 8002b1e:	f7ff feeb 	bl	80028f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002b22:	bf00      	nop
 8002b24:	3710      	adds	r7, #16
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}

08002b2a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002b2a:	b480      	push	{r7}
 8002b2c:	b085      	sub	sp, #20
 8002b2e:	af00      	add	r7, sp, #0
 8002b30:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b38:	b2db      	uxtb	r3, r3
 8002b3a:	2b21      	cmp	r3, #33	@ 0x21
 8002b3c:	d13e      	bne.n	8002bbc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b46:	d114      	bne.n	8002b72 <UART_Transmit_IT+0x48>
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	691b      	ldr	r3, [r3, #16]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d110      	bne.n	8002b72 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6a1b      	ldr	r3, [r3, #32]
 8002b54:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	881b      	ldrh	r3, [r3, #0]
 8002b5a:	461a      	mov	r2, r3
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002b64:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6a1b      	ldr	r3, [r3, #32]
 8002b6a:	1c9a      	adds	r2, r3, #2
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	621a      	str	r2, [r3, #32]
 8002b70:	e008      	b.n	8002b84 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6a1b      	ldr	r3, [r3, #32]
 8002b76:	1c59      	adds	r1, r3, #1
 8002b78:	687a      	ldr	r2, [r7, #4]
 8002b7a:	6211      	str	r1, [r2, #32]
 8002b7c:	781a      	ldrb	r2, [r3, #0]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002b88:	b29b      	uxth	r3, r3
 8002b8a:	3b01      	subs	r3, #1
 8002b8c:	b29b      	uxth	r3, r3
 8002b8e:	687a      	ldr	r2, [r7, #4]
 8002b90:	4619      	mov	r1, r3
 8002b92:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d10f      	bne.n	8002bb8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	68da      	ldr	r2, [r3, #12]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002ba6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	68da      	ldr	r2, [r3, #12]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002bb6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	e000      	b.n	8002bbe <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002bbc:	2302      	movs	r3, #2
  }
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	3714      	adds	r7, #20
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bc80      	pop	{r7}
 8002bc6:	4770      	bx	lr

08002bc8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b082      	sub	sp, #8
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	68da      	ldr	r2, [r3, #12]
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002bde:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2220      	movs	r2, #32
 8002be4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002be8:	6878      	ldr	r0, [r7, #4]
 8002bea:	f7ff fe73 	bl	80028d4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002bee:	2300      	movs	r3, #0
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	3708      	adds	r7, #8
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}

08002bf8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b08c      	sub	sp, #48	@ 0x30
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8002c00:	2300      	movs	r3, #0
 8002c02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8002c04:	2300      	movs	r3, #0
 8002c06:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002c0e:	b2db      	uxtb	r3, r3
 8002c10:	2b22      	cmp	r3, #34	@ 0x22
 8002c12:	f040 80aa 	bne.w	8002d6a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	689b      	ldr	r3, [r3, #8]
 8002c1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c1e:	d115      	bne.n	8002c4c <UART_Receive_IT+0x54>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	691b      	ldr	r3, [r3, #16]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d111      	bne.n	8002c4c <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c2c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	b29b      	uxth	r3, r3
 8002c36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c3a:	b29a      	uxth	r2, r3
 8002c3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c3e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c44:	1c9a      	adds	r2, r3, #2
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	629a      	str	r2, [r3, #40]	@ 0x28
 8002c4a:	e024      	b.n	8002c96 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c50:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	689b      	ldr	r3, [r3, #8]
 8002c56:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c5a:	d007      	beq.n	8002c6c <UART_Receive_IT+0x74>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	689b      	ldr	r3, [r3, #8]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d10a      	bne.n	8002c7a <UART_Receive_IT+0x82>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	691b      	ldr	r3, [r3, #16]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d106      	bne.n	8002c7a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	b2da      	uxtb	r2, r3
 8002c74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c76:	701a      	strb	r2, [r3, #0]
 8002c78:	e008      	b.n	8002c8c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	b2db      	uxtb	r3, r3
 8002c82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c86:	b2da      	uxtb	r2, r3
 8002c88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c8a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c90:	1c5a      	adds	r2, r3, #1
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002c9a:	b29b      	uxth	r3, r3
 8002c9c:	3b01      	subs	r3, #1
 8002c9e:	b29b      	uxth	r3, r3
 8002ca0:	687a      	ldr	r2, [r7, #4]
 8002ca2:	4619      	mov	r1, r3
 8002ca4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d15d      	bne.n	8002d66 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	68da      	ldr	r2, [r3, #12]
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f022 0220 	bic.w	r2, r2, #32
 8002cb8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	68da      	ldr	r2, [r3, #12]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002cc8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	695a      	ldr	r2, [r3, #20]
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f022 0201 	bic.w	r2, r2, #1
 8002cd8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2220      	movs	r2, #32
 8002cde:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cec:	2b01      	cmp	r3, #1
 8002cee:	d135      	bne.n	8002d5c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	330c      	adds	r3, #12
 8002cfc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cfe:	697b      	ldr	r3, [r7, #20]
 8002d00:	e853 3f00 	ldrex	r3, [r3]
 8002d04:	613b      	str	r3, [r7, #16]
   return(result);
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	f023 0310 	bic.w	r3, r3, #16
 8002d0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	330c      	adds	r3, #12
 8002d14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d16:	623a      	str	r2, [r7, #32]
 8002d18:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d1a:	69f9      	ldr	r1, [r7, #28]
 8002d1c:	6a3a      	ldr	r2, [r7, #32]
 8002d1e:	e841 2300 	strex	r3, r2, [r1]
 8002d22:	61bb      	str	r3, [r7, #24]
   return(result);
 8002d24:	69bb      	ldr	r3, [r7, #24]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d1e5      	bne.n	8002cf6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f003 0310 	and.w	r3, r3, #16
 8002d34:	2b10      	cmp	r3, #16
 8002d36:	d10a      	bne.n	8002d4e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002d38:	2300      	movs	r3, #0
 8002d3a:	60fb      	str	r3, [r7, #12]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	60fb      	str	r3, [r7, #12]
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	60fb      	str	r3, [r7, #12]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002d52:	4619      	mov	r1, r3
 8002d54:	6878      	ldr	r0, [r7, #4]
 8002d56:	f7ff fdd8 	bl	800290a <HAL_UARTEx_RxEventCallback>
 8002d5a:	e002      	b.n	8002d62 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002d5c:	6878      	ldr	r0, [r7, #4]
 8002d5e:	f7ff fdc2 	bl	80028e6 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002d62:	2300      	movs	r3, #0
 8002d64:	e002      	b.n	8002d6c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8002d66:	2300      	movs	r3, #0
 8002d68:	e000      	b.n	8002d6c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002d6a:	2302      	movs	r3, #2
  }
}
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	3730      	adds	r7, #48	@ 0x30
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bd80      	pop	{r7, pc}

08002d74 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b084      	sub	sp, #16
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	691b      	ldr	r3, [r3, #16]
 8002d82:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	68da      	ldr	r2, [r3, #12]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	430a      	orrs	r2, r1
 8002d90:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	689a      	ldr	r2, [r3, #8]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	691b      	ldr	r3, [r3, #16]
 8002d9a:	431a      	orrs	r2, r3
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	695b      	ldr	r3, [r3, #20]
 8002da0:	431a      	orrs	r2, r3
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	69db      	ldr	r3, [r3, #28]
 8002da6:	4313      	orrs	r3, r2
 8002da8:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	68db      	ldr	r3, [r3, #12]
 8002db0:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8002db4:	f023 030c 	bic.w	r3, r3, #12
 8002db8:	687a      	ldr	r2, [r7, #4]
 8002dba:	6812      	ldr	r2, [r2, #0]
 8002dbc:	68b9      	ldr	r1, [r7, #8]
 8002dbe:	430b      	orrs	r3, r1
 8002dc0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	695b      	ldr	r3, [r3, #20]
 8002dc8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	699a      	ldr	r2, [r3, #24]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	430a      	orrs	r2, r1
 8002dd6:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a55      	ldr	r2, [pc, #340]	@ (8002f34 <UART_SetConfig+0x1c0>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d103      	bne.n	8002dea <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002de2:	f7ff f8c3 	bl	8001f6c <HAL_RCC_GetPCLK2Freq>
 8002de6:	60f8      	str	r0, [r7, #12]
 8002de8:	e002      	b.n	8002df0 <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002dea:	f7ff f8ab 	bl	8001f44 <HAL_RCC_GetPCLK1Freq>
 8002dee:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	69db      	ldr	r3, [r3, #28]
 8002df4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002df8:	d14c      	bne.n	8002e94 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002dfa:	68fa      	ldr	r2, [r7, #12]
 8002dfc:	4613      	mov	r3, r2
 8002dfe:	009b      	lsls	r3, r3, #2
 8002e00:	4413      	add	r3, r2
 8002e02:	009a      	lsls	r2, r3, #2
 8002e04:	441a      	add	r2, r3
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	005b      	lsls	r3, r3, #1
 8002e0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e10:	4a49      	ldr	r2, [pc, #292]	@ (8002f38 <UART_SetConfig+0x1c4>)
 8002e12:	fba2 2303 	umull	r2, r3, r2, r3
 8002e16:	095b      	lsrs	r3, r3, #5
 8002e18:	0119      	lsls	r1, r3, #4
 8002e1a:	68fa      	ldr	r2, [r7, #12]
 8002e1c:	4613      	mov	r3, r2
 8002e1e:	009b      	lsls	r3, r3, #2
 8002e20:	4413      	add	r3, r2
 8002e22:	009a      	lsls	r2, r3, #2
 8002e24:	441a      	add	r2, r3
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	005b      	lsls	r3, r3, #1
 8002e2c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002e30:	4b41      	ldr	r3, [pc, #260]	@ (8002f38 <UART_SetConfig+0x1c4>)
 8002e32:	fba3 0302 	umull	r0, r3, r3, r2
 8002e36:	095b      	lsrs	r3, r3, #5
 8002e38:	2064      	movs	r0, #100	@ 0x64
 8002e3a:	fb00 f303 	mul.w	r3, r0, r3
 8002e3e:	1ad3      	subs	r3, r2, r3
 8002e40:	00db      	lsls	r3, r3, #3
 8002e42:	3332      	adds	r3, #50	@ 0x32
 8002e44:	4a3c      	ldr	r2, [pc, #240]	@ (8002f38 <UART_SetConfig+0x1c4>)
 8002e46:	fba2 2303 	umull	r2, r3, r2, r3
 8002e4a:	095b      	lsrs	r3, r3, #5
 8002e4c:	005b      	lsls	r3, r3, #1
 8002e4e:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002e52:	4419      	add	r1, r3
 8002e54:	68fa      	ldr	r2, [r7, #12]
 8002e56:	4613      	mov	r3, r2
 8002e58:	009b      	lsls	r3, r3, #2
 8002e5a:	4413      	add	r3, r2
 8002e5c:	009a      	lsls	r2, r3, #2
 8002e5e:	441a      	add	r2, r3
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	005b      	lsls	r3, r3, #1
 8002e66:	fbb2 f2f3 	udiv	r2, r2, r3
 8002e6a:	4b33      	ldr	r3, [pc, #204]	@ (8002f38 <UART_SetConfig+0x1c4>)
 8002e6c:	fba3 0302 	umull	r0, r3, r3, r2
 8002e70:	095b      	lsrs	r3, r3, #5
 8002e72:	2064      	movs	r0, #100	@ 0x64
 8002e74:	fb00 f303 	mul.w	r3, r0, r3
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	00db      	lsls	r3, r3, #3
 8002e7c:	3332      	adds	r3, #50	@ 0x32
 8002e7e:	4a2e      	ldr	r2, [pc, #184]	@ (8002f38 <UART_SetConfig+0x1c4>)
 8002e80:	fba2 2303 	umull	r2, r3, r2, r3
 8002e84:	095b      	lsrs	r3, r3, #5
 8002e86:	f003 0207 	and.w	r2, r3, #7
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	440a      	add	r2, r1
 8002e90:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002e92:	e04a      	b.n	8002f2a <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002e94:	68fa      	ldr	r2, [r7, #12]
 8002e96:	4613      	mov	r3, r2
 8002e98:	009b      	lsls	r3, r3, #2
 8002e9a:	4413      	add	r3, r2
 8002e9c:	009a      	lsls	r2, r3, #2
 8002e9e:	441a      	add	r2, r3
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	009b      	lsls	r3, r3, #2
 8002ea6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eaa:	4a23      	ldr	r2, [pc, #140]	@ (8002f38 <UART_SetConfig+0x1c4>)
 8002eac:	fba2 2303 	umull	r2, r3, r2, r3
 8002eb0:	095b      	lsrs	r3, r3, #5
 8002eb2:	0119      	lsls	r1, r3, #4
 8002eb4:	68fa      	ldr	r2, [r7, #12]
 8002eb6:	4613      	mov	r3, r2
 8002eb8:	009b      	lsls	r3, r3, #2
 8002eba:	4413      	add	r3, r2
 8002ebc:	009a      	lsls	r2, r3, #2
 8002ebe:	441a      	add	r2, r3
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	009b      	lsls	r3, r3, #2
 8002ec6:	fbb2 f2f3 	udiv	r2, r2, r3
 8002eca:	4b1b      	ldr	r3, [pc, #108]	@ (8002f38 <UART_SetConfig+0x1c4>)
 8002ecc:	fba3 0302 	umull	r0, r3, r3, r2
 8002ed0:	095b      	lsrs	r3, r3, #5
 8002ed2:	2064      	movs	r0, #100	@ 0x64
 8002ed4:	fb00 f303 	mul.w	r3, r0, r3
 8002ed8:	1ad3      	subs	r3, r2, r3
 8002eda:	011b      	lsls	r3, r3, #4
 8002edc:	3332      	adds	r3, #50	@ 0x32
 8002ede:	4a16      	ldr	r2, [pc, #88]	@ (8002f38 <UART_SetConfig+0x1c4>)
 8002ee0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ee4:	095b      	lsrs	r3, r3, #5
 8002ee6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002eea:	4419      	add	r1, r3
 8002eec:	68fa      	ldr	r2, [r7, #12]
 8002eee:	4613      	mov	r3, r2
 8002ef0:	009b      	lsls	r3, r3, #2
 8002ef2:	4413      	add	r3, r2
 8002ef4:	009a      	lsls	r2, r3, #2
 8002ef6:	441a      	add	r2, r3
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	009b      	lsls	r3, r3, #2
 8002efe:	fbb2 f2f3 	udiv	r2, r2, r3
 8002f02:	4b0d      	ldr	r3, [pc, #52]	@ (8002f38 <UART_SetConfig+0x1c4>)
 8002f04:	fba3 0302 	umull	r0, r3, r3, r2
 8002f08:	095b      	lsrs	r3, r3, #5
 8002f0a:	2064      	movs	r0, #100	@ 0x64
 8002f0c:	fb00 f303 	mul.w	r3, r0, r3
 8002f10:	1ad3      	subs	r3, r2, r3
 8002f12:	011b      	lsls	r3, r3, #4
 8002f14:	3332      	adds	r3, #50	@ 0x32
 8002f16:	4a08      	ldr	r2, [pc, #32]	@ (8002f38 <UART_SetConfig+0x1c4>)
 8002f18:	fba2 2303 	umull	r2, r3, r2, r3
 8002f1c:	095b      	lsrs	r3, r3, #5
 8002f1e:	f003 020f 	and.w	r2, r3, #15
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	440a      	add	r2, r1
 8002f28:	609a      	str	r2, [r3, #8]
}
 8002f2a:	bf00      	nop
 8002f2c:	3710      	adds	r7, #16
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	bf00      	nop
 8002f34:	40013800 	.word	0x40013800
 8002f38:	51eb851f 	.word	0x51eb851f

08002f3c <std>:
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	b510      	push	{r4, lr}
 8002f40:	4604      	mov	r4, r0
 8002f42:	e9c0 3300 	strd	r3, r3, [r0]
 8002f46:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002f4a:	6083      	str	r3, [r0, #8]
 8002f4c:	8181      	strh	r1, [r0, #12]
 8002f4e:	6643      	str	r3, [r0, #100]	@ 0x64
 8002f50:	81c2      	strh	r2, [r0, #14]
 8002f52:	6183      	str	r3, [r0, #24]
 8002f54:	4619      	mov	r1, r3
 8002f56:	2208      	movs	r2, #8
 8002f58:	305c      	adds	r0, #92	@ 0x5c
 8002f5a:	f000 f9f9 	bl	8003350 <memset>
 8002f5e:	4b0d      	ldr	r3, [pc, #52]	@ (8002f94 <std+0x58>)
 8002f60:	6224      	str	r4, [r4, #32]
 8002f62:	6263      	str	r3, [r4, #36]	@ 0x24
 8002f64:	4b0c      	ldr	r3, [pc, #48]	@ (8002f98 <std+0x5c>)
 8002f66:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002f68:	4b0c      	ldr	r3, [pc, #48]	@ (8002f9c <std+0x60>)
 8002f6a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002f6c:	4b0c      	ldr	r3, [pc, #48]	@ (8002fa0 <std+0x64>)
 8002f6e:	6323      	str	r3, [r4, #48]	@ 0x30
 8002f70:	4b0c      	ldr	r3, [pc, #48]	@ (8002fa4 <std+0x68>)
 8002f72:	429c      	cmp	r4, r3
 8002f74:	d006      	beq.n	8002f84 <std+0x48>
 8002f76:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002f7a:	4294      	cmp	r4, r2
 8002f7c:	d002      	beq.n	8002f84 <std+0x48>
 8002f7e:	33d0      	adds	r3, #208	@ 0xd0
 8002f80:	429c      	cmp	r4, r3
 8002f82:	d105      	bne.n	8002f90 <std+0x54>
 8002f84:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002f88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002f8c:	f000 ba58 	b.w	8003440 <__retarget_lock_init_recursive>
 8002f90:	bd10      	pop	{r4, pc}
 8002f92:	bf00      	nop
 8002f94:	080031a1 	.word	0x080031a1
 8002f98:	080031c3 	.word	0x080031c3
 8002f9c:	080031fb 	.word	0x080031fb
 8002fa0:	0800321f 	.word	0x0800321f
 8002fa4:	20000120 	.word	0x20000120

08002fa8 <stdio_exit_handler>:
 8002fa8:	4a02      	ldr	r2, [pc, #8]	@ (8002fb4 <stdio_exit_handler+0xc>)
 8002faa:	4903      	ldr	r1, [pc, #12]	@ (8002fb8 <stdio_exit_handler+0x10>)
 8002fac:	4803      	ldr	r0, [pc, #12]	@ (8002fbc <stdio_exit_handler+0x14>)
 8002fae:	f000 b869 	b.w	8003084 <_fwalk_sglue>
 8002fb2:	bf00      	nop
 8002fb4:	2000000c 	.word	0x2000000c
 8002fb8:	08003cd5 	.word	0x08003cd5
 8002fbc:	2000001c 	.word	0x2000001c

08002fc0 <cleanup_stdio>:
 8002fc0:	6841      	ldr	r1, [r0, #4]
 8002fc2:	4b0c      	ldr	r3, [pc, #48]	@ (8002ff4 <cleanup_stdio+0x34>)
 8002fc4:	b510      	push	{r4, lr}
 8002fc6:	4299      	cmp	r1, r3
 8002fc8:	4604      	mov	r4, r0
 8002fca:	d001      	beq.n	8002fd0 <cleanup_stdio+0x10>
 8002fcc:	f000 fe82 	bl	8003cd4 <_fflush_r>
 8002fd0:	68a1      	ldr	r1, [r4, #8]
 8002fd2:	4b09      	ldr	r3, [pc, #36]	@ (8002ff8 <cleanup_stdio+0x38>)
 8002fd4:	4299      	cmp	r1, r3
 8002fd6:	d002      	beq.n	8002fde <cleanup_stdio+0x1e>
 8002fd8:	4620      	mov	r0, r4
 8002fda:	f000 fe7b 	bl	8003cd4 <_fflush_r>
 8002fde:	68e1      	ldr	r1, [r4, #12]
 8002fe0:	4b06      	ldr	r3, [pc, #24]	@ (8002ffc <cleanup_stdio+0x3c>)
 8002fe2:	4299      	cmp	r1, r3
 8002fe4:	d004      	beq.n	8002ff0 <cleanup_stdio+0x30>
 8002fe6:	4620      	mov	r0, r4
 8002fe8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002fec:	f000 be72 	b.w	8003cd4 <_fflush_r>
 8002ff0:	bd10      	pop	{r4, pc}
 8002ff2:	bf00      	nop
 8002ff4:	20000120 	.word	0x20000120
 8002ff8:	20000188 	.word	0x20000188
 8002ffc:	200001f0 	.word	0x200001f0

08003000 <global_stdio_init.part.0>:
 8003000:	b510      	push	{r4, lr}
 8003002:	4b0b      	ldr	r3, [pc, #44]	@ (8003030 <global_stdio_init.part.0+0x30>)
 8003004:	4c0b      	ldr	r4, [pc, #44]	@ (8003034 <global_stdio_init.part.0+0x34>)
 8003006:	4a0c      	ldr	r2, [pc, #48]	@ (8003038 <global_stdio_init.part.0+0x38>)
 8003008:	4620      	mov	r0, r4
 800300a:	601a      	str	r2, [r3, #0]
 800300c:	2104      	movs	r1, #4
 800300e:	2200      	movs	r2, #0
 8003010:	f7ff ff94 	bl	8002f3c <std>
 8003014:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003018:	2201      	movs	r2, #1
 800301a:	2109      	movs	r1, #9
 800301c:	f7ff ff8e 	bl	8002f3c <std>
 8003020:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003024:	2202      	movs	r2, #2
 8003026:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800302a:	2112      	movs	r1, #18
 800302c:	f7ff bf86 	b.w	8002f3c <std>
 8003030:	20000258 	.word	0x20000258
 8003034:	20000120 	.word	0x20000120
 8003038:	08002fa9 	.word	0x08002fa9

0800303c <__sfp_lock_acquire>:
 800303c:	4801      	ldr	r0, [pc, #4]	@ (8003044 <__sfp_lock_acquire+0x8>)
 800303e:	f000 ba00 	b.w	8003442 <__retarget_lock_acquire_recursive>
 8003042:	bf00      	nop
 8003044:	20000261 	.word	0x20000261

08003048 <__sfp_lock_release>:
 8003048:	4801      	ldr	r0, [pc, #4]	@ (8003050 <__sfp_lock_release+0x8>)
 800304a:	f000 b9fb 	b.w	8003444 <__retarget_lock_release_recursive>
 800304e:	bf00      	nop
 8003050:	20000261 	.word	0x20000261

08003054 <__sinit>:
 8003054:	b510      	push	{r4, lr}
 8003056:	4604      	mov	r4, r0
 8003058:	f7ff fff0 	bl	800303c <__sfp_lock_acquire>
 800305c:	6a23      	ldr	r3, [r4, #32]
 800305e:	b11b      	cbz	r3, 8003068 <__sinit+0x14>
 8003060:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003064:	f7ff bff0 	b.w	8003048 <__sfp_lock_release>
 8003068:	4b04      	ldr	r3, [pc, #16]	@ (800307c <__sinit+0x28>)
 800306a:	6223      	str	r3, [r4, #32]
 800306c:	4b04      	ldr	r3, [pc, #16]	@ (8003080 <__sinit+0x2c>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d1f5      	bne.n	8003060 <__sinit+0xc>
 8003074:	f7ff ffc4 	bl	8003000 <global_stdio_init.part.0>
 8003078:	e7f2      	b.n	8003060 <__sinit+0xc>
 800307a:	bf00      	nop
 800307c:	08002fc1 	.word	0x08002fc1
 8003080:	20000258 	.word	0x20000258

08003084 <_fwalk_sglue>:
 8003084:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003088:	4607      	mov	r7, r0
 800308a:	4688      	mov	r8, r1
 800308c:	4614      	mov	r4, r2
 800308e:	2600      	movs	r6, #0
 8003090:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003094:	f1b9 0901 	subs.w	r9, r9, #1
 8003098:	d505      	bpl.n	80030a6 <_fwalk_sglue+0x22>
 800309a:	6824      	ldr	r4, [r4, #0]
 800309c:	2c00      	cmp	r4, #0
 800309e:	d1f7      	bne.n	8003090 <_fwalk_sglue+0xc>
 80030a0:	4630      	mov	r0, r6
 80030a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80030a6:	89ab      	ldrh	r3, [r5, #12]
 80030a8:	2b01      	cmp	r3, #1
 80030aa:	d907      	bls.n	80030bc <_fwalk_sglue+0x38>
 80030ac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80030b0:	3301      	adds	r3, #1
 80030b2:	d003      	beq.n	80030bc <_fwalk_sglue+0x38>
 80030b4:	4629      	mov	r1, r5
 80030b6:	4638      	mov	r0, r7
 80030b8:	47c0      	blx	r8
 80030ba:	4306      	orrs	r6, r0
 80030bc:	3568      	adds	r5, #104	@ 0x68
 80030be:	e7e9      	b.n	8003094 <_fwalk_sglue+0x10>

080030c0 <iprintf>:
 80030c0:	b40f      	push	{r0, r1, r2, r3}
 80030c2:	b507      	push	{r0, r1, r2, lr}
 80030c4:	4906      	ldr	r1, [pc, #24]	@ (80030e0 <iprintf+0x20>)
 80030c6:	ab04      	add	r3, sp, #16
 80030c8:	6808      	ldr	r0, [r1, #0]
 80030ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80030ce:	6881      	ldr	r1, [r0, #8]
 80030d0:	9301      	str	r3, [sp, #4]
 80030d2:	f000 fad7 	bl	8003684 <_vfiprintf_r>
 80030d6:	b003      	add	sp, #12
 80030d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80030dc:	b004      	add	sp, #16
 80030de:	4770      	bx	lr
 80030e0:	20000018 	.word	0x20000018

080030e4 <_puts_r>:
 80030e4:	6a03      	ldr	r3, [r0, #32]
 80030e6:	b570      	push	{r4, r5, r6, lr}
 80030e8:	4605      	mov	r5, r0
 80030ea:	460e      	mov	r6, r1
 80030ec:	6884      	ldr	r4, [r0, #8]
 80030ee:	b90b      	cbnz	r3, 80030f4 <_puts_r+0x10>
 80030f0:	f7ff ffb0 	bl	8003054 <__sinit>
 80030f4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80030f6:	07db      	lsls	r3, r3, #31
 80030f8:	d405      	bmi.n	8003106 <_puts_r+0x22>
 80030fa:	89a3      	ldrh	r3, [r4, #12]
 80030fc:	0598      	lsls	r0, r3, #22
 80030fe:	d402      	bmi.n	8003106 <_puts_r+0x22>
 8003100:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003102:	f000 f99e 	bl	8003442 <__retarget_lock_acquire_recursive>
 8003106:	89a3      	ldrh	r3, [r4, #12]
 8003108:	0719      	lsls	r1, r3, #28
 800310a:	d502      	bpl.n	8003112 <_puts_r+0x2e>
 800310c:	6923      	ldr	r3, [r4, #16]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d135      	bne.n	800317e <_puts_r+0x9a>
 8003112:	4621      	mov	r1, r4
 8003114:	4628      	mov	r0, r5
 8003116:	f000 f8c5 	bl	80032a4 <__swsetup_r>
 800311a:	b380      	cbz	r0, 800317e <_puts_r+0x9a>
 800311c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8003120:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003122:	07da      	lsls	r2, r3, #31
 8003124:	d405      	bmi.n	8003132 <_puts_r+0x4e>
 8003126:	89a3      	ldrh	r3, [r4, #12]
 8003128:	059b      	lsls	r3, r3, #22
 800312a:	d402      	bmi.n	8003132 <_puts_r+0x4e>
 800312c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800312e:	f000 f989 	bl	8003444 <__retarget_lock_release_recursive>
 8003132:	4628      	mov	r0, r5
 8003134:	bd70      	pop	{r4, r5, r6, pc}
 8003136:	2b00      	cmp	r3, #0
 8003138:	da04      	bge.n	8003144 <_puts_r+0x60>
 800313a:	69a2      	ldr	r2, [r4, #24]
 800313c:	429a      	cmp	r2, r3
 800313e:	dc17      	bgt.n	8003170 <_puts_r+0x8c>
 8003140:	290a      	cmp	r1, #10
 8003142:	d015      	beq.n	8003170 <_puts_r+0x8c>
 8003144:	6823      	ldr	r3, [r4, #0]
 8003146:	1c5a      	adds	r2, r3, #1
 8003148:	6022      	str	r2, [r4, #0]
 800314a:	7019      	strb	r1, [r3, #0]
 800314c:	68a3      	ldr	r3, [r4, #8]
 800314e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003152:	3b01      	subs	r3, #1
 8003154:	60a3      	str	r3, [r4, #8]
 8003156:	2900      	cmp	r1, #0
 8003158:	d1ed      	bne.n	8003136 <_puts_r+0x52>
 800315a:	2b00      	cmp	r3, #0
 800315c:	da11      	bge.n	8003182 <_puts_r+0x9e>
 800315e:	4622      	mov	r2, r4
 8003160:	210a      	movs	r1, #10
 8003162:	4628      	mov	r0, r5
 8003164:	f000 f85f 	bl	8003226 <__swbuf_r>
 8003168:	3001      	adds	r0, #1
 800316a:	d0d7      	beq.n	800311c <_puts_r+0x38>
 800316c:	250a      	movs	r5, #10
 800316e:	e7d7      	b.n	8003120 <_puts_r+0x3c>
 8003170:	4622      	mov	r2, r4
 8003172:	4628      	mov	r0, r5
 8003174:	f000 f857 	bl	8003226 <__swbuf_r>
 8003178:	3001      	adds	r0, #1
 800317a:	d1e7      	bne.n	800314c <_puts_r+0x68>
 800317c:	e7ce      	b.n	800311c <_puts_r+0x38>
 800317e:	3e01      	subs	r6, #1
 8003180:	e7e4      	b.n	800314c <_puts_r+0x68>
 8003182:	6823      	ldr	r3, [r4, #0]
 8003184:	1c5a      	adds	r2, r3, #1
 8003186:	6022      	str	r2, [r4, #0]
 8003188:	220a      	movs	r2, #10
 800318a:	701a      	strb	r2, [r3, #0]
 800318c:	e7ee      	b.n	800316c <_puts_r+0x88>
	...

08003190 <puts>:
 8003190:	4b02      	ldr	r3, [pc, #8]	@ (800319c <puts+0xc>)
 8003192:	4601      	mov	r1, r0
 8003194:	6818      	ldr	r0, [r3, #0]
 8003196:	f7ff bfa5 	b.w	80030e4 <_puts_r>
 800319a:	bf00      	nop
 800319c:	20000018 	.word	0x20000018

080031a0 <__sread>:
 80031a0:	b510      	push	{r4, lr}
 80031a2:	460c      	mov	r4, r1
 80031a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80031a8:	f000 f8fc 	bl	80033a4 <_read_r>
 80031ac:	2800      	cmp	r0, #0
 80031ae:	bfab      	itete	ge
 80031b0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80031b2:	89a3      	ldrhlt	r3, [r4, #12]
 80031b4:	181b      	addge	r3, r3, r0
 80031b6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80031ba:	bfac      	ite	ge
 80031bc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80031be:	81a3      	strhlt	r3, [r4, #12]
 80031c0:	bd10      	pop	{r4, pc}

080031c2 <__swrite>:
 80031c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80031c6:	461f      	mov	r7, r3
 80031c8:	898b      	ldrh	r3, [r1, #12]
 80031ca:	4605      	mov	r5, r0
 80031cc:	05db      	lsls	r3, r3, #23
 80031ce:	460c      	mov	r4, r1
 80031d0:	4616      	mov	r6, r2
 80031d2:	d505      	bpl.n	80031e0 <__swrite+0x1e>
 80031d4:	2302      	movs	r3, #2
 80031d6:	2200      	movs	r2, #0
 80031d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80031dc:	f000 f8d0 	bl	8003380 <_lseek_r>
 80031e0:	89a3      	ldrh	r3, [r4, #12]
 80031e2:	4632      	mov	r2, r6
 80031e4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80031e8:	81a3      	strh	r3, [r4, #12]
 80031ea:	4628      	mov	r0, r5
 80031ec:	463b      	mov	r3, r7
 80031ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80031f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80031f6:	f000 b8e7 	b.w	80033c8 <_write_r>

080031fa <__sseek>:
 80031fa:	b510      	push	{r4, lr}
 80031fc:	460c      	mov	r4, r1
 80031fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003202:	f000 f8bd 	bl	8003380 <_lseek_r>
 8003206:	1c43      	adds	r3, r0, #1
 8003208:	89a3      	ldrh	r3, [r4, #12]
 800320a:	bf15      	itete	ne
 800320c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800320e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003212:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003216:	81a3      	strheq	r3, [r4, #12]
 8003218:	bf18      	it	ne
 800321a:	81a3      	strhne	r3, [r4, #12]
 800321c:	bd10      	pop	{r4, pc}

0800321e <__sclose>:
 800321e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003222:	f000 b89d 	b.w	8003360 <_close_r>

08003226 <__swbuf_r>:
 8003226:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003228:	460e      	mov	r6, r1
 800322a:	4614      	mov	r4, r2
 800322c:	4605      	mov	r5, r0
 800322e:	b118      	cbz	r0, 8003238 <__swbuf_r+0x12>
 8003230:	6a03      	ldr	r3, [r0, #32]
 8003232:	b90b      	cbnz	r3, 8003238 <__swbuf_r+0x12>
 8003234:	f7ff ff0e 	bl	8003054 <__sinit>
 8003238:	69a3      	ldr	r3, [r4, #24]
 800323a:	60a3      	str	r3, [r4, #8]
 800323c:	89a3      	ldrh	r3, [r4, #12]
 800323e:	071a      	lsls	r2, r3, #28
 8003240:	d501      	bpl.n	8003246 <__swbuf_r+0x20>
 8003242:	6923      	ldr	r3, [r4, #16]
 8003244:	b943      	cbnz	r3, 8003258 <__swbuf_r+0x32>
 8003246:	4621      	mov	r1, r4
 8003248:	4628      	mov	r0, r5
 800324a:	f000 f82b 	bl	80032a4 <__swsetup_r>
 800324e:	b118      	cbz	r0, 8003258 <__swbuf_r+0x32>
 8003250:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8003254:	4638      	mov	r0, r7
 8003256:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003258:	6823      	ldr	r3, [r4, #0]
 800325a:	6922      	ldr	r2, [r4, #16]
 800325c:	b2f6      	uxtb	r6, r6
 800325e:	1a98      	subs	r0, r3, r2
 8003260:	6963      	ldr	r3, [r4, #20]
 8003262:	4637      	mov	r7, r6
 8003264:	4283      	cmp	r3, r0
 8003266:	dc05      	bgt.n	8003274 <__swbuf_r+0x4e>
 8003268:	4621      	mov	r1, r4
 800326a:	4628      	mov	r0, r5
 800326c:	f000 fd32 	bl	8003cd4 <_fflush_r>
 8003270:	2800      	cmp	r0, #0
 8003272:	d1ed      	bne.n	8003250 <__swbuf_r+0x2a>
 8003274:	68a3      	ldr	r3, [r4, #8]
 8003276:	3b01      	subs	r3, #1
 8003278:	60a3      	str	r3, [r4, #8]
 800327a:	6823      	ldr	r3, [r4, #0]
 800327c:	1c5a      	adds	r2, r3, #1
 800327e:	6022      	str	r2, [r4, #0]
 8003280:	701e      	strb	r6, [r3, #0]
 8003282:	6962      	ldr	r2, [r4, #20]
 8003284:	1c43      	adds	r3, r0, #1
 8003286:	429a      	cmp	r2, r3
 8003288:	d004      	beq.n	8003294 <__swbuf_r+0x6e>
 800328a:	89a3      	ldrh	r3, [r4, #12]
 800328c:	07db      	lsls	r3, r3, #31
 800328e:	d5e1      	bpl.n	8003254 <__swbuf_r+0x2e>
 8003290:	2e0a      	cmp	r6, #10
 8003292:	d1df      	bne.n	8003254 <__swbuf_r+0x2e>
 8003294:	4621      	mov	r1, r4
 8003296:	4628      	mov	r0, r5
 8003298:	f000 fd1c 	bl	8003cd4 <_fflush_r>
 800329c:	2800      	cmp	r0, #0
 800329e:	d0d9      	beq.n	8003254 <__swbuf_r+0x2e>
 80032a0:	e7d6      	b.n	8003250 <__swbuf_r+0x2a>
	...

080032a4 <__swsetup_r>:
 80032a4:	b538      	push	{r3, r4, r5, lr}
 80032a6:	4b29      	ldr	r3, [pc, #164]	@ (800334c <__swsetup_r+0xa8>)
 80032a8:	4605      	mov	r5, r0
 80032aa:	6818      	ldr	r0, [r3, #0]
 80032ac:	460c      	mov	r4, r1
 80032ae:	b118      	cbz	r0, 80032b8 <__swsetup_r+0x14>
 80032b0:	6a03      	ldr	r3, [r0, #32]
 80032b2:	b90b      	cbnz	r3, 80032b8 <__swsetup_r+0x14>
 80032b4:	f7ff fece 	bl	8003054 <__sinit>
 80032b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80032bc:	0719      	lsls	r1, r3, #28
 80032be:	d422      	bmi.n	8003306 <__swsetup_r+0x62>
 80032c0:	06da      	lsls	r2, r3, #27
 80032c2:	d407      	bmi.n	80032d4 <__swsetup_r+0x30>
 80032c4:	2209      	movs	r2, #9
 80032c6:	602a      	str	r2, [r5, #0]
 80032c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80032cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80032d0:	81a3      	strh	r3, [r4, #12]
 80032d2:	e033      	b.n	800333c <__swsetup_r+0x98>
 80032d4:	0758      	lsls	r0, r3, #29
 80032d6:	d512      	bpl.n	80032fe <__swsetup_r+0x5a>
 80032d8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80032da:	b141      	cbz	r1, 80032ee <__swsetup_r+0x4a>
 80032dc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80032e0:	4299      	cmp	r1, r3
 80032e2:	d002      	beq.n	80032ea <__swsetup_r+0x46>
 80032e4:	4628      	mov	r0, r5
 80032e6:	f000 f8af 	bl	8003448 <_free_r>
 80032ea:	2300      	movs	r3, #0
 80032ec:	6363      	str	r3, [r4, #52]	@ 0x34
 80032ee:	89a3      	ldrh	r3, [r4, #12]
 80032f0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80032f4:	81a3      	strh	r3, [r4, #12]
 80032f6:	2300      	movs	r3, #0
 80032f8:	6063      	str	r3, [r4, #4]
 80032fa:	6923      	ldr	r3, [r4, #16]
 80032fc:	6023      	str	r3, [r4, #0]
 80032fe:	89a3      	ldrh	r3, [r4, #12]
 8003300:	f043 0308 	orr.w	r3, r3, #8
 8003304:	81a3      	strh	r3, [r4, #12]
 8003306:	6923      	ldr	r3, [r4, #16]
 8003308:	b94b      	cbnz	r3, 800331e <__swsetup_r+0x7a>
 800330a:	89a3      	ldrh	r3, [r4, #12]
 800330c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003310:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003314:	d003      	beq.n	800331e <__swsetup_r+0x7a>
 8003316:	4621      	mov	r1, r4
 8003318:	4628      	mov	r0, r5
 800331a:	f000 fd28 	bl	8003d6e <__smakebuf_r>
 800331e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003322:	f013 0201 	ands.w	r2, r3, #1
 8003326:	d00a      	beq.n	800333e <__swsetup_r+0x9a>
 8003328:	2200      	movs	r2, #0
 800332a:	60a2      	str	r2, [r4, #8]
 800332c:	6962      	ldr	r2, [r4, #20]
 800332e:	4252      	negs	r2, r2
 8003330:	61a2      	str	r2, [r4, #24]
 8003332:	6922      	ldr	r2, [r4, #16]
 8003334:	b942      	cbnz	r2, 8003348 <__swsetup_r+0xa4>
 8003336:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800333a:	d1c5      	bne.n	80032c8 <__swsetup_r+0x24>
 800333c:	bd38      	pop	{r3, r4, r5, pc}
 800333e:	0799      	lsls	r1, r3, #30
 8003340:	bf58      	it	pl
 8003342:	6962      	ldrpl	r2, [r4, #20]
 8003344:	60a2      	str	r2, [r4, #8]
 8003346:	e7f4      	b.n	8003332 <__swsetup_r+0x8e>
 8003348:	2000      	movs	r0, #0
 800334a:	e7f7      	b.n	800333c <__swsetup_r+0x98>
 800334c:	20000018 	.word	0x20000018

08003350 <memset>:
 8003350:	4603      	mov	r3, r0
 8003352:	4402      	add	r2, r0
 8003354:	4293      	cmp	r3, r2
 8003356:	d100      	bne.n	800335a <memset+0xa>
 8003358:	4770      	bx	lr
 800335a:	f803 1b01 	strb.w	r1, [r3], #1
 800335e:	e7f9      	b.n	8003354 <memset+0x4>

08003360 <_close_r>:
 8003360:	b538      	push	{r3, r4, r5, lr}
 8003362:	2300      	movs	r3, #0
 8003364:	4d05      	ldr	r5, [pc, #20]	@ (800337c <_close_r+0x1c>)
 8003366:	4604      	mov	r4, r0
 8003368:	4608      	mov	r0, r1
 800336a:	602b      	str	r3, [r5, #0]
 800336c:	f7fd fc47 	bl	8000bfe <_close>
 8003370:	1c43      	adds	r3, r0, #1
 8003372:	d102      	bne.n	800337a <_close_r+0x1a>
 8003374:	682b      	ldr	r3, [r5, #0]
 8003376:	b103      	cbz	r3, 800337a <_close_r+0x1a>
 8003378:	6023      	str	r3, [r4, #0]
 800337a:	bd38      	pop	{r3, r4, r5, pc}
 800337c:	2000025c 	.word	0x2000025c

08003380 <_lseek_r>:
 8003380:	b538      	push	{r3, r4, r5, lr}
 8003382:	4604      	mov	r4, r0
 8003384:	4608      	mov	r0, r1
 8003386:	4611      	mov	r1, r2
 8003388:	2200      	movs	r2, #0
 800338a:	4d05      	ldr	r5, [pc, #20]	@ (80033a0 <_lseek_r+0x20>)
 800338c:	602a      	str	r2, [r5, #0]
 800338e:	461a      	mov	r2, r3
 8003390:	f7fd fc59 	bl	8000c46 <_lseek>
 8003394:	1c43      	adds	r3, r0, #1
 8003396:	d102      	bne.n	800339e <_lseek_r+0x1e>
 8003398:	682b      	ldr	r3, [r5, #0]
 800339a:	b103      	cbz	r3, 800339e <_lseek_r+0x1e>
 800339c:	6023      	str	r3, [r4, #0]
 800339e:	bd38      	pop	{r3, r4, r5, pc}
 80033a0:	2000025c 	.word	0x2000025c

080033a4 <_read_r>:
 80033a4:	b538      	push	{r3, r4, r5, lr}
 80033a6:	4604      	mov	r4, r0
 80033a8:	4608      	mov	r0, r1
 80033aa:	4611      	mov	r1, r2
 80033ac:	2200      	movs	r2, #0
 80033ae:	4d05      	ldr	r5, [pc, #20]	@ (80033c4 <_read_r+0x20>)
 80033b0:	602a      	str	r2, [r5, #0]
 80033b2:	461a      	mov	r2, r3
 80033b4:	f7fd fbea 	bl	8000b8c <_read>
 80033b8:	1c43      	adds	r3, r0, #1
 80033ba:	d102      	bne.n	80033c2 <_read_r+0x1e>
 80033bc:	682b      	ldr	r3, [r5, #0]
 80033be:	b103      	cbz	r3, 80033c2 <_read_r+0x1e>
 80033c0:	6023      	str	r3, [r4, #0]
 80033c2:	bd38      	pop	{r3, r4, r5, pc}
 80033c4:	2000025c 	.word	0x2000025c

080033c8 <_write_r>:
 80033c8:	b538      	push	{r3, r4, r5, lr}
 80033ca:	4604      	mov	r4, r0
 80033cc:	4608      	mov	r0, r1
 80033ce:	4611      	mov	r1, r2
 80033d0:	2200      	movs	r2, #0
 80033d2:	4d05      	ldr	r5, [pc, #20]	@ (80033e8 <_write_r+0x20>)
 80033d4:	602a      	str	r2, [r5, #0]
 80033d6:	461a      	mov	r2, r3
 80033d8:	f7fd fbf5 	bl	8000bc6 <_write>
 80033dc:	1c43      	adds	r3, r0, #1
 80033de:	d102      	bne.n	80033e6 <_write_r+0x1e>
 80033e0:	682b      	ldr	r3, [r5, #0]
 80033e2:	b103      	cbz	r3, 80033e6 <_write_r+0x1e>
 80033e4:	6023      	str	r3, [r4, #0]
 80033e6:	bd38      	pop	{r3, r4, r5, pc}
 80033e8:	2000025c 	.word	0x2000025c

080033ec <__errno>:
 80033ec:	4b01      	ldr	r3, [pc, #4]	@ (80033f4 <__errno+0x8>)
 80033ee:	6818      	ldr	r0, [r3, #0]
 80033f0:	4770      	bx	lr
 80033f2:	bf00      	nop
 80033f4:	20000018 	.word	0x20000018

080033f8 <__libc_init_array>:
 80033f8:	b570      	push	{r4, r5, r6, lr}
 80033fa:	2600      	movs	r6, #0
 80033fc:	4d0c      	ldr	r5, [pc, #48]	@ (8003430 <__libc_init_array+0x38>)
 80033fe:	4c0d      	ldr	r4, [pc, #52]	@ (8003434 <__libc_init_array+0x3c>)
 8003400:	1b64      	subs	r4, r4, r5
 8003402:	10a4      	asrs	r4, r4, #2
 8003404:	42a6      	cmp	r6, r4
 8003406:	d109      	bne.n	800341c <__libc_init_array+0x24>
 8003408:	f000 fd2e 	bl	8003e68 <_init>
 800340c:	2600      	movs	r6, #0
 800340e:	4d0a      	ldr	r5, [pc, #40]	@ (8003438 <__libc_init_array+0x40>)
 8003410:	4c0a      	ldr	r4, [pc, #40]	@ (800343c <__libc_init_array+0x44>)
 8003412:	1b64      	subs	r4, r4, r5
 8003414:	10a4      	asrs	r4, r4, #2
 8003416:	42a6      	cmp	r6, r4
 8003418:	d105      	bne.n	8003426 <__libc_init_array+0x2e>
 800341a:	bd70      	pop	{r4, r5, r6, pc}
 800341c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003420:	4798      	blx	r3
 8003422:	3601      	adds	r6, #1
 8003424:	e7ee      	b.n	8003404 <__libc_init_array+0xc>
 8003426:	f855 3b04 	ldr.w	r3, [r5], #4
 800342a:	4798      	blx	r3
 800342c:	3601      	adds	r6, #1
 800342e:	e7f2      	b.n	8003416 <__libc_init_array+0x1e>
 8003430:	08003f64 	.word	0x08003f64
 8003434:	08003f64 	.word	0x08003f64
 8003438:	08003f64 	.word	0x08003f64
 800343c:	08003f68 	.word	0x08003f68

08003440 <__retarget_lock_init_recursive>:
 8003440:	4770      	bx	lr

08003442 <__retarget_lock_acquire_recursive>:
 8003442:	4770      	bx	lr

08003444 <__retarget_lock_release_recursive>:
 8003444:	4770      	bx	lr
	...

08003448 <_free_r>:
 8003448:	b538      	push	{r3, r4, r5, lr}
 800344a:	4605      	mov	r5, r0
 800344c:	2900      	cmp	r1, #0
 800344e:	d040      	beq.n	80034d2 <_free_r+0x8a>
 8003450:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003454:	1f0c      	subs	r4, r1, #4
 8003456:	2b00      	cmp	r3, #0
 8003458:	bfb8      	it	lt
 800345a:	18e4      	addlt	r4, r4, r3
 800345c:	f000 f8de 	bl	800361c <__malloc_lock>
 8003460:	4a1c      	ldr	r2, [pc, #112]	@ (80034d4 <_free_r+0x8c>)
 8003462:	6813      	ldr	r3, [r2, #0]
 8003464:	b933      	cbnz	r3, 8003474 <_free_r+0x2c>
 8003466:	6063      	str	r3, [r4, #4]
 8003468:	6014      	str	r4, [r2, #0]
 800346a:	4628      	mov	r0, r5
 800346c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003470:	f000 b8da 	b.w	8003628 <__malloc_unlock>
 8003474:	42a3      	cmp	r3, r4
 8003476:	d908      	bls.n	800348a <_free_r+0x42>
 8003478:	6820      	ldr	r0, [r4, #0]
 800347a:	1821      	adds	r1, r4, r0
 800347c:	428b      	cmp	r3, r1
 800347e:	bf01      	itttt	eq
 8003480:	6819      	ldreq	r1, [r3, #0]
 8003482:	685b      	ldreq	r3, [r3, #4]
 8003484:	1809      	addeq	r1, r1, r0
 8003486:	6021      	streq	r1, [r4, #0]
 8003488:	e7ed      	b.n	8003466 <_free_r+0x1e>
 800348a:	461a      	mov	r2, r3
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	b10b      	cbz	r3, 8003494 <_free_r+0x4c>
 8003490:	42a3      	cmp	r3, r4
 8003492:	d9fa      	bls.n	800348a <_free_r+0x42>
 8003494:	6811      	ldr	r1, [r2, #0]
 8003496:	1850      	adds	r0, r2, r1
 8003498:	42a0      	cmp	r0, r4
 800349a:	d10b      	bne.n	80034b4 <_free_r+0x6c>
 800349c:	6820      	ldr	r0, [r4, #0]
 800349e:	4401      	add	r1, r0
 80034a0:	1850      	adds	r0, r2, r1
 80034a2:	4283      	cmp	r3, r0
 80034a4:	6011      	str	r1, [r2, #0]
 80034a6:	d1e0      	bne.n	800346a <_free_r+0x22>
 80034a8:	6818      	ldr	r0, [r3, #0]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	4408      	add	r0, r1
 80034ae:	6010      	str	r0, [r2, #0]
 80034b0:	6053      	str	r3, [r2, #4]
 80034b2:	e7da      	b.n	800346a <_free_r+0x22>
 80034b4:	d902      	bls.n	80034bc <_free_r+0x74>
 80034b6:	230c      	movs	r3, #12
 80034b8:	602b      	str	r3, [r5, #0]
 80034ba:	e7d6      	b.n	800346a <_free_r+0x22>
 80034bc:	6820      	ldr	r0, [r4, #0]
 80034be:	1821      	adds	r1, r4, r0
 80034c0:	428b      	cmp	r3, r1
 80034c2:	bf01      	itttt	eq
 80034c4:	6819      	ldreq	r1, [r3, #0]
 80034c6:	685b      	ldreq	r3, [r3, #4]
 80034c8:	1809      	addeq	r1, r1, r0
 80034ca:	6021      	streq	r1, [r4, #0]
 80034cc:	6063      	str	r3, [r4, #4]
 80034ce:	6054      	str	r4, [r2, #4]
 80034d0:	e7cb      	b.n	800346a <_free_r+0x22>
 80034d2:	bd38      	pop	{r3, r4, r5, pc}
 80034d4:	20000268 	.word	0x20000268

080034d8 <sbrk_aligned>:
 80034d8:	b570      	push	{r4, r5, r6, lr}
 80034da:	4e0f      	ldr	r6, [pc, #60]	@ (8003518 <sbrk_aligned+0x40>)
 80034dc:	460c      	mov	r4, r1
 80034de:	6831      	ldr	r1, [r6, #0]
 80034e0:	4605      	mov	r5, r0
 80034e2:	b911      	cbnz	r1, 80034ea <sbrk_aligned+0x12>
 80034e4:	f000 fca2 	bl	8003e2c <_sbrk_r>
 80034e8:	6030      	str	r0, [r6, #0]
 80034ea:	4621      	mov	r1, r4
 80034ec:	4628      	mov	r0, r5
 80034ee:	f000 fc9d 	bl	8003e2c <_sbrk_r>
 80034f2:	1c43      	adds	r3, r0, #1
 80034f4:	d103      	bne.n	80034fe <sbrk_aligned+0x26>
 80034f6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80034fa:	4620      	mov	r0, r4
 80034fc:	bd70      	pop	{r4, r5, r6, pc}
 80034fe:	1cc4      	adds	r4, r0, #3
 8003500:	f024 0403 	bic.w	r4, r4, #3
 8003504:	42a0      	cmp	r0, r4
 8003506:	d0f8      	beq.n	80034fa <sbrk_aligned+0x22>
 8003508:	1a21      	subs	r1, r4, r0
 800350a:	4628      	mov	r0, r5
 800350c:	f000 fc8e 	bl	8003e2c <_sbrk_r>
 8003510:	3001      	adds	r0, #1
 8003512:	d1f2      	bne.n	80034fa <sbrk_aligned+0x22>
 8003514:	e7ef      	b.n	80034f6 <sbrk_aligned+0x1e>
 8003516:	bf00      	nop
 8003518:	20000264 	.word	0x20000264

0800351c <_malloc_r>:
 800351c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003520:	1ccd      	adds	r5, r1, #3
 8003522:	f025 0503 	bic.w	r5, r5, #3
 8003526:	3508      	adds	r5, #8
 8003528:	2d0c      	cmp	r5, #12
 800352a:	bf38      	it	cc
 800352c:	250c      	movcc	r5, #12
 800352e:	2d00      	cmp	r5, #0
 8003530:	4606      	mov	r6, r0
 8003532:	db01      	blt.n	8003538 <_malloc_r+0x1c>
 8003534:	42a9      	cmp	r1, r5
 8003536:	d904      	bls.n	8003542 <_malloc_r+0x26>
 8003538:	230c      	movs	r3, #12
 800353a:	6033      	str	r3, [r6, #0]
 800353c:	2000      	movs	r0, #0
 800353e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003542:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003618 <_malloc_r+0xfc>
 8003546:	f000 f869 	bl	800361c <__malloc_lock>
 800354a:	f8d8 3000 	ldr.w	r3, [r8]
 800354e:	461c      	mov	r4, r3
 8003550:	bb44      	cbnz	r4, 80035a4 <_malloc_r+0x88>
 8003552:	4629      	mov	r1, r5
 8003554:	4630      	mov	r0, r6
 8003556:	f7ff ffbf 	bl	80034d8 <sbrk_aligned>
 800355a:	1c43      	adds	r3, r0, #1
 800355c:	4604      	mov	r4, r0
 800355e:	d158      	bne.n	8003612 <_malloc_r+0xf6>
 8003560:	f8d8 4000 	ldr.w	r4, [r8]
 8003564:	4627      	mov	r7, r4
 8003566:	2f00      	cmp	r7, #0
 8003568:	d143      	bne.n	80035f2 <_malloc_r+0xd6>
 800356a:	2c00      	cmp	r4, #0
 800356c:	d04b      	beq.n	8003606 <_malloc_r+0xea>
 800356e:	6823      	ldr	r3, [r4, #0]
 8003570:	4639      	mov	r1, r7
 8003572:	4630      	mov	r0, r6
 8003574:	eb04 0903 	add.w	r9, r4, r3
 8003578:	f000 fc58 	bl	8003e2c <_sbrk_r>
 800357c:	4581      	cmp	r9, r0
 800357e:	d142      	bne.n	8003606 <_malloc_r+0xea>
 8003580:	6821      	ldr	r1, [r4, #0]
 8003582:	4630      	mov	r0, r6
 8003584:	1a6d      	subs	r5, r5, r1
 8003586:	4629      	mov	r1, r5
 8003588:	f7ff ffa6 	bl	80034d8 <sbrk_aligned>
 800358c:	3001      	adds	r0, #1
 800358e:	d03a      	beq.n	8003606 <_malloc_r+0xea>
 8003590:	6823      	ldr	r3, [r4, #0]
 8003592:	442b      	add	r3, r5
 8003594:	6023      	str	r3, [r4, #0]
 8003596:	f8d8 3000 	ldr.w	r3, [r8]
 800359a:	685a      	ldr	r2, [r3, #4]
 800359c:	bb62      	cbnz	r2, 80035f8 <_malloc_r+0xdc>
 800359e:	f8c8 7000 	str.w	r7, [r8]
 80035a2:	e00f      	b.n	80035c4 <_malloc_r+0xa8>
 80035a4:	6822      	ldr	r2, [r4, #0]
 80035a6:	1b52      	subs	r2, r2, r5
 80035a8:	d420      	bmi.n	80035ec <_malloc_r+0xd0>
 80035aa:	2a0b      	cmp	r2, #11
 80035ac:	d917      	bls.n	80035de <_malloc_r+0xc2>
 80035ae:	1961      	adds	r1, r4, r5
 80035b0:	42a3      	cmp	r3, r4
 80035b2:	6025      	str	r5, [r4, #0]
 80035b4:	bf18      	it	ne
 80035b6:	6059      	strne	r1, [r3, #4]
 80035b8:	6863      	ldr	r3, [r4, #4]
 80035ba:	bf08      	it	eq
 80035bc:	f8c8 1000 	streq.w	r1, [r8]
 80035c0:	5162      	str	r2, [r4, r5]
 80035c2:	604b      	str	r3, [r1, #4]
 80035c4:	4630      	mov	r0, r6
 80035c6:	f000 f82f 	bl	8003628 <__malloc_unlock>
 80035ca:	f104 000b 	add.w	r0, r4, #11
 80035ce:	1d23      	adds	r3, r4, #4
 80035d0:	f020 0007 	bic.w	r0, r0, #7
 80035d4:	1ac2      	subs	r2, r0, r3
 80035d6:	bf1c      	itt	ne
 80035d8:	1a1b      	subne	r3, r3, r0
 80035da:	50a3      	strne	r3, [r4, r2]
 80035dc:	e7af      	b.n	800353e <_malloc_r+0x22>
 80035de:	6862      	ldr	r2, [r4, #4]
 80035e0:	42a3      	cmp	r3, r4
 80035e2:	bf0c      	ite	eq
 80035e4:	f8c8 2000 	streq.w	r2, [r8]
 80035e8:	605a      	strne	r2, [r3, #4]
 80035ea:	e7eb      	b.n	80035c4 <_malloc_r+0xa8>
 80035ec:	4623      	mov	r3, r4
 80035ee:	6864      	ldr	r4, [r4, #4]
 80035f0:	e7ae      	b.n	8003550 <_malloc_r+0x34>
 80035f2:	463c      	mov	r4, r7
 80035f4:	687f      	ldr	r7, [r7, #4]
 80035f6:	e7b6      	b.n	8003566 <_malloc_r+0x4a>
 80035f8:	461a      	mov	r2, r3
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	42a3      	cmp	r3, r4
 80035fe:	d1fb      	bne.n	80035f8 <_malloc_r+0xdc>
 8003600:	2300      	movs	r3, #0
 8003602:	6053      	str	r3, [r2, #4]
 8003604:	e7de      	b.n	80035c4 <_malloc_r+0xa8>
 8003606:	230c      	movs	r3, #12
 8003608:	4630      	mov	r0, r6
 800360a:	6033      	str	r3, [r6, #0]
 800360c:	f000 f80c 	bl	8003628 <__malloc_unlock>
 8003610:	e794      	b.n	800353c <_malloc_r+0x20>
 8003612:	6005      	str	r5, [r0, #0]
 8003614:	e7d6      	b.n	80035c4 <_malloc_r+0xa8>
 8003616:	bf00      	nop
 8003618:	20000268 	.word	0x20000268

0800361c <__malloc_lock>:
 800361c:	4801      	ldr	r0, [pc, #4]	@ (8003624 <__malloc_lock+0x8>)
 800361e:	f7ff bf10 	b.w	8003442 <__retarget_lock_acquire_recursive>
 8003622:	bf00      	nop
 8003624:	20000260 	.word	0x20000260

08003628 <__malloc_unlock>:
 8003628:	4801      	ldr	r0, [pc, #4]	@ (8003630 <__malloc_unlock+0x8>)
 800362a:	f7ff bf0b 	b.w	8003444 <__retarget_lock_release_recursive>
 800362e:	bf00      	nop
 8003630:	20000260 	.word	0x20000260

08003634 <__sfputc_r>:
 8003634:	6893      	ldr	r3, [r2, #8]
 8003636:	b410      	push	{r4}
 8003638:	3b01      	subs	r3, #1
 800363a:	2b00      	cmp	r3, #0
 800363c:	6093      	str	r3, [r2, #8]
 800363e:	da07      	bge.n	8003650 <__sfputc_r+0x1c>
 8003640:	6994      	ldr	r4, [r2, #24]
 8003642:	42a3      	cmp	r3, r4
 8003644:	db01      	blt.n	800364a <__sfputc_r+0x16>
 8003646:	290a      	cmp	r1, #10
 8003648:	d102      	bne.n	8003650 <__sfputc_r+0x1c>
 800364a:	bc10      	pop	{r4}
 800364c:	f7ff bdeb 	b.w	8003226 <__swbuf_r>
 8003650:	6813      	ldr	r3, [r2, #0]
 8003652:	1c58      	adds	r0, r3, #1
 8003654:	6010      	str	r0, [r2, #0]
 8003656:	7019      	strb	r1, [r3, #0]
 8003658:	4608      	mov	r0, r1
 800365a:	bc10      	pop	{r4}
 800365c:	4770      	bx	lr

0800365e <__sfputs_r>:
 800365e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003660:	4606      	mov	r6, r0
 8003662:	460f      	mov	r7, r1
 8003664:	4614      	mov	r4, r2
 8003666:	18d5      	adds	r5, r2, r3
 8003668:	42ac      	cmp	r4, r5
 800366a:	d101      	bne.n	8003670 <__sfputs_r+0x12>
 800366c:	2000      	movs	r0, #0
 800366e:	e007      	b.n	8003680 <__sfputs_r+0x22>
 8003670:	463a      	mov	r2, r7
 8003672:	4630      	mov	r0, r6
 8003674:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003678:	f7ff ffdc 	bl	8003634 <__sfputc_r>
 800367c:	1c43      	adds	r3, r0, #1
 800367e:	d1f3      	bne.n	8003668 <__sfputs_r+0xa>
 8003680:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003684 <_vfiprintf_r>:
 8003684:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003688:	460d      	mov	r5, r1
 800368a:	4614      	mov	r4, r2
 800368c:	4698      	mov	r8, r3
 800368e:	4606      	mov	r6, r0
 8003690:	b09d      	sub	sp, #116	@ 0x74
 8003692:	b118      	cbz	r0, 800369c <_vfiprintf_r+0x18>
 8003694:	6a03      	ldr	r3, [r0, #32]
 8003696:	b90b      	cbnz	r3, 800369c <_vfiprintf_r+0x18>
 8003698:	f7ff fcdc 	bl	8003054 <__sinit>
 800369c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800369e:	07d9      	lsls	r1, r3, #31
 80036a0:	d405      	bmi.n	80036ae <_vfiprintf_r+0x2a>
 80036a2:	89ab      	ldrh	r3, [r5, #12]
 80036a4:	059a      	lsls	r2, r3, #22
 80036a6:	d402      	bmi.n	80036ae <_vfiprintf_r+0x2a>
 80036a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80036aa:	f7ff feca 	bl	8003442 <__retarget_lock_acquire_recursive>
 80036ae:	89ab      	ldrh	r3, [r5, #12]
 80036b0:	071b      	lsls	r3, r3, #28
 80036b2:	d501      	bpl.n	80036b8 <_vfiprintf_r+0x34>
 80036b4:	692b      	ldr	r3, [r5, #16]
 80036b6:	b99b      	cbnz	r3, 80036e0 <_vfiprintf_r+0x5c>
 80036b8:	4629      	mov	r1, r5
 80036ba:	4630      	mov	r0, r6
 80036bc:	f7ff fdf2 	bl	80032a4 <__swsetup_r>
 80036c0:	b170      	cbz	r0, 80036e0 <_vfiprintf_r+0x5c>
 80036c2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80036c4:	07dc      	lsls	r4, r3, #31
 80036c6:	d504      	bpl.n	80036d2 <_vfiprintf_r+0x4e>
 80036c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80036cc:	b01d      	add	sp, #116	@ 0x74
 80036ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80036d2:	89ab      	ldrh	r3, [r5, #12]
 80036d4:	0598      	lsls	r0, r3, #22
 80036d6:	d4f7      	bmi.n	80036c8 <_vfiprintf_r+0x44>
 80036d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80036da:	f7ff feb3 	bl	8003444 <__retarget_lock_release_recursive>
 80036de:	e7f3      	b.n	80036c8 <_vfiprintf_r+0x44>
 80036e0:	2300      	movs	r3, #0
 80036e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80036e4:	2320      	movs	r3, #32
 80036e6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80036ea:	2330      	movs	r3, #48	@ 0x30
 80036ec:	f04f 0901 	mov.w	r9, #1
 80036f0:	f8cd 800c 	str.w	r8, [sp, #12]
 80036f4:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80038a0 <_vfiprintf_r+0x21c>
 80036f8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80036fc:	4623      	mov	r3, r4
 80036fe:	469a      	mov	sl, r3
 8003700:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003704:	b10a      	cbz	r2, 800370a <_vfiprintf_r+0x86>
 8003706:	2a25      	cmp	r2, #37	@ 0x25
 8003708:	d1f9      	bne.n	80036fe <_vfiprintf_r+0x7a>
 800370a:	ebba 0b04 	subs.w	fp, sl, r4
 800370e:	d00b      	beq.n	8003728 <_vfiprintf_r+0xa4>
 8003710:	465b      	mov	r3, fp
 8003712:	4622      	mov	r2, r4
 8003714:	4629      	mov	r1, r5
 8003716:	4630      	mov	r0, r6
 8003718:	f7ff ffa1 	bl	800365e <__sfputs_r>
 800371c:	3001      	adds	r0, #1
 800371e:	f000 80a7 	beq.w	8003870 <_vfiprintf_r+0x1ec>
 8003722:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003724:	445a      	add	r2, fp
 8003726:	9209      	str	r2, [sp, #36]	@ 0x24
 8003728:	f89a 3000 	ldrb.w	r3, [sl]
 800372c:	2b00      	cmp	r3, #0
 800372e:	f000 809f 	beq.w	8003870 <_vfiprintf_r+0x1ec>
 8003732:	2300      	movs	r3, #0
 8003734:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003738:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800373c:	f10a 0a01 	add.w	sl, sl, #1
 8003740:	9304      	str	r3, [sp, #16]
 8003742:	9307      	str	r3, [sp, #28]
 8003744:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003748:	931a      	str	r3, [sp, #104]	@ 0x68
 800374a:	4654      	mov	r4, sl
 800374c:	2205      	movs	r2, #5
 800374e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003752:	4853      	ldr	r0, [pc, #332]	@ (80038a0 <_vfiprintf_r+0x21c>)
 8003754:	f000 fb7a 	bl	8003e4c <memchr>
 8003758:	9a04      	ldr	r2, [sp, #16]
 800375a:	b9d8      	cbnz	r0, 8003794 <_vfiprintf_r+0x110>
 800375c:	06d1      	lsls	r1, r2, #27
 800375e:	bf44      	itt	mi
 8003760:	2320      	movmi	r3, #32
 8003762:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003766:	0713      	lsls	r3, r2, #28
 8003768:	bf44      	itt	mi
 800376a:	232b      	movmi	r3, #43	@ 0x2b
 800376c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003770:	f89a 3000 	ldrb.w	r3, [sl]
 8003774:	2b2a      	cmp	r3, #42	@ 0x2a
 8003776:	d015      	beq.n	80037a4 <_vfiprintf_r+0x120>
 8003778:	4654      	mov	r4, sl
 800377a:	2000      	movs	r0, #0
 800377c:	f04f 0c0a 	mov.w	ip, #10
 8003780:	9a07      	ldr	r2, [sp, #28]
 8003782:	4621      	mov	r1, r4
 8003784:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003788:	3b30      	subs	r3, #48	@ 0x30
 800378a:	2b09      	cmp	r3, #9
 800378c:	d94b      	bls.n	8003826 <_vfiprintf_r+0x1a2>
 800378e:	b1b0      	cbz	r0, 80037be <_vfiprintf_r+0x13a>
 8003790:	9207      	str	r2, [sp, #28]
 8003792:	e014      	b.n	80037be <_vfiprintf_r+0x13a>
 8003794:	eba0 0308 	sub.w	r3, r0, r8
 8003798:	fa09 f303 	lsl.w	r3, r9, r3
 800379c:	4313      	orrs	r3, r2
 800379e:	46a2      	mov	sl, r4
 80037a0:	9304      	str	r3, [sp, #16]
 80037a2:	e7d2      	b.n	800374a <_vfiprintf_r+0xc6>
 80037a4:	9b03      	ldr	r3, [sp, #12]
 80037a6:	1d19      	adds	r1, r3, #4
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	9103      	str	r1, [sp, #12]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	bfbb      	ittet	lt
 80037b0:	425b      	neglt	r3, r3
 80037b2:	f042 0202 	orrlt.w	r2, r2, #2
 80037b6:	9307      	strge	r3, [sp, #28]
 80037b8:	9307      	strlt	r3, [sp, #28]
 80037ba:	bfb8      	it	lt
 80037bc:	9204      	strlt	r2, [sp, #16]
 80037be:	7823      	ldrb	r3, [r4, #0]
 80037c0:	2b2e      	cmp	r3, #46	@ 0x2e
 80037c2:	d10a      	bne.n	80037da <_vfiprintf_r+0x156>
 80037c4:	7863      	ldrb	r3, [r4, #1]
 80037c6:	2b2a      	cmp	r3, #42	@ 0x2a
 80037c8:	d132      	bne.n	8003830 <_vfiprintf_r+0x1ac>
 80037ca:	9b03      	ldr	r3, [sp, #12]
 80037cc:	3402      	adds	r4, #2
 80037ce:	1d1a      	adds	r2, r3, #4
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	9203      	str	r2, [sp, #12]
 80037d4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80037d8:	9305      	str	r3, [sp, #20]
 80037da:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80038a4 <_vfiprintf_r+0x220>
 80037de:	2203      	movs	r2, #3
 80037e0:	4650      	mov	r0, sl
 80037e2:	7821      	ldrb	r1, [r4, #0]
 80037e4:	f000 fb32 	bl	8003e4c <memchr>
 80037e8:	b138      	cbz	r0, 80037fa <_vfiprintf_r+0x176>
 80037ea:	2240      	movs	r2, #64	@ 0x40
 80037ec:	9b04      	ldr	r3, [sp, #16]
 80037ee:	eba0 000a 	sub.w	r0, r0, sl
 80037f2:	4082      	lsls	r2, r0
 80037f4:	4313      	orrs	r3, r2
 80037f6:	3401      	adds	r4, #1
 80037f8:	9304      	str	r3, [sp, #16]
 80037fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80037fe:	2206      	movs	r2, #6
 8003800:	4829      	ldr	r0, [pc, #164]	@ (80038a8 <_vfiprintf_r+0x224>)
 8003802:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003806:	f000 fb21 	bl	8003e4c <memchr>
 800380a:	2800      	cmp	r0, #0
 800380c:	d03f      	beq.n	800388e <_vfiprintf_r+0x20a>
 800380e:	4b27      	ldr	r3, [pc, #156]	@ (80038ac <_vfiprintf_r+0x228>)
 8003810:	bb1b      	cbnz	r3, 800385a <_vfiprintf_r+0x1d6>
 8003812:	9b03      	ldr	r3, [sp, #12]
 8003814:	3307      	adds	r3, #7
 8003816:	f023 0307 	bic.w	r3, r3, #7
 800381a:	3308      	adds	r3, #8
 800381c:	9303      	str	r3, [sp, #12]
 800381e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003820:	443b      	add	r3, r7
 8003822:	9309      	str	r3, [sp, #36]	@ 0x24
 8003824:	e76a      	b.n	80036fc <_vfiprintf_r+0x78>
 8003826:	460c      	mov	r4, r1
 8003828:	2001      	movs	r0, #1
 800382a:	fb0c 3202 	mla	r2, ip, r2, r3
 800382e:	e7a8      	b.n	8003782 <_vfiprintf_r+0xfe>
 8003830:	2300      	movs	r3, #0
 8003832:	f04f 0c0a 	mov.w	ip, #10
 8003836:	4619      	mov	r1, r3
 8003838:	3401      	adds	r4, #1
 800383a:	9305      	str	r3, [sp, #20]
 800383c:	4620      	mov	r0, r4
 800383e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003842:	3a30      	subs	r2, #48	@ 0x30
 8003844:	2a09      	cmp	r2, #9
 8003846:	d903      	bls.n	8003850 <_vfiprintf_r+0x1cc>
 8003848:	2b00      	cmp	r3, #0
 800384a:	d0c6      	beq.n	80037da <_vfiprintf_r+0x156>
 800384c:	9105      	str	r1, [sp, #20]
 800384e:	e7c4      	b.n	80037da <_vfiprintf_r+0x156>
 8003850:	4604      	mov	r4, r0
 8003852:	2301      	movs	r3, #1
 8003854:	fb0c 2101 	mla	r1, ip, r1, r2
 8003858:	e7f0      	b.n	800383c <_vfiprintf_r+0x1b8>
 800385a:	ab03      	add	r3, sp, #12
 800385c:	9300      	str	r3, [sp, #0]
 800385e:	462a      	mov	r2, r5
 8003860:	4630      	mov	r0, r6
 8003862:	4b13      	ldr	r3, [pc, #76]	@ (80038b0 <_vfiprintf_r+0x22c>)
 8003864:	a904      	add	r1, sp, #16
 8003866:	f3af 8000 	nop.w
 800386a:	4607      	mov	r7, r0
 800386c:	1c78      	adds	r0, r7, #1
 800386e:	d1d6      	bne.n	800381e <_vfiprintf_r+0x19a>
 8003870:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003872:	07d9      	lsls	r1, r3, #31
 8003874:	d405      	bmi.n	8003882 <_vfiprintf_r+0x1fe>
 8003876:	89ab      	ldrh	r3, [r5, #12]
 8003878:	059a      	lsls	r2, r3, #22
 800387a:	d402      	bmi.n	8003882 <_vfiprintf_r+0x1fe>
 800387c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800387e:	f7ff fde1 	bl	8003444 <__retarget_lock_release_recursive>
 8003882:	89ab      	ldrh	r3, [r5, #12]
 8003884:	065b      	lsls	r3, r3, #25
 8003886:	f53f af1f 	bmi.w	80036c8 <_vfiprintf_r+0x44>
 800388a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800388c:	e71e      	b.n	80036cc <_vfiprintf_r+0x48>
 800388e:	ab03      	add	r3, sp, #12
 8003890:	9300      	str	r3, [sp, #0]
 8003892:	462a      	mov	r2, r5
 8003894:	4630      	mov	r0, r6
 8003896:	4b06      	ldr	r3, [pc, #24]	@ (80038b0 <_vfiprintf_r+0x22c>)
 8003898:	a904      	add	r1, sp, #16
 800389a:	f000 f87d 	bl	8003998 <_printf_i>
 800389e:	e7e4      	b.n	800386a <_vfiprintf_r+0x1e6>
 80038a0:	08003f28 	.word	0x08003f28
 80038a4:	08003f2e 	.word	0x08003f2e
 80038a8:	08003f32 	.word	0x08003f32
 80038ac:	00000000 	.word	0x00000000
 80038b0:	0800365f 	.word	0x0800365f

080038b4 <_printf_common>:
 80038b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80038b8:	4616      	mov	r6, r2
 80038ba:	4698      	mov	r8, r3
 80038bc:	688a      	ldr	r2, [r1, #8]
 80038be:	690b      	ldr	r3, [r1, #16]
 80038c0:	4607      	mov	r7, r0
 80038c2:	4293      	cmp	r3, r2
 80038c4:	bfb8      	it	lt
 80038c6:	4613      	movlt	r3, r2
 80038c8:	6033      	str	r3, [r6, #0]
 80038ca:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80038ce:	460c      	mov	r4, r1
 80038d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80038d4:	b10a      	cbz	r2, 80038da <_printf_common+0x26>
 80038d6:	3301      	adds	r3, #1
 80038d8:	6033      	str	r3, [r6, #0]
 80038da:	6823      	ldr	r3, [r4, #0]
 80038dc:	0699      	lsls	r1, r3, #26
 80038de:	bf42      	ittt	mi
 80038e0:	6833      	ldrmi	r3, [r6, #0]
 80038e2:	3302      	addmi	r3, #2
 80038e4:	6033      	strmi	r3, [r6, #0]
 80038e6:	6825      	ldr	r5, [r4, #0]
 80038e8:	f015 0506 	ands.w	r5, r5, #6
 80038ec:	d106      	bne.n	80038fc <_printf_common+0x48>
 80038ee:	f104 0a19 	add.w	sl, r4, #25
 80038f2:	68e3      	ldr	r3, [r4, #12]
 80038f4:	6832      	ldr	r2, [r6, #0]
 80038f6:	1a9b      	subs	r3, r3, r2
 80038f8:	42ab      	cmp	r3, r5
 80038fa:	dc2b      	bgt.n	8003954 <_printf_common+0xa0>
 80038fc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003900:	6822      	ldr	r2, [r4, #0]
 8003902:	3b00      	subs	r3, #0
 8003904:	bf18      	it	ne
 8003906:	2301      	movne	r3, #1
 8003908:	0692      	lsls	r2, r2, #26
 800390a:	d430      	bmi.n	800396e <_printf_common+0xba>
 800390c:	4641      	mov	r1, r8
 800390e:	4638      	mov	r0, r7
 8003910:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003914:	47c8      	blx	r9
 8003916:	3001      	adds	r0, #1
 8003918:	d023      	beq.n	8003962 <_printf_common+0xae>
 800391a:	6823      	ldr	r3, [r4, #0]
 800391c:	6922      	ldr	r2, [r4, #16]
 800391e:	f003 0306 	and.w	r3, r3, #6
 8003922:	2b04      	cmp	r3, #4
 8003924:	bf14      	ite	ne
 8003926:	2500      	movne	r5, #0
 8003928:	6833      	ldreq	r3, [r6, #0]
 800392a:	f04f 0600 	mov.w	r6, #0
 800392e:	bf08      	it	eq
 8003930:	68e5      	ldreq	r5, [r4, #12]
 8003932:	f104 041a 	add.w	r4, r4, #26
 8003936:	bf08      	it	eq
 8003938:	1aed      	subeq	r5, r5, r3
 800393a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800393e:	bf08      	it	eq
 8003940:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003944:	4293      	cmp	r3, r2
 8003946:	bfc4      	itt	gt
 8003948:	1a9b      	subgt	r3, r3, r2
 800394a:	18ed      	addgt	r5, r5, r3
 800394c:	42b5      	cmp	r5, r6
 800394e:	d11a      	bne.n	8003986 <_printf_common+0xd2>
 8003950:	2000      	movs	r0, #0
 8003952:	e008      	b.n	8003966 <_printf_common+0xb2>
 8003954:	2301      	movs	r3, #1
 8003956:	4652      	mov	r2, sl
 8003958:	4641      	mov	r1, r8
 800395a:	4638      	mov	r0, r7
 800395c:	47c8      	blx	r9
 800395e:	3001      	adds	r0, #1
 8003960:	d103      	bne.n	800396a <_printf_common+0xb6>
 8003962:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003966:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800396a:	3501      	adds	r5, #1
 800396c:	e7c1      	b.n	80038f2 <_printf_common+0x3e>
 800396e:	2030      	movs	r0, #48	@ 0x30
 8003970:	18e1      	adds	r1, r4, r3
 8003972:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003976:	1c5a      	adds	r2, r3, #1
 8003978:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800397c:	4422      	add	r2, r4
 800397e:	3302      	adds	r3, #2
 8003980:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003984:	e7c2      	b.n	800390c <_printf_common+0x58>
 8003986:	2301      	movs	r3, #1
 8003988:	4622      	mov	r2, r4
 800398a:	4641      	mov	r1, r8
 800398c:	4638      	mov	r0, r7
 800398e:	47c8      	blx	r9
 8003990:	3001      	adds	r0, #1
 8003992:	d0e6      	beq.n	8003962 <_printf_common+0xae>
 8003994:	3601      	adds	r6, #1
 8003996:	e7d9      	b.n	800394c <_printf_common+0x98>

08003998 <_printf_i>:
 8003998:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800399c:	7e0f      	ldrb	r7, [r1, #24]
 800399e:	4691      	mov	r9, r2
 80039a0:	2f78      	cmp	r7, #120	@ 0x78
 80039a2:	4680      	mov	r8, r0
 80039a4:	460c      	mov	r4, r1
 80039a6:	469a      	mov	sl, r3
 80039a8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80039aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80039ae:	d807      	bhi.n	80039c0 <_printf_i+0x28>
 80039b0:	2f62      	cmp	r7, #98	@ 0x62
 80039b2:	d80a      	bhi.n	80039ca <_printf_i+0x32>
 80039b4:	2f00      	cmp	r7, #0
 80039b6:	f000 80d1 	beq.w	8003b5c <_printf_i+0x1c4>
 80039ba:	2f58      	cmp	r7, #88	@ 0x58
 80039bc:	f000 80b8 	beq.w	8003b30 <_printf_i+0x198>
 80039c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80039c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80039c8:	e03a      	b.n	8003a40 <_printf_i+0xa8>
 80039ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80039ce:	2b15      	cmp	r3, #21
 80039d0:	d8f6      	bhi.n	80039c0 <_printf_i+0x28>
 80039d2:	a101      	add	r1, pc, #4	@ (adr r1, 80039d8 <_printf_i+0x40>)
 80039d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80039d8:	08003a31 	.word	0x08003a31
 80039dc:	08003a45 	.word	0x08003a45
 80039e0:	080039c1 	.word	0x080039c1
 80039e4:	080039c1 	.word	0x080039c1
 80039e8:	080039c1 	.word	0x080039c1
 80039ec:	080039c1 	.word	0x080039c1
 80039f0:	08003a45 	.word	0x08003a45
 80039f4:	080039c1 	.word	0x080039c1
 80039f8:	080039c1 	.word	0x080039c1
 80039fc:	080039c1 	.word	0x080039c1
 8003a00:	080039c1 	.word	0x080039c1
 8003a04:	08003b43 	.word	0x08003b43
 8003a08:	08003a6f 	.word	0x08003a6f
 8003a0c:	08003afd 	.word	0x08003afd
 8003a10:	080039c1 	.word	0x080039c1
 8003a14:	080039c1 	.word	0x080039c1
 8003a18:	08003b65 	.word	0x08003b65
 8003a1c:	080039c1 	.word	0x080039c1
 8003a20:	08003a6f 	.word	0x08003a6f
 8003a24:	080039c1 	.word	0x080039c1
 8003a28:	080039c1 	.word	0x080039c1
 8003a2c:	08003b05 	.word	0x08003b05
 8003a30:	6833      	ldr	r3, [r6, #0]
 8003a32:	1d1a      	adds	r2, r3, #4
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	6032      	str	r2, [r6, #0]
 8003a38:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003a3c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003a40:	2301      	movs	r3, #1
 8003a42:	e09c      	b.n	8003b7e <_printf_i+0x1e6>
 8003a44:	6833      	ldr	r3, [r6, #0]
 8003a46:	6820      	ldr	r0, [r4, #0]
 8003a48:	1d19      	adds	r1, r3, #4
 8003a4a:	6031      	str	r1, [r6, #0]
 8003a4c:	0606      	lsls	r6, r0, #24
 8003a4e:	d501      	bpl.n	8003a54 <_printf_i+0xbc>
 8003a50:	681d      	ldr	r5, [r3, #0]
 8003a52:	e003      	b.n	8003a5c <_printf_i+0xc4>
 8003a54:	0645      	lsls	r5, r0, #25
 8003a56:	d5fb      	bpl.n	8003a50 <_printf_i+0xb8>
 8003a58:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003a5c:	2d00      	cmp	r5, #0
 8003a5e:	da03      	bge.n	8003a68 <_printf_i+0xd0>
 8003a60:	232d      	movs	r3, #45	@ 0x2d
 8003a62:	426d      	negs	r5, r5
 8003a64:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003a68:	230a      	movs	r3, #10
 8003a6a:	4858      	ldr	r0, [pc, #352]	@ (8003bcc <_printf_i+0x234>)
 8003a6c:	e011      	b.n	8003a92 <_printf_i+0xfa>
 8003a6e:	6821      	ldr	r1, [r4, #0]
 8003a70:	6833      	ldr	r3, [r6, #0]
 8003a72:	0608      	lsls	r0, r1, #24
 8003a74:	f853 5b04 	ldr.w	r5, [r3], #4
 8003a78:	d402      	bmi.n	8003a80 <_printf_i+0xe8>
 8003a7a:	0649      	lsls	r1, r1, #25
 8003a7c:	bf48      	it	mi
 8003a7e:	b2ad      	uxthmi	r5, r5
 8003a80:	2f6f      	cmp	r7, #111	@ 0x6f
 8003a82:	6033      	str	r3, [r6, #0]
 8003a84:	bf14      	ite	ne
 8003a86:	230a      	movne	r3, #10
 8003a88:	2308      	moveq	r3, #8
 8003a8a:	4850      	ldr	r0, [pc, #320]	@ (8003bcc <_printf_i+0x234>)
 8003a8c:	2100      	movs	r1, #0
 8003a8e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003a92:	6866      	ldr	r6, [r4, #4]
 8003a94:	2e00      	cmp	r6, #0
 8003a96:	60a6      	str	r6, [r4, #8]
 8003a98:	db05      	blt.n	8003aa6 <_printf_i+0x10e>
 8003a9a:	6821      	ldr	r1, [r4, #0]
 8003a9c:	432e      	orrs	r6, r5
 8003a9e:	f021 0104 	bic.w	r1, r1, #4
 8003aa2:	6021      	str	r1, [r4, #0]
 8003aa4:	d04b      	beq.n	8003b3e <_printf_i+0x1a6>
 8003aa6:	4616      	mov	r6, r2
 8003aa8:	fbb5 f1f3 	udiv	r1, r5, r3
 8003aac:	fb03 5711 	mls	r7, r3, r1, r5
 8003ab0:	5dc7      	ldrb	r7, [r0, r7]
 8003ab2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003ab6:	462f      	mov	r7, r5
 8003ab8:	42bb      	cmp	r3, r7
 8003aba:	460d      	mov	r5, r1
 8003abc:	d9f4      	bls.n	8003aa8 <_printf_i+0x110>
 8003abe:	2b08      	cmp	r3, #8
 8003ac0:	d10b      	bne.n	8003ada <_printf_i+0x142>
 8003ac2:	6823      	ldr	r3, [r4, #0]
 8003ac4:	07df      	lsls	r7, r3, #31
 8003ac6:	d508      	bpl.n	8003ada <_printf_i+0x142>
 8003ac8:	6923      	ldr	r3, [r4, #16]
 8003aca:	6861      	ldr	r1, [r4, #4]
 8003acc:	4299      	cmp	r1, r3
 8003ace:	bfde      	ittt	le
 8003ad0:	2330      	movle	r3, #48	@ 0x30
 8003ad2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003ad6:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8003ada:	1b92      	subs	r2, r2, r6
 8003adc:	6122      	str	r2, [r4, #16]
 8003ade:	464b      	mov	r3, r9
 8003ae0:	4621      	mov	r1, r4
 8003ae2:	4640      	mov	r0, r8
 8003ae4:	f8cd a000 	str.w	sl, [sp]
 8003ae8:	aa03      	add	r2, sp, #12
 8003aea:	f7ff fee3 	bl	80038b4 <_printf_common>
 8003aee:	3001      	adds	r0, #1
 8003af0:	d14a      	bne.n	8003b88 <_printf_i+0x1f0>
 8003af2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003af6:	b004      	add	sp, #16
 8003af8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003afc:	6823      	ldr	r3, [r4, #0]
 8003afe:	f043 0320 	orr.w	r3, r3, #32
 8003b02:	6023      	str	r3, [r4, #0]
 8003b04:	2778      	movs	r7, #120	@ 0x78
 8003b06:	4832      	ldr	r0, [pc, #200]	@ (8003bd0 <_printf_i+0x238>)
 8003b08:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003b0c:	6823      	ldr	r3, [r4, #0]
 8003b0e:	6831      	ldr	r1, [r6, #0]
 8003b10:	061f      	lsls	r7, r3, #24
 8003b12:	f851 5b04 	ldr.w	r5, [r1], #4
 8003b16:	d402      	bmi.n	8003b1e <_printf_i+0x186>
 8003b18:	065f      	lsls	r7, r3, #25
 8003b1a:	bf48      	it	mi
 8003b1c:	b2ad      	uxthmi	r5, r5
 8003b1e:	6031      	str	r1, [r6, #0]
 8003b20:	07d9      	lsls	r1, r3, #31
 8003b22:	bf44      	itt	mi
 8003b24:	f043 0320 	orrmi.w	r3, r3, #32
 8003b28:	6023      	strmi	r3, [r4, #0]
 8003b2a:	b11d      	cbz	r5, 8003b34 <_printf_i+0x19c>
 8003b2c:	2310      	movs	r3, #16
 8003b2e:	e7ad      	b.n	8003a8c <_printf_i+0xf4>
 8003b30:	4826      	ldr	r0, [pc, #152]	@ (8003bcc <_printf_i+0x234>)
 8003b32:	e7e9      	b.n	8003b08 <_printf_i+0x170>
 8003b34:	6823      	ldr	r3, [r4, #0]
 8003b36:	f023 0320 	bic.w	r3, r3, #32
 8003b3a:	6023      	str	r3, [r4, #0]
 8003b3c:	e7f6      	b.n	8003b2c <_printf_i+0x194>
 8003b3e:	4616      	mov	r6, r2
 8003b40:	e7bd      	b.n	8003abe <_printf_i+0x126>
 8003b42:	6833      	ldr	r3, [r6, #0]
 8003b44:	6825      	ldr	r5, [r4, #0]
 8003b46:	1d18      	adds	r0, r3, #4
 8003b48:	6961      	ldr	r1, [r4, #20]
 8003b4a:	6030      	str	r0, [r6, #0]
 8003b4c:	062e      	lsls	r6, r5, #24
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	d501      	bpl.n	8003b56 <_printf_i+0x1be>
 8003b52:	6019      	str	r1, [r3, #0]
 8003b54:	e002      	b.n	8003b5c <_printf_i+0x1c4>
 8003b56:	0668      	lsls	r0, r5, #25
 8003b58:	d5fb      	bpl.n	8003b52 <_printf_i+0x1ba>
 8003b5a:	8019      	strh	r1, [r3, #0]
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	4616      	mov	r6, r2
 8003b60:	6123      	str	r3, [r4, #16]
 8003b62:	e7bc      	b.n	8003ade <_printf_i+0x146>
 8003b64:	6833      	ldr	r3, [r6, #0]
 8003b66:	2100      	movs	r1, #0
 8003b68:	1d1a      	adds	r2, r3, #4
 8003b6a:	6032      	str	r2, [r6, #0]
 8003b6c:	681e      	ldr	r6, [r3, #0]
 8003b6e:	6862      	ldr	r2, [r4, #4]
 8003b70:	4630      	mov	r0, r6
 8003b72:	f000 f96b 	bl	8003e4c <memchr>
 8003b76:	b108      	cbz	r0, 8003b7c <_printf_i+0x1e4>
 8003b78:	1b80      	subs	r0, r0, r6
 8003b7a:	6060      	str	r0, [r4, #4]
 8003b7c:	6863      	ldr	r3, [r4, #4]
 8003b7e:	6123      	str	r3, [r4, #16]
 8003b80:	2300      	movs	r3, #0
 8003b82:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003b86:	e7aa      	b.n	8003ade <_printf_i+0x146>
 8003b88:	4632      	mov	r2, r6
 8003b8a:	4649      	mov	r1, r9
 8003b8c:	4640      	mov	r0, r8
 8003b8e:	6923      	ldr	r3, [r4, #16]
 8003b90:	47d0      	blx	sl
 8003b92:	3001      	adds	r0, #1
 8003b94:	d0ad      	beq.n	8003af2 <_printf_i+0x15a>
 8003b96:	6823      	ldr	r3, [r4, #0]
 8003b98:	079b      	lsls	r3, r3, #30
 8003b9a:	d413      	bmi.n	8003bc4 <_printf_i+0x22c>
 8003b9c:	68e0      	ldr	r0, [r4, #12]
 8003b9e:	9b03      	ldr	r3, [sp, #12]
 8003ba0:	4298      	cmp	r0, r3
 8003ba2:	bfb8      	it	lt
 8003ba4:	4618      	movlt	r0, r3
 8003ba6:	e7a6      	b.n	8003af6 <_printf_i+0x15e>
 8003ba8:	2301      	movs	r3, #1
 8003baa:	4632      	mov	r2, r6
 8003bac:	4649      	mov	r1, r9
 8003bae:	4640      	mov	r0, r8
 8003bb0:	47d0      	blx	sl
 8003bb2:	3001      	adds	r0, #1
 8003bb4:	d09d      	beq.n	8003af2 <_printf_i+0x15a>
 8003bb6:	3501      	adds	r5, #1
 8003bb8:	68e3      	ldr	r3, [r4, #12]
 8003bba:	9903      	ldr	r1, [sp, #12]
 8003bbc:	1a5b      	subs	r3, r3, r1
 8003bbe:	42ab      	cmp	r3, r5
 8003bc0:	dcf2      	bgt.n	8003ba8 <_printf_i+0x210>
 8003bc2:	e7eb      	b.n	8003b9c <_printf_i+0x204>
 8003bc4:	2500      	movs	r5, #0
 8003bc6:	f104 0619 	add.w	r6, r4, #25
 8003bca:	e7f5      	b.n	8003bb8 <_printf_i+0x220>
 8003bcc:	08003f39 	.word	0x08003f39
 8003bd0:	08003f4a 	.word	0x08003f4a

08003bd4 <__sflush_r>:
 8003bd4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003bd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bda:	0716      	lsls	r6, r2, #28
 8003bdc:	4605      	mov	r5, r0
 8003bde:	460c      	mov	r4, r1
 8003be0:	d454      	bmi.n	8003c8c <__sflush_r+0xb8>
 8003be2:	684b      	ldr	r3, [r1, #4]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	dc02      	bgt.n	8003bee <__sflush_r+0x1a>
 8003be8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	dd48      	ble.n	8003c80 <__sflush_r+0xac>
 8003bee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003bf0:	2e00      	cmp	r6, #0
 8003bf2:	d045      	beq.n	8003c80 <__sflush_r+0xac>
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003bfa:	682f      	ldr	r7, [r5, #0]
 8003bfc:	6a21      	ldr	r1, [r4, #32]
 8003bfe:	602b      	str	r3, [r5, #0]
 8003c00:	d030      	beq.n	8003c64 <__sflush_r+0x90>
 8003c02:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003c04:	89a3      	ldrh	r3, [r4, #12]
 8003c06:	0759      	lsls	r1, r3, #29
 8003c08:	d505      	bpl.n	8003c16 <__sflush_r+0x42>
 8003c0a:	6863      	ldr	r3, [r4, #4]
 8003c0c:	1ad2      	subs	r2, r2, r3
 8003c0e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003c10:	b10b      	cbz	r3, 8003c16 <__sflush_r+0x42>
 8003c12:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003c14:	1ad2      	subs	r2, r2, r3
 8003c16:	2300      	movs	r3, #0
 8003c18:	4628      	mov	r0, r5
 8003c1a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003c1c:	6a21      	ldr	r1, [r4, #32]
 8003c1e:	47b0      	blx	r6
 8003c20:	1c43      	adds	r3, r0, #1
 8003c22:	89a3      	ldrh	r3, [r4, #12]
 8003c24:	d106      	bne.n	8003c34 <__sflush_r+0x60>
 8003c26:	6829      	ldr	r1, [r5, #0]
 8003c28:	291d      	cmp	r1, #29
 8003c2a:	d82b      	bhi.n	8003c84 <__sflush_r+0xb0>
 8003c2c:	4a28      	ldr	r2, [pc, #160]	@ (8003cd0 <__sflush_r+0xfc>)
 8003c2e:	40ca      	lsrs	r2, r1
 8003c30:	07d6      	lsls	r6, r2, #31
 8003c32:	d527      	bpl.n	8003c84 <__sflush_r+0xb0>
 8003c34:	2200      	movs	r2, #0
 8003c36:	6062      	str	r2, [r4, #4]
 8003c38:	6922      	ldr	r2, [r4, #16]
 8003c3a:	04d9      	lsls	r1, r3, #19
 8003c3c:	6022      	str	r2, [r4, #0]
 8003c3e:	d504      	bpl.n	8003c4a <__sflush_r+0x76>
 8003c40:	1c42      	adds	r2, r0, #1
 8003c42:	d101      	bne.n	8003c48 <__sflush_r+0x74>
 8003c44:	682b      	ldr	r3, [r5, #0]
 8003c46:	b903      	cbnz	r3, 8003c4a <__sflush_r+0x76>
 8003c48:	6560      	str	r0, [r4, #84]	@ 0x54
 8003c4a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003c4c:	602f      	str	r7, [r5, #0]
 8003c4e:	b1b9      	cbz	r1, 8003c80 <__sflush_r+0xac>
 8003c50:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003c54:	4299      	cmp	r1, r3
 8003c56:	d002      	beq.n	8003c5e <__sflush_r+0x8a>
 8003c58:	4628      	mov	r0, r5
 8003c5a:	f7ff fbf5 	bl	8003448 <_free_r>
 8003c5e:	2300      	movs	r3, #0
 8003c60:	6363      	str	r3, [r4, #52]	@ 0x34
 8003c62:	e00d      	b.n	8003c80 <__sflush_r+0xac>
 8003c64:	2301      	movs	r3, #1
 8003c66:	4628      	mov	r0, r5
 8003c68:	47b0      	blx	r6
 8003c6a:	4602      	mov	r2, r0
 8003c6c:	1c50      	adds	r0, r2, #1
 8003c6e:	d1c9      	bne.n	8003c04 <__sflush_r+0x30>
 8003c70:	682b      	ldr	r3, [r5, #0]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d0c6      	beq.n	8003c04 <__sflush_r+0x30>
 8003c76:	2b1d      	cmp	r3, #29
 8003c78:	d001      	beq.n	8003c7e <__sflush_r+0xaa>
 8003c7a:	2b16      	cmp	r3, #22
 8003c7c:	d11d      	bne.n	8003cba <__sflush_r+0xe6>
 8003c7e:	602f      	str	r7, [r5, #0]
 8003c80:	2000      	movs	r0, #0
 8003c82:	e021      	b.n	8003cc8 <__sflush_r+0xf4>
 8003c84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003c88:	b21b      	sxth	r3, r3
 8003c8a:	e01a      	b.n	8003cc2 <__sflush_r+0xee>
 8003c8c:	690f      	ldr	r7, [r1, #16]
 8003c8e:	2f00      	cmp	r7, #0
 8003c90:	d0f6      	beq.n	8003c80 <__sflush_r+0xac>
 8003c92:	0793      	lsls	r3, r2, #30
 8003c94:	bf18      	it	ne
 8003c96:	2300      	movne	r3, #0
 8003c98:	680e      	ldr	r6, [r1, #0]
 8003c9a:	bf08      	it	eq
 8003c9c:	694b      	ldreq	r3, [r1, #20]
 8003c9e:	1bf6      	subs	r6, r6, r7
 8003ca0:	600f      	str	r7, [r1, #0]
 8003ca2:	608b      	str	r3, [r1, #8]
 8003ca4:	2e00      	cmp	r6, #0
 8003ca6:	ddeb      	ble.n	8003c80 <__sflush_r+0xac>
 8003ca8:	4633      	mov	r3, r6
 8003caa:	463a      	mov	r2, r7
 8003cac:	4628      	mov	r0, r5
 8003cae:	6a21      	ldr	r1, [r4, #32]
 8003cb0:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8003cb4:	47e0      	blx	ip
 8003cb6:	2800      	cmp	r0, #0
 8003cb8:	dc07      	bgt.n	8003cca <__sflush_r+0xf6>
 8003cba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003cbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003cc2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003cc6:	81a3      	strh	r3, [r4, #12]
 8003cc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003cca:	4407      	add	r7, r0
 8003ccc:	1a36      	subs	r6, r6, r0
 8003cce:	e7e9      	b.n	8003ca4 <__sflush_r+0xd0>
 8003cd0:	20400001 	.word	0x20400001

08003cd4 <_fflush_r>:
 8003cd4:	b538      	push	{r3, r4, r5, lr}
 8003cd6:	690b      	ldr	r3, [r1, #16]
 8003cd8:	4605      	mov	r5, r0
 8003cda:	460c      	mov	r4, r1
 8003cdc:	b913      	cbnz	r3, 8003ce4 <_fflush_r+0x10>
 8003cde:	2500      	movs	r5, #0
 8003ce0:	4628      	mov	r0, r5
 8003ce2:	bd38      	pop	{r3, r4, r5, pc}
 8003ce4:	b118      	cbz	r0, 8003cee <_fflush_r+0x1a>
 8003ce6:	6a03      	ldr	r3, [r0, #32]
 8003ce8:	b90b      	cbnz	r3, 8003cee <_fflush_r+0x1a>
 8003cea:	f7ff f9b3 	bl	8003054 <__sinit>
 8003cee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d0f3      	beq.n	8003cde <_fflush_r+0xa>
 8003cf6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003cf8:	07d0      	lsls	r0, r2, #31
 8003cfa:	d404      	bmi.n	8003d06 <_fflush_r+0x32>
 8003cfc:	0599      	lsls	r1, r3, #22
 8003cfe:	d402      	bmi.n	8003d06 <_fflush_r+0x32>
 8003d00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003d02:	f7ff fb9e 	bl	8003442 <__retarget_lock_acquire_recursive>
 8003d06:	4628      	mov	r0, r5
 8003d08:	4621      	mov	r1, r4
 8003d0a:	f7ff ff63 	bl	8003bd4 <__sflush_r>
 8003d0e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003d10:	4605      	mov	r5, r0
 8003d12:	07da      	lsls	r2, r3, #31
 8003d14:	d4e4      	bmi.n	8003ce0 <_fflush_r+0xc>
 8003d16:	89a3      	ldrh	r3, [r4, #12]
 8003d18:	059b      	lsls	r3, r3, #22
 8003d1a:	d4e1      	bmi.n	8003ce0 <_fflush_r+0xc>
 8003d1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003d1e:	f7ff fb91 	bl	8003444 <__retarget_lock_release_recursive>
 8003d22:	e7dd      	b.n	8003ce0 <_fflush_r+0xc>

08003d24 <__swhatbuf_r>:
 8003d24:	b570      	push	{r4, r5, r6, lr}
 8003d26:	460c      	mov	r4, r1
 8003d28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d2c:	4615      	mov	r5, r2
 8003d2e:	2900      	cmp	r1, #0
 8003d30:	461e      	mov	r6, r3
 8003d32:	b096      	sub	sp, #88	@ 0x58
 8003d34:	da0c      	bge.n	8003d50 <__swhatbuf_r+0x2c>
 8003d36:	89a3      	ldrh	r3, [r4, #12]
 8003d38:	2100      	movs	r1, #0
 8003d3a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003d3e:	bf14      	ite	ne
 8003d40:	2340      	movne	r3, #64	@ 0x40
 8003d42:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003d46:	2000      	movs	r0, #0
 8003d48:	6031      	str	r1, [r6, #0]
 8003d4a:	602b      	str	r3, [r5, #0]
 8003d4c:	b016      	add	sp, #88	@ 0x58
 8003d4e:	bd70      	pop	{r4, r5, r6, pc}
 8003d50:	466a      	mov	r2, sp
 8003d52:	f000 f849 	bl	8003de8 <_fstat_r>
 8003d56:	2800      	cmp	r0, #0
 8003d58:	dbed      	blt.n	8003d36 <__swhatbuf_r+0x12>
 8003d5a:	9901      	ldr	r1, [sp, #4]
 8003d5c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003d60:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003d64:	4259      	negs	r1, r3
 8003d66:	4159      	adcs	r1, r3
 8003d68:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003d6c:	e7eb      	b.n	8003d46 <__swhatbuf_r+0x22>

08003d6e <__smakebuf_r>:
 8003d6e:	898b      	ldrh	r3, [r1, #12]
 8003d70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003d72:	079d      	lsls	r5, r3, #30
 8003d74:	4606      	mov	r6, r0
 8003d76:	460c      	mov	r4, r1
 8003d78:	d507      	bpl.n	8003d8a <__smakebuf_r+0x1c>
 8003d7a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003d7e:	6023      	str	r3, [r4, #0]
 8003d80:	6123      	str	r3, [r4, #16]
 8003d82:	2301      	movs	r3, #1
 8003d84:	6163      	str	r3, [r4, #20]
 8003d86:	b003      	add	sp, #12
 8003d88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d8a:	466a      	mov	r2, sp
 8003d8c:	ab01      	add	r3, sp, #4
 8003d8e:	f7ff ffc9 	bl	8003d24 <__swhatbuf_r>
 8003d92:	9f00      	ldr	r7, [sp, #0]
 8003d94:	4605      	mov	r5, r0
 8003d96:	4639      	mov	r1, r7
 8003d98:	4630      	mov	r0, r6
 8003d9a:	f7ff fbbf 	bl	800351c <_malloc_r>
 8003d9e:	b948      	cbnz	r0, 8003db4 <__smakebuf_r+0x46>
 8003da0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003da4:	059a      	lsls	r2, r3, #22
 8003da6:	d4ee      	bmi.n	8003d86 <__smakebuf_r+0x18>
 8003da8:	f023 0303 	bic.w	r3, r3, #3
 8003dac:	f043 0302 	orr.w	r3, r3, #2
 8003db0:	81a3      	strh	r3, [r4, #12]
 8003db2:	e7e2      	b.n	8003d7a <__smakebuf_r+0xc>
 8003db4:	89a3      	ldrh	r3, [r4, #12]
 8003db6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003dba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003dbe:	81a3      	strh	r3, [r4, #12]
 8003dc0:	9b01      	ldr	r3, [sp, #4]
 8003dc2:	6020      	str	r0, [r4, #0]
 8003dc4:	b15b      	cbz	r3, 8003dde <__smakebuf_r+0x70>
 8003dc6:	4630      	mov	r0, r6
 8003dc8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003dcc:	f000 f81e 	bl	8003e0c <_isatty_r>
 8003dd0:	b128      	cbz	r0, 8003dde <__smakebuf_r+0x70>
 8003dd2:	89a3      	ldrh	r3, [r4, #12]
 8003dd4:	f023 0303 	bic.w	r3, r3, #3
 8003dd8:	f043 0301 	orr.w	r3, r3, #1
 8003ddc:	81a3      	strh	r3, [r4, #12]
 8003dde:	89a3      	ldrh	r3, [r4, #12]
 8003de0:	431d      	orrs	r5, r3
 8003de2:	81a5      	strh	r5, [r4, #12]
 8003de4:	e7cf      	b.n	8003d86 <__smakebuf_r+0x18>
	...

08003de8 <_fstat_r>:
 8003de8:	b538      	push	{r3, r4, r5, lr}
 8003dea:	2300      	movs	r3, #0
 8003dec:	4d06      	ldr	r5, [pc, #24]	@ (8003e08 <_fstat_r+0x20>)
 8003dee:	4604      	mov	r4, r0
 8003df0:	4608      	mov	r0, r1
 8003df2:	4611      	mov	r1, r2
 8003df4:	602b      	str	r3, [r5, #0]
 8003df6:	f7fc ff0d 	bl	8000c14 <_fstat>
 8003dfa:	1c43      	adds	r3, r0, #1
 8003dfc:	d102      	bne.n	8003e04 <_fstat_r+0x1c>
 8003dfe:	682b      	ldr	r3, [r5, #0]
 8003e00:	b103      	cbz	r3, 8003e04 <_fstat_r+0x1c>
 8003e02:	6023      	str	r3, [r4, #0]
 8003e04:	bd38      	pop	{r3, r4, r5, pc}
 8003e06:	bf00      	nop
 8003e08:	2000025c 	.word	0x2000025c

08003e0c <_isatty_r>:
 8003e0c:	b538      	push	{r3, r4, r5, lr}
 8003e0e:	2300      	movs	r3, #0
 8003e10:	4d05      	ldr	r5, [pc, #20]	@ (8003e28 <_isatty_r+0x1c>)
 8003e12:	4604      	mov	r4, r0
 8003e14:	4608      	mov	r0, r1
 8003e16:	602b      	str	r3, [r5, #0]
 8003e18:	f7fc ff0b 	bl	8000c32 <_isatty>
 8003e1c:	1c43      	adds	r3, r0, #1
 8003e1e:	d102      	bne.n	8003e26 <_isatty_r+0x1a>
 8003e20:	682b      	ldr	r3, [r5, #0]
 8003e22:	b103      	cbz	r3, 8003e26 <_isatty_r+0x1a>
 8003e24:	6023      	str	r3, [r4, #0]
 8003e26:	bd38      	pop	{r3, r4, r5, pc}
 8003e28:	2000025c 	.word	0x2000025c

08003e2c <_sbrk_r>:
 8003e2c:	b538      	push	{r3, r4, r5, lr}
 8003e2e:	2300      	movs	r3, #0
 8003e30:	4d05      	ldr	r5, [pc, #20]	@ (8003e48 <_sbrk_r+0x1c>)
 8003e32:	4604      	mov	r4, r0
 8003e34:	4608      	mov	r0, r1
 8003e36:	602b      	str	r3, [r5, #0]
 8003e38:	f7fc ff12 	bl	8000c60 <_sbrk>
 8003e3c:	1c43      	adds	r3, r0, #1
 8003e3e:	d102      	bne.n	8003e46 <_sbrk_r+0x1a>
 8003e40:	682b      	ldr	r3, [r5, #0]
 8003e42:	b103      	cbz	r3, 8003e46 <_sbrk_r+0x1a>
 8003e44:	6023      	str	r3, [r4, #0]
 8003e46:	bd38      	pop	{r3, r4, r5, pc}
 8003e48:	2000025c 	.word	0x2000025c

08003e4c <memchr>:
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	b510      	push	{r4, lr}
 8003e50:	b2c9      	uxtb	r1, r1
 8003e52:	4402      	add	r2, r0
 8003e54:	4293      	cmp	r3, r2
 8003e56:	4618      	mov	r0, r3
 8003e58:	d101      	bne.n	8003e5e <memchr+0x12>
 8003e5a:	2000      	movs	r0, #0
 8003e5c:	e003      	b.n	8003e66 <memchr+0x1a>
 8003e5e:	7804      	ldrb	r4, [r0, #0]
 8003e60:	3301      	adds	r3, #1
 8003e62:	428c      	cmp	r4, r1
 8003e64:	d1f6      	bne.n	8003e54 <memchr+0x8>
 8003e66:	bd10      	pop	{r4, pc}

08003e68 <_init>:
 8003e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e6a:	bf00      	nop
 8003e6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e6e:	bc08      	pop	{r3}
 8003e70:	469e      	mov	lr, r3
 8003e72:	4770      	bx	lr

08003e74 <_fini>:
 8003e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e76:	bf00      	nop
 8003e78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e7a:	bc08      	pop	{r3}
 8003e7c:	469e      	mov	lr, r3
 8003e7e:	4770      	bx	lr
