Source Block: hdl/library/common/ad_dds_1.v@46:56@HdlIdDef

  // internal registers

  // internal signals

  wire    [15:0]  sine_s;
  wire    [33:0]  s1_data_s;

  // sine

  ad_dds_sine #(.DELAY_DATA_WIDTH(1)) i_dds_sine (

Diff Content:
- 51   wire    [15:0]  sine_s;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/ad_dds_1.v@47:57
  // internal registers

  // internal signals

  wire    [15:0]  sine_s;
  wire    [33:0]  s1_data_s;

  // sine

  ad_dds_sine #(.DELAY_DATA_WIDTH(1)) i_dds_sine (
    .clk (clk),

