# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../LAB10.srcs/sources_1/new/Program_ROM.vhd" \
"../../../../LAB10.srcs/TB_Program_ROM/new/TB_Program_ROM.vhd" \

# Do not sort compile order
nosort
