Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\xilinx__workspace\test2\to_1_2_10_100_1000Hz.vf" into library work
Parsing module <CD4CE_HXILINX_to_1_2_10_100_1000Hz>.
Parsing module <FJKC_HXILINX_to_1_2_10_100_1000Hz>.
Parsing module <to_1_2_10_100_1000Hz>.
Analyzing Verilog file "C:\xilinx__workspace\test2\Counter0_15.vf" into library work
Parsing module <FJKC_HXILINX_Counter0_15>.
Parsing module <Counter0_15>.
Analyzing Verilog file "C:\xilinx__workspace\test2\bcd_to7seg_hex.vf" into library work
Parsing module <OR6_HXILINX_bcd_to7seg_hex>.
Parsing module <D2_4E_HXILINX_bcd_to7seg_hex>.
Parsing module <M2_1_HXILINX_bcd_to7seg_hex>.
Parsing module <bcd_to7seg_hex>.
Analyzing Verilog file "C:\xilinx__workspace\test2\main.vf" into library work
Parsing module <OR6_HXILINX_main>.
Parsing module <CD4CE_HXILINX_main>.
Parsing module <FJKC_HXILINX_main>.
Parsing module <D2_4E_HXILINX_main>.
Parsing module <M2_1_HXILINX_main>.
Parsing module <to_1_2_10_100_1000Hz_MUSER_main>.
Parsing module <bcd_to7seg_hex_MUSER_main>.
Parsing module <Counter0_15_MUSER_main>.
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <FJKC_HXILINX_main>.

Elaborating module <VCC>.

Elaborating module <Counter0_15_MUSER_main>.

Elaborating module <AND2>.

Elaborating module <AND3>.

Elaborating module <GND>.

Elaborating module <bcd_to7seg_hex_MUSER_main>.

Elaborating module <M2_1_HXILINX_main>.

Elaborating module <INV>.

Elaborating module <OR5>.

Elaborating module <OR6_HXILINX_main>.

Elaborating module <OR4>.

Elaborating module <D2_4E_HXILINX_main>.

Elaborating module <to_1_2_10_100_1000Hz_MUSER_main>.

Elaborating module <CD4CE_HXILINX_main>.
WARNING:HDLCompiler:413 - "C:\xilinx__workspace\test2\main.vf" Line 77: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <BUF>.
WARNING:HDLCompiler:552 - "C:\xilinx__workspace\test2\main.vf" Line 215: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "C:\xilinx__workspace\test2\main.vf" Line 227: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "C:\xilinx__workspace\test2\main.vf" Line 239: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "C:\xilinx__workspace\test2\main.vf" Line 251: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "C:\xilinx__workspace\test2\main.vf" Line 263: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "C:\xilinx__workspace\test2\main.vf" Line 275: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "C:\xilinx__workspace\test2\main.vf" Line 287: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "C:\xilinx__workspace\test2\main.vf" Line 294: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "C:\xilinx__workspace\test2\main.vf" Line 314: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "C:\xilinx__workspace\test2\main.vf" Line 320: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "C:\xilinx__workspace\test2\main.vf" Line 326: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "C:\xilinx__workspace\test2\main.vf" Line 820: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "C:\xilinx__workspace\test2\main.vf" Line 827: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "C:\xilinx__workspace\test2\main.vf" Line 833: Input port CLR is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "C:\xilinx__workspace\test2\main.vf".
    Set property "HU_SET = XLXI_2_21" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_5_23" for instance <XLXI_5>.
    Set property "HU_SET = XLXI_6_22" for instance <XLXI_6>.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_2', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_5', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_6', is tied to GND.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 858: Output port <to1hz> of the instance <XLXI_20> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 858: Output port <to2hz> of the instance <XLXI_20> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 858: Output port <to10hz> of the instance <XLXI_20> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 858: Output port <to100hz> of the instance <XLXI_20> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 874: Output port <to1hz> of the instance <XLXI_45> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 874: Output port <to10hz> of the instance <XLXI_45> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 874: Output port <to100hz> of the instance <XLXI_45> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 874: Output port <to1000hz> of the instance <XLXI_45> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 880: Output port <to1hz> of the instance <XLXI_46> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 880: Output port <to10hz> of the instance <XLXI_46> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 880: Output port <to100hz> of the instance <XLXI_46> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 880: Output port <to1000hz> of the instance <XLXI_46> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <FJKC_HXILINX_main>.
    Related source file is "C:\xilinx__workspace\test2\main.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_main> synthesized.

Synthesizing Unit <Counter0_15_MUSER_main>.
    Related source file is "C:\xilinx__workspace\test2\main.vf".
    Set property "HU_SET = XLXI_1_17" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_18" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_19" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_20" for instance <XLXI_4>.
    Summary:
	no macro.
Unit <Counter0_15_MUSER_main> synthesized.

Synthesizing Unit <bcd_to7seg_hex_MUSER_main>.
    Related source file is "C:\xilinx__workspace\test2\main.vf".
    Set property "HU_SET = XLXI_1_11" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_32_12" for instance <XLXI_32>.
    Set property "HU_SET = XLXI_89_13" for instance <XLXI_89>.
    Set property "HU_SET = XLXI_94_14" for instance <XLXI_94>.
    Set property "HU_SET = XLXI_95_15" for instance <XLXI_95>.
    Set property "HU_SET = XLXI_96_16" for instance <XLXI_96>.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 693: Output port <D2> of the instance <XLXI_89> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 693: Output port <D3> of the instance <XLXI_89> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <bcd_to7seg_hex_MUSER_main> synthesized.

Synthesizing Unit <M2_1_HXILINX_main>.
    Related source file is "C:\xilinx__workspace\test2\main.vf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <M2_1_HXILINX_main> synthesized.

Synthesizing Unit <OR6_HXILINX_main>.
    Related source file is "C:\xilinx__workspace\test2\main.vf".
    Summary:
	no macro.
Unit <OR6_HXILINX_main> synthesized.

Synthesizing Unit <D2_4E_HXILINX_main>.
    Related source file is "C:\xilinx__workspace\test2\main.vf".
    Summary:
	inferred   4 Multiplexer(s).
Unit <D2_4E_HXILINX_main> synthesized.

Synthesizing Unit <to_1_2_10_100_1000Hz_MUSER_main>.
    Related source file is "C:\xilinx__workspace\test2\main.vf".
    Set property "HU_SET = XLXI_31_0" for instance <XLXI_31>.
    Set property "HU_SET = XLXI_33_1" for instance <XLXI_33>.
    Set property "HU_SET = XLXI_36_2" for instance <XLXI_36>.
    Set property "HU_SET = XLXI_38_3" for instance <XLXI_38>.
    Set property "HU_SET = XLXI_52_4" for instance <XLXI_52>.
    Set property "HU_SET = XLXI_54_5" for instance <XLXI_54>.
    Set property "HU_SET = XLXI_63_7" for instance <XLXI_63>.
    Set property "HU_SET = XLXI_67_6" for instance <XLXI_67>.
    Set property "HU_SET = XLXI_137_8" for instance <XLXI_137>.
    Set property "HU_SET = XLXI_138_9" for instance <XLXI_138>.
    Set property "HU_SET = XLXI_139_10" for instance <XLXI_139>.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_31', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_33', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_36', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_38', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_52', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_54', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_63', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_67', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_137', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_138', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_139', is tied to GND.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 215: Output port <CEO> of the instance <XLXI_31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 215: Output port <Q0> of the instance <XLXI_31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 215: Output port <Q1> of the instance <XLXI_31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 215: Output port <Q2> of the instance <XLXI_31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 215: Output port <Q3> of the instance <XLXI_31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 227: Output port <CEO> of the instance <XLXI_33> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 227: Output port <Q0> of the instance <XLXI_33> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 227: Output port <Q1> of the instance <XLXI_33> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 227: Output port <Q2> of the instance <XLXI_33> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 227: Output port <Q3> of the instance <XLXI_33> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 239: Output port <CEO> of the instance <XLXI_36> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 239: Output port <Q0> of the instance <XLXI_36> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 239: Output port <Q1> of the instance <XLXI_36> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 239: Output port <Q2> of the instance <XLXI_36> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 239: Output port <Q3> of the instance <XLXI_36> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 251: Output port <CEO> of the instance <XLXI_38> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 251: Output port <Q0> of the instance <XLXI_38> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 251: Output port <Q1> of the instance <XLXI_38> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 251: Output port <Q2> of the instance <XLXI_38> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 251: Output port <Q3> of the instance <XLXI_38> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 263: Output port <CEO> of the instance <XLXI_52> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 263: Output port <Q0> of the instance <XLXI_52> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 263: Output port <Q1> of the instance <XLXI_52> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 263: Output port <Q2> of the instance <XLXI_52> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 263: Output port <Q3> of the instance <XLXI_52> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 275: Output port <CEO> of the instance <XLXI_54> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 275: Output port <Q0> of the instance <XLXI_54> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 275: Output port <Q1> of the instance <XLXI_54> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 275: Output port <Q2> of the instance <XLXI_54> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 275: Output port <Q3> of the instance <XLXI_54> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 294: Output port <CEO> of the instance <XLXI_67> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 294: Output port <Q0> of the instance <XLXI_67> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 294: Output port <Q1> of the instance <XLXI_67> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 294: Output port <Q2> of the instance <XLXI_67> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\test2\main.vf" line 294: Output port <Q3> of the instance <XLXI_67> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <to_1_2_10_100_1000Hz_MUSER_main> synthesized.

Synthesizing Unit <CD4CE_HXILINX_main>.
    Related source file is "C:\xilinx__workspace\test2\main.vf".
        TERMINAL_COUNT = 4'b1001
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 1-bit register for signal <Q0>.
    Found 4-bit adder for signal <Q3_GND_16_o_add_4_OUT> created at line 77.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <CD4CE_HXILINX_main> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 21
 4-bit adder                                           : 21
# Registers                                            : 107
 1-bit register                                        : 107
# Multiplexers                                         : 201
 1-bit 2-to-1 multiplexer                              : 201

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <XLXI_63> is unconnected in block <XLXI_20>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_63> is unconnected in block <XLXI_45>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_63> is unconnected in block <XLXI_46>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 21
 4-bit adder                                           : 21
# Registers                                            : 107
 Flip-Flops                                            : 107
# Multiplexers                                         : 197
 1-bit 2-to-1 multiplexer                              : 197

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...

Optimizing unit <to_1_2_10_100_1000Hz_MUSER_main> ...

Optimizing unit <CD4CE_HXILINX_main> ...

Optimizing unit <FJKC_HXILINX_main> ...

Optimizing unit <XLXI_96> ...

Optimizing unit <XLXI_95> ...

Optimizing unit <XLXI_94> ...

Optimizing unit <XLXI_1> ...

Optimizing unit <bcd_to7seg_hex_MUSER_main> ...

Optimizing unit <D2_4E_HXILINX_main> ...

Optimizing unit <OR6_HXILINX_main> ...
WARNING:Xst:1290 - Hierarchical block <XLXI_20/XLXI_63> is unconnected in block <main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_45/XLXI_63> is unconnected in block <main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_46/XLXI_63> is unconnected in block <main>.
   It will be removed from the design.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 104
 Flip-Flops                                            : 104

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 259
#      AND2                        : 23
#      AND3                        : 16
#      BUF                         : 12
#      GND                         : 1
#      INV                         : 103
#      LUT2                        : 2
#      LUT3                        : 52
#      LUT4                        : 42
#      LUT6                        : 1
#      OR4                         : 2
#      OR5                         : 4
#      VCC                         : 1
# FlipFlops/Latches                : 104
#      FDC                         : 18
#      FDCE                        : 86
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 14
#      IBUF                        : 3
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             104  out of  11440     0%  
 Number of Slice LUTs:                  200  out of   5720     3%  
    Number used as Logic:               200  out of   5720     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    304
   Number with an unused Flip Flop:     200  out of    304    65%  
   Number with an unused LUT:           104  out of    304    34%  
   Number of fully used LUT-FF pairs:     0  out of    304     0%  
   Number of unique control sets:        41

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    102    13%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------+----------------------------+-------+
Clock Signal                                   | Clock buffer(FF name)      | Load  |
-----------------------------------------------+----------------------------+-------+
XLXI_20/XLXI_54/TC(XLXI_20/XLXI_54/Mmux_TC11:O)| NONE(*)(XLXI_20/XLXI_67/Q3)| 5     |
XLXI_20/XLXI_52/TC(XLXI_20/XLXI_52/Mmux_TC11:O)| NONE(*)(XLXI_20/XLXI_54/Q3)| 5     |
XLXI_20/XLXI_38/TC(XLXI_20/XLXI_38/Mmux_TC11:O)| NONE(*)(XLXI_20/XLXI_52/Q3)| 5     |
XLXI_20/XLXI_36/TC(XLXI_20/XLXI_36/Mmux_TC11:O)| NONE(*)(XLXI_20/XLXI_38/Q3)| 4     |
XLXI_20/XLXI_33/TC(XLXI_20/XLXI_33/Mmux_TC11:O)| NONE(*)(XLXI_20/XLXI_36/Q3)| 4     |
XLXI_20/XLXI_31/TC(XLXI_20/XLXI_31/Mmux_TC11:O)| NONE(*)(XLXI_20/XLXI_33/Q3)| 4     |
CLK                                            | IBUF+BUFG                  | 4     |
XLXI_45/XLXI_54/TC(XLXI_45/XLXI_54/Mmux_TC11:O)| NONE(*)(XLXI_45/XLXI_67/Q3)| 5     |
XLXI_45/XLXI_52/TC(XLXI_45/XLXI_52/Mmux_TC11:O)| NONE(*)(XLXI_45/XLXI_54/Q3)| 5     |
XLXI_45/XLXI_38/TC(XLXI_45/XLXI_38/Mmux_TC11:O)| NONE(*)(XLXI_45/XLXI_52/Q3)| 5     |
XLXI_45/XLXI_36/TC(XLXI_45/XLXI_36/Mmux_TC11:O)| NONE(*)(XLXI_45/XLXI_38/Q3)| 4     |
XLXI_45/XLXI_33/TC(XLXI_45/XLXI_33/Mmux_TC11:O)| NONE(*)(XLXI_45/XLXI_36/Q3)| 4     |
XLXI_45/XLXI_31/TC(XLXI_45/XLXI_31/Mmux_TC11:O)| NONE(*)(XLXI_45/XLXI_33/Q3)| 4     |
XLXN_100(XLXI_40:O)                            | NONE(*)(XLXI_45/XLXI_31/Q3)| 4     |
XLXI_46/XLXI_54/TC(XLXI_46/XLXI_54/Mmux_TC11:O)| NONE(*)(XLXI_46/XLXI_67/Q3)| 5     |
XLXI_46/XLXI_52/TC(XLXI_46/XLXI_52/Mmux_TC11:O)| NONE(*)(XLXI_46/XLXI_54/Q3)| 5     |
XLXI_46/XLXI_38/TC(XLXI_46/XLXI_38/Mmux_TC11:O)| NONE(*)(XLXI_46/XLXI_52/Q3)| 5     |
XLXI_46/XLXI_36/TC(XLXI_46/XLXI_36/Mmux_TC11:O)| NONE(*)(XLXI_46/XLXI_38/Q3)| 4     |
XLXI_46/XLXI_33/TC(XLXI_46/XLXI_33/Mmux_TC11:O)| NONE(*)(XLXI_46/XLXI_36/Q3)| 4     |
XLXI_46/XLXI_31/TC(XLXI_46/XLXI_31/Mmux_TC11:O)| NONE(*)(XLXI_46/XLXI_33/Q3)| 4     |
XLXN_102(XLXI_43:O)                            | NONE(*)(XLXI_46/XLXI_31/Q3)| 4     |
XLXI_2/Q                                       | NONE(XLXI_13/XLXI_4/Q)     | 4     |
XLXI_5/Q                                       | NONE(XLXI_14/XLXI_4/Q)     | 4     |
XLXI_46/XLXI_67/TC(XLXI_46/XLXI_67/Mmux_TC11:O)| NONE(*)(XLXI_5/Q)          | 1     |
XLXI_45/XLXI_67/TC(XLXI_45/XLXI_67/Mmux_TC11:O)| NONE(*)(XLXI_2/Q)          | 1     |
XLXI_20/XLXI_139/Q                             | NONE(XLXI_6/Q)             | 1     |
-----------------------------------------------+----------------------------+-------+
(*) These 22 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.843ns (Maximum Frequency: 351.766MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 8.778ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_20/XLXI_54/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 12 / 5
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_20/XLXI_67/Q0 (FF)
  Destination:       XLXI_20/XLXI_67/Q0 (FF)
  Source Clock:      XLXI_20/XLXI_54/TC falling
  Destination Clock: XLXI_20/XLXI_54/TC falling

  Data Path: XLXI_20/XLXI_67/Q0 to XLXI_20/XLXI_67/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_16_o_MUX_24_o11_INV_0 (Q3_GND_16_o_MUX_24_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_20/XLXI_52/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 12 / 5
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_20/XLXI_54/Q0 (FF)
  Destination:       XLXI_20/XLXI_54/Q0 (FF)
  Source Clock:      XLXI_20/XLXI_52/TC falling
  Destination Clock: XLXI_20/XLXI_52/TC falling

  Data Path: XLXI_20/XLXI_54/Q0 to XLXI_20/XLXI_54/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_16_o_MUX_24_o11_INV_0 (Q3_GND_16_o_MUX_24_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_20/XLXI_38/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 12 / 5
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_20/XLXI_52/Q0 (FF)
  Destination:       XLXI_20/XLXI_52/Q0 (FF)
  Source Clock:      XLXI_20/XLXI_38/TC falling
  Destination Clock: XLXI_20/XLXI_38/TC falling

  Data Path: XLXI_20/XLXI_52/Q0 to XLXI_20/XLXI_52/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_16_o_MUX_24_o11_INV_0 (Q3_GND_16_o_MUX_24_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_20/XLXI_36/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_20/XLXI_38/Q0 (FF)
  Destination:       XLXI_20/XLXI_38/Q0 (FF)
  Source Clock:      XLXI_20/XLXI_36/TC falling
  Destination Clock: XLXI_20/XLXI_36/TC falling

  Data Path: XLXI_20/XLXI_38/Q0 to XLXI_20/XLXI_38/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_16_o_MUX_24_o11_INV_0 (Q3_GND_16_o_MUX_24_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_20/XLXI_33/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_20/XLXI_36/Q0 (FF)
  Destination:       XLXI_20/XLXI_36/Q0 (FF)
  Source Clock:      XLXI_20/XLXI_33/TC falling
  Destination Clock: XLXI_20/XLXI_33/TC falling

  Data Path: XLXI_20/XLXI_36/Q0 to XLXI_20/XLXI_36/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_16_o_MUX_24_o11_INV_0 (Q3_GND_16_o_MUX_24_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_20/XLXI_31/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_20/XLXI_33/Q0 (FF)
  Destination:       XLXI_20/XLXI_33/Q0 (FF)
  Source Clock:      XLXI_20/XLXI_31/TC falling
  Destination Clock: XLXI_20/XLXI_31/TC falling

  Data Path: XLXI_20/XLXI_33/Q0 to XLXI_20/XLXI_33/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_16_o_MUX_24_o11_INV_0 (Q3_GND_16_o_MUX_24_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_20/XLXI_31/Q0 (FF)
  Destination:       XLXI_20/XLXI_31/Q0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: XLXI_20/XLXI_31/Q0 to XLXI_20/XLXI_31/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_16_o_MUX_24_o11_INV_0 (Q3_GND_16_o_MUX_24_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_45/XLXI_54/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 12 / 5
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_45/XLXI_67/Q0 (FF)
  Destination:       XLXI_45/XLXI_67/Q0 (FF)
  Source Clock:      XLXI_45/XLXI_54/TC falling
  Destination Clock: XLXI_45/XLXI_54/TC falling

  Data Path: XLXI_45/XLXI_67/Q0 to XLXI_45/XLXI_67/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_16_o_MUX_24_o11_INV_0 (Q3_GND_16_o_MUX_24_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_45/XLXI_52/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 12 / 5
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_45/XLXI_54/Q0 (FF)
  Destination:       XLXI_45/XLXI_54/Q0 (FF)
  Source Clock:      XLXI_45/XLXI_52/TC falling
  Destination Clock: XLXI_45/XLXI_52/TC falling

  Data Path: XLXI_45/XLXI_54/Q0 to XLXI_45/XLXI_54/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_16_o_MUX_24_o11_INV_0 (Q3_GND_16_o_MUX_24_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_45/XLXI_38/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 12 / 5
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_45/XLXI_52/Q0 (FF)
  Destination:       XLXI_45/XLXI_52/Q0 (FF)
  Source Clock:      XLXI_45/XLXI_38/TC falling
  Destination Clock: XLXI_45/XLXI_38/TC falling

  Data Path: XLXI_45/XLXI_52/Q0 to XLXI_45/XLXI_52/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_16_o_MUX_24_o11_INV_0 (Q3_GND_16_o_MUX_24_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_45/XLXI_36/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_45/XLXI_38/Q0 (FF)
  Destination:       XLXI_45/XLXI_38/Q0 (FF)
  Source Clock:      XLXI_45/XLXI_36/TC falling
  Destination Clock: XLXI_45/XLXI_36/TC falling

  Data Path: XLXI_45/XLXI_38/Q0 to XLXI_45/XLXI_38/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_16_o_MUX_24_o11_INV_0 (Q3_GND_16_o_MUX_24_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_45/XLXI_33/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_45/XLXI_36/Q0 (FF)
  Destination:       XLXI_45/XLXI_36/Q0 (FF)
  Source Clock:      XLXI_45/XLXI_33/TC falling
  Destination Clock: XLXI_45/XLXI_33/TC falling

  Data Path: XLXI_45/XLXI_36/Q0 to XLXI_45/XLXI_36/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_16_o_MUX_24_o11_INV_0 (Q3_GND_16_o_MUX_24_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_45/XLXI_31/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_45/XLXI_33/Q0 (FF)
  Destination:       XLXI_45/XLXI_33/Q0 (FF)
  Source Clock:      XLXI_45/XLXI_31/TC falling
  Destination Clock: XLXI_45/XLXI_31/TC falling

  Data Path: XLXI_45/XLXI_33/Q0 to XLXI_45/XLXI_33/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_16_o_MUX_24_o11_INV_0 (Q3_GND_16_o_MUX_24_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_100'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_45/XLXI_31/Q0 (FF)
  Destination:       XLXI_45/XLXI_31/Q0 (FF)
  Source Clock:      XLXN_100 rising
  Destination Clock: XLXN_100 rising

  Data Path: XLXI_45/XLXI_31/Q0 to XLXI_45/XLXI_31/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_16_o_MUX_24_o11_INV_0 (Q3_GND_16_o_MUX_24_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_46/XLXI_54/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 12 / 5
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_46/XLXI_67/Q0 (FF)
  Destination:       XLXI_46/XLXI_67/Q0 (FF)
  Source Clock:      XLXI_46/XLXI_54/TC falling
  Destination Clock: XLXI_46/XLXI_54/TC falling

  Data Path: XLXI_46/XLXI_67/Q0 to XLXI_46/XLXI_67/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_16_o_MUX_24_o11_INV_0 (Q3_GND_16_o_MUX_24_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_46/XLXI_52/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 12 / 5
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_46/XLXI_54/Q0 (FF)
  Destination:       XLXI_46/XLXI_54/Q0 (FF)
  Source Clock:      XLXI_46/XLXI_52/TC falling
  Destination Clock: XLXI_46/XLXI_52/TC falling

  Data Path: XLXI_46/XLXI_54/Q0 to XLXI_46/XLXI_54/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_16_o_MUX_24_o11_INV_0 (Q3_GND_16_o_MUX_24_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_46/XLXI_38/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 12 / 5
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_46/XLXI_52/Q0 (FF)
  Destination:       XLXI_46/XLXI_52/Q0 (FF)
  Source Clock:      XLXI_46/XLXI_38/TC falling
  Destination Clock: XLXI_46/XLXI_38/TC falling

  Data Path: XLXI_46/XLXI_52/Q0 to XLXI_46/XLXI_52/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_16_o_MUX_24_o11_INV_0 (Q3_GND_16_o_MUX_24_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_46/XLXI_36/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_46/XLXI_38/Q0 (FF)
  Destination:       XLXI_46/XLXI_38/Q0 (FF)
  Source Clock:      XLXI_46/XLXI_36/TC falling
  Destination Clock: XLXI_46/XLXI_36/TC falling

  Data Path: XLXI_46/XLXI_38/Q0 to XLXI_46/XLXI_38/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_16_o_MUX_24_o11_INV_0 (Q3_GND_16_o_MUX_24_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_46/XLXI_33/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_46/XLXI_36/Q0 (FF)
  Destination:       XLXI_46/XLXI_36/Q0 (FF)
  Source Clock:      XLXI_46/XLXI_33/TC falling
  Destination Clock: XLXI_46/XLXI_33/TC falling

  Data Path: XLXI_46/XLXI_36/Q0 to XLXI_46/XLXI_36/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_16_o_MUX_24_o11_INV_0 (Q3_GND_16_o_MUX_24_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_46/XLXI_31/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_46/XLXI_33/Q0 (FF)
  Destination:       XLXI_46/XLXI_33/Q0 (FF)
  Source Clock:      XLXI_46/XLXI_31/TC falling
  Destination Clock: XLXI_46/XLXI_31/TC falling

  Data Path: XLXI_46/XLXI_33/Q0 to XLXI_46/XLXI_33/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_16_o_MUX_24_o11_INV_0 (Q3_GND_16_o_MUX_24_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_102'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_46/XLXI_31/Q0 (FF)
  Destination:       XLXI_46/XLXI_31/Q0 (FF)
  Source Clock:      XLXN_102 rising
  Destination Clock: XLXN_102 rising

  Data Path: XLXI_46/XLXI_31/Q0 to XLXI_46/XLXI_31/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_16_o_MUX_24_o11_INV_0 (Q3_GND_16_o_MUX_24_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/Q'
  Clock period: 2.843ns (frequency: 351.766MHz)
  Total number of paths / destination ports: 18 / 5
-------------------------------------------------------------------------
Delay:               2.843ns (Levels of Logic = 3)
  Source:            XLXI_13/XLXI_1/Q (FF)
  Destination:       XLXI_13/XLXI_3/Q (FF)
  Source Clock:      XLXI_2/Q rising
  Destination Clock: XLXI_2/Q rising

  Data Path: XLXI_13/XLXI_1/Q to XLXI_13/XLXI_3/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   1.147  Q (Q)
     end scope: 'XLXI_13/XLXI_1:Q'
     AND2:I1->O            2   0.223   0.721  XLXI_13/XLXI_5 (XLXI_13/XLXN_12)
     begin scope: 'XLXI_13/XLXI_3:J'
     LUT3:I1->O            1   0.203   0.000  Q_rstpot (Q_rstpot)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      2.843ns (0.975ns logic, 1.868ns route)
                                       (34.3% logic, 65.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/Q'
  Clock period: 2.843ns (frequency: 351.766MHz)
  Total number of paths / destination ports: 18 / 5
-------------------------------------------------------------------------
Delay:               2.843ns (Levels of Logic = 3)
  Source:            XLXI_14/XLXI_1/Q (FF)
  Destination:       XLXI_14/XLXI_3/Q (FF)
  Source Clock:      XLXI_5/Q rising
  Destination Clock: XLXI_5/Q rising

  Data Path: XLXI_14/XLXI_1/Q to XLXI_14/XLXI_3/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   1.147  Q (Q)
     end scope: 'XLXI_14/XLXI_1:Q'
     AND2:I1->O            2   0.223   0.721  XLXI_14/XLXI_5 (XLXI_14/XLXN_12)
     begin scope: 'XLXI_14/XLXI_3:J'
     LUT3:I1->O            1   0.203   0.000  Q_rstpot (Q_rstpot)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      2.843ns (0.975ns logic, 1.868ns route)
                                       (34.3% logic, 65.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_46/XLXI_67/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_5/Q (FF)
  Destination:       XLXI_5/Q (FF)
  Source Clock:      XLXI_46/XLXI_67/TC falling
  Destination Clock: XLXI_46/XLXI_67/TC falling

  Data Path: XLXI_5/Q to XLXI_5/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.447   0.714  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_3_o11_INV_0 (Q_Q_MUX_3_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_45/XLXI_67/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_2/Q (FF)
  Destination:       XLXI_2/Q (FF)
  Source Clock:      XLXI_45/XLXI_67/TC falling
  Destination Clock: XLXI_45/XLXI_67/TC falling

  Data Path: XLXI_2/Q to XLXI_2/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.447   0.714  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_3_o11_INV_0 (Q_Q_MUX_3_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_20/XLXI_139/Q'
  Clock period: 2.106ns (frequency: 474.721MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.106ns (Levels of Logic = 1)
  Source:            XLXI_6/Q (FF)
  Destination:       XLXI_6/Q (FF)
  Source Clock:      XLXI_20/XLXI_139/Q rising
  Destination Clock: XLXI_20/XLXI_139/Q rising

  Data Path: XLXI_6/Q to XLXI_6/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.447   0.773  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_3_o11_INV_0 (Q_Q_MUX_3_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      2.106ns (0.755ns logic, 1.352ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_2/Q'
  Total number of paths / destination ports: 79 / 7
-------------------------------------------------------------------------
Offset:              8.493ns (Levels of Logic = 8)
  Source:            XLXI_13/XLXI_1/Q (FF)
  Destination:       B (PAD)
  Source Clock:      XLXI_2/Q rising

  Data Path: XLXI_13/XLXI_1/Q to B
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   0.803  Q (Q)
     end scope: 'XLXI_13/XLXI_1:Q'
     begin scope: 'XLXI_17/XLXI_96:D1'
     LUT3:I2->O           17   0.205   1.027  Mmux_O11 (O)
     end scope: 'XLXI_17/XLXI_96:O'
     INV:I->O              1   0.568   0.944  XLXI_17/XLXI_21 (XLXI_17/XLXN_37)
     AND3:I0->O            1   0.203   0.944  XLXI_17/XLXI_18 (XLXI_17/XLXN_45)
     begin scope: 'XLXI_17/XLXI_32:I4'
     LUT6:I0->O            1   0.203   0.579  O1 (O)
     end scope: 'XLXI_17/XLXI_32:O'
     OBUF:I->O                 2.571          B_OBUF (B)
    ----------------------------------------
    Total                      8.493ns (4.197ns logic, 4.296ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_5/Q'
  Total number of paths / destination ports: 79 / 7
-------------------------------------------------------------------------
Offset:              8.595ns (Levels of Logic = 8)
  Source:            XLXI_14/XLXI_1/Q (FF)
  Destination:       B (PAD)
  Source Clock:      XLXI_5/Q rising

  Data Path: XLXI_14/XLXI_1/Q to B
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   0.907  Q (Q)
     end scope: 'XLXI_14/XLXI_1:Q'
     begin scope: 'XLXI_17/XLXI_96:D0'
     LUT3:I1->O           17   0.203   1.027  Mmux_O11 (O)
     end scope: 'XLXI_17/XLXI_96:O'
     INV:I->O              1   0.568   0.944  XLXI_17/XLXI_21 (XLXI_17/XLXN_37)
     AND3:I0->O            1   0.203   0.944  XLXI_17/XLXI_18 (XLXI_17/XLXN_45)
     begin scope: 'XLXI_17/XLXI_32:I4'
     LUT6:I0->O            1   0.203   0.579  O1 (O)
     end scope: 'XLXI_17/XLXI_32:O'
     OBUF:I->O                 2.571          B_OBUF (B)
    ----------------------------------------
    Total                      8.595ns (4.195ns logic, 4.400ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_20/XLXI_139/Q'
  Total number of paths / destination ports: 81 / 9
-------------------------------------------------------------------------
Offset:              8.778ns (Levels of Logic = 8)
  Source:            XLXI_6/Q (FF)
  Destination:       B (PAD)
  Source Clock:      XLXI_20/XLXI_139/Q rising

  Data Path: XLXI_6/Q to B
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.447   1.002  Q (Q)
     end scope: 'XLXI_6:Q'
     begin scope: 'XLXI_17/XLXI_94:S0'
     LUT3:I0->O           21   0.205   1.113  Mmux_O11 (O)
     end scope: 'XLXI_17/XLXI_94:O'
     INV:I->O              1   0.568   0.924  XLXI_17/XLXI_12 (XLXI_17/XLXN_25)
     AND3:I1->O            1   0.223   0.944  XLXI_17/XLXI_11 (XLXI_17/XLXN_31)
     OR5:I0->O             1   0.203   0.579  XLXI_17/XLXI_14 (A_OBUF)
     OBUF:I->O                 2.571          A_OBUF (A)
    ----------------------------------------
    Total                      8.778ns (4.217ns logic, 4.561ns route)
                                       (48.0% logic, 52.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.048|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/Q
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_2/Q       |    2.843|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_20/XLXI_139/Q
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_20/XLXI_139/Q|    2.106|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_20/XLXI_31/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_20/XLXI_31/TC|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_20/XLXI_33/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_20/XLXI_33/TC|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_20/XLXI_36/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_20/XLXI_36/TC|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_20/XLXI_38/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_20/XLXI_38/TC|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_20/XLXI_52/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_20/XLXI_52/TC|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_20/XLXI_54/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_20/XLXI_54/TC|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_45/XLXI_31/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_45/XLXI_31/TC|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_45/XLXI_33/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_45/XLXI_33/TC|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_45/XLXI_36/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_45/XLXI_36/TC|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_45/XLXI_38/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_45/XLXI_38/TC|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_45/XLXI_52/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_45/XLXI_52/TC|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_45/XLXI_54/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_45/XLXI_54/TC|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_45/XLXI_67/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_45/XLXI_67/TC|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_46/XLXI_31/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_46/XLXI_31/TC|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_46/XLXI_33/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_46/XLXI_33/TC|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_46/XLXI_36/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_46/XLXI_36/TC|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_46/XLXI_38/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_46/XLXI_38/TC|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_46/XLXI_52/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_46/XLXI_52/TC|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_46/XLXI_54/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_46/XLXI_54/TC|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_46/XLXI_67/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_46/XLXI_67/TC|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_5/Q
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_5/Q       |    2.843|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_100       |    2.048|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_102
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_102       |    2.048|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.82 secs
 
--> 

Total memory usage is 4486824 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   35 (   0 filtered)
Number of infos    :   50 (   0 filtered)

