# Tiny Tapeout project information
project:
  title:        "Dilithium Butterfly Unit"      # REQUIRED: Title of your project
  author:       "Sri Surya"                     # REQUIRED: Your name
  discord:      ""                              # Optional
  description:  "Hardware implementation of the Dilithium Butterfly operation (NTT) for Post-Quantum Cryptography."      # REQUIRED
  language:     "Verilog"
  clock_hz:     10000000                        # Set to 10MHz or 50MHz (0 implies combinational only)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_dilithium_butterfly"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  source_files:
    - "tt_um_dilithium_butterfly.v"
    - "butterfly.v"
    - "Barrett_8380417.v"

# The pinout of your project. Use descriptive names matching your wrapper!
pinout:
  # Inputs
  ui[0]: "shift_enable"
  ui[1]: "serial_data_in"
  ui[2]: "load_inputs"
  ui[3]: "load_outputs"
  ui[4]: "unused"
  ui[5]: "unused"
  ui[6]: "unused"
  ui[7]: "unused"

  # Outputs
  uo[0]: "serial_data_out"
  uo[1]: "unused"
  uo[2]: "unused"
  uo[3]: "unused"
  uo[4]: "unused"
  uo[5]: "unused"
  uo[6]: "unused"
  uo[7]: "unused"

  # Bidirectional pins (Unused in this design)
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
