DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "I_tester"
duLibraryName "Controller_test"
duName "dcMotorController_tester"
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "rs232BitNb"
type "positive"
value "rs232BitNb"
)
(GiElement
name "rs232BaudRate"
type "real"
value "rs232BaudRate"
)
(GiElement
name "i2cBaudRate"
type "real"
value "i2cBaudRate"
)
(GiElement
name "i2cUpdateRate"
type "real"
value "i2cUpdateRate"
)
(GiElement
name "sequenceAddressBitNb"
type "positive"
value "sequenceAddressBitNb"
)
(GiElement
name "sequenceArgumentBitNb"
type "positive"
value "sequenceArgumentBitNb"
)
]
mwi 0
uid 11746,0
)
(Instance
name "I_dut"
duLibraryName "DcMotor"
duName "dcMotorController"
elements [
(GiElement
name "i2cBitNb"
type "positive"
value "i2cBitNb"
)
(GiElement
name "speedBitNb"
type "positive"
value "speedBitNb"
)
(GiElement
name "prescalerBitNb"
type "positive"
value "prescalerBitNb"
)
(GiElement
name "kartBaseAddress"
type "positive"
value "kartBaseAddress"
)
(GiElement
name "dcBaseAddress"
type "natural"
value "dcBaseAddress"
)
(GiElement
name "orientationBaseAddress"
type "natural"
value "orientationBaseAddress"
)
(GiElement
name "hwOrientationBitNb"
type "positive"
value "hwOrientationBitNb"
)
(GiElement
name "testOutBitNb"
type "positive"
value "testOutBitNb"
)
]
mwi 0
uid 12334,0
)
(Instance
name "I_mst"
duLibraryName "Controller"
duName "busController"
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "rs232BitNb"
type "positive"
value "rs232BitNb"
)
(GiElement
name "rs232FifoDepth"
type "positive"
value "rs232FifoDepth"
)
(GiElement
name "rs232BaudRate"
type "real"
value "rs232BaudRate"
)
(GiElement
name "i2cBitNb"
type "positive"
value "i2cBitNb"
)
(GiElement
name "i2cFifoDepth"
type "positive"
value "i2cFifoDepth"
)
(GiElement
name "i2cBaudRate"
type "real"
value "i2cBaudRate"
)
(GiElement
name "i2cUpdateRate"
type "real"
value "i2cUpdateRate"
)
(GiElement
name "kartBaseAddress"
type "positive"
value "kartBaseAddress"
)
(GiElement
name "registerAddressBitNb"
type "natural"
value "registerAddressBitNb"
)
(GiElement
name "registerDataBitNb"
type "positive"
value "registerDataBitNb"
)
(GiElement
name "sequenceAddressBitNb"
type "positive"
value "sequenceAddressBitNb"
)
(GiElement
name "sequenceCommandBitNb"
type "positive"
value "sequenceCommandBitNb"
)
(GiElement
name "sequenceArgumentBitNb"
type "positive"
value "sequenceArgumentBitNb"
)
(GiElement
name "clockToHectoHzCount"
type "positive"
value "clockToHectoHzCount"
)
(GiElement
name "testOutBitNb"
type "positive"
value "testOutBitNb"
)
]
mwi 0
uid 12940,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb2"
number "2"
)
(EmbeddedInstance
name "eb4"
number "4"
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "29.1"
appVersion "2009.2 (Build 10)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hdl"
)
(vvPair
variable "HDSDir"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds\\dc@motor@controller_tb\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds\\dc@motor@controller_tb\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds\\dc@motor@controller_tb"
)
(vvPair
variable "d_logical"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds\\dcMotorController_tb"
)
(vvPair
variable "date"
value "25.08.2015"
)
(vvPair
variable "day"
value "mar."
)
(vvPair
variable "day_long"
value "mardi"
)
(vvPair
variable "dd"
value "25"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "dcMotorController_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE3673"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Controller_test"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Controller_test/concat"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Kart/Controller_test/work"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "dcMotorController_tb"
)
(vvPair
variable "month"
value "août"
)
(vvPair
variable "month_long"
value "août"
)
(vvPair
variable "p"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds\\dc@motor@controller_tb\\struct.bd"
)
(vvPair
variable "p_logical"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds\\dcMotorController_tb\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_ActelPath"
value "$ACTEL_HOME"
)
(vvPair
variable "task_ActelProjectPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ACTEL_WORK_DIR"
)
(vvPair
variable "task_ActelUserPath"
value "$HDS_PROJECT_DIR\\..\\$ACTEL_WORK_DIR"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME\\win32"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "08:38:38"
)
(vvPair
variable "unit"
value "dcMotorController_tb"
)
(vvPair
variable "user"
value "francois"
)
(vvPair
variable "version"
value "2009.2 (Build 10)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2015"
)
(vvPair
variable "yy"
value "15"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 198,0
optionalChildren [
*1 (Grouping
uid 1487,0
optionalChildren [
*2 (CommentText
uid 1489,0
shape (Rectangle
uid 1490,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "121000,110000,140000,112000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 1491,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "121200,110400,136600,111600"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*3 (CommentText
uid 1492,0
shape (Rectangle
uid 1493,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "89000,110000,115000,112000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 1494,0
va (VaSet
fg "32768,0,0"
font "Arial,12,1"
)
xt "96250,110250,107750,111750"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 1495,0
shape (Rectangle
uid 1496,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "94000,116000,115000,118000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 1497,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "94200,116400,110600,117600"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 1498,0
shape (Rectangle
uid 1499,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "115000,110000,121000,112000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 1500,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "115200,110400,119900,111600"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 1501,0
shape (Rectangle
uid 1502,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "94000,112000,115000,114000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 1503,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "94200,112400,109400,113600"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 1504,0
shape (Rectangle
uid 1505,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "89000,112000,94000,114000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 1506,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "89200,112400,92600,113600"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 1507,0
shape (Rectangle
uid 1508,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "89000,114000,94000,116000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 1509,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "89200,114400,92600,115600"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 1510,0
shape (Rectangle
uid 1511,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "115000,112000,140000,118000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 1512,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "115200,112200,129300,113400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*10 (CommentText
uid 1513,0
shape (Rectangle
uid 1514,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "94000,114000,115000,116000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 1515,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "94200,114400,104100,115600"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 1516,0
shape (Rectangle
uid 1517,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "89000,116000,94000,118000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 1518,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "89200,116400,93500,117600"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 1488,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "89000,110000,140000,118000"
)
oxt "13000,22000,64000,30000"
)
*12 (Net
uid 2504,0
decl (Decl
n "reset"
t "std_ulogic"
o 13
suid 1,0
)
declText (MLText
uid 2505,0
va (VaSet
isHidden 1
)
xt "0,1000,17500,2200"
st "SIGNAL reset        : std_ulogic
"
)
)
*13 (Net
uid 2512,0
decl (Decl
n "clock"
t "std_ulogic"
o 9
suid 2,0
)
declText (MLText
uid 2513,0
va (VaSet
isHidden 1
)
xt "0,1000,17600,2200"
st "SIGNAL clock        : std_ulogic
"
)
)
*14 (Net
uid 6353,0
decl (Decl
n "bt_TxD"
t "std_uLogic"
o 7
suid 38,0
)
declText (MLText
uid 6354,0
va (VaSet
isHidden 1
)
xt "0,1000,18600,2200"
st "SIGNAL bt_TxD       : std_uLogic
"
)
)
*15 (Net
uid 6361,0
decl (Decl
n "bt_RxD"
t "std_uLogic"
o 6
suid 39,0
)
declText (MLText
uid 6362,0
va (VaSet
isHidden 1
)
xt "0,1000,18600,2200"
st "SIGNAL bt_RxD       : std_uLogic
"
)
)
*16 (Net
uid 7797,0
decl (Decl
n "bt_reset"
t "std_uLogic"
o 8
suid 45,0
)
declText (MLText
uid 7798,0
va (VaSet
isHidden 1
)
xt "0,-1400,18500,-200"
st "SIGNAL bt_reset     : std_uLogic
"
)
)
*17 (HdlText
uid 8712,0
optionalChildren [
*18 (EmbeddedText
uid 8717,0
commentText (CommentText
uid 8718,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 8719,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "55000,53000,71000,65000"
)
oxt "0,0,18000,5000"
text (MLText
uid 8720,0
va (VaSet
font "Verdana,8,0"
)
xt "55200,53200,69000,61200"
st "
sCl <= sClOut ;
sClIn <= sClOut;

sDa <= '0' when sDaOut = '0'
  else 'H';
sDaIn <= '0' when sDa = '0'
  else '1';


"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 12000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 8713,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "55000,52000,71000,66000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 8714,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*19 (Text
uid 8715,0
va (VaSet
font "Verdana,8,0"
)
xt "55400,66000,57400,67000"
st "eb2"
blo "55400,66800"
tm "HdlTextNameMgr"
)
*20 (Text
uid 8716,0
va (VaSet
font "Verdana,8,0"
)
xt "55400,67000,56400,68000"
st "2"
blo "55400,67800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 10234,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "55250,64250,56750,65750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*21 (Net
uid 8773,0
decl (Decl
n "sDaIn"
t "std_ulogic"
o 18
suid 48,0
)
declText (MLText
uid 8774,0
va (VaSet
isHidden 1
)
xt "0,-1400,18000,-200"
st "SIGNAL sDaIn        : std_ulogic
"
)
)
*22 (Net
uid 8775,0
decl (Decl
n "sDa"
t "std_logic"
o 17
suid 49,0
)
declText (MLText
uid 8776,0
va (VaSet
isHidden 1
)
xt "0,-1400,16900,-200"
st "SIGNAL sDa          : std_logic
"
)
)
*23 (Net
uid 8777,0
decl (Decl
n "sClOut"
t "std_ulogic"
o 16
suid 50,0
)
declText (MLText
uid 8778,0
va (VaSet
isHidden 1
)
xt "0,-1400,18200,-200"
st "SIGNAL sClOut       : std_ulogic
"
)
)
*24 (Net
uid 8779,0
decl (Decl
n "sDaOut"
t "std_ulogic"
o 19
suid 51,0
)
declText (MLText
uid 8780,0
va (VaSet
isHidden 1
)
xt "0,-1400,18500,-200"
st "SIGNAL sDaOut       : std_ulogic
"
)
)
*25 (Net
uid 8781,0
decl (Decl
n "sClIn"
t "std_ulogic"
o 15
suid 52,0
)
declText (MLText
uid 8782,0
va (VaSet
isHidden 1
)
xt "0,-1400,17700,-200"
st "SIGNAL sClIn        : std_ulogic
"
)
)
*26 (Net
uid 8783,0
decl (Decl
n "sCl"
t "std_logic"
o 14
suid 53,0
)
declText (MLText
uid 8784,0
va (VaSet
isHidden 1
)
xt "0,-1400,16600,-200"
st "SIGNAL sCl          : std_logic
"
)
)
*27 (HdlText
uid 11305,0
optionalChildren [
*28 (EmbeddedText
uid 11311,0
commentText (CommentText
uid 11312,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 11313,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "79000,53000,95000,63000"
)
oxt "0,0,18000,5000"
text (MLText
uid 11314,0
va (VaSet
font "Verdana,8,0"
)
xt "79200,53200,94000,59200"
st "
sClInDc <= sCl;

sDaInDc <= '0' when sDa = '0'
  else '1';
sDa <= '0' when sDaOutDc = '0'
  else 'H';

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 10000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 11306,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "79000,52000,95000,64000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 11307,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*29 (Text
uid 11308,0
va (VaSet
font "Verdana,8,0"
)
xt "79400,64000,81400,65000"
st "eb4"
blo "79400,64800"
tm "HdlTextNameMgr"
)
*30 (Text
uid 11309,0
va (VaSet
font "Verdana,8,0"
)
xt "79400,65000,80400,66000"
st "4"
blo "79400,65800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 11310,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "79250,62250,80750,63750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*31 (Blk
uid 11746,0
shape (Rectangle
uid 11747,0
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "1000,90000,133000,98000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 11748,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*32 (Text
uid 11749,0
va (VaSet
)
xt "1500,98200,10500,99400"
st "Controller_test"
blo "1500,99200"
tm "BdLibraryNameMgr"
)
*33 (Text
uid 11750,0
va (VaSet
)
xt "1500,99400,16300,100600"
st "dcMotorController_tester"
blo "1500,100400"
tm "BlkNameMgr"
)
*34 (Text
uid 11751,0
va (VaSet
)
xt "1500,100600,6300,101800"
st "I_tester"
blo "1500,101600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 11752,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 11753,0
text (MLText
uid 11754,0
va (VaSet
)
xt "1000,103000,37300,111400"
st "clockFrequency        = clockFrequency           ( real     )  
rs232BitNb            = rs232BitNb               ( positive )  
rs232BaudRate         = rs232BaudRate            ( real     )  
i2cBaudRate           = i2cBaudRate              ( real     )  
i2cUpdateRate         = i2cUpdateRate            ( real     )  
sequenceAddressBitNb  = sequenceAddressBitNb     ( positive )  
sequenceArgumentBitNb = sequenceArgumentBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "rs232BitNb"
type "positive"
value "rs232BitNb"
)
(GiElement
name "rs232BaudRate"
type "real"
value "rs232BaudRate"
)
(GiElement
name "i2cBaudRate"
type "real"
value "i2cBaudRate"
)
(GiElement
name "i2cUpdateRate"
type "real"
value "i2cUpdateRate"
)
(GiElement
name "sequenceAddressBitNb"
type "positive"
value "sequenceAddressBitNb"
)
(GiElement
name "sequenceArgumentBitNb"
type "positive"
value "sequenceArgumentBitNb"
)
]
)
viewicon (ZoomableIcon
uid 11755,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "1250,96250,2750,97750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*35 (Net
uid 11798,0
decl (Decl
n "pwm"
t "std_ulogic"
o 18
suid 67,0
)
declText (MLText
uid 11799,0
va (VaSet
isHidden 1
)
xt "-14000,8000,3700,9200"
st "SIGNAL pwm          : std_ulogic
"
)
)
*36 (Net
uid 11806,0
decl (Decl
n "forwards"
t "std_ulogic"
o 19
suid 68,0
)
declText (MLText
uid 11807,0
va (VaSet
isHidden 1
)
xt "-14000,8000,4200,9200"
st "SIGNAL forwards     : std_ulogic
"
)
)
*37 (SaComponent
uid 12334,0
optionalChildren [
*38 (CptPort
uid 12302,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12303,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,55625,103000,56375"
)
tg (CPTG
uid 12304,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12305,0
va (VaSet
)
xt "104000,55400,107500,56600"
st "sClIn"
blo "104000,56400"
)
)
thePort (LogicalPort
decl (Decl
n "sClIn"
t "std_uLogic"
o 3
suid 2054,0
)
)
)
*39 (CptPort
uid 12306,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12307,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,57625,103000,58375"
)
tg (CPTG
uid 12308,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12309,0
va (VaSet
)
xt "104000,57400,107800,58600"
st "sDaIn"
blo "104000,58400"
)
)
thePort (LogicalPort
decl (Decl
n "sDaIn"
t "std_uLogic"
o 4
suid 2055,0
)
)
)
*40 (CptPort
uid 12310,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12311,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,59625,103000,60375"
)
tg (CPTG
uid 12312,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12313,0
va (VaSet
)
xt "104000,59400,108600,60600"
st "sDaOut"
blo "104000,60400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sDaOut"
t "std_uLogic"
o 7
suid 2061,0
)
)
)
*41 (CptPort
uid 12314,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12315,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "119000,55625,119750,56375"
)
tg (CPTG
uid 12316,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12317,0
va (VaSet
)
xt "113100,55400,118000,56600"
st "forwards"
ju 2
blo "118000,56400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "forwards"
t "std_ulogic"
o 5
suid 2065,0
)
)
)
*42 (CptPort
uid 12318,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12319,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "119000,57625,119750,58375"
)
tg (CPTG
uid 12320,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12321,0
va (VaSet
)
xt "115100,57400,118000,58600"
st "pwm"
ju 2
blo "118000,58400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pwm"
t "std_ulogic"
o 6
suid 2066,0
)
)
)
*43 (CptPort
uid 12322,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12323,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,65625,103000,66375"
)
tg (CPTG
uid 12324,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12325,0
va (VaSet
)
xt "104000,65400,107300,66600"
st "reset"
blo "104000,66400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 2067,0
)
)
)
*44 (CptPort
uid 12326,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12327,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,63625,103000,64375"
)
tg (CPTG
uid 12328,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12329,0
va (VaSet
)
xt "104000,63400,107400,64600"
st "clock"
blo "104000,64400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 2068,0
)
)
)
*45 (CptPort
uid 12330,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12331,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "110625,51250,111375,52000"
)
tg (CPTG
uid 12332,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12333,0
va (VaSet
)
xt "109000,53000,113600,54200"
st "testOut"
ju 2
blo "113600,54000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "testOut"
t "std_ulogic_vector"
b "(1 to testOutBitNb)"
o 8
suid 2069,0
)
)
)
]
shape (Rectangle
uid 12335,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "103000,52000,119000,68000"
)
oxt "35000,9000,51000,25000"
ttg (MlTextGroup
uid 12336,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*46 (Text
uid 12337,0
va (VaSet
)
xt "103100,67700,108100,68900"
st "DcMotor"
blo "103100,68700"
tm "BdLibraryNameMgr"
)
*47 (Text
uid 12338,0
va (VaSet
)
xt "103100,68900,113600,70100"
st "dcMotorController"
blo "103100,69900"
tm "CptNameMgr"
)
*48 (Text
uid 12339,0
va (VaSet
)
xt "103100,70100,106500,71300"
st "I_dut"
blo "103100,71100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12340,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12341,0
text (MLText
uid 12342,0
va (VaSet
font "Courier New,8,0"
)
xt "103000,71800,137500,78200"
st "i2cBitNb               = i2cBitNb                  ( positive )  
speedBitNb             = speedBitNb                ( positive )  
prescalerBitNb         = prescalerBitNb            ( positive )  
kartBaseAddress        = kartBaseAddress           ( positive )  
dcBaseAddress          = dcBaseAddress             ( natural  )  
orientationBaseAddress = orientationBaseAddress    ( natural  )  
hwOrientationBitNb     = hwOrientationBitNb        ( positive )  
testOutBitNb           = testOutBitNb              ( positive )  "
)
header ""
)
elements [
(GiElement
name "i2cBitNb"
type "positive"
value "i2cBitNb"
)
(GiElement
name "speedBitNb"
type "positive"
value "speedBitNb"
)
(GiElement
name "prescalerBitNb"
type "positive"
value "prescalerBitNb"
)
(GiElement
name "kartBaseAddress"
type "positive"
value "kartBaseAddress"
)
(GiElement
name "dcBaseAddress"
type "natural"
value "dcBaseAddress"
)
(GiElement
name "orientationBaseAddress"
type "natural"
value "orientationBaseAddress"
)
(GiElement
name "hwOrientationBitNb"
type "positive"
value "hwOrientationBitNb"
)
(GiElement
name "testOutBitNb"
type "positive"
value "testOutBitNb"
)
]
)
viewicon (ZoomableIcon
uid 12343,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "103250,66250,104750,67750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*49 (Net
uid 12785,0
decl (Decl
n "bt_VRegEn"
t "std_uLogic"
o 19
suid 71,0
)
declText (MLText
uid 12786,0
va (VaSet
isHidden 1
)
xt "-14000,8000,5600,9200"
st "SIGNAL bt_VRegEn    : std_uLogic
"
)
)
*50 (Net
uid 12793,0
decl (Decl
n "bt_connected"
t "std_uLogic"
o 20
suid 72,0
)
declText (MLText
uid 12794,0
va (VaSet
isHidden 1
)
xt "-14000,8000,5900,9200"
st "SIGNAL bt_connected : std_uLogic
"
)
)
*51 (Net
uid 12876,0
decl (Decl
n "uart_TxD"
t "std_uLogic"
o 11
suid 73,0
)
declText (MLText
uid 12877,0
va (VaSet
isHidden 1
)
xt "-14000,8000,5000,9200"
st "SIGNAL uart_TxD     : std_uLogic
"
)
)
*52 (Net
uid 12878,0
decl (Decl
n "uart_RxD"
t "std_uLogic"
o 10
suid 74,0
)
declText (MLText
uid 12879,0
va (VaSet
isHidden 1
)
xt "-14000,8000,5000,9200"
st "SIGNAL uart_RxD     : std_uLogic
"
)
)
*53 (SaComponent
uid 12940,0
optionalChildren [
*54 (CptPort
uid 12884,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12885,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,63625,31000,64375"
)
tg (CPTG
uid 12886,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12887,0
va (VaSet
)
xt "32000,63400,40200,64600"
st "bt_connected"
blo "32000,64400"
)
)
thePort (LogicalPort
decl (Decl
n "bt_connected"
t "std_uLogic"
o 2
suid 28,0
)
)
)
*55 (CptPort
uid 12888,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12889,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,75625,31000,76375"
)
tg (CPTG
uid 12890,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12891,0
va (VaSet
)
xt "32000,75400,35300,76600"
st "reset"
blo "32000,76400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 2036,0
)
)
)
*56 (CptPort
uid 12892,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12893,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,73625,31000,74375"
)
tg (CPTG
uid 12894,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12895,0
va (VaSet
)
xt "32000,73400,35400,74600"
st "clock"
blo "32000,74400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 3
suid 2037,0
)
)
)
*57 (CptPort
uid 12896,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12897,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,67625,31000,68375"
)
tg (CPTG
uid 12898,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12899,0
va (VaSet
)
xt "32000,67400,37400,68600"
st "uart_TxD"
blo "32000,68400"
)
)
thePort (LogicalPort
decl (Decl
n "uart_TxD"
t "std_uLogic"
o 7
suid 2039,0
)
)
)
*58 (CptPort
uid 12900,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12901,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,69625,31000,70375"
)
tg (CPTG
uid 12902,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12903,0
va (VaSet
)
xt "32000,69400,37400,70600"
st "uart_RxD"
blo "32000,70400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "uart_RxD"
t "std_uLogic"
o 14
suid 2040,0
)
)
)
*59 (CptPort
uid 12904,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12905,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,55625,31000,56375"
)
tg (CPTG
uid 12906,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12907,0
va (VaSet
)
xt "32000,55400,36400,56600"
st "bt_TxD"
blo "32000,56400"
)
)
thePort (LogicalPort
decl (Decl
n "bt_TxD"
t "std_uLogic"
o 1
suid 2041,0
)
)
)
*60 (CptPort
uid 12908,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12909,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,57625,31000,58375"
)
tg (CPTG
uid 12910,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12911,0
va (VaSet
)
xt "32000,57400,36400,58600"
st "bt_RxD"
blo "32000,58400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "bt_RxD"
t "std_uLogic"
o 8
suid 2042,0
)
)
)
*61 (CptPort
uid 12912,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12913,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,59625,31000,60375"
)
tg (CPTG
uid 12914,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12915,0
va (VaSet
)
xt "32000,59400,36900,60600"
st "bt_reset"
blo "32000,60400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "bt_reset"
t "std_uLogic"
o 10
suid 2045,0
)
)
)
*62 (CptPort
uid 12916,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12917,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47000,55625,47750,56375"
)
tg (CPTG
uid 12918,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12919,0
va (VaSet
)
xt "41700,55400,46000,56600"
st "sClOut"
ju 2
blo "46000,56400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sClOut"
t "std_ulogic"
o 11
suid 2048,0
)
)
)
*63 (CptPort
uid 12920,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12921,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47000,57625,47750,58375"
)
tg (CPTG
uid 12922,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12923,0
va (VaSet
)
xt "41400,57400,46000,58600"
st "sDaOut"
ju 2
blo "46000,58400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sDaOut"
t "std_ulogic"
o 12
suid 2049,0
)
)
)
*64 (CptPort
uid 12924,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12925,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47000,59625,47750,60375"
)
tg (CPTG
uid 12926,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12927,0
va (VaSet
)
xt "42500,59400,46000,60600"
st "sClIn"
ju 2
blo "46000,60400"
)
)
thePort (LogicalPort
decl (Decl
n "sClIn"
t "std_ulogic"
o 5
suid 2050,0
)
)
)
*65 (CptPort
uid 12928,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12929,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47000,61625,47750,62375"
)
tg (CPTG
uid 12930,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12931,0
va (VaSet
)
xt "42200,61400,46000,62600"
st "sDaIn"
ju 2
blo "46000,62400"
)
)
thePort (LogicalPort
decl (Decl
n "sDaIn"
t "std_ulogic"
o 6
suid 2051,0
)
)
)
*66 (CptPort
uid 12932,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12933,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38625,51250,39375,52000"
)
tg (CPTG
uid 12934,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12935,0
va (VaSet
)
xt "37000,53000,41600,54200"
st "testOut"
blo "37000,54000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "testOut"
t "std_ulogic_vector"
b "(1 to testOutBitNb)"
o 13
suid 2056,0
)
)
)
*67 (CptPort
uid 12936,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12937,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,61625,31000,62375"
)
tg (CPTG
uid 12938,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12939,0
va (VaSet
)
xt "32000,61400,38300,62600"
st "bt_VRegEn"
blo "32000,62400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "bt_VRegEn"
t "std_uLogic"
o 9
suid 2057,0
)
)
)
]
shape (Rectangle
uid 12941,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "31000,52000,47000,78000"
)
oxt "51000,14000,67000,40000"
ttg (MlTextGroup
uid 12942,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*68 (Text
uid 12943,0
va (VaSet
)
xt "31100,77700,37500,78900"
st "Controller"
blo "31100,78700"
tm "BdLibraryNameMgr"
)
*69 (Text
uid 12944,0
va (VaSet
)
xt "31100,78900,39300,80100"
st "busController"
blo "31100,79900"
tm "CptNameMgr"
)
*70 (Text
uid 12945,0
va (VaSet
)
xt "31100,80100,34800,81300"
st "I_mst"
blo "31100,81100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12946,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12947,0
text (MLText
uid 12948,0
va (VaSet
font "Verdana,8,0"
)
xt "31000,82000,61400,98000"
st "clockFrequency        = clockFrequency           ( real     )  
rs232BitNb            = rs232BitNb               ( positive )  
rs232FifoDepth        = rs232FifoDepth           ( positive )  
rs232BaudRate         = rs232BaudRate            ( real     )  
i2cBitNb              = i2cBitNb                 ( positive )  
i2cFifoDepth          = i2cFifoDepth             ( positive )  
i2cBaudRate           = i2cBaudRate              ( real     )  
i2cUpdateRate         = i2cUpdateRate            ( real     )  
kartBaseAddress       = kartBaseAddress          ( positive )  
registerAddressBitNb  = registerAddressBitNb     ( natural  )  
registerDataBitNb     = registerDataBitNb        ( positive )  
sequenceAddressBitNb  = sequenceAddressBitNb     ( positive )  
sequenceCommandBitNb  = sequenceCommandBitNb     ( positive )  
sequenceArgumentBitNb = sequenceArgumentBitNb    ( positive )  
clockToHectoHzCount   = clockToHectoHzCount      ( positive )  
testOutBitNb          = testOutBitNb             ( positive )  "
)
header ""
)
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "rs232BitNb"
type "positive"
value "rs232BitNb"
)
(GiElement
name "rs232FifoDepth"
type "positive"
value "rs232FifoDepth"
)
(GiElement
name "rs232BaudRate"
type "real"
value "rs232BaudRate"
)
(GiElement
name "i2cBitNb"
type "positive"
value "i2cBitNb"
)
(GiElement
name "i2cFifoDepth"
type "positive"
value "i2cFifoDepth"
)
(GiElement
name "i2cBaudRate"
type "real"
value "i2cBaudRate"
)
(GiElement
name "i2cUpdateRate"
type "real"
value "i2cUpdateRate"
)
(GiElement
name "kartBaseAddress"
type "positive"
value "kartBaseAddress"
)
(GiElement
name "registerAddressBitNb"
type "natural"
value "registerAddressBitNb"
)
(GiElement
name "registerDataBitNb"
type "positive"
value "registerDataBitNb"
)
(GiElement
name "sequenceAddressBitNb"
type "positive"
value "sequenceAddressBitNb"
)
(GiElement
name "sequenceCommandBitNb"
type "positive"
value "sequenceCommandBitNb"
)
(GiElement
name "sequenceArgumentBitNb"
type "positive"
value "sequenceArgumentBitNb"
)
(GiElement
name "clockToHectoHzCount"
type "positive"
value "clockToHectoHzCount"
)
(GiElement
name "testOutBitNb"
type "positive"
value "testOutBitNb"
)
]
)
viewicon (ZoomableIcon
uid 12949,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "31250,76250,32750,77750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*71 (Net
uid 13092,0
decl (Decl
n "sClInDc"
t "std_uLogic"
o 16
suid 75,0
)
declText (MLText
uid 13093,0
va (VaSet
isHidden 1
)
xt "0,0,18800,1200"
st "SIGNAL sClInDc      : std_uLogic
"
)
)
*72 (Net
uid 13094,0
decl (Decl
n "sDaInDc"
t "std_uLogic"
o 17
suid 76,0
)
declText (MLText
uid 13095,0
va (VaSet
isHidden 1
)
xt "0,0,19100,1200"
st "SIGNAL sDaInDc      : std_uLogic
"
)
)
*73 (Net
uid 13096,0
decl (Decl
n "sDaOutDc"
t "std_uLogic"
o 15
suid 77,0
)
declText (MLText
uid 13097,0
va (VaSet
isHidden 1
)
xt "0,0,19600,1200"
st "SIGNAL sDaOutDc     : std_uLogic
"
)
)
*74 (Wire
uid 2506,0
shape (OrthoPolyLine
uid 2507,0
va (VaSet
vasetType 3
)
xt "29000,76000,30250,90000"
pts [
"30250,76000"
"29000,76000"
"29000,90000"
]
)
start &55
end &31
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2510,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2511,0
va (VaSet
font "Verdana,12,0"
)
xt "26250,74600,30350,76000"
st "reset"
blo "26250,75800"
tm "WireNameMgr"
)
)
on &12
)
*75 (Wire
uid 2514,0
shape (OrthoPolyLine
uid 2515,0
va (VaSet
vasetType 3
)
xt "27000,74000,30250,90000"
pts [
"30250,74000"
"27000,74000"
"27000,90000"
]
)
start &56
end &31
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2518,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2519,0
va (VaSet
font "Verdana,12,0"
)
xt "26250,72600,30050,74000"
st "clock"
blo "26250,73800"
tm "WireNameMgr"
)
)
on &13
)
*76 (Wire
uid 6339,0
shape (OrthoPolyLine
uid 6340,0
va (VaSet
vasetType 3
)
xt "21000,68000,30250,90000"
pts [
"30250,68000"
"21000,68000"
"21000,90000"
]
)
start &57
end &31
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6343,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6344,0
va (VaSet
font "Verdana,12,0"
)
xt "22000,66600,28500,68000"
st "uart_TxD"
blo "22000,67800"
tm "WireNameMgr"
)
)
on &51
)
*77 (Wire
uid 6347,0
shape (OrthoPolyLine
uid 6348,0
va (VaSet
vasetType 3
)
xt "23000,70000,30250,90000"
pts [
"30250,70000"
"23000,70000"
"23000,90000"
]
)
start &58
end &31
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6351,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6352,0
va (VaSet
font "Verdana,12,0"
)
xt "22000,68600,28600,70000"
st "uart_RxD"
blo "22000,69800"
tm "WireNameMgr"
)
)
on &52
)
*78 (Wire
uid 6355,0
shape (OrthoPolyLine
uid 6356,0
va (VaSet
vasetType 3
)
xt "9000,56000,30250,90000"
pts [
"30250,56000"
"9000,56000"
"9000,90000"
]
)
start &59
end &31
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6359,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6360,0
va (VaSet
font "Verdana,12,0"
)
xt "24000,54600,29200,56000"
st "bt_TxD"
blo "24000,55800"
tm "WireNameMgr"
)
)
on &14
)
*79 (Wire
uid 6363,0
shape (OrthoPolyLine
uid 6364,0
va (VaSet
vasetType 3
)
xt "11000,58000,30250,90000"
pts [
"30250,58000"
"11000,58000"
"11000,90000"
]
)
start &60
end &31
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6367,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6368,0
va (VaSet
font "Verdana,12,0"
)
xt "24000,56600,29300,58000"
st "bt_RxD"
blo "24000,57800"
tm "WireNameMgr"
)
)
on &15
)
*80 (Wire
uid 7799,0
shape (OrthoPolyLine
uid 7800,0
va (VaSet
vasetType 3
)
xt "13000,60000,30250,90000"
pts [
"30250,60000"
"13000,60000"
"13000,90000"
]
)
start &61
end &31
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7803,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7804,0
va (VaSet
font "Verdana,12,0"
)
xt "23250,58600,29450,60000"
st "bt_reset"
blo "23250,59800"
tm "WireNameMgr"
)
)
on &16
)
*81 (Wire
uid 8721,0
shape (OrthoPolyLine
uid 8722,0
va (VaSet
vasetType 3
)
xt "71000,58000,79000,58000"
pts [
"71000,58000"
"79000,58000"
]
)
start &17
end &27
sat 4
eat 4
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8727,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8728,0
va (VaSet
font "Verdana,12,0"
)
xt "73000,58000,76200,59400"
st "sDa"
blo "73000,59200"
tm "WireNameMgr"
)
)
on &22
)
*82 (Wire
uid 8731,0
shape (OrthoPolyLine
uid 8732,0
va (VaSet
vasetType 3
)
xt "71000,56000,79000,56000"
pts [
"71000,56000"
"79000,56000"
]
)
start &17
end &27
sat 2
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8737,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8738,0
va (VaSet
font "Verdana,12,0"
)
xt "73000,56000,75700,57400"
st "sCl"
blo "73000,57200"
tm "WireNameMgr"
)
)
on &26
)
*83 (Wire
uid 8741,0
shape (OrthoPolyLine
uid 8742,0
va (VaSet
vasetType 3
)
xt "47750,58000,55000,58000"
pts [
"47750,58000"
"55000,58000"
]
)
start &63
end &17
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8747,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8748,0
va (VaSet
font "Verdana,12,0"
)
xt "49000,56600,54500,58000"
st "sDaOut"
blo "49000,57800"
tm "WireNameMgr"
)
)
on &24
)
*84 (Wire
uid 8749,0
shape (OrthoPolyLine
uid 8750,0
va (VaSet
vasetType 3
)
xt "47750,56000,55000,56000"
pts [
"47750,56000"
"55000,56000"
]
)
start &62
end &17
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8755,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8756,0
va (VaSet
font "Verdana,12,0"
)
xt "49000,54600,54000,56000"
st "sClOut"
blo "49000,55800"
tm "WireNameMgr"
)
)
on &23
)
*85 (Wire
uid 8757,0
shape (OrthoPolyLine
uid 8758,0
va (VaSet
vasetType 3
)
xt "47750,62000,55000,62000"
pts [
"47750,62000"
"55000,62000"
]
)
start &65
end &17
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8763,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8764,0
va (VaSet
font "Verdana,12,0"
)
xt "49000,60600,53500,62000"
st "sDaIn"
blo "49000,61800"
tm "WireNameMgr"
)
)
on &21
)
*86 (Wire
uid 8765,0
shape (OrthoPolyLine
uid 8766,0
va (VaSet
vasetType 3
)
xt "47750,60000,55000,60000"
pts [
"47750,60000"
"55000,60000"
]
)
start &64
end &17
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8771,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8772,0
va (VaSet
font "Verdana,12,0"
)
xt "49000,58600,53000,60000"
st "sClIn"
blo "49000,59800"
tm "WireNameMgr"
)
)
on &25
)
*87 (Wire
uid 11369,0
shape (OrthoPolyLine
uid 11370,0
va (VaSet
vasetType 3
)
xt "95000,60000,102250,60000"
pts [
"102250,60000"
"95000,60000"
]
)
start &40
end &27
sat 32
eat 1
stc 0
sf 1
si 0
tg (WTG
uid 11373,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11374,0
va (VaSet
)
xt "96000,58800,102000,60000"
st "sDaOutDc"
blo "96000,59800"
tm "WireNameMgr"
)
)
on &73
)
*88 (Wire
uid 11375,0
shape (OrthoPolyLine
uid 11376,0
va (VaSet
vasetType 3
)
xt "95000,58000,102250,58000"
pts [
"102250,58000"
"95000,58000"
]
)
start &39
end &27
sat 32
eat 2
stc 0
sf 1
si 0
tg (WTG
uid 11379,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11380,0
va (VaSet
)
xt "96000,56800,101200,58000"
st "sDaInDc"
blo "96000,57800"
tm "WireNameMgr"
)
)
on &72
)
*89 (Wire
uid 11381,0
shape (OrthoPolyLine
uid 11382,0
va (VaSet
vasetType 3
)
xt "95000,56000,102250,56000"
pts [
"102250,56000"
"95000,56000"
]
)
start &38
end &27
sat 32
eat 2
stc 0
sf 1
si 0
tg (WTG
uid 11385,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11386,0
va (VaSet
)
xt "96250,54800,101150,56000"
st "sClInDc"
blo "96250,55800"
tm "WireNameMgr"
)
)
on &71
)
*90 (Wire
uid 11387,0
shape (OrthoPolyLine
uid 11388,0
va (VaSet
vasetType 3
)
xt "99000,64000,102250,64000"
pts [
"102250,64000"
"99000,64000"
]
)
start &44
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 11391,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11392,0
va (VaSet
)
xt "98250,62800,101650,64000"
st "clock"
blo "98250,63800"
tm "WireNameMgr"
)
)
on &13
)
*91 (Wire
uid 11393,0
shape (OrthoPolyLine
uid 11394,0
va (VaSet
vasetType 3
)
xt "99000,66000,102250,66000"
pts [
"102250,66000"
"99000,66000"
]
)
start &43
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 11397,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11398,0
va (VaSet
)
xt "98000,64800,101300,66000"
st "reset"
blo "98000,65800"
tm "WireNameMgr"
)
)
on &12
)
*92 (Wire
uid 11800,0
shape (OrthoPolyLine
uid 11801,0
va (VaSet
vasetType 3
)
xt "119750,58000,123000,90000"
pts [
"119750,58000"
"123000,58000"
"123000,90000"
]
)
start &42
end &31
sat 32
eat 1
stc 0
sf 1
si 0
tg (WTG
uid 11804,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11805,0
va (VaSet
font "Verdana,12,0"
)
xt "121750,56600,125550,58000"
st "pwm"
blo "121750,57800"
tm "WireNameMgr"
)
)
on &35
)
*93 (Wire
uid 11808,0
shape (OrthoPolyLine
uid 11809,0
va (VaSet
vasetType 3
)
xt "119750,56000,125000,90000"
pts [
"119750,56000"
"125000,56000"
"125000,90000"
]
)
start &41
end &31
sat 32
eat 1
stc 0
sf 1
si 0
tg (WTG
uid 11812,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11813,0
va (VaSet
font "Verdana,12,0"
)
xt "121750,54600,128150,56000"
st "forwards"
blo "121750,55800"
tm "WireNameMgr"
)
)
on &36
)
*94 (Wire
uid 12787,0
shape (OrthoPolyLine
uid 12788,0
va (VaSet
vasetType 3
)
xt "15000,62000,30250,90000"
pts [
"30250,62000"
"15000,62000"
"15000,90000"
]
)
start &67
end &31
sat 32
eat 1
stc 0
sf 1
si 0
tg (WTG
uid 12791,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12792,0
va (VaSet
font "Verdana,12,0"
)
xt "21250,60600,28950,62000"
st "bt_VRegEn"
blo "21250,61800"
tm "WireNameMgr"
)
)
on &49
)
*95 (Wire
uid 12795,0
shape (OrthoPolyLine
uid 12796,0
va (VaSet
vasetType 3
)
xt "17000,64000,30250,90000"
pts [
"30250,64000"
"17000,64000"
"17000,90000"
]
)
start &54
end &31
sat 32
eat 2
stc 0
sf 1
si 0
tg (WTG
uid 12799,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12800,0
va (VaSet
font "Verdana,12,0"
)
xt "19250,62600,29450,64000"
st "bt_connected"
blo "19250,63800"
tm "WireNameMgr"
)
)
on &50
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "32768,32768,32768"
)
packageList *96 (PackageList
uid 187,0
stg "VerticalLayoutStrategy"
textVec [
*97 (Text
uid 1297,0
va (VaSet
font "arial,8,1"
)
xt "-7000,19000,-1600,20000"
st "Package List"
blo "-7000,19800"
)
*98 (MLText
uid 1298,0
va (VaSet
font "Verdana,8,0"
)
xt "-7000,20000,6600,25000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
  USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 190,0
stg "VerticalLayoutStrategy"
textVec [
*99 (Text
uid 191,0
va (VaSet
isHidden 1
font "arial,10,1"
)
xt "20000,0,31000,1200"
st "Compiler Directives"
blo "20000,1000"
)
*100 (Text
uid 192,0
va (VaSet
isHidden 1
font "arial,10,1"
)
xt "20000,1400,33000,2600"
st "Pre-module directives:"
blo "20000,2400"
)
*101 (MLText
uid 193,0
va (VaSet
isHidden 1
font "arial,10,0"
)
xt "20000,2800,30400,5400"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*102 (Text
uid 194,0
va (VaSet
isHidden 1
font "arial,10,1"
)
xt "20000,5600,33500,6800"
st "Post-module directives:"
blo "20000,6600"
)
*103 (MLText
uid 195,0
va (VaSet
isHidden 1
font "arial,10,0"
)
xt "20000,7000,20000,7000"
tm "BdCompilerDirectivesTextMgr"
)
*104 (Text
uid 196,0
va (VaSet
isHidden 1
font "arial,10,1"
)
xt "20000,7200,33200,8400"
st "End-module directives:"
blo "20000,8200"
)
*105 (MLText
uid 197,0
va (VaSet
isHidden 1
font "arial,10,0"
)
xt "20000,1200,20000,1200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "183,31,1435,898"
viewArea "-9143,16857,144577,120875"
cachedDiagramExtent "-14000,-1400,140000,118000"
pageSetupInfo (PageSetupInfo
ptrCmd "HP LaserJet P3005 PCL 6 (A303),winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
windowsPaperName "A4"
windowsPaperType 9
scale 50
titlesVisible 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-7000,19000"
lastUid 13103,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "65535,0,0"
font "Verdana,8,0"
)
xt "200,200,2500,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,10,1"
)
xt "-150,900,4450,2100"
st "Panel0"
blo "-150,1900"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*106 (Text
va (VaSet
)
xt "1500,2550,6800,3750"
st "<library>"
blo "1500,3550"
tm "BdLibraryNameMgr"
)
*107 (Text
va (VaSet
)
xt "1500,3750,6300,4950"
st "<block>"
blo "1500,4750"
tm "BlkNameMgr"
)
*108 (Text
va (VaSet
)
xt "1500,4950,3400,6150"
st "I0"
blo "1500,5950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "1500,12550,1500,12550"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*109 (Text
va (VaSet
)
xt "-100,3000,2200,4000"
st "Library"
blo "-100,3800"
)
*110 (Text
va (VaSet
)
xt "-100,4000,5900,5000"
st "MWComponent"
blo "-100,4800"
)
*111 (Text
va (VaSet
)
xt "-100,5000,1800,6200"
st "I0"
blo "-100,6000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,9,0"
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*112 (Text
va (VaSet
)
xt "-350,2550,1950,3550"
st "Library"
blo "-350,3350"
tm "BdLibraryNameMgr"
)
*113 (Text
va (VaSet
)
xt "-350,3550,5150,4550"
st "SaComponent"
blo "-350,4350"
tm "CptNameMgr"
)
*114 (Text
va (VaSet
)
xt "-350,4550,1550,5750"
st "I0"
blo "-350,5550"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7350,550,-7350,550"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-600,8250,900,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1350,0,9350,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*115 (Text
va (VaSet
)
xt "-850,2550,1450,3550"
st "Library"
blo "-850,3350"
)
*116 (Text
va (VaSet
)
xt "-850,3550,5250,4550"
st "VhdlComponent"
blo "-850,4350"
)
*117 (Text
va (VaSet
)
xt "-850,4550,1050,5750"
st "I0"
blo "-850,5550"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7850,550,-7850,550"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-2100,0,10100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*118 (Text
va (VaSet
)
xt "-1600,2550,700,3550"
st "Library"
blo "-1600,3350"
)
*119 (Text
va (VaSet
)
xt "-1600,3550,5500,4550"
st "VerilogComponent"
blo "-1600,4350"
)
*120 (Text
va (VaSet
)
xt "-1600,4550,300,5750"
st "I0"
blo "-1600,5550"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-8600,550,-8600,550"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*121 (Text
va (VaSet
font "Verdana,8,0"
)
xt "2950,3400,4950,4400"
st "eb1"
blo "2950,4200"
tm "HdlTextNameMgr"
)
*122 (Text
va (VaSet
font "Verdana,8,0"
)
xt "2950,4400,3950,5400"
st "1"
blo "2950,5200"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "200,200,2500,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,8,0"
)
xt "-550,-500,550,500"
st "G"
blo "-550,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3400,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,4700,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,400,3700,1400"
st "bundle0"
blo "0,1200"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "Verdana,8,0"
)
xt "0,1400,1300,2400"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,50000"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "Verdana,8,0"
)
xt "0,0,3700,1000"
st "Auto list"
)
second (MLText
va (VaSet
font "Verdana,8,0"
)
xt "0,1000,7500,2000"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "2150,-1300,16350,-300"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
font "Verdana,8,0"
)
xt "50,400,1050,1400"
st "1"
blo "50,1200"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*123 (Text
va (VaSet
font "Verdana,8,1"
)
xt "11800,20000,21800,21000"
st "Frame Declarations"
blo "11800,20800"
)
*124 (MLText
va (VaSet
font "Verdana,8,0"
)
xt "11800,21000,11800,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "1100,-1300,9900,-300"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
font "Verdana,8,0"
)
xt "50,400,1050,1400"
st "1"
blo "50,1200"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*125 (Text
va (VaSet
font "Verdana,8,1"
)
xt "11800,20000,21800,21000"
st "Frame Declarations"
blo "11800,20800"
)
*126 (MLText
va (VaSet
font "Verdana,8,0"
)
xt "11800,21000,11800,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,750,2100,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,750,2100,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "-7000,26800,0,27800"
st "Declarations"
blo "-7000,27600"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-7000,28000,-3600,29000"
st "Ports:"
blo "-7000,28800"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,8,1"
)
xt "-7000,27800,-2200,28800"
st "Pre User:"
blo "-7000,28600"
)
preUserText (MLText
uid 5,0
va (VaSet
font "Courier New,10,0"
)
xt "-5000,28800,34000,61200"
st "constant clockFrequency : real := 10.0E6;

constant rs232BitNb : positive := 8;
constant rs232FifoDepth: positive := 1;
constant rs232BaudRate: real := 50.0*9600.0;

constant i2cBitNb : positive := 10;
constant i2cFifoDepth: positive := 1;
constant i2cBaudRate: real := 3.4E6;
constant i2cUpdateRate: real := 1.0E3;

constant registerAddressBitNb : positive := 4;
constant registerDataBitNb: positive := 16;

constant kartBaseAddress: positive := 16#26#; -- must be even
constant dcBaseAddress: natural := 0;
constant orientationBaseAddress: natural := 8;
constant prescalerBitNb: positive := 16;
constant speedBitNb: positive := 5;
constant hwOrientationBitNb : positive := 3;

constant sequenceAddressBitNb: positive := 4;
constant sequenceCommandBitNb: positive := 4;
constant sequenceArgumentBitNb: positive := 12;
constant clockToHectoHzCount : positive := 100;

constant testOutBitNb : positive := 8;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-7000,28000,2000,29000"
st "Diagram Signals:"
blo "-7000,28800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-7000,28000,-1000,29000"
st "Post User:"
blo "-7000,28800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "-5000,42400,-5000,42400"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 77,0
usingSuid 1
emptyRow *127 (LEmptyRow
)
uid 4104,0
optionalChildren [
*128 (RefLabelRowHdr
)
*129 (TitleRowHdr
)
*130 (FilterRowHdr
)
*131 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*132 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*133 (GroupColHdr
tm "GroupColHdrMgr"
)
*134 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*135 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*136 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*137 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*138 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*139 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*140 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 13
suid 1,0
)
)
uid 4045,0
)
*141 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clock"
t "std_ulogic"
o 9
suid 2,0
)
)
uid 4047,0
)
*142 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bt_TxD"
t "std_uLogic"
o 7
suid 38,0
)
)
uid 6381,0
)
*143 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bt_RxD"
t "std_uLogic"
o 6
suid 39,0
)
)
uid 6383,0
)
*144 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bt_reset"
t "std_uLogic"
o 8
suid 45,0
)
)
uid 7805,0
)
*145 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sDaIn"
t "std_ulogic"
o 18
suid 48,0
)
)
uid 8826,0
)
*146 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sDa"
t "std_logic"
o 17
suid 49,0
)
)
uid 8828,0
)
*147 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sClOut"
t "std_ulogic"
o 16
suid 50,0
)
)
uid 8830,0
)
*148 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sDaOut"
t "std_ulogic"
o 19
suid 51,0
)
)
uid 8832,0
)
*149 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sClIn"
t "std_ulogic"
o 15
suid 52,0
)
)
uid 8834,0
)
*150 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sCl"
t "std_logic"
o 14
suid 53,0
)
)
uid 8836,0
)
*151 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pwm"
t "std_ulogic"
o 18
suid 67,0
)
)
uid 11814,0
)
*152 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "forwards"
t "std_ulogic"
o 19
suid 68,0
)
)
uid 11816,0
)
*153 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bt_VRegEn"
t "std_uLogic"
o 19
suid 71,0
)
)
uid 12801,0
)
*154 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bt_connected"
t "std_uLogic"
o 20
suid 72,0
)
)
uid 12803,0
)
*155 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "uart_TxD"
t "std_uLogic"
o 11
suid 73,0
)
)
uid 12880,0
)
*156 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "uart_RxD"
t "std_uLogic"
o 10
suid 74,0
)
)
uid 12882,0
)
*157 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sClInDc"
t "std_uLogic"
o 16
suid 75,0
)
)
uid 13098,0
)
*158 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sDaInDc"
t "std_uLogic"
o 17
suid 76,0
)
)
uid 13100,0
)
*159 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sDaOutDc"
t "std_uLogic"
o 15
suid 77,0
)
)
uid 13102,0
)
]
)
pdm (PhysicalDM
uid 4117,0
optionalChildren [
*160 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *161 (MRCItem
litem &127
pos 20
dimension 20
)
uid 4119,0
optionalChildren [
*162 (MRCItem
litem &128
pos 0
dimension 20
uid 4120,0
)
*163 (MRCItem
litem &129
pos 1
dimension 23
uid 4121,0
)
*164 (MRCItem
litem &130
pos 2
hidden 1
dimension 20
uid 4122,0
)
*165 (MRCItem
litem &140
pos 0
dimension 20
uid 4046,0
)
*166 (MRCItem
litem &141
pos 1
dimension 20
uid 4048,0
)
*167 (MRCItem
litem &142
pos 2
dimension 20
uid 6382,0
)
*168 (MRCItem
litem &143
pos 3
dimension 20
uid 6384,0
)
*169 (MRCItem
litem &144
pos 4
dimension 20
uid 7806,0
)
*170 (MRCItem
litem &145
pos 5
dimension 20
uid 8827,0
)
*171 (MRCItem
litem &146
pos 6
dimension 20
uid 8829,0
)
*172 (MRCItem
litem &147
pos 7
dimension 20
uid 8831,0
)
*173 (MRCItem
litem &148
pos 8
dimension 20
uid 8833,0
)
*174 (MRCItem
litem &149
pos 9
dimension 20
uid 8835,0
)
*175 (MRCItem
litem &150
pos 10
dimension 20
uid 8837,0
)
*176 (MRCItem
litem &151
pos 11
dimension 20
uid 11815,0
)
*177 (MRCItem
litem &152
pos 12
dimension 20
uid 11817,0
)
*178 (MRCItem
litem &153
pos 13
dimension 20
uid 12802,0
)
*179 (MRCItem
litem &154
pos 14
dimension 20
uid 12804,0
)
*180 (MRCItem
litem &155
pos 15
dimension 20
uid 12881,0
)
*181 (MRCItem
litem &156
pos 16
dimension 20
uid 12883,0
)
*182 (MRCItem
litem &157
pos 17
dimension 20
uid 13099,0
)
*183 (MRCItem
litem &158
pos 18
dimension 20
uid 13101,0
)
*184 (MRCItem
litem &159
pos 19
dimension 20
uid 13103,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 4123,0
optionalChildren [
*185 (MRCItem
litem &131
pos 0
dimension 20
uid 4124,0
)
*186 (MRCItem
litem &133
pos 1
dimension 50
uid 4125,0
)
*187 (MRCItem
litem &134
pos 2
dimension 100
uid 4126,0
)
*188 (MRCItem
litem &135
pos 3
dimension 50
uid 4127,0
)
*189 (MRCItem
litem &136
pos 4
dimension 100
uid 4128,0
)
*190 (MRCItem
litem &137
pos 5
dimension 100
uid 4129,0
)
*191 (MRCItem
litem &138
pos 6
dimension 50
uid 4130,0
)
*192 (MRCItem
litem &139
pos 7
dimension 80
uid 4131,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 4118,0
vaOverrides [
]
)
]
)
uid 4103,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *193 (LEmptyRow
)
uid 4133,0
optionalChildren [
*194 (RefLabelRowHdr
)
*195 (TitleRowHdr
)
*196 (FilterRowHdr
)
*197 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*198 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*199 (GroupColHdr
tm "GroupColHdrMgr"
)
*200 (NameColHdr
tm "GenericNameColHdrMgr"
)
*201 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*202 (InitColHdr
tm "GenericValueColHdrMgr"
)
*203 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*204 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 4145,0
optionalChildren [
*205 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *206 (MRCItem
litem &193
pos 0
dimension 20
)
uid 4147,0
optionalChildren [
*207 (MRCItem
litem &194
pos 0
dimension 20
uid 4148,0
)
*208 (MRCItem
litem &195
pos 1
dimension 23
uid 4149,0
)
*209 (MRCItem
litem &196
pos 2
hidden 1
dimension 20
uid 4150,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 4151,0
optionalChildren [
*210 (MRCItem
litem &197
pos 0
dimension 20
uid 4152,0
)
*211 (MRCItem
litem &199
pos 1
dimension 50
uid 4153,0
)
*212 (MRCItem
litem &200
pos 2
dimension 100
uid 4154,0
)
*213 (MRCItem
litem &201
pos 3
dimension 100
uid 4155,0
)
*214 (MRCItem
litem &202
pos 4
dimension 50
uid 4156,0
)
*215 (MRCItem
litem &203
pos 5
dimension 50
uid 4157,0
)
*216 (MRCItem
litem &204
pos 6
dimension 80
uid 4158,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 4146,0
vaOverrides [
]
)
]
)
uid 4132,0
type 1
)
activeModelName "BlockDiag"
)
