Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 4d249f880a57433a827736c36942fb1a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot ZYNQ_tb_func_impl xil_defaultlib.ZYNQ_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.FP16_mult_8
Compiling module xil_defaultlib.single_convo_compute
Compiling module xil_defaultlib.Convo_SingleNode
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.data_ff__parameterized0
Compiling module xil_defaultlib.data_ff
Compiling module xil_defaultlib.find_FP16max
Compiling module xil_defaultlib.single_maxpooling
Compiling module xil_defaultlib.maxpooling
Compiling module xil_defaultlib.Convo_MaxpoolingLayer
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.FP16_mult_7
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.single_node_compute_6
Compiling module xil_defaultlib.Fc_Relu__parameterized0
Compiling module xil_defaultlib.FP16_mult_5
Compiling module xil_defaultlib.single_node_compute
Compiling module xil_defaultlib.Fc_Relu
Compiling module xil_defaultlib.FP16_add
Compiling module xil_defaultlib.FP16_mult_3
Compiling module xil_defaultlib.FP16_mult_4
Compiling module xil_defaultlib.exponent_compute
Compiling module xil_defaultlib.exponent_and_sum_exp
Compiling module xil_defaultlib.FP16_mult_0
Compiling module xil_defaultlib.FP16_mult_1
Compiling module xil_defaultlib.FP16_mult_2
Compiling module xil_defaultlib.FP16_reciprocal
Compiling module xil_defaultlib.softmax_func
Compiling module xil_defaultlib.softmax
Compiling module xil_defaultlib.top_layer
Compiling module xil_defaultlib.ZYNQ_implement
Compiling module xil_defaultlib.ZYNQ_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ZYNQ_tb_func_impl
