Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr  4 12:57:00 2024
| Host         : edward-thinkpad running 64-bit major release  (build 9200)
| Command      : report_drc -file mnist_bd_wrapper_drc_opted.rpt -pb mnist_bd_wrapper_drc_opted.pb -rpx mnist_bd_wrapper_drc_opted.rpx
| Design       : mnist_bd_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 341
+-----------+----------+-------------------------------------------------------------------+------------+
| Rule      | Severity | Description                                                       | Violations |
+-----------+----------+-------------------------------------------------------------------+------------+
| DPIP-1    | Warning  | Input pipelining                                                  | 158        |
| DPOP-1    | Warning  | PREG Output pipelining                                            | 25         |
| DPOP-2    | Warning  | MREG Output pipelining                                            | 128        |
| AVAL-4    | Advisory | enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND | 20         |
| AVAL-5    | Advisory | enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND   | 5          |
| REQP-1725 | Advisory | DSP_Abus_sign_bit_alert                                           | 5          |
+-----------+----------+-------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fadd_32bkb_U1/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fadd_32bkb_U1/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fadd_32bkb_U1/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fadd_32bkb_U1/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fadd_32bkb_U1/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fadd_32bkb_U1/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fadd_32bkb_U1/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fadd_32bkb_U1/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_100_fu_5617_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_100_fu_5617_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_101_fu_5645_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_101_fu_5645_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_102_fu_5655_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_102_fu_5655_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_103_fu_5683_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_103_fu_5683_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_105_fu_5721_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_105_fu_5721_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_106_fu_5731_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_106_fu_5731_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_107_fu_5759_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_107_fu_5759_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_108_fu_5769_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_108_fu_5769_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_109_fu_5797_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_109_fu_5797_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_10_fu_3604_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_10_fu_3604_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_111_fu_5835_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_111_fu_5835_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_112_fu_5845_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_112_fu_5845_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_113_fu_5873_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_113_fu_5873_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_114_fu_5883_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_114_fu_5883_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_115_fu_5929_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_115_fu_5929_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_117_fu_6003_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_117_fu_6003_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_118_fu_6013_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_118_fu_6013_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_119_fu_6053_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_119_fu_6053_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_11_fu_3632_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_11_fu_3632_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_120_fu_6063_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_120_fu_6063_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_121_fu_6132_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_121_fu_6132_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_123_fu_6170_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_123_fu_6170_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_124_fu_6180_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_124_fu_6180_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_125_fu_6208_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_125_fu_6208_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#33 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_126_fu_6218_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_126_fu_6218_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#34 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_127_fu_6246_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_127_fu_6246_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#35 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_129_fu_6284_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_129_fu_6284_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#36 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_12_fu_3642_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_12_fu_3642_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#37 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_130_fu_6294_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_130_fu_6294_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#38 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_131_fu_6322_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_131_fu_6322_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#39 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_132_fu_6332_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_132_fu_6332_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#40 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_133_fu_6360_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_133_fu_6360_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#41 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_135_fu_6398_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_135_fu_6398_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#42 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_136_fu_6408_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_136_fu_6408_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#43 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_137_fu_6468_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_137_fu_6468_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#44 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_138_fu_6478_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_138_fu_6478_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#45 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_139_fu_6496_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_139_fu_6496_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#46 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_13_fu_3670_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_13_fu_3670_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#47 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_141_fu_6524_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_141_fu_6524_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#48 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_142_fu_6534_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_142_fu_6534_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#49 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_143_fu_6558_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_143_fu_6558_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#50 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_144_fu_6568_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_144_fu_6568_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#51 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_15_fu_3719_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_15_fu_3719_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#52 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_16_fu_3729_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_16_fu_3729_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#53 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_17_fu_3757_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_17_fu_3757_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#54 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_18_fu_3767_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_18_fu_3767_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#55 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_19_fu_3795_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_19_fu_3795_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#56 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_1_fu_3330_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_1_fu_3330_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#57 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_21_fu_3844_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_21_fu_3844_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#58 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_22_fu_3854_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_22_fu_3854_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#59 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_23_fu_3882_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_23_fu_3882_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#60 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_24_fu_3892_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_24_fu_3892_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#61 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_27_fu_4059_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_27_fu_4059_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#62 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_28_fu_4069_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_28_fu_4069_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#63 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_29_fu_4109_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_29_fu_4109_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#64 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_2_fu_3370_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_2_fu_3370_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#65 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_30_fu_4119_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_30_fu_4119_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#66 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_33_fu_4197_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_33_fu_4197_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#67 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_34_fu_4207_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_34_fu_4207_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#68 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_35_fu_4235_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_35_fu_4235_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#69 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_36_fu_4245_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_36_fu_4245_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#70 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_39_fu_4311_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_39_fu_4311_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#71 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_3_fu_3380_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_3_fu_3380_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#72 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_40_fu_4321_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_40_fu_4321_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#73 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_41_fu_4349_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_41_fu_4349_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#74 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_42_fu_4359_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_42_fu_4359_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#75 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_45_fu_4425_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_45_fu_4425_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#76 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_46_fu_4435_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_46_fu_4435_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#77 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_47_fu_4463_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_47_fu_4463_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#78 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_48_fu_4473_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_48_fu_4473_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#79 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_51_fu_4539_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_51_fu_4539_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#80 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_52_fu_4549_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_52_fu_4549_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#81 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_53_fu_4577_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_53_fu_4577_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#82 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_54_fu_4587_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_54_fu_4587_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#83 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_55_fu_4633_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_55_fu_4633_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#84 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_57_fu_4707_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_57_fu_4707_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#85 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_58_fu_4717_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_58_fu_4717_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#86 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_59_fu_4757_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_59_fu_4757_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#87 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_5_fu_3479_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_5_fu_3479_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#88 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_60_fu_4767_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_60_fu_4767_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#89 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_61_fu_4807_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_61_fu_4807_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#90 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_63_fu_4845_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_63_fu_4845_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#91 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_64_fu_4855_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_64_fu_4855_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#92 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_65_fu_4883_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_65_fu_4883_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#93 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_66_fu_4893_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_66_fu_4893_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#94 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_67_fu_4921_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_67_fu_4921_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#95 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_69_fu_4959_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_69_fu_4959_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#96 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_6_fu_3517_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_6_fu_3517_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#97 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_70_fu_4969_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_70_fu_4969_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#98 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_71_fu_4997_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_71_fu_4997_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#99 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_72_fu_5007_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_72_fu_5007_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#100 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_73_fu_5035_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_73_fu_5035_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#101 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_75_fu_5073_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_75_fu_5073_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#102 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_76_fu_5083_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_76_fu_5083_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#103 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_77_fu_5111_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_77_fu_5111_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#104 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_78_fu_5121_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_78_fu_5121_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#105 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_79_fu_5149_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_79_fu_5149_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#106 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_7_fu_3545_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_7_fu_3545_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#107 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_81_fu_5187_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_81_fu_5187_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#108 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_82_fu_5197_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_82_fu_5197_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#109 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_83_fu_5225_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_83_fu_5225_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#110 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_84_fu_5235_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_84_fu_5235_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#111 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_85_fu_5281_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_85_fu_5281_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#112 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_87_fu_5355_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_87_fu_5355_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#113 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_88_fu_5365_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_88_fu_5365_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#114 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_89_fu_5405_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_89_fu_5405_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#115 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_90_fu_5415_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_90_fu_5415_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#116 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_91_fu_5455_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_91_fu_5455_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#117 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_93_fu_5493_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_93_fu_5493_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#118 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_94_fu_5503_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_94_fu_5503_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#119 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_95_fu_5531_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_95_fu_5531_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#120 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_96_fu_5541_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_96_fu_5541_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#121 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_97_fu_5569_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_97_fu_5569_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#122 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_99_fu_5607_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_99_fu_5607_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#123 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_9_fu_3594_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_9_fu_3594_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#124 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_fu_3242_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_fu_3242_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#125 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fadd_32bkb_U15/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fadd_32bkb_U15/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#126 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fadd_32bkb_U15/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fadd_32bkb_U15/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#127 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fadd_32bkb_U15/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fadd_32bkb_U15/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#128 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fadd_32bkb_U15/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fadd_32bkb_U15/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#129 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fadd_32bkb_U16/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fadd_32bkb_U16/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#130 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fadd_32bkb_U16/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fadd_32bkb_U16/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#131 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fadd_32bkb_U16/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fadd_32bkb_U16/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#132 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fadd_32bkb_U16/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fadd_32bkb_U16/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#133 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U17/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U17/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#134 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U17/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U17/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#135 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U17/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U17/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#136 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U17/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U17/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#137 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U18/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U18/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#138 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U18/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U18/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#139 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U18/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U18/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#140 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U18/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U18/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#141 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/mul_ln65_1_reg_6867_reg input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/mul_ln65_1_reg_6867_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#142 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/mul_ln65_reg_6700_reg input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/mul_ln65_reg_6700_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#143 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fadd_32bkb_U29/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fadd_32bkb_U29/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#144 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fadd_32bkb_U29/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fadd_32bkb_U29/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#145 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fadd_32bkb_U29/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fadd_32bkb_U29/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#146 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fadd_32bkb_U29/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fadd_32bkb_U29/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#147 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fmul_32cud_U30/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fmul_32cud_U30/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#148 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fmul_32cud_U30/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fmul_32cud_U30/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#149 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fmul_32cud_U30/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fmul_32cud_U30/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#150 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fmul_32cud_U30/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fmul_32cud_U30/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#151 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fadd_32bkb_U36/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fadd_32bkb_U36/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#152 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fadd_32bkb_U36/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fadd_32bkb_U36/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#153 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fadd_32bkb_U36/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fadd_32bkb_U36/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#154 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fadd_32bkb_U36/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fadd_32bkb_U36/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#155 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fmul_32cud_U37/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fmul_32cud_U37/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#156 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fmul_32cud_U37/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fmul_32cud_U37/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#157 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fmul_32cud_U37/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fmul_32cud_U37/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#158 Warning
Input pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fmul_32cud_U37/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fmul_32cud_U37/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fadd_32bkb_U1/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fadd_32bkb_U1/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fadd_32bkb_U15/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fadd_32bkb_U15/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fadd_32bkb_U16/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fadd_32bkb_U16/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U17/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U17/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U17/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U17/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#10 Warning
PREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U17/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U17/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#11 Warning
PREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U17/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U17/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#12 Warning
PREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U18/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U18/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#13 Warning
PREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U18/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U18/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#14 Warning
PREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U18/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U18/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#15 Warning
PREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U18/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U18/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#16 Warning
PREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fadd_32bkb_U29/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fadd_32bkb_U29/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#17 Warning
PREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fmul_32cud_U30/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fmul_32cud_U30/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#18 Warning
PREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fmul_32cud_U30/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fmul_32cud_U30/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#19 Warning
PREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fmul_32cud_U30/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fmul_32cud_U30/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#20 Warning
PREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fmul_32cud_U30/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fmul_32cud_U30/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#21 Warning
PREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fadd_32bkb_U36/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fadd_32bkb_U36/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#22 Warning
PREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fmul_32cud_U37/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fmul_32cud_U37/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#23 Warning
PREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fmul_32cud_U37/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fmul_32cud_U37/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#24 Warning
PREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fmul_32cud_U37/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fmul_32cud_U37/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#25 Warning
PREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fmul_32cud_U37/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fmul_32cud_U37/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fadd_32bkb_U1/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fadd_32bkb_U1/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_100_fu_5617_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_100_fu_5617_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_101_fu_5645_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_101_fu_5645_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_102_fu_5655_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_102_fu_5655_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_103_fu_5683_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_103_fu_5683_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_105_fu_5721_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_105_fu_5721_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_106_fu_5731_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_106_fu_5731_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_107_fu_5759_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_107_fu_5759_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_108_fu_5769_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_108_fu_5769_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_109_fu_5797_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_109_fu_5797_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_10_fu_3604_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_10_fu_3604_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#13 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_111_fu_5835_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_111_fu_5835_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#14 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_112_fu_5845_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_112_fu_5845_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#15 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_113_fu_5873_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_113_fu_5873_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#16 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_114_fu_5883_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_114_fu_5883_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#17 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_115_fu_5929_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_115_fu_5929_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#18 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_117_fu_6003_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_117_fu_6003_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#19 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_118_fu_6013_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_118_fu_6013_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#20 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_119_fu_6053_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_119_fu_6053_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#21 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_11_fu_3632_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_11_fu_3632_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#22 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_120_fu_6063_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_120_fu_6063_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#23 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_121_fu_6132_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_121_fu_6132_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#24 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_123_fu_6170_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_123_fu_6170_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#25 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_124_fu_6180_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_124_fu_6180_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#26 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_125_fu_6208_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_125_fu_6208_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#27 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_126_fu_6218_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_126_fu_6218_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#28 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_127_fu_6246_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_127_fu_6246_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#29 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_129_fu_6284_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_129_fu_6284_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#30 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_12_fu_3642_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_12_fu_3642_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#31 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_130_fu_6294_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_130_fu_6294_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#32 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_131_fu_6322_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_131_fu_6322_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#33 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_132_fu_6332_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_132_fu_6332_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#34 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_133_fu_6360_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_133_fu_6360_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#35 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_135_fu_6398_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_135_fu_6398_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#36 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_136_fu_6408_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_136_fu_6408_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#37 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_137_fu_6468_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_137_fu_6468_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#38 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_138_fu_6478_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_138_fu_6478_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#39 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_139_fu_6496_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_139_fu_6496_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#40 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_13_fu_3670_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_13_fu_3670_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#41 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_141_fu_6524_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_141_fu_6524_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#42 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_142_fu_6534_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_142_fu_6534_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#43 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_143_fu_6558_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_143_fu_6558_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#44 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_144_fu_6568_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_144_fu_6568_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#45 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_15_fu_3719_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_15_fu_3719_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#46 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_16_fu_3729_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_16_fu_3729_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#47 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_17_fu_3757_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_17_fu_3757_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#48 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_18_fu_3767_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_18_fu_3767_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#49 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_19_fu_3795_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_19_fu_3795_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#50 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_1_fu_3330_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_1_fu_3330_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#51 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_21_fu_3844_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_21_fu_3844_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#52 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_22_fu_3854_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_22_fu_3854_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#53 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_23_fu_3882_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_23_fu_3882_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#54 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_24_fu_3892_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_24_fu_3892_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#55 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_27_fu_4059_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_27_fu_4059_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#56 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_28_fu_4069_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_28_fu_4069_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#57 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_29_fu_4109_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_29_fu_4109_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#58 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_2_fu_3370_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_2_fu_3370_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#59 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_30_fu_4119_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_30_fu_4119_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#60 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_33_fu_4197_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_33_fu_4197_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#61 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_34_fu_4207_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_34_fu_4207_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#62 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_35_fu_4235_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_35_fu_4235_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#63 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_36_fu_4245_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_36_fu_4245_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#64 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_39_fu_4311_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_39_fu_4311_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#65 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_3_fu_3380_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_3_fu_3380_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#66 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_40_fu_4321_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_40_fu_4321_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#67 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_41_fu_4349_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_41_fu_4349_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#68 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_42_fu_4359_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_42_fu_4359_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#69 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_45_fu_4425_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_45_fu_4425_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#70 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_46_fu_4435_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_46_fu_4435_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#71 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_47_fu_4463_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_47_fu_4463_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#72 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_48_fu_4473_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_48_fu_4473_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#73 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_51_fu_4539_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_51_fu_4539_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#74 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_52_fu_4549_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_52_fu_4549_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#75 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_53_fu_4577_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_53_fu_4577_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#76 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_54_fu_4587_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_54_fu_4587_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#77 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_55_fu_4633_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_55_fu_4633_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#78 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_57_fu_4707_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_57_fu_4707_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#79 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_58_fu_4717_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_58_fu_4717_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#80 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_59_fu_4757_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_59_fu_4757_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#81 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_5_fu_3479_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_5_fu_3479_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#82 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_60_fu_4767_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_60_fu_4767_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#83 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_61_fu_4807_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_61_fu_4807_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#84 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_63_fu_4845_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_63_fu_4845_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#85 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_64_fu_4855_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_64_fu_4855_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#86 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_65_fu_4883_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_65_fu_4883_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#87 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_66_fu_4893_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_66_fu_4893_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#88 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_67_fu_4921_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_67_fu_4921_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#89 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_69_fu_4959_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_69_fu_4959_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#90 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_6_fu_3517_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_6_fu_3517_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#91 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_70_fu_4969_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_70_fu_4969_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#92 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_71_fu_4997_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_71_fu_4997_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#93 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_72_fu_5007_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_72_fu_5007_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#94 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_73_fu_5035_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_73_fu_5035_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#95 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_75_fu_5073_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_75_fu_5073_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#96 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_76_fu_5083_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_76_fu_5083_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#97 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_77_fu_5111_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_77_fu_5111_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#98 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_78_fu_5121_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_78_fu_5121_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#99 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_79_fu_5149_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_79_fu_5149_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#100 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_7_fu_3545_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_7_fu_3545_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#101 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_81_fu_5187_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_81_fu_5187_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#102 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_82_fu_5197_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_82_fu_5197_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#103 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_83_fu_5225_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_83_fu_5225_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#104 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_84_fu_5235_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_84_fu_5235_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#105 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_85_fu_5281_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_85_fu_5281_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#106 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_87_fu_5355_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_87_fu_5355_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#107 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_88_fu_5365_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_88_fu_5365_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#108 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_89_fu_5405_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_89_fu_5405_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#109 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_90_fu_5415_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_90_fu_5415_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#110 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_91_fu_5455_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_91_fu_5455_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#111 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_93_fu_5493_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_93_fu_5493_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#112 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_94_fu_5503_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_94_fu_5503_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#113 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_95_fu_5531_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_95_fu_5531_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#114 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_96_fu_5541_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_96_fu_5541_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#115 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_97_fu_5569_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_97_fu_5569_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#116 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_99_fu_5607_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_99_fu_5607_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#117 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_9_fu_3594_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_9_fu_3594_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#118 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_fu_3242_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_fu_3242_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#119 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fadd_32bkb_U15/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fadd_32bkb_U15/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#120 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fadd_32bkb_U16/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fadd_32bkb_U16/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#121 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U17/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U17/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#122 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U18/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U18/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#123 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/mul_ln65_1_reg_6867_reg multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/mul_ln65_1_reg_6867_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#124 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/mul_ln65_reg_6700_reg multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/mul_ln65_reg_6700_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#125 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fadd_32bkb_U29/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fadd_32bkb_U29/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#126 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fmul_32cud_U30/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fmul_32cud_U30/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#127 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fadd_32bkb_U36/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fadd_32bkb_U36/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#128 Warning
MREG Output pipelining  
DSP mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fmul_32cud_U37/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fmul_32cud_U37/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

AVAL-4#1 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fadd_32bkb_U1/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#2 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#3 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#4 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#5 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fadd_32bkb_U15/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#6 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fadd_32bkb_U16/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#7 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U17/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#8 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U17/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#9 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U17/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#10 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U18/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#11 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U18/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#12 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U18/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#13 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fadd_32bkb_U29/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#14 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fmul_32cud_U30/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#15 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fmul_32cud_U30/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#16 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fmul_32cud_U30/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#17 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fadd_32bkb_U36/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#18 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fmul_32cud_U37/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#19 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fmul_32cud_U37/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#20 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fmul_32cud_U37/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#1 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#2 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U17/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#3 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U18/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#4 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fmul_32cud_U30/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#5 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fmul_32cud_U37/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

REQP-1725#1 Advisory
DSP_Abus_sign_bit_alert  
mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fadd_32bkb_U1/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#2 Advisory
DSP_Abus_sign_bit_alert  
mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fadd_32bkb_U15/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#3 Advisory
DSP_Abus_sign_bit_alert  
mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fadd_32bkb_U16/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#4 Advisory
DSP_Abus_sign_bit_alert  
mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fadd_32bkb_U29/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#5 Advisory
DSP_Abus_sign_bit_alert  
mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fadd_32bkb_U36/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>


