Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Zahedi, S.M., Lee, B.C.","Sharing Incentives and Fair Division for Multiprocessors",2015,"IEEE Micro","35","3", 7106408,"92","100",,5,10.1109/MM.2015.49,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84933526523&doi=10.1109%2fMM.2015.49&partnerID=40&md5=29bd7cf6f811bb7d6f989185b380a9d9",Article,Scopus,2-s2.0-84933526523
"Lee, B.C.","Message from the general chair",2015,"ISPASS 2015 - IEEE International Symposium on Performance Analysis of Systems and Software",,, 7095776,"vi","",,,10.1109/ISPASS.2015.7095776,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937485519&doi=10.1109%2fISPASS.2015.7095776&partnerID=40&md5=c96013d401f88339e68f9900c5128da3",Editorial,Scopus,2-s2.0-84937485519
"Zahedi, S.M., Lee, B.C.","REF: Resource elasticity fairness with sharing incentives for multiprocessors",2014,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS",,,,"145","159",,30,10.1145/2541940.2541962,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84897769161&doi=10.1145%2f2541940.2541962&partnerID=40&md5=4b814a0e569ad6831c70338938884bda",Conference Paper,Scopus,2-s2.0-84897769161
"Guevara, M., Lubin, B., Lee, B.C.","Market mechanisms for managing datacenters with heterogeneous microarchitectures",2014,"ACM Transactions on Computer Systems","32","1", 2541258,"","",,7,10.1145/2541258,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84894632438&doi=10.1145%2f2541258&partnerID=40&md5=1769047e8c5c36cbf721f856b01c737c",Article,Scopus,2-s2.0-84894632438
"Lee, B.C.","Message from the program chair",2014,"ISPASS 2014 - IEEE International Symposium on Performance Analysis of Systems and Software",,, 6844453,"ix","x",,,10.1109/ISPASS.2014.6844453,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84904513387&doi=10.1109%2fISPASS.2014.6844453&partnerID=40&md5=f99caffe0c1c4e14b423e15db0093080",Editorial,Scopus,2-s2.0-84904513387
"Guevara, M., Lubin, B., Lee, B.C.","Strategies for anticipating risk in heterogeneous system design",2014,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 6835926,"154","164",,5,10.1109/HPCA.2014.6835926,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903993701&doi=10.1109%2fHPCA.2014.6835926&partnerID=40&md5=62ac47cb74d6ec654a8afc2cb2ccc79c",Conference Paper,Scopus,2-s2.0-84903993701
"Bragg, E., Guevara, M., Lee, B.C.","Understanding query complexity and its implications for energy-efficient web search",2013,"Proceedings of the International Symposium on Low Power Electronics and Design",,, 6629330,"401","",,2,10.1109/ISLPED.2013.6629330,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84889586020&doi=10.1109%2fISLPED.2013.6629330&partnerID=40&md5=b711641cbe3c3126fafb7e2dc5029eeb",Conference Paper,Scopus,2-s2.0-84889586020
"Xi, S.L., Guevara, M., Nelson, J., Pensabene, P., Lee, B.C.","Understanding the critical path in power state transition latencies",2013,"Proceedings of the International Symposium on Low Power Electronics and Design",,, 6629316,"317","322",,1,10.1109/ISLPED.2013.6629316,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84889560498&doi=10.1109%2fISLPED.2013.6629316&partnerID=40&md5=b09c497010eff20839d5592a758f46ca",Conference Paper,Scopus,2-s2.0-84889560498
"Guevara, M., Lubin, B., Lee, B.C.","Navigating heterogeneous processors with market mechanisms",2013,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 6522310,"95","106",,36,10.1109/HPCA.2013.6522310,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84880254558&doi=10.1109%2fHPCA.2013.6522310&partnerID=40&md5=58bad0e2fd07163be83ef88c11d14310",Conference Paper,Scopus,2-s2.0-84880254558
"Ham, T.J., Chelepalli, B.K., Xue, N., Lee, B.C.","Disintegrated control for energy-efficient and heterogeneous memory systems",2013,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 6522338,"424","435",,26,10.1109/HPCA.2013.6522338,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84880254413&doi=10.1109%2fHPCA.2013.6522338&partnerID=40&md5=abe9bfaf7e64797b8dbf4ef6169ef8ad",Conference Paper,Scopus,2-s2.0-84880254413
"Wu, W., Lee, B.C.","Inferred models for dynamic and sparse hardware-software spaces",2012,"Proceedings - 2012 IEEE/ACM 45th International Symposium on Microarchitecture, MICRO 2012",,, 6493638,"413","424",,13,10.1109/MICRO.2012.45,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84876529275&doi=10.1109%2fMICRO.2012.45&partnerID=40&md5=87d6bda3df2dcb26dc6b5354fc431a83",Conference Paper,Scopus,2-s2.0-84876529275
"Malladi, K.T., Shaeffer, I., Gopalakrishnan, L., Lo, D., Lee, B.C., Horowitz, M.","Rethinking DRAM power modes for energy proportionality",2012,"Proceedings - 2012 IEEE/ACM 45th International Symposium on Microarchitecture, MICRO 2012",,, 6493614,"131","142",,31,10.1109/MICRO.2012.21,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84876580871&doi=10.1109%2fMICRO.2012.21&partnerID=40&md5=858d8e275891cf7ee33b864c53771401",Conference Paper,Scopus,2-s2.0-84876580871
"Malladi, K.T., Nothaft, F.A., Periyathambi, K., Lee, B.C., Kozyrakis, C., Horowitz, M.","Towards energy-proportional datacenter memory with mobile DRAM",2012,"Proceedings - International Symposium on Computer Architecture",,, 6237004,"37","48",,96,10.1109/ISCA.2012.6237004,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864850882&doi=10.1109%2fISCA.2012.6237004&partnerID=40&md5=84b4becd95dca791f0d718fe6149cb8b",Conference Paper,Scopus,2-s2.0-84864850882
"Hameed, R., Qadeer, W., Wachs, M., Azizi, O., Solomatnikov, A., Lee, B.C., Richardson, S., Kozyrakis, C., Horowitz, M.","Understanding sources of inefficiency in general-purpose chips",2011,"Communications of the ACM","54","10",,"85","93",,15,10.1145/2001269.2001291,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80053531101&doi=10.1145%2f2001269.2001291&partnerID=40&md5=eb0b727c95079b77da8bec30f77887f8",Article,Scopus,2-s2.0-80053531101
"Reddi, V.J., Lee, B.C., Chilimbi, T., Vaid, K.","Mobile processors for energy-efficient web search",2011,"ACM Transactions on Computer Systems","29","3", 9,"","",,9,10.1145/2003690.2003693,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052389252&doi=10.1145%2f2003690.2003693&partnerID=40&md5=ef3d58beb6ffc3bd20ec4545e8d0f704",Article,Scopus,2-s2.0-80052389252
"Shacham, O., Azizi, O., Wachs, M., Qadeer, W., Asgar, Z., Kelley, K., Stevenson, J.P., Richardson, S., Horowitz, M., Lee, B., Solomatnikov, A., Firoozshahian, A.","Rethinking digital design: Why design must change",2010,"IEEE Micro","30","6", 5567087,"9","24",,33,10.1109/MM.2010.81,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650866374&doi=10.1109%2fMM.2010.81&partnerID=40&md5=a56922f03519a8096834eff64360f027",Article,Scopus,2-s2.0-78650866374
"Lee, B.C., Brooks, D.","Applied inference: Case studies in microarchitectural design",2010,"Transactions on Architecture and Code Optimization","7","2", 8,"","",,5,10.1145/1839667.1839670,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77958078100&doi=10.1145%2f1839667.1839670&partnerID=40&md5=607ca45140dc00370801b341ba173ad1",Article,Scopus,2-s2.0-77958078100
"Reddi, V.J., Lee, B.C., Chilimbi, T., Vaid, K.","Web search using mobile cores: Quantifying and mitigating the price of efficiency",2010,"Proceedings - International Symposium on Computer Architecture",,,,"314","325",,71,10.1145/1815961.1816002,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954977639&doi=10.1145%2f1815961.1816002&partnerID=40&md5=9bef30156767e7e5b4922b1edad1c6af",Conference Paper,Scopus,2-s2.0-77954977639
"Azizi, O., Mahesri, A., Lee, B.C., Patel, S.J., Horowitz, M.","Energy-performance tradeoffs in processor architecture and circuit design: A marginal cost analysis",2010,"Proceedings - International Symposium on Computer Architecture",,,,"26","36",,61,10.1145/1815961.1815967,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954986440&doi=10.1145%2f1815961.1815967&partnerID=40&md5=1ae6ab2945f9b7c8c2479dbb9d41ede5",Conference Paper,Scopus,2-s2.0-77954986440
"Hameed, R., Qadeer, W., Wachs, M., Azizi, O., Solomatnikov, A., Lee, B.C., Richardson, S., Kozyrakis, C., Horowitz, M.","Understanding sources of inefficiency in general-purpose chips",2010,"Proceedings - International Symposium on Computer Architecture",,,,"37","47",,158,10.1145/1815961.1815968,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954995378&doi=10.1145%2f1815961.1815968&partnerID=40&md5=c3e1bc2caa04ca5a26415336aaf035d7",Conference Paper,Scopus,2-s2.0-77954995378
"Lee, B.C., Ipek, E., MutIu, O., Burger, D.","Phase change memory architecture and the quest for scalability",2010,"Communications of the ACM","53","7",,"99","106",,37,10.1145/1785414.1785441,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953954140&doi=10.1145%2f1785414.1785441&partnerID=40&md5=a4a2ce074545e74219b0176f550ce97e",Article,Scopus,2-s2.0-77953954140
"Lee, B.C., Zhou, P., Yang, J., Zhang, Y., Zhao, B., Ipek, E., Mutlu, O., Burger, D.","Phase-change technology and the future of main memory",2010,"IEEE Micro","30","1", 5430747,"131","141",,119,10.1109/MM.2010.24,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77949611974&doi=10.1109%2fMM.2010.24&partnerID=40&md5=8458ffd38ad90a06a95d7dad7bd27cb3",Article,Scopus,2-s2.0-77949611974
"Condit, J., Nightingale, E.B., Frost, C., Ipek, E., Lee, B., Burger, D., Coetzee, D.","Better I/O through byte-addressable, persistent memory",2009,"SOSP'09 - Proceedings of the 22nd ACM SIGOPS Symposium on Operating Systems Principles",,,,"133","146",,302,10.1145/1629575.1629589,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-72249087142&doi=10.1145%2f1629575.1629589&partnerID=40&md5=04f14be5d91a45b347f0129c073244b5",Conference Paper,Scopus,2-s2.0-72249087142
"Liang, X., Lee, B.C., Wei, G.-Y., Brooks, D.","Design and test strategies for microarchitectural post-fabrication tuning",2009,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 5413170,"84","90",,1,10.1109/ICCD.2009.5413170,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951014823&doi=10.1109%2fICCD.2009.5413170&partnerID=40&md5=2fe9214919538f94e2c37d13f5736672",Conference Paper,Scopus,2-s2.0-77951014823
"Lovin, K., Lee, B.C., Liang, X., Brooks, D., Wei, G.-Y.","Empirical performance models for 3T1D memories",2009,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 5413124,"398","403",,14,10.1109/ICCD.2009.5413124,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951004568&doi=10.1109%2fICCD.2009.5413124&partnerID=40&md5=ac70a04182042cdf0e3209cdb28f8af9",Conference Paper,Scopus,2-s2.0-77951004568
"Lee, B.C., Ipek, E., Mutlu, O., Burger, D.","Architecting phase change memory as a scalable DRAM alternative",2009,"Proceedings - International Symposium on Computer Architecture",,,,"2","13",,629,10.1145/1555754.1555758,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70450235471&doi=10.1145%2f1555754.1555758&partnerID=40&md5=5e57a8dfdec039f2afe6d99c7e67ca50",Conference Paper,Scopus,2-s2.0-70450235471
"Lee, B.C., Brooks, D.","Roughness of microarchitectural design topologies and its implications for optimization",2008,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 4658643,"240","251",,11,10.1109/HPCA.2008.4658643,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57749176188&doi=10.1109%2fHPCA.2008.4658643&partnerID=40&md5=918d5f69000c0e206cece55926936360",Conference Paper,Scopus,2-s2.0-57749176188
"Lee, B.C., Collins, J., Wang, H., Brooks, D.","CPR: Composable performance regression for scalable multiprocessor models",2008,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,"2008 PROCEEDINGS", 4771797,"270","281",,47,10.1109/MICRO.2008.4771797,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-66749185800&doi=10.1109%2fMICRO.2008.4771797&partnerID=40&md5=47716623688f473a38831a7446de261f",Conference Paper,Scopus,2-s2.0-66749185800
"Lee, B.C., Brooks, D.","Efficiency trends and limits from comprehensive microarchitectural adaptivity",2008,"Operating Systems Review (ACM)","42","2",,"36","47",,15,10.1145/1346281.1346288,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957818268&doi=10.1145%2f1346281.1346288&partnerID=40&md5=ed4d2239bf67cdd2f36c1861f346a358",Conference Paper,Scopus,2-s2.0-77957818268
"Lee, B.C., Brooks, D.","Efficiency trends and limits from comprehensive microarchitectural adaptivity",2008,"ACM SIGPLAN Notices","43","3",,"36","47",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650080467&partnerID=40&md5=0d04c5ec7e37bff98f164b6e6a355b5e",Article,Scopus,2-s2.0-67650080467
"Lee, B.C., Brooks, D.M., De Supinski, B.R., Schulz, M., Singh, K., McKee, S.A.","Methods of inference and learning for performance modeling of parallel applications",2007,"Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP",,,,"249","258",,91,10.1145/1229428.1229479,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34748909426&doi=10.1145%2f1229428.1229479&partnerID=40&md5=56aa361f9ed4ebf2ea3ab33ab3cf1a09",Conference Paper,Scopus,2-s2.0-34748909426
"Lee, B.C., Brooks, D.M.","Illustrative design space studies with microarchitectural regression models",2007,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 4147674,"340","351",,60,10.1109/HPCA.2007.346211,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547702258&doi=10.1109%2fHPCA.2007.346211&partnerID=40&md5=1b0e7e42adb832cd79b7b36a8b69c63d",Conference Paper,Scopus,2-s2.0-34547702258
"Lee, B.C., Brooks, D.M.","Spatial sampling and regression strategies",2007,"IEEE Micro","27","3",,"74","93",,4,10.1109/MM.2007.61,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548349334&doi=10.1109%2fMM.2007.61&partnerID=40&md5=20e96bcc7325e26a9549c15f8cf8a5de",Article,Scopus,2-s2.0-34548349334
"Lit, Y., Lee, B., Brooks, D., Hu, Z., Skadron, K.","Impact of thermal constraints on multi-core architectures",2006,"Thermomechanical Phenomena in Electronic Systems -Proceedings of the Intersociety Conference","2006",, 1645333,"132","139",,4,10.1109/ITHERM.2006.1645333,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845590718&doi=10.1109%2fITHERM.2006.1645333&partnerID=40&md5=a56ee46a85916e17733289ade67f0e71",Conference Paper,Scopus,2-s2.0-33845590718
"Lee, B.C.","Statistical inference for efficient microarchitectural and application analysis",2006,"Proceedings of the 2006 ACM/IEEE Conference on Supercomputing, SC'06",,, 1188591,"","",,,10.1145/1188455.1188591,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548201816&doi=10.1145%2f1188455.1188591&partnerID=40&md5=d564bf99d540eb1c23e2df9e3db01986",Conference Paper,Scopus,2-s2.0-34548201816
"Lee, B.C., Brooks, D.M.","Accurate and efficient regression modeling for microarchitectural performance and power prediction",2006,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS",,,,"185","194",,182,10.1145/1168857.1168881,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547288276&doi=10.1145%2f1168857.1168881&partnerID=40&md5=12481c8a3241a03af32a39dbbaf76c9e",Conference Paper,Scopus,2-s2.0-34547288276
"Lee, B.C., Brooks, D.M.","Accurate and efficient regression modeling for microarchitectural performance and power prediction",2006,"ACM SIGPLAN Notices","41","11",,"185","194",,44,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846540871&partnerID=40&md5=693a3b724fe54f721cac8bb272e88651",Conference Paper,Scopus,2-s2.0-33846540871
"Li, Y., Lee, B., Brooks, D., Hu, Z., Skadron, K.","CMP design space exploration subject to physical constraints",2006,"Proceedings - International Symposium on High-Performance Computer Architecture","2006",, 1598109,"15","26",,97,10.1109/HPCA.2006.1598109,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748857902&doi=10.1109%2fHPCA.2006.1598109&partnerID=40&md5=4ea7805887ada7d23ee3ad126c3be8ab",Conference Paper,Scopus,2-s2.0-33748857902
"Lee Benjamin, B.C., Vuduc, R.W., Demmel, J.W., Yelick, K.A.","Performance models for evaluation and automatic tuning of symmetric sparse matrix-vector multiply",2004,"Proceedings of the International Conference on Parallel Processing",,,,"169","176",,32,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-10044248780&partnerID=40&md5=77b3c6aa728a8cfbae2b39989301130d",Conference Paper,Scopus,2-s2.0-10044248780
