Clock tree timing engine global stage delay update for my_delay:both.early...
Clock tree timing engine global stage delay update for my_delay:both.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for my_delay:both.late...
Clock tree timing engine global stage delay update for my_delay:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)

Skew Group Structure:
=====================

-----------------------------------------------------------------
Skew Group    Sources    Constrained Sinks    Unconstrained Sinks
-----------------------------------------------------------------
CLK              1              324                    0
-----------------------------------------------------------------

Skew Group Summary:
===================

----------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner          Skew Group    ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
----------------------------------------------------------------------------------------------------------------------------------------------------------------
my_delay:both.early    CLK               -        0.120     0.136     0.126        0.004       ignored                  -         0.016              -
my_delay:both.late     CLK           none         0.120     0.136     0.126        0.004       explicit             0.500         0.016    100% {0.120, 0.136}
----------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

-------------------------------------------------------------------------
Timing Corner          Skew Group    Min ID    PathID    Max ID    PathID
-------------------------------------------------------------------------
my_delay:both.early    CLK           0.120       1       0.136       2
-    min U_reg_6_reg_reg_12_/CK
-    max B_8_reg_reg_13_/CK
my_delay:both.late     CLK           0.120       3       0.136       4
-    min U_reg_7_reg_reg_12_/CK
-    max B_8_reg_reg_13_/CK
-------------------------------------------------------------------------

Timing for timing corner my_delay:both.early, min clock_path:
=============================================================

PathID    : 1
Path type : skew group CLK (path 1 of 1)
Start     : CLK
End       : U_reg_6_reg_reg_12_/CK
Delay     : 0.120

-----------------------------------------------------------------------------------------------------
Name  Lib cell       Event  Incr   Arrival  Slew   Cap     Location          Distance  Fanout  Status
                            (ns)   (ns)     (ns)   (fF)                      (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
CLK
-     -              rise   -       0.000   0.002  16.029  (71.915,0.000)    -            3    
CTS_ccl_a_buf_00015/A
-     CLKBUF_X2      rise   0.001   0.001   0.002  -       (72.070,101.115)  101.270   -       
CTS_ccl_a_buf_00015/Z
-     CLKBUF_X2      rise   0.049   0.050   0.029  24.703  (72.435,101.490)    0.740      8    
U_reg_6_clk_gate_reg_reg/latch/CK
-     CLKGATETST_X1  rise   0.001   0.051   0.029  -       (86.845,105.140)   18.060   -       
U_reg_6_clk_gate_reg_reg/latch/GCK
-     CLKGATETST_X1  rise   0.069   0.120   0.040  17.182  (86.215,104.790)    0.980     14    
U_reg_6_reg_reg_12_/CK
-     DFFR_X1        rise   0.000   0.120   0.040  -       (85.895,104.860)    0.390   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner my_delay:both.early, max clock_path:
=============================================================

PathID    : 2
Path type : skew group CLK (path 1 of 1)
Start     : CLK
End       : B_8_reg_reg_4_/CK
Delay     : 0.136

-----------------------------------------------------------------------------------------------------
Name  Lib cell       Event  Incr   Arrival  Slew   Cap     Location          Distance  Fanout  Status
                            (ns)   (ns)     (ns)   (fF)                      (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
CLK
-     -              rise   -       0.000   0.002  16.029  (71.915,0.000)    -            3    
CTS_ccl_a_buf_00011/A
-     CLKBUF_X2      rise   0.001   0.001   0.002  -       (62.450,9.765)     19.230   -       
CTS_ccl_a_buf_00011/Z
-     CLKBUF_X2      rise   0.055   0.055   0.035  29.506  (62.085,9.390)      0.740      8    
B_8_clk_gate_reg_reg/latch/CK
-     CLKGATETST_X1  rise   0.004   0.059   0.035  -       (26.425,103.740)  130.010   -       
B_8_clk_gate_reg_reg/latch/GCK
-     CLKGATETST_X1  rise   0.075   0.135   0.044  19.070  (25.795,104.090)    0.980     14    
B_8_reg_reg_4_/CK
-     DFFR_X1        rise   0.002   0.136   0.044  -       (5.495,115.220)    31.430   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner my_delay:both.late, min clock_path:
============================================================

PathID    : 3
Path type : skew group CLK (path 1 of 1)
Start     : CLK
End       : U_reg_7_reg_reg_12_/CK
Delay     : 0.120

-----------------------------------------------------------------------------------------------------
Name  Lib cell       Event  Incr   Arrival  Slew   Cap     Location          Distance  Fanout  Status
                            (ns)   (ns)     (ns)   (fF)                      (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
CLK
-     -              rise   -       0.000   0.002  16.029  (71.915,0.000)    -            3    
CTS_ccl_a_buf_00015/A
-     CLKBUF_X2      rise   0.001   0.001   0.002  -       (72.070,101.115)  101.270   -       
CTS_ccl_a_buf_00015/Z
-     CLKBUF_X2      rise   0.049   0.050   0.029  24.703  (72.435,101.490)    0.740      8    
U_reg_7_clk_gate_reg_reg/latch/CK
-     CLKGATETST_X1  rise   0.001   0.051   0.029  -       (59.645,107.940)   19.240   -       
U_reg_7_clk_gate_reg_reg/latch/GCK
-     CLKGATETST_X1  rise   0.069   0.120   0.040  17.267  (60.275,107.590)    0.980     14    
U_reg_7_reg_reg_12_/CK
-     DFFR_X1        rise   0.000   0.120   0.040  -       (60.625,104.860)    3.080   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner my_delay:both.late, max clock_path:
============================================================

PathID    : 4
Path type : skew group CLK (path 1 of 1)
Start     : CLK
End       : B_8_reg_reg_4_/CK
Delay     : 0.136

-----------------------------------------------------------------------------------------------------
Name  Lib cell       Event  Incr   Arrival  Slew   Cap     Location          Distance  Fanout  Status
                            (ns)   (ns)     (ns)   (fF)                      (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
CLK
-     -              rise   -       0.000   0.002  16.029  (71.915,0.000)    -            3    
CTS_ccl_a_buf_00011/A
-     CLKBUF_X2      rise   0.001   0.001   0.002  -       (62.450,9.765)     19.230   -       
CTS_ccl_a_buf_00011/Z
-     CLKBUF_X2      rise   0.055   0.055   0.035  29.506  (62.085,9.390)      0.740      8    
B_8_clk_gate_reg_reg/latch/CK
-     CLKGATETST_X1  rise   0.004   0.059   0.035  -       (26.425,103.740)  130.010   -       
B_8_clk_gate_reg_reg/latch/GCK
-     CLKGATETST_X1  rise   0.075   0.134   0.044  19.070  (25.795,104.090)    0.980     14    
B_8_reg_reg_4_/CK
-     DFFR_X1        rise   0.002   0.136   0.044  -       (5.495,115.220)    31.430   -       
-----------------------------------------------------------------------------------------------------


