
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.121715                       # Number of seconds simulated
sim_ticks                                121714946206                       # Number of ticks simulated
final_tick                               1179573767519                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 119452                       # Simulator instruction rate (inst/s)
host_op_rate                                   153773                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3367283                       # Simulator tick rate (ticks/s)
host_mem_usage                               16929376                       # Number of bytes of host memory used
host_seconds                                 36146.34                       # Real time elapsed on the host
sim_insts                                  4317753927                       # Number of instructions simulated
sim_ops                                    5558337777                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3133696                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2065280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       771584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1602048                       # Number of bytes read from this memory
system.physmem.bytes_read::total              7579520                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2419072                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2419072                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        24482                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16135                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         6028                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        12516                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 59215                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           18899                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                18899                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10516                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     25746189                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14723                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16968171                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        16826                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      6339271                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        14723                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     13162295                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                62272714                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10516                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14723                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        16826                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        14723                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              56788                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          19874897                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               19874897                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          19874897                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10516                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     25746189                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14723                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16968171                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        16826                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      6339271                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        14723                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     13162295                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               82147611                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               146116383                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23189011                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19097412                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1934315                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9416023                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8675687                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2438557                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87620                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104542736                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128110093                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23189011                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11114244                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27204051                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6272671                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6241104                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12111505                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1574562                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    142294276                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.096659                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.538960                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       115090225     80.88%     80.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2784277      1.96%     82.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2367268      1.66%     84.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2382946      1.67%     86.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2264393      1.59%     87.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1126588      0.79%     88.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779202      0.55%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1980026      1.39%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13519351      9.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    142294276                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.158702                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.876767                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103362543                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7666459                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26855032                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110299                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4299934                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3732042                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6452                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154521446                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51059                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4299934                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103880077                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4932811                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1554056                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26438711                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1188679                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153064925                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3952                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        401971                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       626241                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        35608                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214158154                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713436639                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713436639                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45898929                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33587                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17565                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3820268                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15193453                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7900724                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       310398                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1691993                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149198305                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33584                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139242188                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108802                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25228848                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57233419                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1540                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    142294276                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.978551                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.579435                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84876033     59.65%     59.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23748760     16.69%     76.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11968433      8.41%     84.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7814945      5.49%     90.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6905808      4.85%     95.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2702393      1.90%     96.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3064914      2.15%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1116874      0.78%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        96116      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    142294276                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976653     74.91%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        155321     11.91%     86.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       171849     13.18%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    115002978     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013634      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14365732     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7843822      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139242188                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.952954                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1303823                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009364                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    422191277                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174461422                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135125477                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140546011                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201748                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2981324                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1147                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          695                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       159054                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          591                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4299934                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        4207008                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       261429                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149231889                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1164925                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15193453                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7900724                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17562                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        209122                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13115                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          695                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1151176                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085290                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2236466                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136866501                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14115261                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2375687                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21957312                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19298579                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842051                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.936695                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135131217                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135125477                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81550996                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221227409                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.924780                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368630                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26820532                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1959291                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137994342                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.887152                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.705700                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88886769     64.41%     64.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22512412     16.31%     80.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10813522      7.84%     88.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4817051      3.49%     92.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3764758      2.73%     94.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1535907      1.11%     95.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1561996      1.13%     97.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1094652      0.79%     97.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3007275      2.18%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137994342                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3007275                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           284229515                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302785047                       # The number of ROB writes
system.switch_cpus0.timesIdled                  58477                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3822107                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.461164                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.461164                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.684386                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.684386                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618492715                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186462553                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145885022                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               146116383                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21265756                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18638146                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1655845                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10555248                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10269031                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1477951                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51864                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    112141059                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             118214710                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21265756                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11746982                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24042357                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5422035                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2182608                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12781641                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1044605                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    142122526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.945734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.314710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       118080169     83.08%     83.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1208078      0.85%     83.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2211226      1.56%     85.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1856278      1.31%     86.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3407234      2.40%     89.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3686333      2.59%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          803153      0.57%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          629262      0.44%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10240793      7.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    142122526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.145540                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.809045                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       111222805                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3283337                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23841305                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23511                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3751567                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2280106                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4941                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     133376580                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1314                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3751567                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       111671348                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1693836                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       765411                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23404634                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       835729                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     132429617                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         83805                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       518059                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    175859522                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    600837899                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    600837899                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    141813384                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        34046123                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18884                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9450                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2598588                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22066420                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4275367                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        79628                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       952917                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         130879622                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18882                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        122965494                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        99981                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21741930                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46552044                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    142122526                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.865208                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.477013                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     90932961     63.98%     63.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20854146     14.67%     78.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10471918      7.37%     86.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6860172      4.83%     90.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7151690      5.03%     95.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3699208      2.60%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1661661      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       411930      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78840      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    142122526                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         309031     59.91%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        130103     25.22%     85.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76725     14.87%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     97050131     78.92%     78.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1028507      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9434      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20632995     16.78%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4244427      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     122965494                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.841559                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             515859                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004195                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    388669353                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    152640742                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    120186117                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     123481353                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       230554                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3998798                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          308                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       132248                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3751567                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1180540                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        50149                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    130898504                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        45958                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22066420                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4275367                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9450                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32353                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          187                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          308                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       801268                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       984434                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1785702                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    121642537                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20314345                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1322956                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24558585                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18738799                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4244240                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.832504                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             120294015                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            120186117                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         69415911                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        164734617                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.822537                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421380                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95296800                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    108238070                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22661399                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1660367                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    138370959                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.782231                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.658863                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     98179882     70.95%     70.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15592631     11.27%     82.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11273082      8.15%     90.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2521847      1.82%     92.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2869406      2.07%     94.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1018845      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4251832      3.07%     98.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       856579      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1806855      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    138370959                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95296800                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     108238070                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22210738                       # Number of memory references committed
system.switch_cpus1.commit.loads             18067619                       # Number of loads committed
system.switch_cpus1.commit.membars               9432                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16951298                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         94481155                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1461842                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1806855                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           267463573                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          265550591                       # The number of ROB writes
system.switch_cpus1.timesIdled                  41439                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3993857                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95296800                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            108238070                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95296800                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.533277                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.533277                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.652198                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.652198                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       562823688                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      157866064                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139956641                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18864                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               146116367                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24481209                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20056930                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2075941                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9959242                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9671362                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2505936                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95415                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    108631724                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             131410014                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24481209                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12177298                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28466602                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6216693                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4370538                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12709554                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1622858                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    145591742                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.104430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.529671                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       117125140     80.45%     80.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2297556      1.58%     82.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3899350      2.68%     84.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2269289      1.56%     86.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1773885      1.22%     87.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1564133      1.07%     88.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          959732      0.66%     89.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2404042      1.65%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13298615      9.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    145591742                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167546                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.899352                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       107942874                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5586506                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27866061                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        73696                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4122599                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4012766                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     158399973                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4122599                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       108489085                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         618076                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4035254                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27375773                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       950950                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     157323931                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         96954                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       548463                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    222126829                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    731919830                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    731919830                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    177821939                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        44304783                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35382                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17718                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2764617                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14617068                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7470168                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        72482                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1699730                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         152166965                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35382                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142837674                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        91642                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22676357                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     50301903                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           54                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    145591742                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.981084                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.544818                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     87308828     59.97%     59.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22371054     15.37%     75.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12043204      8.27%     83.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8950746      6.15%     89.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8725132      5.99%     95.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3226558      2.22%     97.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2453504      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       328096      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       184620      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    145591742                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         127117     28.01%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        169828     37.42%     65.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       156869     34.57%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120559743     84.40%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1933774      1.35%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17664      0.01%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12882105      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7444388      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142837674                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.977561                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             453814                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003177                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    431812546                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    174878944                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139786374                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143291488                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       291759                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3062434                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       122565                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4122599                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         413526                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        55232                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    152202347                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       790070                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14617068                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7470168                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17718                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         44738                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1194455                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1104287                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2298742                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140610673                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12557939                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2227001                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20002105                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19898842                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7444166                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.962320                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             139786437                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139786374                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82643720                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        228965317                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.956678                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360944                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103390347                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    127443155                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24759356                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35328                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2093380                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    141469143                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.900855                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.711001                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     89925989     63.57%     63.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24842587     17.56%     81.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9713405      6.87%     87.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5110862      3.61%     91.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4349760      3.07%     94.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2093831      1.48%     96.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       981736      0.69%     96.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1525223      1.08%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2925750      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    141469143                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103390347                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     127443155                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18902217                       # Number of memory references committed
system.switch_cpus2.commit.loads             11554621                       # Number of loads committed
system.switch_cpus2.commit.membars              17664                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18490646                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114731610                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2635865                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2925750                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           290745904                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          308529445                       # The number of ROB writes
system.switch_cpus2.timesIdled                  24298                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 524625                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103390347                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            127443155                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103390347                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.413250                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.413250                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.707589                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.707589                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       632316478                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      195175730                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      147880869                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35328                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               146116105                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22316923                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18396515                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1992253                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9153022                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8558869                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2342993                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        88175                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108758862                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122579113                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22316923                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10901862                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25622118                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5894366                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4037639                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12616711                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1649203                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    142287538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.057864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.478272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       116665420     81.99%     81.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1331291      0.94%     82.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1888577      1.33%     84.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2475467      1.74%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2775699      1.95%     87.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2065645      1.45%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1189277      0.84%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1749921      1.23%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12146241      8.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    142287538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.152734                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.838916                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107558467                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5638061                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25163976                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58348                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3868685                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3565339                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147922742                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1325                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3868685                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       108300641                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1092098                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3210312                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24483023                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1332773                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146942609                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1192                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        267989                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       551538                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          969                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    204920075                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    686465221                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    686465221                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    167461969                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37457938                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38800                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22453                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4027366                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13962647                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7255803                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       119813                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1580587                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142828587                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38773                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133678705                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        26381                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20529367                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48409383                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6081                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    142287538                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.939497                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.502668                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     85720269     60.24%     60.24% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22782817     16.01%     76.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12623959      8.87%     85.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8135553      5.72%     90.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7473063      5.25%     96.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2976552      2.09%     98.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1809833      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       516635      0.36%     99.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       248857      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    142287538                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          64407     22.80%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         94144     33.33%     56.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123930     43.87%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    112234177     83.96%     83.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2038613      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16347      0.01%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12189570      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7199998      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133678705                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.914880                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             282481                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002113                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    409953810                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    163397059                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    131125519                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133961186                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       327236                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2911861                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          149                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          332                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       172640                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          116                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3868685                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         831449                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       109961                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142867360                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1323699                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13962647                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7255803                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22427                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         84063                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          332                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1172192                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1124404                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2296596                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131869693                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12024158                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1809012                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19222868                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18480464                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7198710                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.902499                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             131125795                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            131125519                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76804981                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        208634949                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.897406                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368131                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     98074183                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    120537471                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22338681                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32692                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2024833                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    138418853                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.870817                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.679480                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     89557379     64.70%     64.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23491909     16.97%     81.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9228643      6.67%     88.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4749144      3.43%     91.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4140286      2.99%     94.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1990482      1.44%     96.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1724774      1.25%     97.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       811242      0.59%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2724994      1.97%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    138418853                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     98074183                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     120537471                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18133933                       # Number of memory references committed
system.switch_cpus3.commit.loads             11050774                       # Number of loads committed
system.switch_cpus3.commit.membars              16346                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17287887                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108648220                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2459493                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2724994                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           278570011                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          289621150                       # The number of ROB writes
system.switch_cpus3.timesIdled                  46239                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3828567                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           98074183                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            120537471                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     98074183                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.489853                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.489853                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.671207                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.671207                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       594204903                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181929641                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      138561081                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32692                       # number of misc regfile writes
system.l20.replacements                         24492                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          552821                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28588                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.337519                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            1.576537                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.397449                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3134.123762                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           958.902252                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000385                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000341                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.765167                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.234107                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        74055                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  74055                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           16137                       # number of Writeback hits
system.l20.Writeback_hits::total                16137                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        74055                       # number of demand (read+write) hits
system.l20.demand_hits::total                   74055                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        74055                       # number of overall hits
system.l20.overall_hits::total                  74055                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        24482                       # number of ReadReq misses
system.l20.ReadReq_misses::total                24492                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        24482                       # number of demand (read+write) misses
system.l20.demand_misses::total                 24492                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        24482                       # number of overall misses
system.l20.overall_misses::total                24492                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2732173                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7399499497                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7402231670                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2732173                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7399499497                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7402231670                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2732173                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7399499497                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7402231670                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        98537                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              98547                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        16137                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            16137                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        98537                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               98547                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        98537                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              98547                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.248455                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.248531                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.248455                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.248531                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.248455                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.248531                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 273217.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 302242.443305                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 302230.592438                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 273217.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 302242.443305                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 302230.592438                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 273217.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 302242.443305                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 302230.592438                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4733                       # number of writebacks
system.l20.writebacks::total                     4733                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        24482                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           24492                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        24482                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            24492                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        24482                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           24492                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2092853                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   5835718514                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   5837811367                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2092853                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   5835718514                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   5837811367                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2092853                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   5835718514                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   5837811367                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.248455                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.248531                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.248455                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.248531                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.248455                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.248531                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 209285.300000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 238367.719712                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 238355.845460                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 209285.300000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 238367.719712                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 238355.845460                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 209285.300000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 238367.719712                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 238355.845460                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         16150                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          149266                       # Total number of references to valid blocks.
system.l21.sampled_refs                         20246                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.372617                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           67.902446                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     2.756954                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3134.111278                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           891.229322                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.016578                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000673                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.765164                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.217585                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        31056                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  31056                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7998                       # number of Writeback hits
system.l21.Writeback_hits::total                 7998                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        31056                       # number of demand (read+write) hits
system.l21.demand_hits::total                   31056                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        31056                       # number of overall hits
system.l21.overall_hits::total                  31056                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        16135                       # number of ReadReq misses
system.l21.ReadReq_misses::total                16149                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        16135                       # number of demand (read+write) misses
system.l21.demand_misses::total                 16149                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        16135                       # number of overall misses
system.l21.overall_misses::total                16149                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4324504                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   5309947674                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     5314272178                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4324504                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   5309947674                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      5314272178                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4324504                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   5309947674                       # number of overall miss cycles
system.l21.overall_miss_latency::total     5314272178                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        47191                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              47205                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7998                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7998                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        47191                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               47205                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        47191                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              47205                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.341908                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.342104                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.341908                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.342104                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.341908                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.342104                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 308893.142857                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 329094.990641                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 329077.477119                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 308893.142857                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 329094.990641                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 329077.477119                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 308893.142857                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 329094.990641                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 329077.477119                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2496                       # number of writebacks
system.l21.writebacks::total                     2496                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        16135                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           16149                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        16135                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            16149                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        16135                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           16149                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3431066                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   4278006502                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   4281437568                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3431066                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   4278006502                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   4281437568                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3431066                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   4278006502                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   4281437568                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.341908                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.342104                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.341908                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.342104                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.341908                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.342104                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 245076.142857                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 265138.301952                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 265120.909530                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 245076.142857                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 265138.301952                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 265120.909530                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 245076.142857                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 265138.301952                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 265120.909530                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          6044                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          271874                       # Total number of references to valid blocks.
system.l22.sampled_refs                         10140                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.812032                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks                 112                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     6.803236                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2206.497891                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1770.698873                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.027344                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001661                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.538696                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.432300                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        27991                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  27991                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9146                       # number of Writeback hits
system.l22.Writeback_hits::total                 9146                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        27991                       # number of demand (read+write) hits
system.l22.demand_hits::total                   27991                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        27991                       # number of overall hits
system.l22.overall_hits::total                  27991                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         6028                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 6044                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         6028                       # number of demand (read+write) misses
system.l22.demand_misses::total                  6044                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         6028                       # number of overall misses
system.l22.overall_misses::total                 6044                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3796426                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1804623255                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1808419681                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3796426                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1804623255                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1808419681                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3796426                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1804623255                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1808419681                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        34019                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              34035                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9146                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9146                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        34019                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               34035                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        34019                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              34035                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.177195                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.177582                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.177195                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.177582                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.177195                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.177582                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 237276.625000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 299373.466324                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 299209.080245                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 237276.625000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 299373.466324                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 299209.080245                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 237276.625000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 299373.466324                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 299209.080245                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3646                       # number of writebacks
system.l22.writebacks::total                     3646                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         6028                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            6044                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         6028                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             6044                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         6028                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            6044                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2774351                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1419455364                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1422229715                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2774351                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1419455364                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1422229715                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2774351                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1419455364                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1422229715                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.177195                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.177582                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.177195                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.177582                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.177195                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.177582                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 173396.937500                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 235477.001327                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 235312.659662                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 173396.937500                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 235477.001327                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 235312.659662                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 173396.937500                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 235477.001327                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 235312.659662                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         12532                       # number of replacements
system.l23.tagsinuse                      4095.977951                       # Cycle average of tags in use
system.l23.total_refs                          390556                       # Total number of references to valid blocks.
system.l23.sampled_refs                         16628                       # Sample count of references to valid blocks.
system.l23.avg_refs                         23.487852                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           88.019969                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     3.197149                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2730.419029                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1274.341804                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.021489                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000781                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.666606                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.311119                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999995                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        38853                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  38853                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           22966                       # number of Writeback hits
system.l23.Writeback_hits::total                22966                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        38853                       # number of demand (read+write) hits
system.l23.demand_hits::total                   38853                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        38853                       # number of overall hits
system.l23.overall_hits::total                  38853                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        12512                       # number of ReadReq misses
system.l23.ReadReq_misses::total                12526                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            5                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        12517                       # number of demand (read+write) misses
system.l23.demand_misses::total                 12531                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        12517                       # number of overall misses
system.l23.overall_misses::total                12531                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3798466                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   4051097918                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     4054896384                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      1634213                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      1634213                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3798466                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   4052732131                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      4056530597                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3798466                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   4052732131                       # number of overall miss cycles
system.l23.overall_miss_latency::total     4056530597                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        51365                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              51379                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        22966                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            22966                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            5                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        51370                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               51384                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        51370                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              51384                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.243590                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.243796                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.243664                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.243870                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.243664                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.243870                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst       271319                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 323777.007513                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 323718.376497                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 326842.600000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 326842.600000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst       271319                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 323778.232084                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 323719.623095                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst       271319                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 323778.232084                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 323719.623095                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                8024                       # number of writebacks
system.l23.writebacks::total                     8024                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        12512                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           12526                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        12517                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            12531                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        12517                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           12531                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2903340                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   3251507453                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   3254410793                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      1315213                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      1315213                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2903340                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   3252822666                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   3255726006                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2903340                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   3252822666                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   3255726006                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.243590                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.243796                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.243664                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.243870                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.243664                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.243870                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 207381.428571                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 259871.119965                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 259812.453537                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 263042.600000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 263042.600000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 207381.428571                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 259872.386834                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 259813.742399                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 207381.428571                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 259872.386834                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 259813.742399                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.956933                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012119156                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840216.647273                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.956933                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015957                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881341                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12111495                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12111495                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12111495                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12111495                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12111495                       # number of overall hits
system.cpu0.icache.overall_hits::total       12111495                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2920173                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2920173                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2920173                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2920173                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2920173                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2920173                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12111505                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12111505                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12111505                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12111505                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12111505                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12111505                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 292017.300000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 292017.300000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 292017.300000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 292017.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 292017.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 292017.300000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2815173                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2815173                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2815173                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2815173                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2815173                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2815173                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 281517.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 281517.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 281517.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 281517.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 281517.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 281517.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 98537                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191222933                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98793                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1935.591925                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.513743                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.486257                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916069                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083931                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10958508                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10958508                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709410                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709410                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17171                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17171                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18667918                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18667918                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18667918                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18667918                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       410552                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       410552                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          115                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          115                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       410667                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        410667                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       410667                       # number of overall misses
system.cpu0.dcache.overall_misses::total       410667                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  51919342065                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  51919342065                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     14798922                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     14798922                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  51934140987                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  51934140987                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  51934140987                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  51934140987                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11369060                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11369060                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19078585                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19078585                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19078585                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19078585                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036111                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036111                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021525                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021525                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021525                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021525                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 126462.280211                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 126462.280211                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 128686.278261                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 128686.278261                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 126462.903002                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 126462.903002                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 126462.903002                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 126462.903002                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        16137                       # number of writebacks
system.cpu0.dcache.writebacks::total            16137                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       312015                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       312015                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       312130                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       312130                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       312130                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       312130                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        98537                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        98537                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        98537                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        98537                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        98537                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        98537                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  12488785925                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  12488785925                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  12488785925                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  12488785925                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  12488785925                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  12488785925                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008667                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008667                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005165                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005165                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005165                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005165                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 126742.096116                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 126742.096116                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 126742.096116                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 126742.096116                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 126742.096116                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 126742.096116                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.995552                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924247615                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708405.942699                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995552                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12781625                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12781625                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12781625                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12781625                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12781625                       # number of overall hits
system.cpu1.icache.overall_hits::total       12781625                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5101755                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5101755                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5101755                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5101755                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5101755                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5101755                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12781641                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12781641                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12781641                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12781641                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12781641                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12781641                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 318859.687500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 318859.687500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 318859.687500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 318859.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 318859.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 318859.687500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4440704                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4440704                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4440704                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4440704                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4440704                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4440704                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 317193.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 317193.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 317193.142857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 317193.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 317193.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 317193.142857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47191                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227489328                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47447                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4794.598773                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.442862                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.557138                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.825949                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.174051                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18377003                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18377003                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4124239                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4124239                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9450                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9450                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9432                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9432                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22501242                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22501242                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22501242                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22501242                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       182074                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       182074                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       182074                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        182074                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       182074                       # number of overall misses
system.cpu1.dcache.overall_misses::total       182074                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  35058309727                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  35058309727                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  35058309727                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  35058309727                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  35058309727                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  35058309727                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18559077                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18559077                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4124239                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4124239                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9432                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9432                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22683316                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22683316                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22683316                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22683316                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009811                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009811                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008027                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008027                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008027                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008027                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 192549.785950                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 192549.785950                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 192549.785950                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 192549.785950                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 192549.785950                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 192549.785950                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7998                       # number of writebacks
system.cpu1.dcache.writebacks::total             7998                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       134883                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       134883                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       134883                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       134883                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       134883                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       134883                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47191                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47191                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47191                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47191                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47191                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47191                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   7467234710                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7467234710                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   7467234710                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7467234710                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   7467234710                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7467234710                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002080                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002080                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002080                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002080                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 158234.297006                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 158234.297006                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 158234.297006                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 158234.297006                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 158234.297006                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 158234.297006                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.028004                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1019060102                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2205757.796537                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.028004                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024083                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738827                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12709537                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12709537                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12709537                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12709537                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12709537                       # number of overall hits
system.cpu2.icache.overall_hits::total       12709537                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4203054                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4203054                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4203054                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4203054                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4203054                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4203054                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12709554                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12709554                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12709554                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12709554                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12709554                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12709554                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 247238.470588                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 247238.470588                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 247238.470588                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 247238.470588                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 247238.470588                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 247238.470588                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3929229                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3929229                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3929229                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3929229                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3929229                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3929229                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 245576.812500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 245576.812500                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 245576.812500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 245576.812500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 245576.812500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 245576.812500                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 34018                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               163854392                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34274                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4780.719846                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.046340                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.953660                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902525                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097475                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9366067                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9366067                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7312268                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7312268                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17691                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17691                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17664                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17664                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16678335                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16678335                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16678335                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16678335                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        87076                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        87076                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        87076                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         87076                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        87076                       # number of overall misses
system.cpu2.dcache.overall_misses::total        87076                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   9666966853                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9666966853                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   9666966853                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9666966853                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   9666966853                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9666966853                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9453143                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9453143                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7312268                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7312268                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17664                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17664                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16765411                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16765411                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16765411                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16765411                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009211                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009211                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005194                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005194                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005194                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005194                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 111017.580654                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 111017.580654                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 111017.580654                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 111017.580654                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 111017.580654                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 111017.580654                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9146                       # number of writebacks
system.cpu2.dcache.writebacks::total             9146                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        53057                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        53057                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        53057                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        53057                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        53057                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        53057                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        34019                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        34019                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        34019                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        34019                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        34019                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        34019                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3679851208                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3679851208                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3679851208                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3679851208                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3679851208                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3679851208                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003599                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003599                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002029                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002029                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002029                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002029                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 108170.469679                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 108170.469679                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 108170.469679                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 108170.469679                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 108170.469679                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 108170.469679                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995933                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015840115                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043943.893360                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995933                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12616694                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12616694                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12616694                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12616694                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12616694                       # number of overall hits
system.cpu3.icache.overall_hits::total       12616694                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4552835                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4552835                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4552835                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4552835                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4552835                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4552835                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12616711                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12616711                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12616711                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12616711                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12616711                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12616711                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 267813.823529                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 267813.823529                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 267813.823529                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 267813.823529                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 267813.823529                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 267813.823529                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3914666                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3914666                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3914666                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3914666                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3914666                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3914666                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       279619                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total       279619                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst       279619                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total       279619                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst       279619                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total       279619                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51369                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172501477                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51625                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3341.432969                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.237314                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.762686                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911083                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088917                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8952389                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8952389                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7046358                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7046358                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17223                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17223                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16346                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16346                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15998747                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15998747                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15998747                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15998747                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       148983                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       148983                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3120                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3120                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       152103                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        152103                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       152103                       # number of overall misses
system.cpu3.dcache.overall_misses::total       152103                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  23149885729                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  23149885729                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    808068668                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    808068668                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  23957954397                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  23957954397                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  23957954397                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  23957954397                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9101372                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9101372                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7049478                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7049478                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16346                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16346                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16150850                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16150850                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16150850                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16150850                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016369                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016369                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000443                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000443                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009418                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009418                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009418                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009418                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 155386.089212                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 155386.089212                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 258996.367949                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 258996.367949                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 157511.386343                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 157511.386343                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 157511.386343                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 157511.386343                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1697315                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 188590.555556                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        22966                       # number of writebacks
system.cpu3.dcache.writebacks::total            22966                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        97618                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        97618                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3115                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3115                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       100733                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       100733                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       100733                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       100733                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51365                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51365                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51370                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51370                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51370                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51370                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   6700835209                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6700835209                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1675713                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1675713                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   6702510922                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6702510922                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   6702510922                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6702510922                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005644                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005644                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003181                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003181                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003181                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003181                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 130455.275168                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 130455.275168                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 335142.600000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 335142.600000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 130475.198014                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 130475.198014                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 130475.198014                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 130475.198014                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
