\usepackage[]{glossaries}
\makeglossaries
\include{glossaryentries}

\newglossaryentry{aap}
{ name={AAP}
, description={}
, first={Analog Auto Placer (AAP)}
, long={Analog Auto Placer}
}
\newglossaryentry{abe}
{ name={ABE}
, description={}
, first={Advanced Boolean Engine (ABE)}
, long={Advanced Boolean Engine}
}
\newglossaryentry{adr}
{ name={ADR}
, description={}
, first={Activity-Driven Restructuring (ADR)}
, long={Activity-Driven Restructuring}
}
\newglossaryentry{aocv}
{ name={AOCV}
, description={}
, first={Advanced On-chip Variation (AOCV)}
, long={Advanced On-chip Variation}
}
\newglossaryentry{ade}
{ name={ADE}
, description={}
, first={Analog Design Environment (ADE)}
, long={Analog Design Environment}
}
\newglossaryentry{ael}
{ name={AEL}
, description={}
, first={Analog Expression Language (AEL)}
, long={Analog Expression Language}
}
\newglossaryentry{aicm}
{ name={AICM}
, description={}
, first={Automatically-inserted Connect Module (AICM)}
, long={Automatically-inserted Connect Module}
}
\newglossaryentry{amu}
{ name={AMU}
, description={}
, first={Algorithm Memory Unit (AMU)}
, long={Algorithm Memory Unit}
}
\newglossaryentry{ams}
{ name={AMS}
, description={}
, first={Analog-Mixed-Signal (AMS)}
, long={Analog-Mixed-Signal}
}
\newglossaryentry{amsd}
{ name={AMSD}
, description={}
, first={AMS Designer (AMSD)}
, long={AMS Designer}
}
\newglossaryentry{aot}
{ name={AoT}
, description={}
, first={Analog on Top (AoT)}
, long={Analog on Top}
}
\newglossaryentry{aoi}
{ name={AOI}
, description={}
, first={AND-OR-invert (AOI)}
, long={AND-OR-invert}
}
\newglossaryentry{aps}
{ name={APS}
, description={}
, first={Accelerated Parallel Simulation (APS)}
, long={Accelerated Parallel Simulation}
}
\newglossaryentry{atpg}
{ name={ATPG}
, description={}
, first={Automatic Test Pattern Generation (ATPG)}
, long={Automatic Test Pattern Generation}
}
\newglossaryentry{avum}
{ name={AVUM}
, description={}
, first={AMS Virtuoso Use Model (AVUM)}
, long={AMS Virtuoso Use Model}
}
\newglossaryentry{awr}
{ name={AWR}
, description={}
, first={Applied Wave Research (AWR)}
, long={Applied Wave Research}
}
\newglossaryentry{axum}
{ name={AXUM}
, description={}
, first={AMS Xcelium Use Model (AXUM)}
, long={AMS Xcelium Use Model}
}
\newglossaryentry{api}
{ name={API}
, description={}
, first={Application Programming Interface (API)}
, long={Application Programming Interface}
}
\newglossaryentry{alu}
{ name={ALU}
, description={}
, first={Arithmetic Logic Unit (ALU)}
, long={Arithmetic Logic Unit}
}
\newglossaryentry{asic}
{ name={ASIC}
, description={}
, first={Application-Specific Integrated Circuit (ASIC)}
, long={Application-Specific Integrated Circuit}
}
\newglossaryentry{asg}
{ name={ASG}
, description={}
, first={Automatic Symbol Generator (ASG)}
, long={Automatic Symbol Generator}
}
\newglossaryentry{bcwc}
{ name={BCWC}
, description={}
, first={Best-Case/Worst-Case (BCWC)}
, long={Best-Case/Worst-Case}
}
\newglossaryentry{bdr}
{ name={BDR}
, description={}
, first={Block-based Discipline Resolution (BDR)}
, long={Block-based Discipline Resolution}
}
\newglossaryentry{bdu}
{ name={BDU}
, description={}
, first={Blackbox Design Unit (BDU)}
, long={Blackbox Design Unit}
}
\newglossaryentry{beol}
{ name={BEOL}
, description={}
, first={Back End of Line (BEOL)}
, long={Back End of Line}
}
\newglossaryentry{ber}
{ name={BER}
, description={}
, first={Bit Error Rate (BER)}
, long={Bit Error Rate}
}
\newglossaryentry{bga}
{ name={BGA}
, description={}
, first={Ball Grid Array (BGA)}
, long={Ball Grid Array}
}
\newglossaryentry{bicmos}
{ name={BiCMOS}
, description={}
, first={Bipolar Complementary Metal Oxide Silicon (BiCMOS)}
, long={Bipolar Complementary Metal Oxide Silicon}
}
\newglossaryentry{bsim}
{ name={BSIM}
, description={}
, first={Berkeley Short-Channel IGFET Model (BSIM)}
, long={Berkeley Short-Channel IGFET Model}
}
\newglossaryentry{bist}
{ name={BIST}
, description={}
, first={Built-in Self Test (BIST)}
, long={Built-in Self Test}
}
\newglossaryentry{cad}
{ name={CAD}
, description={}
, first={Computer Aided Design (CAD)}
, long={Computer Aided Design}
}
\newglossaryentry{cae}
{ name={CAE}
, description={}
, first={Constraint Aware Editing (CAE)}
, long={Constraint Aware Editing}
}
\newglossaryentry{can}
{ name={CAN}
, description={}
, first={Cadence Academic Network (CAN)}
, long={Cadence Academic Network}
}
\newglossaryentry{cas}
{ name={CAS}
, description={}
, first={Check Against Source (CAS)}
, long={Check Against Source}
}
\newglossaryentry{ccc}
{ name={CCC}
, description={}
, first={Channel Connected Component (CCC)}
, long={Channel Connected Component}
}
\newglossaryentry{ccd}
{ name={CCD}
, description={}
, first={Conformal Constraints Designer (CCD)}
, long={Conformal Constraints Designer}
}
\newglossaryentry{ccf}
{ name={CCF}
, description={}
, first={Clock Constraint File (CCF)}
, long={Clock Constraint File}
}
\newglossaryentry{ccl}
{ name={CCL}
, description={}
, first={Common Command Language (CCL)}
, long={Common Command Language}
}
\newglossaryentry{ccopt}
{ name={CCOpt}
, description={}
, first={Clock Concurrent Optimization (CCOpt)}
, long={Clock Concurrent Optimization}
}
\newglossaryentry{ccr}
{ name={CCR}
, description={}
, first={Cadence Change Request (CCR)}
, long={Cadence Change Request}
}
\newglossaryentry{ccs}
{ name={CCS}
, description={}
, first={Composite Current Source (CCS)}
, long={Composite Current Source}
}
\newglossaryentry{cda}
{ name={CDA}
, description={}
, first={Cadence Doc Assistant (CDA)}
, long={Cadence Doc Assistant}
}
\newglossaryentry{cdc}
{ name={CDC}
, description={}
, first={Clock Domain Crossing (CDC)}
, long={Clock Domain Crossing}
}
\newglossaryentry{cdf}
{ name={CDF}
, description={}
, first={Component Description Format (CDF)}
, long={Component Description Format}
}
\newglossaryentry{cdl}
{ name={CDL}
, description={}
, first={Circuit Description Language (CDL)}
, long={Circuit Description Language}
}
\newglossaryentry{cdm}
{ name={CDM}
, description={}
, first={Charge Device Model (CDM)}
, long={Charge Device Model}
}
\newglossaryentry{cdba}
{ name={CDBA}
, description={}
, first={Cadence Database API (CDBA)}
, long={Cadence Database API}
}
\newglossaryentry{cds}
{ name={CDS}
, description={}
, first={Cadence Design Systems (CDS)}
, long={Cadence Design Systems}
}
\newglossaryentry{cif}
{ name={CIF}
, description={}
, first={Caltech Intermediate Format (CIF)}
, long={Caltech Intermediate Format}
}
\newglossaryentry{cel}
{ name={CEL}
, description={}
, first={CDF Expression Language (CEL)}
, long={CDF Expression Language}
}
\newglossaryentry{cfd}
{ name={CFD}
, description={}
, first={Computational Fluid Dynamics (CFD)}
, long={Computational Fluid Dynamics}
}
\newglossaryentry{cgic}
{ name={CGIC}
, description={}
, first={Clock-gating integrated cell (CGIC)}
, long={Clock-gating integrated cell}
}
\newglossaryentry{ciw}
{ name={CIW}
, description={}
, first={Command Interpreter Window (CIW)}
, long={Command Interpreter Window}
}
\newglossaryentry{cmi}
{ name={CMI}
, description={}
, first={Compile Module Interface (CMI)}
, long={Compile Module Interface}
}
\newglossaryentry{cmmmc}
{ name={CMMMC}
, description={}
, first={Concurrent Multi-Mode Multi Corner (CMMMC)}
, long={Concurrent Multi-Mode Multi Corner}
}
\newglossaryentry{cmi}
{ name={CMI}
, description={}
, first={Compile Module Interface (CMI)}
, long={Compile Module Interface}
}
\newglossaryentry{cmos}
{ name={CMOS}
, description={}
, first={Complementary Metal Oxide Silicon (CMOS)}
, long={Complementary Metal Oxide Silicon}
}
\newglossaryentry{cmp}
{ name={CMP}
, description={}
, first={Chemical Mechanical Polishing (CMP)}
, long={Chemical Mechanical Polishing}
}
\newglossaryentry{cpf}
{ name={CPF}
, description={}
, first={Common Power Format (CPF)}
, long={Common Power Format}
}
\newglossaryentry{cdb}
{ name={CDB}
, description={}
, first={Cadence Database (CDB)}
, long={Cadence Database}
}
\newglossaryentry{cle}
{ name={CLE}
, description={}
, first={Concurrent Layout Editing (CLE)}
, long={Concurrent Layout Editing}
}
\newglossaryentry{cmc}
{ name={CMC}
, description={}
, first={Compact Modeling Counsel (CMC)}
, long={Compact Modeling Counsel}
}
\newglossaryentry{cpg}
{ name={CPG}
, description={}
, first={Cadence Placement Guidance (CPG)}
, long={Cadence Placement Guidance}
}
\newglossaryentry{cph}
{ name={CPH}
, description={}
, first={Configure Physical Hierarchy (CPH)}
, long={Configure Physical Hierarchy}
}
\newglossaryentry{cppr}
{ name={CPPR}
, description={}
, first={Clock Path Pessimism Removal (CPPR)}
, long={Clock Path Pessimism Removal}
}
\newglossaryentry{cm}
{ name={CM}
, description={}
, first={Connect Modules (CM)}
, long={Connect Modules}
}
\newglossaryentry{cr}
{ name={CR}
, description={}
, first={Connect Rules (CR)}
, long={Connect Rules}
}
\newglossaryentry{crpr}
{ name={CRPR}
, description={}
, first={Clock Reconvergence Pessimism Removal (CRPR)}
, long={Clock Reconvergence Pessimism Removal}
}
\newglossaryentry{csa}
{ name={CSA}
, description={}
, first={Carry-Save Adder (CSA)}
, long={Carry-Save Adder}
}
\newglossaryentry{csr}
{ name={CSR}
, description={}
, first={Cadence Space-based Router (CSR)}
, long={Cadence Space-based Router}
}
\newglossaryentry{ctd}
{ name={CTD}
, description={}
, first={Clock Tree Debugger (CTD)}
, long={Clock Tree Debugger}
}
\newglossaryentry{cts}
{ name={CTS}
, description={}
, first={Clock Tree Synthesis (CTS)}
, long={Clock Tree Synthesis}
}
\newglossaryentry{cv}
{ name={CV}
, description={}
, first={Constraint Validation (CV)}
, long={Constraint Validation}
}
\newglossaryentry{cvd}
{ name={CVD}
, description={}
, first={Common User Interface (CVD)}
, long={Common User Interface}
}
\newglossaryentry{dbu}
{ name={DBU}
, description={}
, first={Database Units (DBU)}
, long={Database Units}
}
\newglossaryentry{dcu}
{ name={DCU}
, description={}
, first={Data Compare Unit (DCU)}
, long={Data Compare Unit}
}
\newglossaryentry{ddc}
{ name={DDC}
, description={}
, first={Define Device Correspondence (DDC)}
, long={Define Device Correspondence}
}
\newglossaryentry{ddpi}
{ name={DDPI}
, description={}
, first={Design Data Procedural Interface (DDPI)}
, long={Design Data Procedural Interface}
}
\newglossaryentry{dfii}
{ name={DFII}
, description={}
, first={Design Framework II (DFII)}
, long={Design Framework II}
}
\newglossaryentry{dfm}
{ name={DFM}
, description={}
, first={Design for Manufacturability (DFM)}
, long={Design for Manufacturability}
}
\newglossaryentry{dft}
{ name={DFT}
, description={}
, first={Design for Test (DFT)}
, long={Design for Test}
}
\newglossaryentry{dspf}
{ name={DSPF}
, description={}
, first={Detailed Standard Parasitic Format (DSPF)}
, long={Detailed Standard Parasitic Format}
}
\newglossaryentry{dibl}
{ name={DIBL}
, description={}
, first={Drain-induced barrier lowering (DIBL)}
, long={Drain-induced barrier lowering}
}
\newglossaryentry{dits}
{ name={DITS}
, description={}
, first={Drain-induced threshold shift (DITS)}
, long={Drain-induced threshold shift}
}
\newglossaryentry{dnl}
{ name={DNL}
, description={}
, first={Differential Nonlinearity (DNL)}
, long={Differential Nonlinearity}
}
\newglossaryentry{dmmmc}
{ name={DMMMC}
, description={}
, first={Distributed Multi-Mode Multi Corner (DMMMC)}
, long={Distributed Multi-Mode Multi Corner}
}
\newglossaryentry{dmim}
{ name={DMIM}
, description={}
, first={Double Metal Insulator Metal (DMIM)}
, long={Double Metal Insulator Metal}
}
\newglossaryentry{dms}
{ name={DMS}
, description={}
, first={Digital Centric Mixed-Signal (DMS)}
, long={Digital Centric Mixed-Signal}
}
\newglossaryentry{dot}
{ name={DoT}
, description={}
, first={Digital on Top (DoT)}
, long={Digital on Top}
}
\newglossaryentry{dpo}
{ name={DPO}
, description={}
, first={Dual Port Object (DPO)}
, long={Dual Port Object}
}
\newglossaryentry{dpl}
{ name={DPL}
, description={}
, first={Disembodied Property List (DPL)}
, long={Disembodied Property List}
}
\newglossaryentry{drs}
{ name={DRS}
, description={}
, first={Driver-Receiver Segregation (DRS)}
, long={Driver-Receiver Segregation}
}
\newglossaryentry{dpt}
{ name={DPT}
, description={}
, first={Double Patterning Technology (DPT)}
, long={Double Patterning Technology}
}
\newglossaryentry{dr}
{ name={DR}
, description={}
, first={Discipline Resolution (DR)}
, long={Discipline Resolution}
}
\newglossaryentry{drc}
{ name={DRC}
, description={}
, first={Design Rule Check (DRC)}
, long={Design Rule Check}
}
\newglossaryentry{drd}
{ name={DRD}
, description={}
, first={Design Rule Driven (DRD)}
, long={Design Rule Driven}
}
\newglossaryentry{drf}
{ name={DRF}
, description={}
, first={Dynamic Rule Filtering (DRF)}
, long={Dynamic Rule Filtering}
}
\newglossaryentry{drl}
{ name={DRL}
, description={}
, first={Device Recognition Layer (DRL)}
, long={Device Recognition Layer}
}
\newglossaryentry{drm}
{ name={DRM}
, description={}
, first={Design Rule Manual (DRM)}
, long={Design Rule Manual}
}
\newglossaryentry{drv}
{ name={DRV}
, description={}
, first={Design Rule Violation (DRV)}
, long={Design Rule Violation}
}
\newglossaryentry{dsta}
{ name={DSTA}
, description={}
, first={Detaild Standard Parasitic Format (DSTA)}
, long={Detaild Standard Parasitic Format}
}
\newglossaryentry{dsm}
{ name={DSM}
, description={}
, first={Deep-Submicron (DSM)}
, long={Deep-Submicron}
}
\newglossaryentry{dsm}
{ name={DSM}
, description={}
, first={Distributed Static Timing Analysis (DSM)}
, long={Distributed Static Timing Analysis}
}
\newglossaryentry{dut}
{ name={DUT}
, description={}
, first={Device under Test (DUT)}
, long={Device under Test}
}
\newglossaryentry{dvs}
{ name={DVS}
, description={}
, first={Dynamic Voltage Supply (DVS)}
, long={Dynamic Voltage Supply}
}
\newglossaryentry{ecc}
{ name={ECC}
, description={}
, first={Error-Correcting Codes (ECC)}
, long={Error-Correcting Codes}
}
\newglossaryentry{ecf}
{ name={ECF}
, description={}
, first={Early Clock Flow (ECF)}
, long={Early Clock Flow}
}
\newglossaryentry{eco}
{ name={ECO}
, description={}
, first={Engineering Change Order (ECO)}
, long={Engineering Change Order}
}
\newglossaryentry{ecsm}
{ name={ECSM}
, description={}
, first={Effective Current Source Model (ECSM)}
, long={Effective Current Source Model}
}
\newglossaryentry{eda}
{ name={EDA}
, description={}
, first={Electronic Design Automation (EDA)}
, long={Electronic Design Automation}
}
\newglossaryentry{edif}
{ name={EDIF}
, description={}
, first={Electronic Design Interchange Format (EDIF)}
, long={Electronic Design Interchange Format}
}
\newglossaryentry{em}
{ name={EM}
, description={}
, first={Electromigration (EM)}
, long={Electromigration}
}
\newglossaryentry{emh}
{ name={EMH}
, description={}
, first={Embedded Module Hierarchy (EMH)}
, long={Embedded Module Hierarchy}
}
\newglossaryentry{eip}
{ name={EIP}
, description={}
, first={Edit In Place (EIP)}
, long={Edit In Place}
}
\newglossaryentry{eiv}
{ name={EIV}
, description={}
, first={Effective Instance Voltage (EIV)}
, long={Effective Instance Voltage}
}
\newglossaryentry{emir}
{ name={EMIR}
, description={}
, first={Electromigration and IR-Drop (EMIR)}
, long={Electromigration and IR-Drop}
}
\newglossaryentry{enob}
{ name={ENOB}
, description={}
, first={Effective Number of Bits (ENOB)}
, long={Effective Number of Bits}
}
\newglossaryentry{eot}
{ name={EOT}
, description={}
, first={Equivalent Oxide Thickness (EOT)}
, long={Equivalent Oxide Thickness}
}
\newglossaryentry{era}
{ name={ERA}
, description={}
, first={Early Rail Analysis (ERA)}
, long={Early Rail Analysis}
}
\newglossaryentry{erc}
{ name={ERC}
, description={}
, first={Electrical Rule Check (ERC)}
, long={Electrical Rule Check}
}
\newglossaryentry{esd}
{ name={ESD}
, description={}
, first={Electrostatic Discharge (ESD)}
, long={Electrostatic Discharge}
}
\newglossaryentry{esr}
{ name={ESR}
, description={}
, first={Effective Series Resistance (ESR)}
, long={Effective Series Resistance}
}
\newglossaryentry{etl}
{ name={ETL}
, description={}
, first={Edge Triggered Latch (ETL)}
, long={Edge Triggered Latch}
}
\newglossaryentry{etm}
{ name={ETM}
, description={}
, first={Extracted Timing Model (ETM)}
, long={Extracted Timing Model}
}
\newglossaryentry{fet}
{ name={FET}
, description={}
, first={Field-Effect Transistor (FET)}
, long={Field-Effect Transistor}
}
\newglossaryentry{fbb}
{ name={FBB}
, description={}
, first={Forward Body Bias (FBB)}
, long={Forward Body Bias}
}
\newglossaryentry{fcu}
{ name={FCU}
, description={}
, first={Fuse Control Unit (FCU)}
, long={Fuse Control Unit}
}
\newglossaryentry{feol}
{ name={FEOL}
, description={}
, first={Front End of Line (FEOL)}
, long={Front End of Line}
}
\newglossaryentry{ff}
{ name={FF}
, description={}
, first={Flip-Flop (FF)}
, long={Flip-Flop}
}
\newglossaryentry{fgr}
{ name={FGR}
, description={}
, first={Fluid Guard Ring (FGR)}
, long={Fluid Guard Ring}
}
\newglossaryentry{fn}
{ name={FN}
, description={}
, first={Fowler-Nordheim (FN)}
, long={Fowler-Nordheim}
}
\newglossaryentry{fnl}
{ name={FNL}
, description={}
, first={Flat Netlister (FNL)}
, long={Flat Netlister}
}
\newglossaryentry{fpga}
{ name={FPGA}
, description={}
, first={Field-Programmable Gate Array (FPGA)}
, long={Field-Programmable Gate Array}
}
\newglossaryentry{fsdb}
{ name={FSDB}
, description={}
, first={Fast Signal Database (FSDB)}
, long={Fast Signal Database}
}
\newglossaryentry{fsm}
{ name={FSM}
, description={}
, first={Finite State Machine (FSM)}
, long={Finite State Machine}
}
\newglossaryentry{ftm}
{ name={FTM}
, description={}
, first={Full Timing Model (FTM)}
, long={Full Timing Model}
}
\newglossaryentry{gba}
{ name={GBA}
, description={}
, first={Graph-Based Analysis (GBA)}
, long={Graph-Based Analysis}
}
\newglossaryentry{gdm}
{ name={GDM}
, description={}
, first={Generic Design Management (GDM)}
, long={Generic Design Management}
}
\newglossaryentry{gdsii}
{ name={GDSII}
, description={}
, first={Graphical Design Station II (GDSII)}
, long={Graphical Design Station II}
}
\newglossaryentry{gfs}
{ name={GFS}
, description={}
, first={Generate From Source (GFS)}
, long={Generate From Source}
}
\newglossaryentry{gaa fet}
{ name={GAA FET}
, description={}
, first={Gates-All-Around FET (GAA FET)}
, long={Gates-All-Around FET}
}
\newglossaryentry{gidl}
{ name={GIDL}
, description={}
, first={Gate Induced Drain Leakage (GIDL)}
, long={Gate Induced Drain Leakage}
}
\newglossaryentry{gisl}
{ name={GISL}
, description={}
, first={Gate Induced Source Leakage (GISL)}
, long={Gate Induced Source Leakage}
}
\newglossaryentry{gld}
{ name={GLD}
, description={}
, first={Graphical LVS Debugger (GLD)}
, long={Graphical LVS Debugger}
}
\newglossaryentry{gls}
{ name={GLS}
, description={}
, first={Gate-Level Simulation (GLS)}
, long={Gate-Level Simulation}
}
\newglossaryentry{gpe}
{ name={GPE}
, description={}
, first={Grid Pattern Editor (GPE)}
, long={Grid Pattern Editor}
}
\newglossaryentry{gph}
{ name={GPH}
, description={}
, first={Generate Physical Hierarchy (GPH)}
, long={Generate Physical Hierarchy}
}
\newglossaryentry{gpm}
{ name={GPM}
, description={}
, first={Grid Pattern Mapping (GPM)}
, long={Grid Pattern Mapping}
}
\newglossaryentry{gsfs}
{ name={GSFS}
, description={}
, first={Generate Selected From Source (GSFS)}
, long={Generate Selected From Source}
}
\newglossaryentry{gtd}
{ name={GTD}
, description={}
, first={Global Timing Debug (GTD)}
, long={Global Timing Debug}
}
\newglossaryentry{hbt}
{ name={HBT}
, description={}
, first={Hetero-Junction Bipolar Transistor (HBT)}
, long={Hetero-Junction Bipolar Transistor}
}
\newglossaryentry{hbm}
{ name={HBM}
, description={}
, first={Human-Body Model (HBM)}
, long={Human-Body Model}
}
\newglossaryentry{hci}
{ name={HCI}
, description={}
, first={Hot Carrier Injection (HCI)}
, long={Hot Carrier Injection}
}
\newglossaryentry{hdl}
{ name={HDL}
, description={}
, first={Hardware Description Language (HDL)}
, long={Hardware Description Language}
}
\newglossaryentry{hed}
{ name={HED}
, description={}
, first={Hierarchy Editor (HED)}
, long={Hierarchy Editor}
}
\newglossaryentry{hmf}
{ name={HMF}
, description={}
, first={Hierarchical Metal Fill Database Flow (HMF)}
, long={Hierarchical Metal Fill Database Flow}
}
\newglossaryentry{hnl}
{ name={HNL}
, description={}
, first={Hierarchical Netlister (HNL)}
, long={Hierarchical Netlister}
}
\newglossaryentry{hpb}
{ name={HPB}
, description={}
, first={High Performance Blocking (HPB)}
, long={High Performance Blocking}
}
\newglossaryentry{hrcx}
{ name={HRCX}
, description={}
, first={Hierarchical Extraction (HRCX)}
, long={Hierarchical Extraction}
}
\newglossaryentry{hpm}
{ name={HPM}
, description={}
, first={Hierarchical Pattern Matching (HPM)}
, long={Hierarchical Pattern Matching}
}
\newglossaryentry{ibis}
{ name={IBIS}
, description={}
, first={I/O Buffer Information Specification (IBIS)}
, long={I/O Buffer Information Specification}
}
\newglossaryentry{icadvm}
{ name={ICADVM}
, description={}
, first={Integrated Circuit Advanced Node and Advanced Methodologies (ICADVM)}
, long={Integrated Circuit Advanced Node and Advanced Methodologies}
}
\newglossaryentry{ils}
{ name={ILS}
, description={}
, first={Internet Learning Series (ILS)}
, long={Internet Learning Series}
}
\newglossaryentry{ilt}
{ name={ILT}
, description={}
, first={Instructor-Led Training (ILT)}
, long={Instructor-Led Training}
}
\newglossaryentry{ice}
{ name={ICE}
, description={}
, first={Integration Constraint Editor (ICE)}
, long={Integration Constraint Editor}
}
\newglossaryentry{ict}
{ name={ICT}
, description={}
, first={Interconnect Technology (ICT)}
, long={Interconnect Technology}
}
\newglossaryentry{icrp}
{ name={ICRP}
, description={}
, first={IC Remote Processes (ICRP)}
, long={IC Remote Processes}
}
\newglossaryentry{itrs}
{ name={ITRS}
, description={}
, first={International Technology Roadmap for Semiconductors (ITRS)}
, long={International Technology Roadmap for Semiconductors}
}
\newglossaryentry{ie}
{ name={IE}
, description={}
, first={Interface Element (IE)}
, long={Interface Element}
}
\newglossaryentry{igfet}
{ name={IGFET}
, description={}
, first={Insulated-Gate Field-Effect Transistor (IGFET)}
, long={Insulated-Gate Field-Effect Transistor}
}
\newglossaryentry{ild}
{ name={ILD}
, description={}
, first={Inter-Layer Dielectric (ILD)}
, long={Inter-Layer Dielectric}
}
\newglossaryentry{ilm}
{ name={ILM}
, description={}
, first={Interface Logic Models (ILM)}
, long={Interface Logic Models}
}
\newglossaryentry{ipc}
{ name={IPC}
, description={}
, first={Interprocess Communication (IPC)}
, long={Interprocess Communication}
}
\newglossaryentry{iopt}
{ name={IOPT}
, description={}
, first={Incremental Optimization (IOPT)}
, long={Incremental Optimization}
}
\newglossaryentry{ise}
{ name={ISE}
, description={}
, first={Interactive Simulation Environment (ISE)}
, long={Interactive Simulation Environment}
}
\newglossaryentry{ip}
{ name={IP}
, description={}
, first={Intellectual Property (IP)}
, long={Intellectual Property}
}
\newglossaryentry{isl}
{ name={ISL}
, description={}
, first={Interactive Short Locator (ISL)}
, long={Interactive Short Locator}
}
\newglossaryentry{kcl}
{ name={KCL}
, description={}
, first={Kirchhoff’s Current Law (KCL)}
, long={Kirchhoff’s Current Law}
}
\newglossaryentry{kvl}
{ name={KVL}
, description={}
, first={Kirchhoff’s Voltage Law (KVL)}
, long={Kirchhoff’s Voltage Law}
}
\newglossaryentry{ldd}
{ name={LDD}
, description={}
, first={Lightly Doped Drain (LDD)}
, long={Lightly Doped Drain}
}
\newglossaryentry{lde}
{ name={LDE}
, description={}
, first={Layout-Dependent Effects (LDE)}
, long={Layout-Dependent Effects}
}
\newglossaryentry{lds}
{ name={LDS}
, description={}
, first={Low-Discrepancy Sequence (LDS)}
, long={Low-Discrepancy Sequence}
}
\newglossaryentry{lec}
{ name={LEC}
, description={}
, first={Logic Equivalence Checking (LEC)}
, long={Logic Equivalence Checking}
}
\newglossaryentry{lef}
{ name={LEF}
, description={}
, first={Library Exchange Format (LEF)}
, long={Library Exchange Format}
}
\newglossaryentry{lga}
{ name={LGA}
, description={}
, first={Land Grid Array (LGA)}
, long={Land Grid Array}
}
\newglossaryentry{lhs}
{ name={LHS}
, description={}
, first={Latin Hypercube Sampling (LHS)}
, long={Latin Hypercube Sampling}
}
\newglossaryentry{locos}
{ name={LOCOS}
, description={}
, first={Local Oxidation of Silicon (LOCOS)}
, long={Local Oxidation of Silicon}
}
\newglossaryentry{lpf}
{ name={LPF}
, description={}
, first={Low Pass Filter (LPF)}
, long={Low Pass Filter}
}
\newglossaryentry{lpp}
{ name={LPP}
, description={}
, first={Layer-Purpose Pair (LPP)}
, long={Layer-Purpose Pair}
}
\newglossaryentry{lrp}
{ name={LRP}
, description={}
, first={Least Resistive Path (LRP)}
, long={Least Resistive Path}
}
\newglossaryentry{lscs}
{ name={LSCS}
, description={}
, first={Large-Scale Cloud Simulation (LSCS)}
, long={Large-Scale Cloud Simulation}
}
\newglossaryentry{lsf}
{ name={LSF}
, description={}
, first={Load Sharing Facility (LSF)}
, long={Load Sharing Facility}
}
\newglossaryentry{lte}
{ name={LTE}
, description={}
, first={Local Truncation Error (LTE)}
, long={Local Truncation Error}
}
\newglossaryentry{lvf}
{ name={LVF}
, description={}
, first={Liberty Variation Format (LVF)}
, long={Liberty Variation Format}
}
\newglossaryentry{lvl}
{ name={LVL}
, description={}
, first={Layout Versus Layout (LVL)}
, long={Layout Versus Layout}
}
\newglossaryentry{lvs}
{ name={LVS}
, description={}
, first={Layout Versus Schematic (LVS)}
, long={Layout Versus Schematic}
}
\newglossaryentry{mbci}
{ name={MBCI}
, description={}
, first={Multibit Cell Inference (MBCI)}
, long={Multibit Cell Inference}
}
\newglossaryentry{mc}
{ name={MC}
, description={}
, first={Monte Carlo (MC)}
, long={Monte Carlo}
}
\newglossaryentry{mcp}
{ name={MCP}
, description={}
, first={Multicycle Path (MCP)}
, long={Multicycle Path}
}
\newglossaryentry{mis}
{ name={MIS}
, description={}
, first={Multi Input Switching (MIS)}
, long={Multi Input Switching}
}
\newglossaryentry{misfet}
{ name={MISFET}
, description={}
, first={Metal-Insulator Semiconductor FET (MISFET)}
, long={Metal-Insulator Semiconductor FET}
}
\newglossaryentry{mosfet}
{ name={MOSFET}
, description={}
, first={Metal-Oxide Semiconductor FET (MOSFET)}
, long={Metal-Oxide Semiconductor FET}
}
\newglossaryentry{mdl}
{ name={MDL}
, description={}
, first={Measurement Description Language (MDL)}
, long={Measurement Description Language}
}
\newglossaryentry{meol}
{ name={MEOL}
, description={}
, first={Middle End of Line (MEOL)}
, long={Middle End of Line}
}
\newglossaryentry{mim}
{ name={MIM}
, description={}
, first={Metal Insulator Metal (MIM)}
, long={Metal Insulator Metal}
}
\newglossaryentry{mm}
{ name={MM}
, description={}
, first={Machine Model (MM)}
, long={Machine Model}
}
\newglossaryentry{mmmc}
{ name={MMMC}
, description={}
, first={Multi-Mode Multi-Corner (MMMC)}
, long={Multi-Mode Multi-Corner}
}
\newglossaryentry{modgen}
{ name={MODGEN}
, description={}
, first={Module Generator (MODGEN)}
, long={Module Generator}
}
\newglossaryentry{mpc}
{ name={MPC}
, description={}
, first={Multiple Process Corner (MPC)}
, long={Multiple Process Corner}
}
\newglossaryentry{mpp}
{ name={MPP}
, description={}
, first={Multipart Path (MPP)}
, long={Multipart Path}
}
\newglossaryentry{mpt}
{ name={MPT}
, description={}
, first={Multi-Patterning Technology (MPT)}
, long={Multi-Patterning Technology}
}
\newglossaryentry{mpw}
{ name={MPW}
, description={}
, first={Multi-Project Wafer (MPW)}
, long={Multi-Project Wafer}
}
\newglossaryentry{msv}
{ name={MSV}
, description={}
, first={Multiple Supply Voltage (MSV)}
, long={Multiple Supply Voltage}
}
\newglossaryentry{mts}
{ name={MTS}
, description={}
, first={Multi-Technology Simulation (MTS)}
, long={Multi-Technology Simulation}
}
\newglossaryentry{nrhf}
{ name={NRHF}
, description={}
, first={NanoRoute High Frequency Router (NRHF)}
, long={NanoRoute High Frequency Router}
}
\newglossaryentry{ni}
{ name={NI}
, description={}
, first={National Instruments (NI)}
, long={National Instruments}
}
\newglossaryentry{ntbi}
{ name={NTBI}
, description={}
, first={Negative Bias Temperature Instability (NTBI)}
, long={Negative Bias Temperature Instability}
}
\newglossaryentry{nlp}
{ name={NLP}
, description={}
, first={Netlist property (NLP)}
, long={Netlist property}
}
\newglossaryentry{nldm}
{ name={NLDM}
, description={}
, first={Non-linear Delay Model (NLDM)}
, long={Non-linear Delay Model}
}
\newglossaryentry{nqs}
{ name={NQS}
, description={}
, first={Nonquasi-static (NQS)}
, long={Nonquasi-static}
}
\newglossaryentry{nt}
{ name={NT}
, description={}
, first={Near-Threshold (NT)}
, long={Near-Threshold}
}
\newglossaryentry{oa}
{ name={OA}
, description={}
, first={Open Access (OA)}
, long={Open Access}
}
\newglossaryentry{oai}
{ name={OAI}
, description={}
, first={OR-AND-invert (OAI)}
, long={OR-AND-invert}
}
\newglossaryentry{oasis}
{ name={OASIS}
, description={}
, first={Open Artwork System Interchange Standard (OASIS)}
, long={Open Artwork System Interchange Standard}
}
\newglossaryentry{obc}
{ name={OBC}
, description={}
, first={One-Button-Checker (OBC)}
, long={One-Button-Checker}
}
\newglossaryentry{ocv}
{ name={OCV}
, description={}
, first={On-Chip Variation (OCV)}
, long={On-Chip Variation}
}
\newglossaryentry{oomr}
{ name={OOMR}
, description={}
, first={Out-Of-Module Reference (OOMR)}
, long={Out-Of-Module Reference}
}
\newglossaryentry{oop}
{ name={OOP}
, description={}
, first={Out-of-Context Probing (OOP)}
, long={Out-of-Context Probing}
}
\newglossaryentry{opc}
{ name={OPC}
, description={}
, first={Optical Proximity Correction (OPC)}
, long={Optical Proximity Correction}
}
\newglossaryentry{opcg}
{ name={OPCG}
, description={}
, first={On-Product Clock Generation (OPCG)}
, long={On-Product Clock Generation}
}
\newglossaryentry{ossn}
{ name={OSSN}
, description={}
, first={Open Simulation System for Netlisting (OSSN)}
, long={Open Simulation System for Netlisting}
}
\newglossaryentry{pae}
{ name={PAE}
, description={}
, first={Process Antenna Effect (PAE)}
, long={Process Antenna Effect}
}
\newglossaryentry{pbkg}
{ name={PBKG}
, description={}
, first={Protected Backgate (PBKG)}
, long={Protected Backgate}
}
\newglossaryentry{pdk}
{ name={PDK}
, description={}
, first={Process Design Kit (PDK)}
, long={Process Design Kit}
}
\newglossaryentry{pex}
{ name={PEX}
, description={}
, first={Parasitic Extraction (PEX)}
, long={Parasitic Extraction}
}
\newglossaryentry{pip}
{ name={PIP}
, description={}
, first={Polysilicon Insulator Polysilicon (PIP)}
, long={Polysilicon Insulator Polysilicon}
}
\newglossaryentry{pla}
{ name={PLA}
, description={}
, first={Programmable Logic Array (PLA)}
, long={Programmable Logic Array}
}
\newglossaryentry{ple}
{ name={PLE}
, description={}
, first={Physical Layout Estimation (PLE)}
, long={Physical Layout Estimation}
}
\newglossaryentry{ppa}
{ name={PPA}
, description={}
, first={Performance, Power and Area (PPA)}
, long={Performance, Power and Area}
}
\newglossaryentry{pr}
{ name={PR}
, description={}
, first={Place and Route (PR)}
, long={Place and Route}
}
\newglossaryentry{pro}
{ name={PRO}
, description={}
, first={Process Rule Overrides (PRO)}
, long={Process Rule Overrides}
}
\newglossaryentry{pba}
{ name={PBA}
, description={}
, first={Path-Based Analysis (PBA)}
, long={Path-Based Analysis}
}
\newglossaryentry{pbrs}
{ name={PBRS}
, description={}
, first={Pseudo-Random Bit Sequence (PBRS)}
, long={Pseudo-Random Bit Sequence}
}
\newglossaryentry{pbsr}
{ name={PBSR}
, description={}
, first={Process-Based Save/Restart (PBSR)}
, long={Process-Based Save/Restart}
}
\newglossaryentry{pcd}
{ name={PCD}
, description={}
, first={PCell Designer (PCD)}
, long={PCell Designer}
}
\newglossaryentry{pd}
{ name={PD}
, description={}
, first={Phase Detector (PD)}
, long={Phase Detector}
}
\newglossaryentry{pdp}
{ name={PDP}
, description={}
, first={Power-Delay Product (PDP)}
, long={Power-Delay Product}
}
\newglossaryentry{peec}
{ name={PEEC}
, description={}
, first={Partial Element Equivalent Circuit (PEEC)}
, long={Partial Element Equivalent Circuit}
}
\newglossaryentry{perc}
{ name={PERC}
, description={}
, first={Programmable Electrical Rule Check (PERC)}
, long={Programmable Electrical Rule Check}
}
\newglossaryentry{plcc}
{ name={PLCC}
, description={}
, first={Plastic Leadless Chip Carrier (PLCC)}
, long={Plastic Leadless Chip Carrier}
}
\newglossaryentry{pll}
{ name={PLL}
, description={}
, first={Phase Locked Loop (PLL)}
, long={Phase Locked Loop}
}
\newglossaryentry{psf}
{ name={PSF}
, description={}
, first={Parameter Storage Format (PSF)}
, long={Parameter Storage Format}
}
\newglossaryentry{psn}
{ name={PSN}
, description={}
, first={Power Supply Network (PSN)}
, long={Power Supply Network}
}
\newglossaryentry{pss}
{ name={PSS}
, description={}
, first={Periodic Steady State (PSS)}
, long={Periodic Steady State}
}
\newglossaryentry{pmbist}
{ name={PMBIST}
, description={}
, first={Programmable Memory Built-In Self-Test (PMBIST)}
, long={Programmable Memory Built-In Self-Test}
}
\newglossaryentry{ptam}
{ name={PTAM}
, description={}
, first={Power Test Access Mechanism (PTAM)}
, long={Power Test Access Mechanism}
}
\newglossaryentry{pvl}
{ name={PVL}
, description={}
, first={Physical Verification Language (PVL)}
, long={Physical Verification Language}
}
\newglossaryentry{pvs}
{ name={PVS}
, description={}
, first={Physical Verification Solution (PVS)}
, long={Physical Verification Solution}
}
\newglossaryentry{pvt}
{ name={PVT}
, description={}
, first={Process, Voltage and Temperature (PVT)}
, long={Process, Voltage and Temperature}
}
\newglossaryentry{qor}
{ name={QOR}
, description={}
, first={Quality of Results (QOR)}
, long={Quality of Results}
}
\newglossaryentry{qrc}
{ name={QRC}
, description={}
, first={Quantus Extraction Solution (QRC)}
, long={Quantus Extraction Solution}
}
\newglossaryentry{rak}
{ name={RAK}
, description={}
, first={Rapid Adoption Kit (RAK)}
, long={Rapid Adoption Kit}
}
\newglossaryentry{rap}
{ name={RAP}
, description={}
, first={Rapid Analog Prototype (RAP)}
, long={Rapid Analog Prototype}
}
\newglossaryentry{rau}
{ name={RAU}
, description={}
, first={Redundancy Analysis Unit (RAU)}
, long={Redundancy Analysis Unit}
}
\newglossaryentry{rip}
{ name={RIP}
, description={}
, first={Receiver Input Peak Check (RIP)}
, long={Receiver Input Peak Check}
}
\newglossaryentry{rnm}
{ name={RNM}
, description={}
, first={Real Number Modeling (RNM)}
, long={Real Number Modeling}
}
\newglossaryentry{rod}
{ name={ROD}
, description={}
, first={Relative Object Design (ROD)}
, long={Relative Object Design}
}
\newglossaryentry{rop}
{ name={ROP}
, description={}
, first={Receiver Output Peak Check (ROP)}
, long={Receiver Output Peak Check}
}
\newglossaryentry{rsp}
{ name={RSP}
, description={}
, first={Related Snap Pattern (RSP)}
, long={Related Snap Pattern}
}
\newglossaryentry{rspf}
{ name={RSPF}
, description={}
, first={Reduced Standard Parasitic Format (RSPF)}
, long={Reduced Standard Parasitic Format}
}
\newglossaryentry{rtl}
{ name={RTL}
, description={}
, first={Register Transfer Logic (RTL)}
, long={Register Transfer Logic}
}
\newglossaryentry{rot}
{ name={ROT}
, description={}
, first={Rule of Thumb (ROT)}
, long={Rule of Thumb}
}
\newglossaryentry{rru}
{ name={RRU}
, description={}
, first={Repair Register Unit (RRU)}
, long={Repair Register Unit}
}
\newglossaryentry{sai}
{ name={SAI}
, description={}
, first={SoC Architecture Information (SAI)}
, long={SoC Architecture Information}
}
\newglossaryentry{saif}
{ name={SAIF}
, description={}
, first={Switching Activity Interchange Format (SAIF)}
, long={Switching Activity Interchange Format}
}
\newglossaryentry{scbe}
{ name={SCBE}
, description={}
, first={Substrate current induced body effect (SCBE)}
, long={Substrate current induced body effect}
}
\newglossaryentry{sdc}
{ name={SDC}
, description={}
, first={Standard Design Constraints (SDC)}
, long={Standard Design Constraints}
}
\newglossaryentry{sdf}
{ name={SDF}
, description={}
, first={Standard Delay Format (SDF)}
, long={Standard Delay Format}
}
\newglossaryentry{sdl}
{ name={SDL}
, description={}
, first={Schematic Driven Layout (SDL)}
, long={Schematic Driven Layout}
}
\newglossaryentry{sdp}
{ name={SDP}
, description={}
, first={Structured Data Paths (SDP)}
, long={Structured Data Paths}
}
\newglossaryentry{sdr}
{ name={SDR}
, description={}
, first={Simulation driven routing (SDR)}
, long={Simulation driven routing}
}
\newglossaryentry{se}
{ name={SE}
, description={}
, first={Simulation Environment (SE)}
, long={Simulation Environment}
}
\newglossaryentry{sff}
{ name={SFF}
, description={}
, first={Scan Flip-Flop (SFF)}
, long={Scan Flip-Flop}
}
\newglossaryentry{sge}
{ name={SGE}
, description={}
, first={Sun Grid Engine (SGE)}
, long={Sun Grid Engine}
}
\newglossaryentry{shdb}
{ name={SHDB}
, description={}
, first={Stylus Hierarchical Database (SHDB)}
, long={Stylus Hierarchical Database}
}
\newglossaryentry{she}
{ name={SHE}
, description={}
, first={Self Heating Effects (SHE)}
, long={Self Heating Effects}
}
\newglossaryentry{shm}
{ name={SHM}
, description={}
, first={Simulation History Manager (SHM)}
, long={Simulation History Manager}
}
\newglossaryentry{si}
{ name={SI}
, description={}
, first={Signal Integrity (SI)}
, long={Signal Integrity}
}
\newglossaryentry{si2}
{ name={Si2}
, description={}
, first={Silicon Integration Initiative (Si2)}
, long={Silicon Integration Initiative}
}
\newglossaryentry{siu}
{ name={SIU}
, description={}
, first={Sequence Iterator Unit (SIU)}
, long={Sequence Iterator Unit}
}
\newglossaryentry{sis}
{ name={SIS}
, description={}
, first={Single Input Switching (SIS)}
, long={Single Input Switching}
}
\newglossaryentry{skill}
{ name={SKILL}
, description={}
, first={Silicon Compiler Interface Language (SKILL)}
, long={Silicon Compiler Interface Language}
}
\newglossaryentry{smart}
{ name={SMART}
, description={}
, first={Signal integrity, Manufacturing Awareness, Routability, and Timing (SMART)}
, long={Signal integrity, Manufacturing Awareness, Routability, and Timing}
}
\newglossaryentry{smsc}
{ name={SMSC}
, description={}
, first={Single Mode Single Corner (SMSC)}
, long={Single Mode Single Corner}
}
\newglossaryentry{sna}
{ name={SNA}
, description={}
, first={Substrate Noise Analysis (SNA)}
, long={Substrate Noise Analysis}
}
\newglossaryentry{snr}
{ name={SNR}
, description={}
, first={Signal to Noise Ratio (SNR)}
, long={Signal to Noise Ratio}
}
\newglossaryentry{soa}
{ name={SOA}
, description={}
, first={Safe Operating Area (SOA)}
, long={Safe Operating Area}
}
\newglossaryentry{soac}
{ name={SOAC}
, description={}
, first={Safe Operating Area Check (SOAC)}
, long={Safe Operating Area Check}
}
\newglossaryentry{soc}
{ name={SoC}
, description={}
, first={System on a Chip (SoC)}
, long={System on a Chip}
}
\newglossaryentry{socv}
{ name={SOCV}
, description={}
, first={Statistical On-chip Variation (SOCV)}
, long={Statistical On-chip Variation}
}
\newglossaryentry{soi}
{ name={SOI}
, description={}
, first={Silicon-on-Insulator (SOI)}
, long={Silicon-on-Insulator}
}
\newglossaryentry{spd}
{ name={SPD}
, description={}
, first={Symbolic Placement of Devices (SPD)}
, long={Symbolic Placement of Devices}
}
\newglossaryentry{spf}
{ name={SPF}
, description={}
, first={Standard Parasitic Format (SPF)}
, long={Standard Parasitic Format}
}
\newglossaryentry{spice}
{ name={SPICE}
, description={}
, first={Simulation Program with Integrated Circuit Emphasis (SPICE)}
, long={Simulation Program with Integrated Circuit Emphasis}
}
\newglossaryentry{src}
{ name={SRC}
, description={}
, first={Schematic Rule Checker (SRC)}
, long={Schematic Rule Checker}
}
\newglossaryentry{sss}
{ name={SSS}
, description={}
, first={Simulation Snapshot (SSS)}
, long={Simulation Snapshot}
}
\newglossaryentry{sst2}
{ name={SST2}
, description={}
, first={Stanford Sentiment Treebank V2 (SST2)}
, long={Stanford Sentiment Treebank V2}
}
\newglossaryentry{ssta}
{ name={SSTA}
, description={}
, first={Statistical Static Timing Analysis (SSTA)}
, long={Statistical Static Timing Analysis}
}
\newglossaryentry{ssv}
{ name={SSV}
, description={}
, first={Silicon Signoff and Verification (SSV)}
, long={Silicon Signoff and Verification}
}
\newglossaryentry{sta}
{ name={STA}
, description={}
, first={Static Timing Analysis (STA)}
, long={Static Timing Analysis}
}
\newglossaryentry{sti}
{ name={STI}
, description={}
, first={Shallow Trench Isolation (STI)}
, long={Shallow Trench Isolation}
}
\newglossaryentry{sv}
{ name={SV}
, description={}
, first={System Verilog (SV)}
, long={System Verilog}
}
\newglossaryentry{svp}
{ name={SVP}
, description={}
, first={Silicon Virtual Prototype (SVP)}
, long={Silicon Virtual Prototype}
}
\newglossaryentry{svs}
{ name={SVS}
, description={}
, first={Schematic Versus Schematic (SVS)}
, long={Schematic Versus Schematic}
}
\newglossaryentry{tpr}
{ name={TPR}
, description={}
, first={Tanner Place and Route (TPR)}
, long={Tanner Place and Route}
}
\newglossaryentry{tat}
{ name={TAT}
, description={}
, first={Turnaround Time (TAT)}
, long={Turnaround Time}
}
\newglossaryentry{tcf}
{ name={TCF}
, description={}
, first={Toggle Count Format (TCF)}
, long={Toggle Count Format}
}
\newglossaryentry{tcl}
{ name={Tcl}
, description={}
, first={Tool Command Language (Tcl)}
, long={Tool Command Language}
}
\newglossaryentry{tddb}
{ name={TDDB}
, description={}
, first={Time Dependent Dielectric Breakdown (TDDB)}
, long={Time Dependent Dielectric Breakdown}
}
\newglossaryentry{tns}
{ name={TNS}
, description={}
, first={Total Negative Slack (TNS)}
, long={Total Negative Slack}
}
\newglossaryentry{tpa}
{ name={TPA}
, description={}
, first={Track Pattern Assistant (TPA)}
, long={Track Pattern Assistant}
}
\newglossaryentry{trp}
{ name={TRP}
, description={}
, first={Transfer Property Control (TRP)}
, long={Transfer Property Control}
}
\newglossaryentry{tsg}
{ name={TSG}
, description={}
, first={Text-to-Symbol Generator (TSG)}
, long={Text-to-Symbol Generator}
}
\newglossaryentry{tsv}
{ name={TSV}
, description={}
, first={Through-Silicon Via (TSV)}
, long={Through-Silicon Via}
}
\newglossaryentry{tw}
{ name={TW}
, description={}
, first={Timing Window (TW)}
, long={Timing Window}
}
\newglossaryentry{ucm}
{ name={UCM}
, description={}
, first={Universal Connect Modules (UCM)}
, long={Universal Connect Modules}
}
\newglossaryentry{ucn}
{ name={UCN}
, description={}
, first={Update Components and Nets (UCN)}
, long={Update Components and Nets}
}
\newglossaryentry{ulp}
{ name={ULP}
, description={}
, first={Update Layout Parameters (ULP)}
, long={Update Layout Parameters}
}
\newglossaryentry{unl}
{ name={UNL}
, description={}
, first={Unified Netlister (UNL)}
, long={Unified Netlister}
}
\newglossaryentry{upf}
{ name={UPF}
, description={}
, first={Unified Power Format (UPF)}
, long={Unified Power Format}
}
\newglossaryentry{usp}
{ name={USP}
, description={}
, first={Update Schematic Parameters (USP)}
, long={Update Schematic Parameters}
}
\newglossaryentry{vcd}
{ name={VCD}
, description={}
, first={Value Change Dump (VCD)}
, long={Value Change Dump}
}
\newglossaryentry{vco}
{ name={VCO}
, description={}
, first={Voltage Controlled Oscillator (VCO)}
, long={Voltage Controlled Oscillator}
}
\newglossaryentry{vcp}
{ name={VCP}
, description={}
, first={Virtuoso Custom Digital Placer (VCP)}
, long={Virtuoso Custom Digital Placer}
}
\newglossaryentry{vdi}
{ name={VDI}
, description={}
, first={Virtuoso Digital Implementation (VDI)}
, long={Virtuoso Digital Implementation}
}
\newglossaryentry{vdr}
{ name={VDR}
, description={}
, first={Voltage-Dependent Rules (VDR)}
, long={Voltage-Dependent Rules}
}
\newglossaryentry{vdsp}
{ name={VDSP}
, description={}
, first={Virtuoso Digital Signoff for Power (VDSP)}
, long={Virtuoso Digital Signoff for Power}
}
\newglossaryentry{vdst}
{ name={VDST}
, description={}
, first={Virtuoso Digital Signoff for Timing (VDST)}
, long={Virtuoso Digital Signoff for Timing}
}
\newglossaryentry{vipvs}
{ name={VIPVS}
, description={}
, first={Virtuoso Integrated Physical Verification System (VIPVS)}
, long={Virtuoso Integrated Physical Verification System}
}
\newglossaryentry{vfp}
{ name={VFP}
, description={}
, first={Virtuoso Floorplanner (VFP)}
, long={Virtuoso Floorplanner}
}
\newglossaryentry{vhdl}
{ name={VHDL}
, description={}
, first={Very High Speed Integrated Circuit HDL (VHDL)}
, long={Very High Speed Integrated Circuit HDL}
}
\newglossaryentry{viva}
{ name={ViVA}
, description={}
, first={Virtuoso Visualization and Analysis (ViVA)}
, long={Virtuoso Visualization and Analysis}
}
\newglossaryentry{vlm}
{ name={VLM}
, description={}
, first={Virtuoso Layout Optimize (VLM)}
, long={Virtuoso Layout Optimize}
}
\newglossaryentry{vls}
{ name={VLS}
, description={}
, first={Virtuoso Layout Suite (VLS)}
, long={Virtuoso Layout Suite}
}
\newglossaryentry{vls gxl}
{ name={VLS GXL}
, description={}
, first={Virtuoso Layout Suite GXL (VLS GXL)}
, long={Virtuoso Layout Suite GXL}
}
\newglossaryentry{vls l}
{ name={VLS L}
, description={}
, first={Virtuoso Layout Suite L (VLS L)}
, long={Virtuoso Layout Suite L}
}
\newglossaryentry{vls xl}
{ name={VLS XL}
, description={}
, first={Virtuoso Layout Suite XL (VLS XL)}
, long={Virtuoso Layout Suite XL}
}
\newglossaryentry{vmf}
{ name={VMF}
, description={}
, first={Virtual Metal Fill (VMF)}
, long={Virtual Metal Fill}
}
\newglossaryentry{vse}
{ name={VSE}
, description={}
, first={Virtuoso Schematic Editor (VSE)}
, long={Virtuoso Schematic Editor}
}
\newglossaryentry{vsr}
{ name={VSR}
, description={}
, first={Virtuoso Space-based Router (VSR)}
, long={Virtuoso Space-based Router}
}
\newglossaryentry{vvo}
{ name={VVO}
, description={}
, first={Virtuoso Variation Option (VVO)}
, long={Virtuoso Variation Option}
}
\newglossaryentry{wdf}
{ name={WDF}
, description={}
, first={Workshare Compare Delta File (WDF)}
, long={Workshare Compare Delta File}
}
\newglossaryentry{wdu}
{ name={WDU}
, description={}
, first={Whitebox Design Unit (WDU)}
, long={Whitebox Design Unit}
}
\newglossaryentry{wee}
{ name={WEE}
, description={}
, first={Wire-Edge Enlargement (WEE)}
, long={Wire-Edge Enlargement}
}
\newglossaryentry{wlm}
{ name={WLM}
, description={}
, first={Wire-Load Model (WLM)}
, long={Wire-Load Model}
}
\newglossaryentry{wns}
{ name={WNS}
, description={}
, first={Worst Negative Slack (WNS)}
, long={Worst Negative Slack}
}
\newglossaryentry{wpe}
{ name={WPE}
, description={}
, first={Well Proximity Effect (WPE)}
, long={Well Proximity Effect}
}
\newglossaryentry{wsp}
{ name={WSP}
, description={}
, first={Width Spacing Pattern (WSP)}
, long={Width Spacing Pattern}
}
