{"vcs1":{"timestamp_begin":1731906720.551766108, "rt":3.12, "ut":1.01, "st":0.28}}
{"vcselab":{"timestamp_begin":1731906723.757244241, "rt":1.75, "ut":0.35, "st":0.16}}
{"link":{"timestamp_begin":1731906725.631939816, "rt":0.45, "ut":0.14, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731906719.903328951}
{"VCS_COMP_START_TIME": 1731906719.903328951}
{"VCS_COMP_END_TIME": 1731906773.990351694}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+FUNC +notimingchecks"}
{"vcs1": {"peak_mem": 336524}}
{"stitch_vcselab": {"peak_mem": 231576}}
