12:30:05 **** Incremental Build of configuration Debug for project int_conv_APP_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 59742 C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/int_conv_HW.xpfm standalone_domain C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP_system/Debug/system.bif
sdcard_gen --xpfm C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/int_conv_HW.xpfm --sys_config int_conv_HW --bif C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP_system/Debug/system.bif --bitstream C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/_ide/bitstream/Conv_Accel_Top.bit --elf C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/Debug/int_conv_APP.elf,ps7_cortexa9_0
creating BOOT.BIN using C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/_ide/bitstream/Conv_Accel_Top.bit
Running C:/Xilinx/Vitis/2019.2/bin/bootgen  -image C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

12:30:10 Build Finished (took 4s.624ms)

