<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en-us">
    <head>
        <meta charset="utf-8">
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <meta http-equiv="content-type" content="text/html; charset=utf-8" />
        <meta name="viewport" content="width=device-width, initial-scale=1.0" />

        <title>Building the boot image from scratch &middot; lowRISC</title>
        <link rel="stylesheet" href="https://www.lowrisc.org/css/styles.combined.min.css" />
        <link rel="shortcut icon" href="https://www.lowrisc.org/favicon.ico" />
        <link rel="alternate" href="https://www.lowrisc.org/index.xml" type="application/rss+xml" title="lowRISC" />
        <link rel='stylesheet' href='https://fonts.googleapis.com/css?family=Source+Sans+Pro' type='text/css'>
        <link rel='stylesheet' href='https://fonts.googleapis.com/css?family=Exo+2' type='text/css'>
        <script>
        (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
        (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
        m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
        })(window,document,'script','//www.google-analytics.com/analytics.js','ga');

        ga('create', 'UA-53520714-1', 'auto');
        ga('send', 'pageview');
      </script>
  </head>

  <body data-page="article">
<div class="header">
  <header data-component="menu">

    <section class="outer-container">
      <div class="image">
        <a href="https://www.lowrisc.org"><img src="https://www.lowrisc.org/img/logo.svg"></a>
      </div>

      <div class="menu">
        <ul>
          
          <li><a href="/jobs/"> Jobs </a></li>
          
          <li><a href="/our-work/"> Our work </a></li>
          
          <li><a href="/community/"> Community </a></li>
          
          <li><a href="/blog/"> Blog </a></li>
          
          <li><a href="/about/"> About us </a></li>
          
          <li><a href="/docs/"> Docs </a></li>
          
        </ul>
      </div>
    </section>

  </header>
</div>









    <div class="article">
      <section class="outer-container">
        <div class="row">
            <div class="sixteen columns">
                <article class="li-article">
                
                  <p>
                    <a href="https://www.lowrisc.org/docs/tagged-memory-v0.1/">â‡¡ lowRISC tagged memory tutorial</a>
                  </p>
                
                    <header class="li-article-header">
                        <h1 class="li-article-title">Building the boot image from scratch</h1>
                        <span class="li-article-taxonomies">
                            

                            
                        </span>
                        
                        
                    </header>
                    <section>
                        

<h2 id="the-build-image-script:48ebbd00bd42f1546af7b694ecdf0195">The build image script</h2>

<p>You can rebuild most of the boot image from scratch using the
<code>build_image.sh</code> script:</p>

<pre><code># setup the RISCV environment variables
# setup the Xilinx environment variables
cd $TOP/fpga-zynq/zedboard
./build_image.sh
</code></pre>

<p>The individual steps needed to complete this process are described in
more detail below. Similar instructions are provided for the original Rocket chip <a href="https://github.com/ucb-bar/fpga-zynq#3--building-everything-from-scratch">here</a>.</p>

<h2 id="requirements:48ebbd00bd42f1546af7b694ecdf0195">Requirements</h2>

<ul>
<li>Xilinx Vivado 2014.4</li>
<li>Ensure <a href="http://www.xilinx.com/support/answers/63036.html">Xilinx patch 63036</a>  is installed otherwise the First Stage Boot Loader (FSBL) cannot be generated.</li>
</ul>

<h2 id="1-generating-the-fpga-bitstream:48ebbd00bd42f1546af7b694ecdf0195">1. Generating the FPGA bitstream</h2>

<p>The easiest way to generate a bitstream is to use the Makefile provided:</p>

<pre><code># set up the RISCV environment variables
# set up the Xilinx environment variables
cd $TOP/fpga-zynq/zedboard
# generate the FPGA Verilog code if not available
make rocket
# generate the Vivado project and compile it to a bitstream
make bitstream
</code></pre>

<p>Alternatively, using the GUI:</p>

<pre><code># set up the RISCV environment variables
# set up the Xilinx environment variables
cd $TOP/fpga-zynq/zedboard
# generate the FPGA Verilog code if not available
make rocket
# Start Vivado and load the project file:
make vivado
</code></pre>

<p>Then select &ldquo;Generate Bitstream&rdquo; in the &ldquo;Program and Debug&rdquo; menu.</p>

<p>Either way, a bitstream file should be generated at:</p>

<pre><code>zedboard_rocketchip/zedboard_rocketchip.runs/impl_1/rocketchip_wrapper.bit
</code></pre>

<h2 id="2-export-hardware-information-for-sdk:48ebbd00bd42f1546af7b694ecdf0195">2. Export hardware information for SDK</h2>

<p>Select <code>File-&gt;Export-&gt;Export Hardware</code>. In the &ldquo;Export Hardware&rdquo; panel
that appears, simply press &ldquo;OK&rdquo; with default options (there is no need
to tick the &ldquo;include bitstream&rdquo; option). The hardware information is
then exported to:</p>

<p><code>zedboard_rocketchip/zedboard_rocketchip.runs/impl_1/rocketchip_wrapper.bit</code></p>

<h2 id="3-building-the-first-stage-boot-loader-fsbl:48ebbd00bd42f1546af7b694ecdf0195">3. Building the First Stage Boot Loader (FSBL)</h2>

<p>Open the Xilinx SDK from the Vivado GUI (<code>File-&gt;Launch SDK</code>).</p>

<p>In the &ldquo;Launch SDK&rdquo; panel that appears, press &ldquo;OK&rdquo; with the default options. You should see the SDK window as below.</p>

<p><img src="../figures/xilinx_sdk.png" alt="Drawing" style="width: 500px;"/></p>

<p>Note: If there are error messages (e.g. <code>Hsi 55-1464 : Hardware
instant EMPTY not found in the design</code>), the Xilinx SDK probably
hasn&rsquo;t been patched as required. Please refer to this
<a href="http://www.xilinx.com/support/answers/63036.html">page</a> for
instructions on installing the patch. After patching Vivado 2014.4,
you will need to start from step 1. Remember to <code>make clean</code> before
<code>make rocket</code>.</p>

<p>To generate the FSBL, select <code>File-&gt;New-&gt;Application Project</code>. This
will open the &ldquo;New Projet&rdquo; panel (see below). In the &ldquo;Project name&rdquo;
field enter &ldquo;FSBL&rdquo;.</p>

<p><img src="../figures/fsbl_1.png" alt="Drawing" style="width: 500px;"/></p>

<p>Note: If you choose a different name, such as YOUR_FSBL, you need to
copy the generated elf file:
<code>zedboard_rocketchip/zedboard_rocketchip.sdk/YOUR_FSBL/Debug/YOUR_FSBL.elf</code>
to <code>fpga-images-zedboard/boot_image/zynq_fsbl.elf</code>.</p>

<p>Leaving all the options unchanged, press &ldquo;Next&rdquo;. In the &ldquo;Available Templates&rdquo; select &ldquo;Zynq FSBL&rdquo; and finally press &ldquo;Finish&rdquo;. The FSBL elf file will be generated and placed at:</p>

<p><code>zedboard_rocketchip/zedboard_rocketchip.sdk/FSBL/Debug/FSBL.elf</code></p>

<p><img src="../figures/fsbl_2.png" alt="Drawing" style="width: 500px;"/></p>

<h2 id="4-building-u-boot-for-the-zynq-arm-core:48ebbd00bd42f1546af7b694ecdf0195">4. Building u-boot for the Zynq ARM core</h2>

<p>This <a href="https://github.com/ucb-bar/fpga-zynq#34--building-u-boot-for-the-zynq-arm-core">step</a> is not normally required.</p>

<pre><code> # setup the RISCV environment variables
 # setup the Xilinx environment variables
 cd $TOP/fpga-zynq/zedboard
 make arm-uboot
</code></pre>

<p>The resulting <code>u-boot.elf</code> file is placed in <code>soft_build/u-boot.elf</code>.
Now copy this file to the <code>boot_image</code> directory:</p>

<pre><code>cp soft_build/u-boot.elf fpga-images-zedboard/boot_image/
</code></pre>

<h2 id="5-creating-the-fpga-boot-image-boot-bin:48ebbd00bd42f1546af7b694ecdf0195">5. Creating the FPGA boot image (<code>boot.bin</code>)</h2>

<p>The manual steps for completing this process are described <a href="https://github.com/ucb-bar/fpga-zynq#35--creating-bootbin">here</a>.</p>

<p>Alternatively, simply type:</p>

<pre><code> # setup the RISCV environment variables
 cd $TOP/fpga-zynq/zedboard
 rm fpga-images-zedboard/boot.bin
 make fpga-images-zedboard/boot.bin
</code></pre>

                    </section>
                </article>

        </div>
      </section>
    </div>
    
    <div class="row li-pagination article">
      <div class="eight columns">
        <div class="li-pagination-previous">
          &nbsp;
          
          Previous<br />
          &nbsp;
          <a href="https://www.lowrisc.org/docs/tagged-memory-v0.1/future/"> Future work</a>
          
        </div>
      </div>
      <div class="eight columns">
        <div class="li-pagination-next">
          &nbsp;
          
          Next<br />
          &nbsp;
          <a href="https://www.lowrisc.org/docs/tagged-memory-v0.1/fpga-ramdisk/"> Modifying the contents of the RAMdisk</a>
          
        </div>
      </div>
    </div>
    


        <footer>

          <section class="outer-container">



            <p>


            Unless otherwise noted, content on this site is licensed under a <a style="color:white" href="http://creativecommons.org/licenses/by-sa/4.0/" >Creative Commons Attribution-ShareAlike 4.0 International License</a>.
            </p>

          </section>

        </footer>
    </body>
</html>

    </body>
</html>

