
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.021686                       # Number of seconds simulated
sim_ticks                                 21685862000                       # Number of ticks simulated
final_tick                                21721128500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 238109                       # Simulator instruction rate (inst/s)
host_op_rate                                   263070                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               59004465                       # Simulator tick rate (ticks/s)
host_mem_usage                                 814080                       # Number of bytes of host memory used
host_seconds                                   367.53                       # Real time elapsed on the host
sim_insts                                    87512087                       # Number of instructions simulated
sim_ops                                      96685734                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  21721128500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst           3968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4312704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4316672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2220736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2220736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst              62                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           67386                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               67448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34699                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34699                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            182976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         198871689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             199054665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       182976                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           182976                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      102404783                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            102404783                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      102404783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           182976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        198871689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            301459449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     34699.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     67387.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002190584500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2038                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2039                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              171019                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              32727                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       67449                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      34699                       # Number of write requests accepted
system.mem_ctrls.readBursts                     67449                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    34699                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                4316672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2219712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4316736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2220736                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2192                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   21685905500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 67449                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                34699                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   51971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   15471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11968                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    546.310160                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   395.236957                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   356.693775                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          872      7.29%      7.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2816     23.53%     30.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1001      8.36%     39.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          830      6.94%     46.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          813      6.79%     52.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1487     12.42%     65.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          932      7.79%     73.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          501      4.19%     77.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2716     22.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11968                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2039                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.442864                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.244897                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    660.675247                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2037     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2039                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2038                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.009814                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.979929                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.008507                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1011     49.61%     49.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      0.54%     50.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1001     49.12%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      0.74%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2038                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4312704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2219712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 182976.355747352820                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 198871688.845017999411                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 102357563.651378020644                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        67387                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        34699                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      1936250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2481837500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 292956696750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31229.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36829.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8442799.41                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1219123750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2483773750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  337240000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18074.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.93                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36824.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       199.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       102.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    199.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    102.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      14.02                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    58972                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   31199                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.91                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     212298.88                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 42554400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 22614405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               241960320                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               90739260                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1226206800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            918150870                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             49233120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5012930550                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       935709600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1545079260                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            10085815935                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            465.087158                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          19544343750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     53336750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     518700000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   6116572750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2436806500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1569506250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  10990964500                       # Time in different power states
system.mem_ctrls_1.actEnergy                 42947100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 22819335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               240211020                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               90300780                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1220060400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            889377840                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             53080320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      5022237510                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       917172960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1560087540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            10059264195                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            463.862778                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          19595941000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     64464250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     516100000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   6196783750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2388187750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1509601000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  11010969500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  21721128500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                21124016                       # Number of BP lookups
system.cpu.branchPred.condPredicted          17045326                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            313011                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             13165528                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12974155                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.546408                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  416828                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              13587                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           58824                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              53371                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5453                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1989                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21721128500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21721128500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21721128500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  21721128500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     21721128500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         43371724                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            9633885                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100959399                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    21124016                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13444354                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      33418854                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  629184                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            65                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                   9429031                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 76749                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           43367411                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.562971                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.104892                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 20497289     47.26%     47.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2021244      4.66%     51.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  6104781     14.08%     66.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   476792      1.10%     67.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2602603      6.00%     73.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   369758      0.85%     73.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2707084      6.24%     80.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1716359      3.96%     84.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  6871501     15.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             43367411                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.487046                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.327770                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  7564069                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              15024753                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  18704266                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1761742                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 312581                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             12820842                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  2054                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              109707163                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 15814                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 312581                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  8365787                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 6724748                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         208324                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  19515514                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               8240457                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              108568824                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                2361574                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                2465194                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3302332                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           117717553                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             485053775                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        109848689                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps             104969990                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 12747551                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              10646                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          10654                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7758350                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             37522599                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             7168628                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           6573766                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           673309                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  106429334                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               16467                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 102947444                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             15397                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         9771837                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     22392429                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            956                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      43367411                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.373843                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.129594                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            12522836     28.88%     28.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5181657     11.95%     40.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             7226147     16.66%     57.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4827586     11.13%     68.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5205918     12.00%     80.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             4117648      9.49%     90.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3000805      6.92%     97.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              864519      1.99%     99.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              420295      0.97%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        43367411                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  770219     35.22%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1258066     57.52%     92.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                158838      7.26%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 9      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              59115510     57.42%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5896      0.01%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             37060729     36.00%     93.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             6765300      6.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              102947444                       # Type of FU issued
system.cpu.iq.rate                           2.373607                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2187123                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.021245                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          251464819                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         116219536                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    101415206                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              105134558                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads         11118413                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4196539                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       121738                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1992                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       675992                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       125152                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 312581                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 5870523                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                101450                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           106445801                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             70008                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              37522599                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              7168628                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               8715                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   2837                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 71966                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1992                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         180571                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       222585                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               403156                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             102422706                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              36625613                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            524738                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     43376775                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 19303555                       # Number of branches executed
system.cpu.iew.exec_stores                    6751162                       # Number of stores executed
system.cpu.iew.exec_rate                     2.361509                       # Inst execution rate
system.cpu.iew.wb_sent                      101790225                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     101415206                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  69782970                       # num instructions producing a value
system.cpu.iew.wb_consumers                 100241406                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.338279                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.696149                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         9771880                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           15511                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            311009                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     41943458                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.304864                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.799531                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     15019227     35.81%     35.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     10889745     25.96%     61.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3296996      7.86%     69.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1025666      2.45%     72.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1621181      3.87%     75.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1175429      2.80%     78.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2947565      7.03%     85.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1675221      3.99%     89.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4292428     10.23%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     41943458                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             87502343                       # Number of instructions committed
system.cpu.commit.committedOps               96673965                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       39818699                       # Number of memory references committed
system.cpu.commit.loads                      33326057                       # Number of loads committed
system.cpu.commit.membars                        7752                       # Number of memory barriers committed
system.cpu.commit.branches                   18659806                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  78808546                       # Number of committed integer instructions.
system.cpu.commit.function_calls               377339                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         56849443     58.81%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5823      0.01%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        33326057     34.47%     93.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        6492642      6.72%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          96673965                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4292428                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    144096797                       # The number of ROB reads
system.cpu.rob.rob_writes                   214315754                       # The number of ROB writes
system.cpu.timesIdled                              39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                            4313                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    87502343                       # Number of Instructions Simulated
system.cpu.committedOps                      96673965                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.495664                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.495664                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.017497                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.017497                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                101385493                       # number of integer regfile reads
system.cpu.int_regfile_writes                59733812                       # number of integer regfile writes
system.cpu.cc_regfile_reads                 414935927                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 50041626                       # number of cc regfile writes
system.cpu.misc_regfile_reads                42633549                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  31008                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  21721128500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1018.165332                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8282319                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             66932                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            123.742291                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.165332                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994302                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994302                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          276                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          663                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          63156106                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         63156106                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  21721128500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     25033087                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25033087                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      5811905                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5811905                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         7753                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         7753                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data         7752                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         7752                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     30844992                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         30844992                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     30844992                       # number of overall hits
system.cpu.dcache.overall_hits::total        30844992                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       153900                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        153900                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       529780                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       529780                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data       683680                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         683680                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       683680                       # number of overall misses
system.cpu.dcache.overall_misses::total        683680                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12873518000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12873518000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  46918250000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  46918250000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        37000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        37000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  59791768000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  59791768000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  59791768000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  59791768000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     25186987                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     25186987                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      6341685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6341685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7756                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7756                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         7752                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         7752                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     31528672                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31528672                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31528672                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31528672                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006110                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006110                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.083539                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.083539                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000387                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000387                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021684                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021684                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021684                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021684                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 83648.589994                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 83648.589994                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 88561.761486                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88561.761486                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 12333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 12333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 87455.780482                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 87455.780482                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 87455.780482                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 87455.780482                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        66626                       # number of writebacks
system.cpu.dcache.writebacks::total             66626                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       121563                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       121563                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       494369                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       494369                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       615932                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       615932                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       615932                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       615932                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        32337                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32337                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        35411                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35411                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        67748                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        67748                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        67748                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        67748                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2749573000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2749573000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3274003000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3274003000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6023576000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6023576000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6023576000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6023576000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001284                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001284                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002149                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002149                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002149                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002149                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 85028.697777                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85028.697777                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 92457.230804                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92457.230804                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 88911.495542                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88911.495542                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 88911.495542                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88911.495542                       # average overall mshr miss latency
system.cpu.dcache.replacements                  66932                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  21721128500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           593.987096                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 200                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                17                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             11.764706                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   593.987096                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.580066                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.580066                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          594                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          594                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.580078                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          18858131                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         18858131                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  21721128500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      9428938                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9428938                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      9428938                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9428938                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9428938                       # number of overall hits
system.cpu.icache.overall_hits::total         9428938                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst           93                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            93                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst           93                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             93                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           93                       # number of overall misses
system.cpu.icache.overall_misses::total            93                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7153500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7153500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst      7153500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7153500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7153500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7153500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9429031                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9429031                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      9429031                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9429031                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9429031                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9429031                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76919.354839                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76919.354839                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76919.354839                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76919.354839                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76919.354839                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76919.354839                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           17                       # number of writebacks
system.cpu.icache.writebacks::total                17                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           26                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           26                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           26                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           67                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           67                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst           67                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           67                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           67                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           67                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      5350000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5350000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      5350000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5350000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      5350000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5350000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79850.746269                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79850.746269                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79850.746269                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79850.746269                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79850.746269                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79850.746269                       # average overall mshr miss latency
system.cpu.icache.replacements                     17                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  21721128500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25202.262274                       # Cycle average of tags in use
system.l2.tags.total_refs                       70359                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35437                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.985467                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.636995                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       281.195973                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     24915.429306                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008581                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.760359                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.769112                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          276                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2785                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        27868                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1807                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1145032                       # Number of tag accesses
system.l2.tags.data_accesses                  1145032                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  21721128500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        66626                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            66626                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           17                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               17                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    42                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst              6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  6                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data           317                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               317                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                    6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  359                       # number of demand (read+write) hits
system.l2.demand_hits::total                      365                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   6                       # number of overall hits
system.l2.overall_hits::.cpu.data                 359                       # number of overall hits
system.l2.overall_hits::total                     365                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           35369                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35369                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               61                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        32019                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           32019                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                 61                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              67388                       # number of demand (read+write) misses
system.l2.demand_misses::total                  67449                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                61                       # number of overall misses
system.l2.overall_misses::.cpu.data             67388                       # number of overall misses
system.l2.overall_misses::total                 67449                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   3220415500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3220415500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst      5179000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5179000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   2697691000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2697691000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst      5179000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5918106500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5923285500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst      5179000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5918106500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5923285500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        66626                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        66626                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           17                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           17                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         35411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             35411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst           67                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             67                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        32336                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32336                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst               67                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            67747                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                67814                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst              67                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           67747                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               67814                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.998814                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998814                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.910448                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.910448                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.990197                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.990197                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.910448                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.994701                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.994618                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.910448                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.994701                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.994618                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91051.924001                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91051.924001                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 84901.639344                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84901.639344                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84252.818639                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84252.818639                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 84901.639344                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87821.370274                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87818.729707                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 84901.639344                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87821.370274                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87818.729707                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               34699                       # number of writebacks
system.l2.writebacks::total                     34699                       # number of writebacks
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data        35369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35369                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        32018                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        32018                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst            61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         67387                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             67448                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        67387                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            67448                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2866725500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2866725500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst      4549000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4549000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2377445000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2377445000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst      4549000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5244170500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5248719500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst      4549000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5244170500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5248719500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.998814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.910448                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.910448                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.990166                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.990166                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.910448                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.994686                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.994603                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.910448                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.994686                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.994603                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81051.924001                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81051.924001                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 74573.770492                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74573.770492                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74253.388719                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74253.388719                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 74573.770492                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77821.694095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77818.756672                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 74573.770492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77821.694095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77818.756672                       # average overall mshr miss latency
system.l2.replacements                          35437                       # number of replacements
system.membus.snoop_filter.tot_requests        102269                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        34822                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  21721128500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              32080                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34699                       # Transaction distribution
system.membus.trans_dist::CleanEvict              121                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35369                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35369                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32080                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       169718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 169718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6537472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6537472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             67449                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   67449    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               67449                       # Request fanout histogram
system.membus.reqLayer0.occupancy           253881500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          355117250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       134763                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        66919                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           67                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            620                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          618                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  21721128500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             32404                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       101325                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           17                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1044                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35411                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35411                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            67                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32336                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          153                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       202425                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                202578                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         5504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8599808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8605312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           35437                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2220736                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           103251                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006383                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.079878                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 102594     99.36%     99.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    655      0.63%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             103251                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          134024500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            103500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         101619499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.021690                       # Number of seconds simulated
sim_ticks                                 21690028000                       # Number of ticks simulated
final_tick                                21725294500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 238089                       # Simulator instruction rate (inst/s)
host_op_rate                                   263047                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               59010276                       # Simulator tick rate (ticks/s)
host_mem_usage                                 814364                       # Number of bytes of host memory used
host_seconds                                   367.56                       # Real time elapsed on the host
sim_insts                                    87512710                       # Number of instructions simulated
sim_ops                                      96686481                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  21725294500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst           6720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4314624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4321344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst         6720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          6720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2226496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2226496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           67416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               67521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34789                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34789                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            309820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         198922012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             199231831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       309820                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           309820                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      102650674                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            102650674                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      102650674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           309820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        198922012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            301882506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     34789.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     67416.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002190584500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2044                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2044                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              171229                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              32803                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       67521                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      34789                       # Number of write requests accepted
system.mem_ctrls.readBursts                     67521                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    34789                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                4321344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2224896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4321344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2226496                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2195                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   21689998000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 67521                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                34789                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   52007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   15498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12007                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    545.212626                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   393.802204                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   356.905859                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          893      7.44%      7.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2824     23.52%     30.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1003      8.35%     39.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          834      6.95%     46.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          814      6.78%     53.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1487     12.38%     65.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          933      7.77%     73.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          502      4.18%     77.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2717     22.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12007                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2044                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.393836                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.232964                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    659.867054                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2042     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2044                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2044                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.007828                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.977945                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.008499                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1016     49.71%     49.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      0.54%     50.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1002     49.02%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      0.73%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2044                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst         6720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4314624                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2224896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 309819.793685835728                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 198922011.534517139196                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 102576907.692327558994                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          105                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        67416                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        34789                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      3739250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2483554750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 293039796250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35611.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36839.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8423346.35                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1221275250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2487294000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  337605000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18087.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36837.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       199.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       102.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    199.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    102.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      14.02                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    59016                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   31257                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.85                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     212002.72                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 42768600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 22701690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               242274480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               91052460                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1226206800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            919061730                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             49238400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5013913230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       935709600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1545079260                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            10088643600                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            465.128196                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          19546364250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     53336750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     518700000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   6116572750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2436806500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1571519500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  10993117250                       # Time in different power states
system.mem_ctrls_1.actEnergy                 43111320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 22883850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               240418080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               90415620                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1220060400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            890248230                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             53080320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      5023266930                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       917172960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1560087540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            10061714640                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            463.886660                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          19598199250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     64464250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     516100000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   6196783750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2388187750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1511508750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  11013227750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  21725294500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                21124821                       # Number of BP lookups
system.cpu.branchPred.condPredicted          17045794                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            313106                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             13166035                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12974366                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.544216                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  416919                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              13599                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           58939                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              53377                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5562                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         2010                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21725294500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21725294500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21725294500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  21725294500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     21725294500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         43380056                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            9635072                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100962380                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    21124821                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13444662                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      33420842                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  629402                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           127                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                   9429503                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 76808                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           43370767                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.562855                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.104873                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 20500008     47.27%     47.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2021279      4.66%     51.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  6104841     14.08%     66.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   476830      1.10%     67.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2602656      6.00%     73.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   369851      0.85%     73.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2707175      6.24%     80.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1716396      3.96%     84.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  6871731     15.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             43370767                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.486971                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.327392                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  7565160                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              15026475                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  18704684                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1761783                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 312665                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             12821027                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  2079                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              109709826                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 15876                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 312665                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  8366920                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 6725356                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         209078                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  19515924                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               8240824                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              108571247                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                2361584                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                2465541                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3302332                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           117720277                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             485064335                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        109851085                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps             104970784                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 12749509                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              10667                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          10675                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7758496                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             37523110                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             7168852                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           6573776                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           673314                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  106431435                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               16491                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 102949021                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             15400                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         9773238                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     22395450                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            965                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      43370767                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.373696                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.129604                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            12525556     28.88%     28.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5181917     11.95%     40.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             7226270     16.66%     57.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4827682     11.13%     68.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5205991     12.00%     80.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             4117691      9.49%     90.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3000824      6.92%     97.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              864533      1.99%     99.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              420303      0.97%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        43370767                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  770220     35.22%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     35.22% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1258088     57.52%     92.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                158850      7.26%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                19      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              59116471     57.42%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5896      0.01%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             37061148     36.00%     93.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             6765487      6.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              102949021                       # Type of FU issued
system.cpu.iq.rate                           2.373188                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2187158                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.021245                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          251471369                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         116223066                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    101416585                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              105136160                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads         11118417                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4196887                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       121738                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1996                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       676100                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       125161                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 312665                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 5870967                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                101614                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           106447926                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             70060                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              37523110                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              7168852                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               8733                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   2844                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 72122                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1996                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         180596                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       222655                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               403251                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             102424197                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              36625996                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            524826                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     43377339                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 19303864                       # Number of branches executed
system.cpu.iew.exec_stores                    6751343                       # Number of stores executed
system.cpu.iew.exec_rate                     2.361090                       # Inst execution rate
system.cpu.iew.wb_sent                      101791652                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     101416585                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  69783633                       # num instructions producing a value
system.cpu.iew.wb_consumers                 100242558                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.337862                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.696148                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         9773281                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           15526                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            311088                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     41946549                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.304712                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.799496                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     15022022     35.81%     35.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     10889869     25.96%     61.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3297055      7.86%     69.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1025713      2.45%     72.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1621205      3.86%     75.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1175446      2.80%     78.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2947573      7.03%     85.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1675222      3.99%     89.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4292444     10.23%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     41946549                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             87502966                       # Number of instructions committed
system.cpu.commit.committedOps               96674712                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       39818986                       # Number of memory references committed
system.cpu.commit.loads                      33326227                       # Number of loads committed
system.cpu.commit.membars                        7758                       # Number of memory barriers committed
system.cpu.commit.branches                   18659962                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  78809179                       # Number of committed integer instructions.
system.cpu.commit.function_calls               377355                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         56849903     58.81%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5823      0.01%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        33326227     34.47%     93.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        6492759      6.72%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          96674712                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4292444                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    144101994                       # The number of ROB reads
system.cpu.rob.rob_writes                   214320291                       # The number of ROB writes
system.cpu.timesIdled                              70                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                            9289                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    87502966                       # Number of Instructions Simulated
system.cpu.committedOps                      96674712                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.495755                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.495755                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.017124                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.017124                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                101386886                       # number of integer regfile reads
system.cpu.int_regfile_writes                59734698                       # number of integer regfile writes
system.cpu.cc_regfile_reads                 414941261                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 50042202                       # number of cc regfile writes
system.cpu.misc_regfile_reads                42634089                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  31032                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  21725294500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1018.166453                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            30933563                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67990                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            454.972246                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.166453                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994303                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994303                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          273                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          638                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          63157052                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         63157052                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  21725294500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     25033347                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25033347                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      5812012                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5812012                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         7760                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         7760                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data         7758                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         7758                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     30845359                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         30845359                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     30845359                       # number of overall hits
system.cpu.dcache.overall_hits::total        30845359                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       153976                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        153976                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       529780                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       529780                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data       683756                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         683756                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       683756                       # number of overall misses
system.cpu.dcache.overall_misses::total        683756                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12880144500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12880144500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  46918250000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  46918250000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        37000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        37000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  59798394500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  59798394500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  59798394500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  59798394500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     25187323                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     25187323                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      6341792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6341792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7763                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7763                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         7758                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         7758                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     31529115                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31529115                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31529115                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31529115                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006113                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006113                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.083538                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.083538                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000386                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000386                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021686                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021686                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021686                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021686                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 83650.338364                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 83650.338364                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 88561.761486                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88561.761486                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 12333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 12333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 87455.751028                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 87455.751028                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 87455.751028                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 87455.751028                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        66660                       # number of writebacks
system.cpu.dcache.writebacks::total             66660                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       121607                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       121607                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       494369                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       494369                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       615976                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       615976                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       615976                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       615976                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        32369                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32369                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        35411                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35411                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        67780                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        67780                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        67780                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        67780                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2752940000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2752940000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3274003000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3274003000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6026943000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6026943000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6026943000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6026943000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001285                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001285                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002150                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002150                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002150                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002150                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 85048.657666                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85048.657666                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 92457.230804                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92457.230804                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 88919.194453                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88919.194453                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 88919.194453                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88919.194453                       # average overall mshr miss latency
system.cpu.dcache.replacements                  66966                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  21725294500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           593.989802                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9433324                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               657                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14358.179604                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   593.989802                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.580068                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.580068                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          623                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          577                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.608398                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          18859121                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         18859121                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  21725294500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      9429351                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9429351                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      9429351                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9429351                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9429351                       # number of overall hits
system.cpu.icache.overall_hits::total         9429351                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          152                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           152                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          152                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            152                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          152                       # number of overall misses
system.cpu.icache.overall_misses::total           152                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12270000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12270000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     12270000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12270000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12270000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12270000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9429503                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9429503                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      9429503                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9429503                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9429503                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9429503                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000016                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000016                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 80723.684211                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80723.684211                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 80723.684211                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80723.684211                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 80723.684211                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80723.684211                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           34                       # number of writebacks
system.cpu.icache.writebacks::total                34                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           39                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           39                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           39                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           39                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           39                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          113                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          113                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          113                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          113                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          113                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          113                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9487000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9487000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9487000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9487000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9487000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9487000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 83955.752212                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83955.752212                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 83955.752212                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83955.752212                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 83955.752212                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83955.752212                       # average overall mshr miss latency
system.cpu.icache.replacements                     34                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  21725294500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25203.715424                       # Cycle average of tags in use
system.l2.tags.total_refs                      135637                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     68295                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.986046                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.640290                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       281.146479                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     24916.928655                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.760404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.769156                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          275                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2786                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        27773                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1818                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1146162                       # Number of tag accesses
system.l2.tags.data_accesses                  1146162                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  21725294500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        66660                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            66660                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           34                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               34                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    42                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst              9                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  9                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data           321                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               321                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                    9                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  363                       # number of demand (read+write) hits
system.l2.demand_hits::total                      372                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   9                       # number of overall hits
system.l2.overall_hits::.cpu.data                 363                       # number of overall hits
system.l2.overall_hits::total                     372                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           35369                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35369                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          104                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              104                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        32048                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           32048                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                104                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              67417                       # number of demand (read+write) misses
system.l2.demand_misses::total                  67521                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               104                       # number of overall misses
system.l2.overall_misses::.cpu.data             67417                       # number of overall misses
system.l2.overall_misses::total                 67521                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   3220415500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3220415500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst      9212000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      9212000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   2700961000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2700961000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst      9212000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5921376500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5930588500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst      9212000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5921376500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5930588500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        66660                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        66660                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           34                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           34                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         35411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             35411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          113                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            113                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        32369                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32369                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              113                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            67780                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                67893                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             113                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           67780                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               67893                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.998814                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998814                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.920354                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.920354                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.990083                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.990083                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.920354                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.994644                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.994521                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.920354                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.994644                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.994521                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91051.924001                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91051.924001                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 88576.923077                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88576.923077                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84278.613330                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84278.613330                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 88576.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87832.097246                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87833.244472                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 88576.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87832.097246                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87833.244472                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               34789                       # number of writebacks
system.l2.writebacks::total                     34789                       # number of writebacks
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data        35369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35369                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          104                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          104                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        32047                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        32047                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         67416                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             67520                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        67416                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            67520                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2866725500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2866725500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst      8152000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      8152000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2380415000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2380415000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst      8152000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5247140500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5255292500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst      8152000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5247140500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5255292500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.998814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.920354                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.920354                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.990052                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.990052                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.920354                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.994630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.994506                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.920354                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.994630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.994506                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81051.924001                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81051.924001                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78384.615385                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78384.615385                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74278.871657                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74278.871657                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78384.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77832.272754                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77833.123519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78384.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77832.272754                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77833.123519                       # average overall mshr miss latency
system.l2.replacements                          35527                       # number of replacements
system.membus.snoop_filter.tot_requests        102431                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        34918                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  21725294500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              32153                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34789                       # Transaction distribution
system.membus.trans_dist::CleanEvict              121                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35369                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35369                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32152                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       169953                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 169953                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6547904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6547904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             67521                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   67521    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               67521                       # Request fanout histogram
system.membus.reqLayer0.occupancy           254417000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          355507500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       134893                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        66982                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           67                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            620                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          618                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  21725294500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             32484                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       101449                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           34                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1044                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35411                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35411                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           113                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32369                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          262                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       202526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                202788                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8604160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8613696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           35527                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2226496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           103420                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006488                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.080528                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 102751     99.35%     99.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    667      0.64%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             103420                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          134140500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            172500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         101670499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
