<h1 align="center">
  Hi there, I'm Adarsh Venugopal <img src="https://media.giphy.com/media/hvRJCLFzcasrR4ia7z/giphy.gif" width="35">
</h1>

<p align="center">
  <strong>B.Tech Electronics Engineering Student @ Amrita Vishwa Vidyapeetham</strong><br>
  <em>My playground is the intersection of hardware and AI. I convince silicon to think faster.</em><br>
  ğŸ“ Juggling time between Coimbatore & Mumbai.
</p>

<p align="center">
  <a href="https://www.linkedin.com/in/venuadarsh" target="_blank">
    <img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" alt="LinkedIn">
  </a>
  <a href="mailto:adarsh.venugopal.2@gmail.com" target="_blank">
    <img src="https://img.shields.io/badge/Email-D14836?style=for-the-badge&logo=gmail&logoColor=white" alt="Gmail">
  </a>
  <a href="https://www.instagram.com/sepling_wrogn" target="_blank">
    <img src="https://img.shields.io/badge/Photography-E4405F?style=for-the-badge&logo=instagram&logoColor=white" alt="Instagram">
  </a>
  <a href="https://bold.pro/my/adarsh-venugopal/281r" target="_blank">
    <img src="https://img.shields.io/badge/My%20Page-Bold.pro-blueviolet?style=for-the-badge" alt="My Page">
  </a>
</p>

---

### ğŸ§  Mission Brief

I'm on a quest to blur the lines between hardware and software until they're hopelessly entangled (in the best way).  
As a final-year engineering student, I build high-performance systems â€” from low-level **Verilog** to accelerated **AI on FPGAs**.  

> **ğŸ” Actively seeking internship opportunities**  
> where I can contribute to next-gen computing systems at the edge of hardware and AI.

---

### ğŸ¯ Current Quests

- ğŸ”­ **Project SATARK:** Teaching an FPGA to listen for gunshots â€” our teamâ€™s entry for the **Smart India Hackathon**.  
- ğŸ“¡ **Phase Noise Reduction in Radars:** Taming analog chaos using `MATLAB` and `LabVIEW` to improve target detection.  
- ğŸ¥ **Video Tampering Detection in UAV & Dashcam Footage:** Making sure what your drone sees is what *really* happened.  
- ğŸŒ± **Exploring:** High-Level Synthesis (HLS), custom IP core design, and embedded AI that runs where the internet doesnâ€™t.

---

### ğŸ¤ Looking For

Fellow adventurers who are into:
- ğŸ”Œ FPGA acceleration
- ğŸ§  Embedded ML
- ğŸ§¬ Hardware-software co-design
- ğŸ›¸ Drones, edge computing, signal intelligence... or just cool builds that push boundaries

---

### ğŸš€ Key Projects & Adventures

<details open>
<summary>ğŸ† FPGA Deep Learning Accelerator (...or, how I made a chip see 70x faster)</summary>
<p>

- **Description:** Deployed an INT8 quantized ResNet-50 model on a Xilinx ZCU104 board using Vitis AI 3.0.  
- **Achievement:** Achieved **24xâ€“70x** speedup over ARM Cortex-A53, hitting **30 FPS** inference with ~90% accuracy and just **4.188 ms latency**.  
- **Stack:** `Vitis AI`, `Python`, `Xilinx ZCU104`, `DPUCZDX8G`

</p>
</details>

<details>
<summary>ğŸ“¡ Phase Noise Reduction in Radars</summary>
<p>

- **Description:** Modeling and reducing phase noise in radar systems using advanced signal processing.  
- **Stack:** `MATLAB`, `LabVIEW`, `RF Simulation`, `DSP`  
- **Goal:** Improve SNR and accuracy for robust object detection in noisy RF conditions.

</p>
</details>

<details>
<summary>ğŸ¥ Video Tampering Detection in UAV & Dashcam Footage</summary>
<p>

- **Description:** Detecting frame-level manipulation in dynamic videos (e.g., from drones, dashcams).  
- **Focus:** Frame duplication, pixel injection, motion vector inconsistencies.  
- **Stack:** `Python`, `OpenCV`, `TensorFlow`, `Embedded ML`, `Video Forensics`  
- **Goal:** Bring truth to edge devices, one frame at a time.

</p>
</details>

---

### ğŸ’¼ Past Missions (Internships)

<details>
<summary>ğŸ§  LLM Pipeline Wrangler @ NTT Global Data Centers</summary>
<p>

- **Role:** Built and benchmarked LLM inference pipelines on `AWS EC2` using `SageMaker`.  
- **Impact:** Helped accelerate AI workflows, supported compute validation, and stress-tested cloud infra on a Juniper-based simulation lab.  
- **Stack:** `AWS SageMaker`, `Python`, `LLMs`, `EC2`, `Cloud Infra`

</p>
</details>

<details>
<summary>ğŸ›°ï¸ Hardware Intern @ SATCARD Research Program</summary>
<p>

- **Role:** Worked on radar-satellite hybrid systems under a funded initiative with a focus on signal processing and high-performance embedded systems.  
- **Impact:** Contributed to architectural improvements in SDR-based radar modules, with future use cases in national security and aerospace.  
- **Stack:** `FPGA`, `MATLAB`, `Signal Processing`, `LabVIEW`, `SDR`

</p>
</details>

<details>
<summary>ğŸ›¡ï¸ Digital Systems Auditor @ Ernst & Young</summary>
<p>

- **Role:** Evaluated IT systems for security, compliance, and "no funny business."  
- **Impact:** Contributed to live audits for **ISO 27001/27701**, **NIST CSF 2.0**, and **GDPR** compliance.  
- **Stack:** `ISO/NIST`, `Risk Analysis`, `GDPR`, `Governance Frameworks`

</p>
</details>

---

### ğŸ› ï¸ My Tech Toolbox

<table>
  <tr>
    <td><strong>ğŸ§© Hardware & HDL</strong></td>
    <td>
      <img src="https://img.shields.io/badge/Verilog-1E2C5A?style=for-the-badge&logo=verilog&logoColor=white">
      <img src="https://img.shields.io/badge/SystemVerilog-4169E1?style=for-the-badge">
      <img src="https://img.shields.io/badge/VHDL-8E8D9D?style=for-the-badge">
    </td>
  </tr>
  <tr>
    <td><strong>ğŸ’¬ Languages</strong></td>
    <td>
      <img src="https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white">
      <img src="https://img.shields.io/badge/C-A8B9CC?style=for-the-badge&logo=c&logoColor=black">
      <img src="https://img.shields.io/badge/MATLAB-0076A8?style=for-the-badge&logo=mathworks&logoColor=white">
    </td>
  </tr>
  <tr>
    <td><strong>ğŸ› ï¸ Tools & Platforms</strong></td>
    <td>
      <img src="https://img.shields.io/badge/Xilinx_Vivado-9D2235?style=for-the-badge">
      <img src="https://img.shields.io/badge/Xilinx_Vitis-9D2235?style=for-the-badge">
      <img src="https://img.shields.io/badge/ModelSim-002D5A?style=for-the-badge">
      <img src="https://img.shields.io/badge/AWS_SageMaker-FF9900?style=for-the-badge&logo=aws&logoColor=black">
      <img src="https://img.shields.io/badge/Keil-002D5A?style=for-the-badge">
    </td>
  </tr>
  <tr>
    <td><strong>ğŸŒ Domains</strong></td>
    <td>
      <img src="https://img.shields.io/badge/FPGA_Acceleration-0078D4?style=for-the-badge">
      <img src="https://img.shields.io/badge/RTL_Design-5A29E4?style=for-the-badge">
      <img src="https://img.shields.io/badge/SoC_Design-00A99D?style=for-the-badge">
      <img src="https://img.shields.io/badge/AI_&_ML-F29F05?style=for-the-badge">
    </td>
  </tr>
</table>

---

### ğŸ“Š GitHub Stats

<p align="center">
  <img height="180em" src="https://github-readme-stats.vercel.app/api?username=AVM-27&show_icons=true&theme=tokyonight&include_all_commits=true&count_private=true"/>
  <img height="180em" src="https://github-readme-stats.vercel.app/api/top-langs/?username=AVM-27&layout=compact&langs_count=8&theme=tokyonight"/>
</p>

---

### âš¡ Fun Fact

Before I made chips think, I made humans think â€” as a **4Ã— National Champion in competitive word games**.  
Turns out I just enjoy optimizing **language processing**, whether it's silicon or sentient.

---
