// Seed: 1641721345
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5 = (1);
endmodule
module module_1;
  wire id_1;
  tri0 id_2 = 1;
  wire id_3, id_4;
  id_5(
      id_1
  );
  wire id_6;
  assign id_5 = id_5;
  module_0(
      id_3, id_1, id_3, id_2, id_1, id_4, id_4, id_6
  );
endmodule
