<stg><name>compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1</name>


<trans_list>

<trans id="138" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %c = alloca i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:5 %cmp34_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_i

]]></Node>
<StgValue><ssdm name="cmp34_i_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:6 %icmp_ln196_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln196

]]></Node>
<StgValue><ssdm name="icmp_ln196_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:7 %mul_ln133_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %mul_ln133

]]></Node>
<StgValue><ssdm name="mul_ln133_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:8 %mul_ln122_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %mul_ln122

]]></Node>
<StgValue><ssdm name="mul_ln122_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:9 %mul_ln121_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %mul_ln121

]]></Node>
<StgValue><ssdm name="mul_ln121_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %new_col_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %new_col

]]></Node>
<StgValue><ssdm name="new_col_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:11 %store_ln124 = store i31 0, i31 %c

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %for.body.i54

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.body.i54:0 %c_4 = load i31 %c

]]></Node>
<StgValue><ssdm name="c_4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="31">
<![CDATA[
for.body.i54:1 %zext_ln124 = zext i31 %c_4

]]></Node>
<StgValue><ssdm name="zext_ln124"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i54:2 %icmp_ln124 = icmp_slt  i32 %zext_ln124, i32 %new_col_read

]]></Node>
<StgValue><ssdm name="icmp_ln124"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i54:4 %br_ln124 = br i1 %icmp_ln124, void %for.cond.cleanup.i47.exitStub, void %for.body.i54.split

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="15" op_0_bw="15" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i54.split:3 %lshr_ln3 = partselect i15 @_ssdm_op_PartSelect.i15.i31.i32.i32, i31 %c_4, i32 2, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body.i54.split:4 %add_ln126 = add i15 %mul_ln121_read, i15 %lshr_ln3

]]></Node>
<StgValue><ssdm name="add_ln126"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="15">
<![CDATA[
for.body.i54.split:5 %zext_ln126 = zext i15 %add_ln126

]]></Node>
<StgValue><ssdm name="zext_ln126"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i54.split:6 %M_e_0_addr = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln126

]]></Node>
<StgValue><ssdm name="M_e_0_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body.i54.split:7 %add_ln128 = add i15 %mul_ln122_read, i15 %lshr_ln3

]]></Node>
<StgValue><ssdm name="add_ln128"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body.i54.split:10 %add_ln133 = add i15 %mul_ln133_read, i15 %lshr_ln3

]]></Node>
<StgValue><ssdm name="add_ln133"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i54.split:13 %M_e_1_addr = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln126

]]></Node>
<StgValue><ssdm name="M_e_1_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i54.split:16 %M_e_2_addr = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln126

]]></Node>
<StgValue><ssdm name="M_e_2_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i54.split:19 %M_e_3_addr = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln126

]]></Node>
<StgValue><ssdm name="M_e_3_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="15">
<![CDATA[
for.body.i54.split:22 %M_e_0_load = load i15 %M_e_0_addr

]]></Node>
<StgValue><ssdm name="M_e_0_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="15">
<![CDATA[
for.body.i54.split:23 %M_e_1_load = load i15 %M_e_1_addr

]]></Node>
<StgValue><ssdm name="M_e_1_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="15">
<![CDATA[
for.body.i54.split:24 %M_e_2_load = load i15 %M_e_2_addr

]]></Node>
<StgValue><ssdm name="M_e_2_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="15">
<![CDATA[
for.body.i54.split:25 %M_e_3_load = load i15 %M_e_3_addr

]]></Node>
<StgValue><ssdm name="M_e_3_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body.i54:3 %add_ln124 = add i31 %c_4, i31 1

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="31">
<![CDATA[
for.body.i54.split:0 %trunc_ln124 = trunc i31 %c_4

]]></Node>
<StgValue><ssdm name="trunc_ln124"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="15">
<![CDATA[
for.body.i54.split:8 %zext_ln128 = zext i15 %add_ln128

]]></Node>
<StgValue><ssdm name="zext_ln128"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i54.split:9 %M_e_0_addr_6 = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="M_e_0_addr_6"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i54.split:14 %M_e_1_addr_6 = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="M_e_1_addr_6"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i54.split:17 %M_e_2_addr_6 = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="M_e_2_addr_6"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i54.split:20 %M_e_3_addr_6 = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="M_e_3_addr_6"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="15">
<![CDATA[
for.body.i54.split:22 %M_e_0_load = load i15 %M_e_0_addr

]]></Node>
<StgValue><ssdm name="M_e_0_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="15">
<![CDATA[
for.body.i54.split:23 %M_e_1_load = load i15 %M_e_1_addr

]]></Node>
<StgValue><ssdm name="M_e_1_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="15">
<![CDATA[
for.body.i54.split:24 %M_e_2_load = load i15 %M_e_2_addr

]]></Node>
<StgValue><ssdm name="M_e_2_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="15">
<![CDATA[
for.body.i54.split:25 %M_e_3_load = load i15 %M_e_3_addr

]]></Node>
<StgValue><ssdm name="M_e_3_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.body.i54.split:26 %e1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %M_e_0_load, i2 1, i32 %M_e_1_load, i2 2, i32 %M_e_2_load, i2 3, i32 %M_e_3_load, i32 0, i2 %trunc_ln124

]]></Node>
<StgValue><ssdm name="e1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i54.split:27 %icmp_ln127 = icmp_eq  i32 %e1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln127"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i54.split:28 %br_ln127 = br i1 %icmp_ln127, void %if.end23.i, void %cleanup56.i

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="15">
<![CDATA[
if.end23.i:0 %M_e_0_load_3 = load i15 %M_e_0_addr_6

]]></Node>
<StgValue><ssdm name="M_e_0_load_3"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="15">
<![CDATA[
if.end23.i:1 %M_e_1_load_3 = load i15 %M_e_1_addr_6

]]></Node>
<StgValue><ssdm name="M_e_1_load_3"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="15">
<![CDATA[
if.end23.i:2 %M_e_2_load_3 = load i15 %M_e_2_addr_6

]]></Node>
<StgValue><ssdm name="M_e_2_load_3"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="15">
<![CDATA[
if.end23.i:3 %M_e_3_load_3 = load i15 %M_e_3_addr_6

]]></Node>
<StgValue><ssdm name="M_e_3_load_3"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
cleanup56.i:0 %store_ln124 = store i31 %add_ln124, i31 %c

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
cleanup56.i:1 %br_ln124 = br void %for.body.i54

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="61" st_id="3" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="15">
<![CDATA[
if.end23.i:0 %M_e_0_load_3 = load i15 %M_e_0_addr_6

]]></Node>
<StgValue><ssdm name="M_e_0_load_3"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="15">
<![CDATA[
if.end23.i:1 %M_e_1_load_3 = load i15 %M_e_1_addr_6

]]></Node>
<StgValue><ssdm name="M_e_1_load_3"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="15">
<![CDATA[
if.end23.i:2 %M_e_2_load_3 = load i15 %M_e_2_addr_6

]]></Node>
<StgValue><ssdm name="M_e_2_load_3"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="15">
<![CDATA[
if.end23.i:3 %M_e_3_load_3 = load i15 %M_e_3_addr_6

]]></Node>
<StgValue><ssdm name="M_e_3_load_3"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
if.end23.i:4 %e2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %M_e_0_load_3, i2 1, i32 %M_e_1_load_3, i2 2, i32 %M_e_2_load_3, i2 3, i32 %M_e_3_load_3, i32 0, i2 %trunc_ln124

]]></Node>
<StgValue><ssdm name="e2"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end23.i:5 %icmp_ln129 = icmp_eq  i32 %e2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end23.i:6 %br_ln129 = br i1 %icmp_ln129, void %if.end31.i, void %cleanup56.i

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end31.i:0 %icmp_ln130 = icmp_eq  i32 %e1, i32 %e2

]]></Node>
<StgValue><ssdm name="icmp_ln130"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end31.i:1 %and_ln130 = and i1 %icmp_ln196_read, i1 %icmp_ln130

]]></Node>
<StgValue><ssdm name="and_ln130"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end31.i:2 %or_ln130 = or i1 %and_ln130, i1 %cmp34_i_read

]]></Node>
<StgValue><ssdm name="or_ln130"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end31.i:3 %br_ln130 = br i1 %or_ln130, void %land.rhs.i, void %lor.end.i

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
lor.end.i:0 %br_ln130 = br i1 %and_ln130, void %if.end55.i, void %if.then37.i

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
if.end55.i:0 %br_ln135 = br void %cleanup56.i

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0">
<![CDATA[
for.cond.cleanup.i47.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="33" op_0_bw="32">
<![CDATA[
land.rhs.i:0 %sext_ln130 = sext i32 %e2

]]></Node>
<StgValue><ssdm name="sext_ln130"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
land.rhs.i:1 %sub_ln130 = sub i33 0, i33 %sext_ln130

]]></Node>
<StgValue><ssdm name="sub_ln130"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="33" op_0_bw="32">
<![CDATA[
land.rhs.i:2 %sext_ln130_2 = sext i32 %e1

]]></Node>
<StgValue><ssdm name="sext_ln130_2"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
land.rhs.i:3 %icmp_ln130_2 = icmp_eq  i33 %sext_ln130_2, i33 %sub_ln130

]]></Node>
<StgValue><ssdm name="icmp_ln130_2"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i:4 %br_ln130 = br i1 %icmp_ln130_2, void %if.end55.i, void %if.then37.i

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="1"/>
<literal name="and_ln130" val="1"/>
</and_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
<literal name="icmp_ln130_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then37.i:0 %switch_ln131 = switch i2 %trunc_ln124, void %arrayidx5415.i.case.3, i2 0, void %arrayidx5415.i.case.0, i2 1, void %arrayidx5415.i.case.1, i2 2, void %arrayidx5415.i.case.2

]]></Node>
<StgValue><ssdm name="switch_ln131"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="1"/>
<literal name="and_ln130" val="1"/>
<literal name="trunc_ln124" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
<literal name="icmp_ln130_2" val="1"/>
<literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx5415.i.case.2:0 %store_ln131 = store i32 0, i15 %M_e_2_addr

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="1"/>
<literal name="and_ln130" val="1"/>
<literal name="trunc_ln124" val="1"/>
</and_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
<literal name="icmp_ln130_2" val="1"/>
<literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx5415.i.case.1:0 %store_ln131 = store i32 0, i15 %M_e_1_addr

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="1"/>
<literal name="and_ln130" val="1"/>
<literal name="trunc_ln124" val="0"/>
</and_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
<literal name="icmp_ln130_2" val="1"/>
<literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx5415.i.case.0:0 %store_ln131 = store i32 0, i15 %M_e_0_addr

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="1"/>
<literal name="and_ln130" val="1"/>
<literal name="trunc_ln124" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
<literal name="icmp_ln130_2" val="1"/>
<literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx5415.i.case.3:0 %store_ln131 = store i32 0, i15 %M_e_3_addr

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="1"/>
<literal name="and_ln130" val="1"/>
</and_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
<literal name="icmp_ln130_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5415.i.exit:0 %br_ln134 = br void %if.end55.i

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="85" st_id="5" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="1"/>
<literal name="and_ln130" val="1"/>
<literal name="trunc_ln124" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
<literal name="icmp_ln130_2" val="1"/>
<literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx5415.i.case.2:1 %store_ln132 = store i32 0, i15 %M_e_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="1"/>
<literal name="and_ln130" val="1"/>
<literal name="trunc_ln124" val="1"/>
</and_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
<literal name="icmp_ln130_2" val="1"/>
<literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx5415.i.case.1:1 %store_ln132 = store i32 0, i15 %M_e_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="1"/>
<literal name="and_ln130" val="1"/>
<literal name="trunc_ln124" val="0"/>
</and_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
<literal name="icmp_ln130_2" val="1"/>
<literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx5415.i.case.0:1 %store_ln132 = store i32 0, i15 %M_e_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="1"/>
<literal name="and_ln130" val="1"/>
<literal name="trunc_ln124" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln124" val="1"/>
<literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
<literal name="icmp_ln130_2" val="1"/>
<literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx5415.i.case.3:1 %store_ln132 = store i32 0, i15 %M_e_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">
</state>

<state id="7" st_id="8">
</state>

<state id="8" st_id="9">

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i54.split:1 %specpipeline_ln124 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln124"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i54.split:2 %specloopname_ln124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln124"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="15">
<![CDATA[
for.body.i54.split:11 %zext_ln133 = zext i15 %add_ln133

]]></Node>
<StgValue><ssdm name="zext_ln133"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i54.split:12 %M_e_0_addr_7 = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln133

]]></Node>
<StgValue><ssdm name="M_e_0_addr_7"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i54.split:15 %M_e_1_addr_7 = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln133

]]></Node>
<StgValue><ssdm name="M_e_1_addr_7"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i54.split:18 %M_e_2_addr_7 = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln133

]]></Node>
<StgValue><ssdm name="M_e_2_addr_7"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i54.split:21 %M_e_3_addr_7 = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln133

]]></Node>
<StgValue><ssdm name="M_e_3_addr_7"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="1"/>
<literal name="and_ln130" val="1"/>
<literal name="trunc_ln124" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
<literal name="icmp_ln130_2" val="1"/>
<literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx5415.i.case.2:2 %store_ln133 = store i32 %e1, i15 %M_e_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="1"/>
<literal name="and_ln130" val="1"/>
<literal name="trunc_ln124" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
<literal name="icmp_ln130_2" val="1"/>
<literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5415.i.case.2:3 %br_ln133 = br void %arrayidx5415.i.exit

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="1"/>
<literal name="and_ln130" val="1"/>
<literal name="trunc_ln124" val="1"/>
</and_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
<literal name="icmp_ln130_2" val="1"/>
<literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx5415.i.case.1:2 %store_ln133 = store i32 %e1, i15 %M_e_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="1"/>
<literal name="and_ln130" val="1"/>
<literal name="trunc_ln124" val="1"/>
</and_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
<literal name="icmp_ln130_2" val="1"/>
<literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5415.i.case.1:3 %br_ln133 = br void %arrayidx5415.i.exit

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="1"/>
<literal name="and_ln130" val="1"/>
<literal name="trunc_ln124" val="0"/>
</and_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
<literal name="icmp_ln130_2" val="1"/>
<literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx5415.i.case.0:2 %store_ln133 = store i32 %e1, i15 %M_e_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="1"/>
<literal name="and_ln130" val="1"/>
<literal name="trunc_ln124" val="0"/>
</and_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
<literal name="icmp_ln130_2" val="1"/>
<literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5415.i.case.0:3 %br_ln133 = br void %arrayidx5415.i.exit

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="1"/>
<literal name="and_ln130" val="1"/>
<literal name="trunc_ln124" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
<literal name="icmp_ln130_2" val="1"/>
<literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx5415.i.case.3:2 %store_ln133 = store i32 %e1, i15 %M_e_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="1"/>
<literal name="and_ln130" val="1"/>
<literal name="trunc_ln124" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="icmp_ln129" val="0"/>
<literal name="or_ln130" val="0"/>
<literal name="icmp_ln130_2" val="1"/>
<literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5415.i.case.3:3 %br_ln133 = br void %arrayidx5415.i.exit

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="147" name="new_col" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="new_col"/></StgValue>
</port>
<port id="148" name="mul_ln121" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mul_ln121"/></StgValue>
</port>
<port id="149" name="mul_ln122" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mul_ln122"/></StgValue>
</port>
<port id="150" name="mul_ln133" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mul_ln133"/></StgValue>
</port>
<port id="151" name="icmp_ln196" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="icmp_ln196"/></StgValue>
</port>
<port id="152" name="cmp34_i" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="cmp34_i"/></StgValue>
</port>
<port id="153" name="M_e_0" dir="2" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="M_e_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="154" name="M_e_1" dir="2" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="M_e_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="155" name="M_e_2" dir="2" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="M_e_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="156" name="M_e_3" dir="2" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="M_e_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="158" from="StgValue_157" to="c" fromId="157" toId="11">
</dataflow>
<dataflow id="160" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="159" toId="12">
</dataflow>
<dataflow id="161" from="M_e_0" to="specmemcore_ln0" fromId="153" toId="12">
</dataflow>
<dataflow id="163" from="StgValue_162" to="specmemcore_ln0" fromId="162" toId="12">
</dataflow>
<dataflow id="165" from="StgValue_164" to="specmemcore_ln0" fromId="164" toId="12">
</dataflow>
<dataflow id="167" from="StgValue_166" to="specmemcore_ln0" fromId="166" toId="12">
</dataflow>
<dataflow id="168" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="159" toId="13">
</dataflow>
<dataflow id="169" from="M_e_1" to="specmemcore_ln0" fromId="154" toId="13">
</dataflow>
<dataflow id="170" from="StgValue_162" to="specmemcore_ln0" fromId="162" toId="13">
</dataflow>
<dataflow id="171" from="StgValue_164" to="specmemcore_ln0" fromId="164" toId="13">
</dataflow>
<dataflow id="172" from="StgValue_166" to="specmemcore_ln0" fromId="166" toId="13">
</dataflow>
<dataflow id="173" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="159" toId="14">
</dataflow>
<dataflow id="174" from="M_e_2" to="specmemcore_ln0" fromId="155" toId="14">
</dataflow>
<dataflow id="175" from="StgValue_162" to="specmemcore_ln0" fromId="162" toId="14">
</dataflow>
<dataflow id="176" from="StgValue_164" to="specmemcore_ln0" fromId="164" toId="14">
</dataflow>
<dataflow id="177" from="StgValue_166" to="specmemcore_ln0" fromId="166" toId="14">
</dataflow>
<dataflow id="178" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="159" toId="15">
</dataflow>
<dataflow id="179" from="M_e_3" to="specmemcore_ln0" fromId="156" toId="15">
</dataflow>
<dataflow id="180" from="StgValue_162" to="specmemcore_ln0" fromId="162" toId="15">
</dataflow>
<dataflow id="181" from="StgValue_164" to="specmemcore_ln0" fromId="164" toId="15">
</dataflow>
<dataflow id="182" from="StgValue_166" to="specmemcore_ln0" fromId="166" toId="15">
</dataflow>
<dataflow id="184" from="_ssdm_op_Read.ap_auto.i1" to="cmp34_i_read" fromId="183" toId="16">
</dataflow>
<dataflow id="185" from="cmp34_i" to="cmp34_i_read" fromId="152" toId="16">
</dataflow>
<dataflow id="186" from="_ssdm_op_Read.ap_auto.i1" to="icmp_ln196_read" fromId="183" toId="17">
</dataflow>
<dataflow id="187" from="icmp_ln196" to="icmp_ln196_read" fromId="151" toId="17">
</dataflow>
<dataflow id="189" from="_ssdm_op_Read.ap_auto.i15" to="mul_ln133_read" fromId="188" toId="18">
</dataflow>
<dataflow id="190" from="mul_ln133" to="mul_ln133_read" fromId="150" toId="18">
</dataflow>
<dataflow id="191" from="_ssdm_op_Read.ap_auto.i15" to="mul_ln122_read" fromId="188" toId="19">
</dataflow>
<dataflow id="192" from="mul_ln122" to="mul_ln122_read" fromId="149" toId="19">
</dataflow>
<dataflow id="193" from="_ssdm_op_Read.ap_auto.i15" to="mul_ln121_read" fromId="188" toId="20">
</dataflow>
<dataflow id="194" from="mul_ln121" to="mul_ln121_read" fromId="148" toId="20">
</dataflow>
<dataflow id="196" from="_ssdm_op_Read.ap_auto.i32" to="new_col_read" fromId="195" toId="21">
</dataflow>
<dataflow id="197" from="new_col" to="new_col_read" fromId="147" toId="21">
</dataflow>
<dataflow id="199" from="StgValue_198" to="store_ln124" fromId="198" toId="22">
</dataflow>
<dataflow id="200" from="c" to="store_ln124" fromId="11" toId="22">
</dataflow>
<dataflow id="201" from="c" to="c_4" fromId="11" toId="24">
</dataflow>
<dataflow id="202" from="c_4" to="zext_ln124" fromId="24" toId="25">
</dataflow>
<dataflow id="203" from="zext_ln124" to="icmp_ln124" fromId="25" toId="26">
</dataflow>
<dataflow id="204" from="new_col_read" to="icmp_ln124" fromId="21" toId="26">
</dataflow>
<dataflow id="205" from="icmp_ln124" to="br_ln124" fromId="26" toId="27">
</dataflow>
<dataflow id="207" from="_ssdm_op_PartSelect.i15.i31.i32.i32" to="lshr_ln3" fromId="206" toId="28">
</dataflow>
<dataflow id="208" from="c_4" to="lshr_ln3" fromId="24" toId="28">
</dataflow>
<dataflow id="210" from="StgValue_209" to="lshr_ln3" fromId="209" toId="28">
</dataflow>
<dataflow id="212" from="StgValue_211" to="lshr_ln3" fromId="211" toId="28">
</dataflow>
<dataflow id="213" from="mul_ln121_read" to="add_ln126" fromId="20" toId="29">
</dataflow>
<dataflow id="214" from="lshr_ln3" to="add_ln126" fromId="28" toId="29">
</dataflow>
<dataflow id="215" from="add_ln126" to="zext_ln126" fromId="29" toId="30">
</dataflow>
<dataflow id="216" from="M_e_0" to="M_e_0_addr" fromId="153" toId="31">
</dataflow>
<dataflow id="218" from="StgValue_217" to="M_e_0_addr" fromId="217" toId="31">
</dataflow>
<dataflow id="219" from="zext_ln126" to="M_e_0_addr" fromId="30" toId="31">
</dataflow>
<dataflow id="220" from="mul_ln122_read" to="add_ln128" fromId="19" toId="32">
</dataflow>
<dataflow id="221" from="lshr_ln3" to="add_ln128" fromId="28" toId="32">
</dataflow>
<dataflow id="222" from="mul_ln133_read" to="add_ln133" fromId="18" toId="33">
</dataflow>
<dataflow id="223" from="lshr_ln3" to="add_ln133" fromId="28" toId="33">
</dataflow>
<dataflow id="224" from="M_e_1" to="M_e_1_addr" fromId="154" toId="34">
</dataflow>
<dataflow id="225" from="StgValue_217" to="M_e_1_addr" fromId="217" toId="34">
</dataflow>
<dataflow id="226" from="zext_ln126" to="M_e_1_addr" fromId="30" toId="34">
</dataflow>
<dataflow id="227" from="M_e_2" to="M_e_2_addr" fromId="155" toId="35">
</dataflow>
<dataflow id="228" from="StgValue_217" to="M_e_2_addr" fromId="217" toId="35">
</dataflow>
<dataflow id="229" from="zext_ln126" to="M_e_2_addr" fromId="30" toId="35">
</dataflow>
<dataflow id="230" from="M_e_3" to="M_e_3_addr" fromId="156" toId="36">
</dataflow>
<dataflow id="231" from="StgValue_217" to="M_e_3_addr" fromId="217" toId="36">
</dataflow>
<dataflow id="232" from="zext_ln126" to="M_e_3_addr" fromId="30" toId="36">
</dataflow>
<dataflow id="233" from="M_e_0_addr" to="M_e_0_load" fromId="31" toId="37">
</dataflow>
<dataflow id="234" from="M_e_1_addr" to="M_e_1_load" fromId="34" toId="38">
</dataflow>
<dataflow id="235" from="M_e_2_addr" to="M_e_2_load" fromId="35" toId="39">
</dataflow>
<dataflow id="236" from="M_e_3_addr" to="M_e_3_load" fromId="36" toId="40">
</dataflow>
<dataflow id="237" from="c_4" to="add_ln124" fromId="24" toId="41">
</dataflow>
<dataflow id="239" from="StgValue_238" to="add_ln124" fromId="238" toId="41">
</dataflow>
<dataflow id="240" from="c_4" to="trunc_ln124" fromId="24" toId="42">
</dataflow>
<dataflow id="241" from="add_ln128" to="zext_ln128" fromId="32" toId="43">
</dataflow>
<dataflow id="242" from="M_e_0" to="M_e_0_addr_6" fromId="153" toId="44">
</dataflow>
<dataflow id="243" from="StgValue_217" to="M_e_0_addr_6" fromId="217" toId="44">
</dataflow>
<dataflow id="244" from="zext_ln128" to="M_e_0_addr_6" fromId="43" toId="44">
</dataflow>
<dataflow id="245" from="M_e_1" to="M_e_1_addr_6" fromId="154" toId="45">
</dataflow>
<dataflow id="246" from="StgValue_217" to="M_e_1_addr_6" fromId="217" toId="45">
</dataflow>
<dataflow id="247" from="zext_ln128" to="M_e_1_addr_6" fromId="43" toId="45">
</dataflow>
<dataflow id="248" from="M_e_2" to="M_e_2_addr_6" fromId="155" toId="46">
</dataflow>
<dataflow id="249" from="StgValue_217" to="M_e_2_addr_6" fromId="217" toId="46">
</dataflow>
<dataflow id="250" from="zext_ln128" to="M_e_2_addr_6" fromId="43" toId="46">
</dataflow>
<dataflow id="251" from="M_e_3" to="M_e_3_addr_6" fromId="156" toId="47">
</dataflow>
<dataflow id="252" from="StgValue_217" to="M_e_3_addr_6" fromId="217" toId="47">
</dataflow>
<dataflow id="253" from="zext_ln128" to="M_e_3_addr_6" fromId="43" toId="47">
</dataflow>
<dataflow id="254" from="M_e_0_addr" to="M_e_0_load" fromId="31" toId="48">
</dataflow>
<dataflow id="255" from="M_e_1_addr" to="M_e_1_load" fromId="34" toId="49">
</dataflow>
<dataflow id="256" from="M_e_2_addr" to="M_e_2_load" fromId="35" toId="50">
</dataflow>
<dataflow id="257" from="M_e_3_addr" to="M_e_3_load" fromId="36" toId="51">
</dataflow>
<dataflow id="259" from="_ssdm_op_SparseMux.ap_auto.4i32.i32.i2" to="e1" fromId="258" toId="52">
</dataflow>
<dataflow id="261" from="StgValue_260" to="e1" fromId="260" toId="52">
</dataflow>
<dataflow id="262" from="M_e_0_load" to="e1" fromId="48" toId="52">
</dataflow>
<dataflow id="264" from="StgValue_263" to="e1" fromId="263" toId="52">
</dataflow>
<dataflow id="265" from="M_e_1_load" to="e1" fromId="49" toId="52">
</dataflow>
<dataflow id="267" from="StgValue_266" to="e1" fromId="266" toId="52">
</dataflow>
<dataflow id="268" from="M_e_2_load" to="e1" fromId="50" toId="52">
</dataflow>
<dataflow id="270" from="StgValue_269" to="e1" fromId="269" toId="52">
</dataflow>
<dataflow id="271" from="M_e_3_load" to="e1" fromId="51" toId="52">
</dataflow>
<dataflow id="273" from="StgValue_272" to="e1" fromId="272" toId="52">
</dataflow>
<dataflow id="274" from="trunc_ln124" to="e1" fromId="42" toId="52">
</dataflow>
<dataflow id="275" from="e1" to="icmp_ln127" fromId="52" toId="53">
</dataflow>
<dataflow id="277" from="StgValue_276" to="icmp_ln127" fromId="276" toId="53">
</dataflow>
<dataflow id="278" from="icmp_ln127" to="br_ln127" fromId="53" toId="54">
</dataflow>
<dataflow id="279" from="M_e_0_addr_6" to="M_e_0_load_3" fromId="44" toId="55">
</dataflow>
<dataflow id="280" from="M_e_1_addr_6" to="M_e_1_load_3" fromId="45" toId="56">
</dataflow>
<dataflow id="281" from="M_e_2_addr_6" to="M_e_2_load_3" fromId="46" toId="57">
</dataflow>
<dataflow id="282" from="M_e_3_addr_6" to="M_e_3_load_3" fromId="47" toId="58">
</dataflow>
<dataflow id="283" from="add_ln124" to="store_ln124" fromId="41" toId="59">
</dataflow>
<dataflow id="284" from="c" to="store_ln124" fromId="11" toId="59">
</dataflow>
<dataflow id="285" from="M_e_0_addr_6" to="M_e_0_load_3" fromId="44" toId="61">
</dataflow>
<dataflow id="286" from="M_e_1_addr_6" to="M_e_1_load_3" fromId="45" toId="62">
</dataflow>
<dataflow id="287" from="M_e_2_addr_6" to="M_e_2_load_3" fromId="46" toId="63">
</dataflow>
<dataflow id="288" from="M_e_3_addr_6" to="M_e_3_load_3" fromId="47" toId="64">
</dataflow>
<dataflow id="289" from="_ssdm_op_SparseMux.ap_auto.4i32.i32.i2" to="e2" fromId="258" toId="65">
</dataflow>
<dataflow id="290" from="StgValue_260" to="e2" fromId="260" toId="65">
</dataflow>
<dataflow id="291" from="M_e_0_load_3" to="e2" fromId="61" toId="65">
</dataflow>
<dataflow id="292" from="StgValue_263" to="e2" fromId="263" toId="65">
</dataflow>
<dataflow id="293" from="M_e_1_load_3" to="e2" fromId="62" toId="65">
</dataflow>
<dataflow id="294" from="StgValue_266" to="e2" fromId="266" toId="65">
</dataflow>
<dataflow id="295" from="M_e_2_load_3" to="e2" fromId="63" toId="65">
</dataflow>
<dataflow id="296" from="StgValue_269" to="e2" fromId="269" toId="65">
</dataflow>
<dataflow id="297" from="M_e_3_load_3" to="e2" fromId="64" toId="65">
</dataflow>
<dataflow id="298" from="StgValue_272" to="e2" fromId="272" toId="65">
</dataflow>
<dataflow id="299" from="trunc_ln124" to="e2" fromId="42" toId="65">
</dataflow>
<dataflow id="300" from="e2" to="icmp_ln129" fromId="65" toId="66">
</dataflow>
<dataflow id="301" from="StgValue_276" to="icmp_ln129" fromId="276" toId="66">
</dataflow>
<dataflow id="302" from="icmp_ln129" to="br_ln129" fromId="66" toId="67">
</dataflow>
<dataflow id="303" from="e1" to="icmp_ln130" fromId="52" toId="68">
</dataflow>
<dataflow id="304" from="e2" to="icmp_ln130" fromId="65" toId="68">
</dataflow>
<dataflow id="305" from="icmp_ln196_read" to="and_ln130" fromId="17" toId="69">
</dataflow>
<dataflow id="306" from="icmp_ln130" to="and_ln130" fromId="68" toId="69">
</dataflow>
<dataflow id="307" from="and_ln130" to="or_ln130" fromId="69" toId="70">
</dataflow>
<dataflow id="308" from="cmp34_i_read" to="or_ln130" fromId="16" toId="70">
</dataflow>
<dataflow id="309" from="or_ln130" to="br_ln130" fromId="70" toId="71">
</dataflow>
<dataflow id="310" from="and_ln130" to="br_ln130" fromId="69" toId="72">
</dataflow>
<dataflow id="311" from="e2" to="sext_ln130" fromId="65" toId="74">
</dataflow>
<dataflow id="313" from="StgValue_312" to="sub_ln130" fromId="312" toId="75">
</dataflow>
<dataflow id="314" from="sext_ln130" to="sub_ln130" fromId="74" toId="75">
</dataflow>
<dataflow id="315" from="e1" to="sext_ln130_2" fromId="52" toId="76">
</dataflow>
<dataflow id="316" from="sext_ln130_2" to="icmp_ln130_2" fromId="76" toId="77">
</dataflow>
<dataflow id="317" from="sub_ln130" to="icmp_ln130_2" fromId="75" toId="77">
</dataflow>
<dataflow id="318" from="icmp_ln130_2" to="br_ln130" fromId="77" toId="78">
</dataflow>
<dataflow id="319" from="trunc_ln124" to="switch_ln131" fromId="42" toId="79">
</dataflow>
<dataflow id="320" from="StgValue_260" to="switch_ln131" fromId="260" toId="79">
</dataflow>
<dataflow id="321" from="StgValue_263" to="switch_ln131" fromId="263" toId="79">
</dataflow>
<dataflow id="322" from="StgValue_266" to="switch_ln131" fromId="266" toId="79">
</dataflow>
<dataflow id="323" from="StgValue_276" to="store_ln131" fromId="276" toId="80">
</dataflow>
<dataflow id="324" from="M_e_2_addr" to="store_ln131" fromId="35" toId="80">
</dataflow>
<dataflow id="325" from="StgValue_276" to="store_ln131" fromId="276" toId="81">
</dataflow>
<dataflow id="326" from="M_e_1_addr" to="store_ln131" fromId="34" toId="81">
</dataflow>
<dataflow id="327" from="StgValue_276" to="store_ln131" fromId="276" toId="82">
</dataflow>
<dataflow id="328" from="M_e_0_addr" to="store_ln131" fromId="31" toId="82">
</dataflow>
<dataflow id="329" from="StgValue_276" to="store_ln131" fromId="276" toId="83">
</dataflow>
<dataflow id="330" from="M_e_3_addr" to="store_ln131" fromId="36" toId="83">
</dataflow>
<dataflow id="331" from="StgValue_276" to="store_ln132" fromId="276" toId="85">
</dataflow>
<dataflow id="332" from="M_e_2_addr_6" to="store_ln132" fromId="46" toId="85">
</dataflow>
<dataflow id="333" from="StgValue_276" to="store_ln132" fromId="276" toId="86">
</dataflow>
<dataflow id="334" from="M_e_1_addr_6" to="store_ln132" fromId="45" toId="86">
</dataflow>
<dataflow id="335" from="StgValue_276" to="store_ln132" fromId="276" toId="87">
</dataflow>
<dataflow id="336" from="M_e_0_addr_6" to="store_ln132" fromId="44" toId="87">
</dataflow>
<dataflow id="337" from="StgValue_276" to="store_ln132" fromId="276" toId="88">
</dataflow>
<dataflow id="338" from="M_e_3_addr_6" to="store_ln132" fromId="47" toId="88">
</dataflow>
<dataflow id="340" from="_ssdm_op_SpecPipeline" to="specpipeline_ln124" fromId="339" toId="89">
</dataflow>
<dataflow id="342" from="StgValue_341" to="specpipeline_ln124" fromId="341" toId="89">
</dataflow>
<dataflow id="343" from="StgValue_276" to="specpipeline_ln124" fromId="276" toId="89">
</dataflow>
<dataflow id="344" from="StgValue_276" to="specpipeline_ln124" fromId="276" toId="89">
</dataflow>
<dataflow id="345" from="StgValue_276" to="specpipeline_ln124" fromId="276" toId="89">
</dataflow>
<dataflow id="347" from="empty_13" to="specpipeline_ln124" fromId="346" toId="89">
</dataflow>
<dataflow id="349" from="_ssdm_op_SpecLoopName" to="specloopname_ln124" fromId="348" toId="90">
</dataflow>
<dataflow id="351" from="empty_3" to="specloopname_ln124" fromId="350" toId="90">
</dataflow>
<dataflow id="352" from="add_ln133" to="zext_ln133" fromId="33" toId="91">
</dataflow>
<dataflow id="353" from="M_e_0" to="M_e_0_addr_7" fromId="153" toId="92">
</dataflow>
<dataflow id="354" from="StgValue_217" to="M_e_0_addr_7" fromId="217" toId="92">
</dataflow>
<dataflow id="355" from="zext_ln133" to="M_e_0_addr_7" fromId="91" toId="92">
</dataflow>
<dataflow id="356" from="M_e_1" to="M_e_1_addr_7" fromId="154" toId="93">
</dataflow>
<dataflow id="357" from="StgValue_217" to="M_e_1_addr_7" fromId="217" toId="93">
</dataflow>
<dataflow id="358" from="zext_ln133" to="M_e_1_addr_7" fromId="91" toId="93">
</dataflow>
<dataflow id="359" from="M_e_2" to="M_e_2_addr_7" fromId="155" toId="94">
</dataflow>
<dataflow id="360" from="StgValue_217" to="M_e_2_addr_7" fromId="217" toId="94">
</dataflow>
<dataflow id="361" from="zext_ln133" to="M_e_2_addr_7" fromId="91" toId="94">
</dataflow>
<dataflow id="362" from="M_e_3" to="M_e_3_addr_7" fromId="156" toId="95">
</dataflow>
<dataflow id="363" from="StgValue_217" to="M_e_3_addr_7" fromId="217" toId="95">
</dataflow>
<dataflow id="364" from="zext_ln133" to="M_e_3_addr_7" fromId="91" toId="95">
</dataflow>
<dataflow id="365" from="e1" to="store_ln133" fromId="52" toId="96">
</dataflow>
<dataflow id="366" from="M_e_2_addr_7" to="store_ln133" fromId="94" toId="96">
</dataflow>
<dataflow id="367" from="e1" to="store_ln133" fromId="52" toId="98">
</dataflow>
<dataflow id="368" from="M_e_1_addr_7" to="store_ln133" fromId="93" toId="98">
</dataflow>
<dataflow id="369" from="e1" to="store_ln133" fromId="52" toId="100">
</dataflow>
<dataflow id="370" from="M_e_0_addr_7" to="store_ln133" fromId="92" toId="100">
</dataflow>
<dataflow id="371" from="e1" to="store_ln133" fromId="52" toId="102">
</dataflow>
<dataflow id="372" from="M_e_3_addr_7" to="store_ln133" fromId="95" toId="102">
</dataflow>
<dataflow id="373" from="icmp_ln124" to="StgValue_2" fromId="26" toId="2">
</dataflow>
<dataflow id="374" from="icmp_ln124" to="StgValue_3" fromId="26" toId="3">
</dataflow>
<dataflow id="375" from="icmp_ln127" to="StgValue_3" fromId="53" toId="3">
</dataflow>
<dataflow id="376" from="icmp_ln124" to="StgValue_4" fromId="26" toId="4">
</dataflow>
<dataflow id="377" from="icmp_ln127" to="StgValue_4" fromId="53" toId="4">
</dataflow>
<dataflow id="378" from="icmp_ln129" to="StgValue_4" fromId="66" toId="4">
</dataflow>
<dataflow id="379" from="or_ln130" to="StgValue_4" fromId="70" toId="4">
</dataflow>
<dataflow id="380" from="icmp_ln124" to="StgValue_5" fromId="26" toId="5">
</dataflow>
<dataflow id="381" from="icmp_ln127" to="StgValue_5" fromId="53" toId="5">
</dataflow>
<dataflow id="382" from="icmp_ln129" to="StgValue_5" fromId="66" toId="5">
</dataflow>
<dataflow id="383" from="or_ln130" to="StgValue_5" fromId="70" toId="5">
</dataflow>
<dataflow id="384" from="and_ln130" to="StgValue_5" fromId="69" toId="5">
</dataflow>
<dataflow id="385" from="icmp_ln130_2" to="StgValue_5" fromId="77" toId="5">
</dataflow>
<dataflow id="386" from="trunc_ln124" to="StgValue_5" fromId="42" toId="5">
</dataflow>
<dataflow id="387" from="icmp_ln124" to="StgValue_6" fromId="26" toId="6">
</dataflow>
<dataflow id="388" from="icmp_ln127" to="StgValue_6" fromId="53" toId="6">
</dataflow>
<dataflow id="389" from="icmp_ln129" to="StgValue_6" fromId="66" toId="6">
</dataflow>
<dataflow id="390" from="or_ln130" to="StgValue_6" fromId="70" toId="6">
</dataflow>
<dataflow id="391" from="and_ln130" to="StgValue_6" fromId="69" toId="6">
</dataflow>
<dataflow id="392" from="icmp_ln130_2" to="StgValue_6" fromId="77" toId="6">
</dataflow>
<dataflow id="393" from="trunc_ln124" to="StgValue_6" fromId="42" toId="6">
</dataflow>
<dataflow id="394" from="icmp_ln127" to="StgValue_9" fromId="53" toId="9">
</dataflow>
<dataflow id="395" from="icmp_ln129" to="StgValue_9" fromId="66" toId="9">
</dataflow>
<dataflow id="396" from="or_ln130" to="StgValue_9" fromId="70" toId="9">
</dataflow>
<dataflow id="397" from="and_ln130" to="StgValue_9" fromId="69" toId="9">
</dataflow>
<dataflow id="398" from="icmp_ln130_2" to="StgValue_9" fromId="77" toId="9">
</dataflow>
<dataflow id="399" from="trunc_ln124" to="StgValue_9" fromId="42" toId="9">
</dataflow>
</dataflows>


</stg>
