

================================================================
== Vitis HLS Report for 'sgemm_Pipeline_1'
================================================================
* Date:           Wed Jul 31 23:41:34 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        blas
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.901 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       11|       11|  44.000 ns|  44.000 ns|   11|   11|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        9|        9|         1|          1|          1|     9|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      24|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|       6|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       6|      51|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |empty_36_fu_58_p2     |         +|   0|  0|  12|           4|           1|
    |exitcond_i1_fu_52_p2  |      icmp|   0|  0|  12|           4|           4|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  24|           8|           5|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load  |   9|          2|    4|          8|
    |empty_fu_26              |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  27|          6|    9|         18|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |empty_fu_26  |  4|   0|    4|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------+-----+-----+------------+------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  sgemm_Pipeline_1|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  sgemm_Pipeline_1|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  sgemm_Pipeline_1|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  sgemm_Pipeline_1|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  sgemm_Pipeline_1|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  sgemm_Pipeline_1|  return value|
|Cv_address0  |  out|    4|   ap_memory|                Cv|         array|
|Cv_ce0       |  out|    1|   ap_memory|                Cv|         array|
|Cv_we0       |  out|    1|   ap_memory|                Cv|         array|
|Cv_d0        |  out|   16|   ap_memory|                Cv|         array|
+-------------+-----+-----+------------+------------------+--------------+

