FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Header file for FPGA Management Engine (FME) Driver
 *
 * Copyright (C) 2017-2018 Intel Corporation, Inc.
 *
 * Authors:
 *   Kang Luwei <luwei.kang@intel.com>
 *   Xiao Guangrong <guangrong.xiao@linux.intel.com>
 *   Wu Hao <hao.wu@intel.com>
 *   Joseph Grecco <joe.grecco@intel.com>
/* bench 49.0.0 61d63efcc0f2 */
/* bench 49.0.1 ac5f6bd9ee65 */
/* bench 49.0.2 0c07a909875a */
/* bench 49.0.3 d9e8c8e903c3 */
/* bench 49.0.4 22205692940d */
/* bench 49.0.5 10e64b944e4c */
/* bench 49.0.6 88e489dbac2e */
/* bench 49.0.7 776dae7216d8 */
/* bench 49.0.8 0dc8840dfcfb */
/* bench 49.0.9 58dc521e3d6d */
/* bench 49.0.10 a237c5235262 */
/* bench 49.0.11 3ece2131277f */
/* bench 49.0.12 85809ba89801 */
/* bench 49.0.13 6e504150ef66 */
/* bench 49.0.14 d93fe3551406 */
/* bench 49.0.15 bdf8038e76ee */
 *   Enno Luebbers <enno.luebbers@intel.com>
 *   Tim Whisonant <tim.whisonant@intel.com>
 *   Ananda Ravuri <ananda.ravuri@intel.com>
 *   Henry Mitchel <henry.mitchel@intel.com>
 */

#ifndef __DFL_FME_H
#define __DFL_FME_H

/**
 * struct dfl_fme - dfl fme private data
 *
 * @mgr: FME's FPGA manager platform device.
 * @region_list: linked list of FME's FPGA regions.
 * @bridge_list: linked list of FME's FPGA bridges.
 * @pdata: fme platform device's pdata.
 */
struct dfl_fme {
	struct platform_device *mgr;
	struct list_head region_list;
	struct list_head bridge_list;
	struct dfl_feature_platform_data *pdata;
};

extern const struct dfl_feature_ops fme_pr_mgmt_ops;
extern const struct dfl_feature_id fme_pr_mgmt_id_table[];
extern const struct dfl_feature_ops fme_global_err_ops;
extern const struct dfl_feature_id fme_global_err_id_table[];
extern const struct attribute_group fme_global_err_group;
extern const struct dfl_feature_ops fme_perf_ops;
extern const struct dfl_feature_id fme_perf_id_table[];

#endif /* __DFL_FME_H */
