[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ParamRef/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 193
LIB: work
FILE: ${SURELOG_DIR}/tests/ParamRef/dut.sv
n<> u<192> t<Top_level_rule> c<1> l<1:1> el<28:1>
  n<> u<1> t<Null_rule> p<192> s<191> l<1:1>
  n<> u<191> t<Source_text> p<192> c<21> l<1:1> el<27:10>
    n<> u<21> t<Description> p<191> c<20> s<73> l<1:1> el<3:11>
      n<> u<20> t<Package_declaration> p<21> c<2> l<1:1> el<3:11>
        n<> u<2> t<PACKAGE> p<20> s<3> l<1:1> el<1:8>
        n<tl_main_pkg> u<3> t<STRING_CONST> p<20> s<18> l<1:9> el<1:20>
        n<> u<18> t<Package_item> p<20> c<17> s<19> l<2:4> el<2:44>
          n<> u<17> t<Package_or_generate_item_declaration> p<18> c<16> l<2:4> el<2:44>
            n<> u<16> t<Local_parameter_declaration> p<17> c<6> l<2:4> el<2:43>
              n<> u<6> t<Data_type_or_implicit> p<16> c<5> s<15> l<2:15> el<2:18>
                n<> u<5> t<Data_type> p<6> c<4> l<2:15> el<2:18>
                  n<> u<4> t<IntegerAtomType_Int> p<5> l<2:15> el<2:18>
              n<> u<15> t<Param_assignment_list> p<16> c<14> l<2:19> el<2:43>
                n<> u<14> t<Param_assignment> p<15> c<7> l<2:19> el<2:43>
                  n<ADDR_SPACE_DEBUG_MEM> u<7> t<STRING_CONST> p<14> s<13> l<2:19> el<2:39>
                  n<> u<13> t<Constant_param_expression> p<14> c<12> l<2:42> el<2:43>
                    n<> u<12> t<Constant_mintypmax_expression> p<13> c<11> l<2:42> el<2:43>
                      n<> u<11> t<Constant_expression> p<12> c<10> l<2:42> el<2:43>
                        n<> u<10> t<Constant_primary> p<11> c<9> l<2:42> el<2:43>
                          n<> u<9> t<Primary_literal> p<10> c<8> l<2:42> el<2:43>
                            n<1> u<8> t<INT_CONST> p<9> l<2:42> el<2:43>
        n<> u<19> t<ENDPACKAGE> p<20> l<3:1> el<3:11>
    n<> u<73> t<Description> p<191> c<72> s<119> l<5:1> el<8:16>
      n<> u<72> t<Package_declaration> p<73> c<22> l<5:1> el<8:16>
        n<> u<22> t<PACKAGE> p<72> s<23> l<5:1> el<5:8>
        n<dm> u<23> t<STRING_CONST> p<72> s<38> l<5:9> el<5:11>
        n<> u<38> t<Package_item> p<72> c<37> s<69> l<6:4> el<6:36>
          n<> u<37> t<Package_or_generate_item_declaration> p<38> c<36> l<6:4> el<6:36>
            n<> u<36> t<Local_parameter_declaration> p<37> c<26> l<6:4> el<6:35>
              n<> u<26> t<Data_type_or_implicit> p<36> c<25> s<35> l<6:15> el<6:18>
                n<> u<25> t<Data_type> p<26> c<24> l<6:15> el<6:18>
                  n<> u<24> t<IntegerAtomType_Int> p<25> l<6:15> el<6:18>
              n<> u<35> t<Param_assignment_list> p<36> c<34> l<6:19> el<6:35>
                n<> u<34> t<Param_assignment> p<35> c<27> l<6:19> el<6:35>
                  n<HaltAddress> u<27> t<STRING_CONST> p<34> s<33> l<6:19> el<6:30>
                  n<> u<33> t<Constant_param_expression> p<34> c<32> l<6:33> el<6:35>
                    n<> u<32> t<Constant_mintypmax_expression> p<33> c<31> l<6:33> el<6:35>
                      n<> u<31> t<Constant_expression> p<32> c<30> l<6:33> el<6:35>
                        n<> u<30> t<Constant_primary> p<31> c<29> l<6:33> el<6:35>
                          n<> u<29> t<Primary_literal> p<30> c<28> l<6:33> el<6:35>
                            n<10> u<28> t<INT_CONST> p<29> l<6:33> el<6:35>
        n<> u<69> t<Package_item> p<72> c<68> s<71> l<7:4> el<7:63>
          n<> u<68> t<Package_or_generate_item_declaration> p<69> c<67> l<7:4> el<7:63>
            n<> u<67> t<Local_parameter_declaration> p<68> c<51> l<7:4> el<7:62>
              n<> u<51> t<Data_type_or_implicit> p<67> c<50> s<66> l<7:15> el<7:27>
                n<> u<50> t<Data_type> p<51> c<39> l<7:15> el<7:27>
                  n<> u<39> t<IntVec_TypeLogic> p<50> s<49> l<7:15> el<7:20>
                  n<> u<49> t<Packed_dimension> p<50> c<48> l<7:21> el<7:27>
                    n<> u<48> t<Constant_range> p<49> c<43> l<7:22> el<7:26>
                      n<> u<43> t<Constant_expression> p<48> c<42> s<47> l<7:22> el<7:24>
                        n<> u<42> t<Constant_primary> p<43> c<41> l<7:22> el<7:24>
                          n<> u<41> t<Primary_literal> p<42> c<40> l<7:22> el<7:24>
                            n<31> u<40> t<INT_CONST> p<41> l<7:22> el<7:24>
                      n<> u<47> t<Constant_expression> p<48> c<46> l<7:25> el<7:26>
                        n<> u<46> t<Constant_primary> p<47> c<45> l<7:25> el<7:26>
                          n<> u<45> t<Primary_literal> p<46> c<44> l<7:25> el<7:26>
                            n<0> u<44> t<INT_CONST> p<45> l<7:25> el<7:26>
              n<> u<66> t<Param_assignment_list> p<67> c<65> l<7:28> el<7:62>
                n<> u<65> t<Param_assignment> p<66> c<52> l<7:28> el<7:62>
                  n<ExceptionAddress> u<52> t<STRING_CONST> p<65> s<64> l<7:28> el<7:44>
                  n<> u<64> t<Constant_param_expression> p<65> c<63> l<7:47> el<7:62>
                    n<> u<63> t<Constant_mintypmax_expression> p<64> c<62> l<7:47> el<7:62>
                      n<> u<62> t<Constant_expression> p<63> c<56> l<7:47> el<7:62>
                        n<> u<56> t<Constant_expression> p<62> c<55> s<61> l<7:47> el<7:58>
                          n<> u<55> t<Constant_primary> p<56> c<54> l<7:47> el<7:58>
                            n<> u<54> t<Primary_literal> p<55> c<53> l<7:47> el<7:58>
                              n<HaltAddress> u<53> t<STRING_CONST> p<54> l<7:47> el<7:58>
                        n<> u<61> t<BinOp_Plus> p<62> s<60> l<7:59> el<7:60>
                        n<> u<60> t<Constant_expression> p<62> c<59> l<7:61> el<7:62>
                          n<> u<59> t<Constant_primary> p<60> c<58> l<7:61> el<7:62>
                            n<> u<58> t<Primary_literal> p<59> c<57> l<7:61> el<7:62>
                              n<2> u<57> t<INT_CONST> p<58> l<7:61> el<7:62>
        n<> u<71> t<ENDPACKAGE> p<72> s<70> l<8:1> el<8:11>
        n<dm> u<70> t<STRING_CONST> p<72> l<8:14> el<8:16>
    n<> u<119> t<Description> p<191> c<118> s<164> l<10:1> el<16:10>
      n<> u<118> t<Module_declaration> p<119> c<77> l<10:1> el<16:10>
        n<> u<77> t<Module_ansi_header> p<118> c<74> s<86> l<10:1> el<10:21>
          n<module> u<74> t<Module_keyword> p<77> s<75> l<10:1> el<10:7>
          n<top_earlgrey> u<75> t<STRING_CONST> p<77> s<76> l<10:8> el<10:20>
          n<> u<76> t<Package_import_declaration_list> p<77> l<10:20> el<10:20>
        n<> u<86> t<Non_port_module_item> p<118> c<85> s<116> l<11:3> el<11:25>
          n<> u<85> t<Module_or_generate_item> p<86> c<84> l<11:3> el<11:25>
            n<> u<84> t<Module_common_item> p<85> c<83> l<11:3> el<11:25>
              n<> u<83> t<Module_or_generate_item_declaration> p<84> c<82> l<11:3> el<11:25>
                n<> u<82> t<Package_or_generate_item_declaration> p<83> c<81> l<11:3> el<11:25>
                  n<> u<81> t<Data_declaration> p<82> c<80> l<11:3> el<11:25>
                    n<> u<80> t<Package_import_declaration> p<81> c<79> l<11:3> el<11:25>
                      n<> u<79> t<Package_import_item> p<80> c<78> l<11:10> el<11:24>
                        n<tl_main_pkg> u<78> t<STRING_CONST> p<79> l<11:10> el<11:21>
        n<> u<116> t<Non_port_module_item> p<118> c<115> s<117> l<13:3> el<15:22>
          n<> u<115> t<Module_or_generate_item> p<116> c<114> l<13:3> el<15:22>
            n<> u<114> t<Module_instantiation> p<115> c<87> l<13:3> el<15:22>
              n<rv_core_ibex> u<87> t<STRING_CONST> p<114> s<108> l<13:3> el<13:15>
              n<> u<108> t<Parameter_value_assignment> p<114> c<107> s<113> l<13:16> el<15:4>
                n<> u<107> t<Parameter_assignment_list> p<108> c<106> l<14:6> el<14:67>
                  n<> u<106> t<Named_parameter_assignment> p<107> c<88> l<14:6> el<14:67>
                    n<DmExceptionAddr> u<88> t<STRING_CONST> p<106> s<105> l<14:7> el<14:22>
                    n<> u<105> t<Param_expression> p<106> c<104> l<14:23> el<14:66>
                      n<> u<104> t<Mintypmax_expression> p<105> c<103> l<14:23> el<14:66>
                        n<> u<103> t<Expression> p<104> c<92> l<14:23> el<14:66>
                          n<> u<92> t<Expression> p<103> c<91> s<102> l<14:23> el<14:43>
                            n<> u<91> t<Primary> p<92> c<90> l<14:23> el<14:43>
                              n<> u<90> t<Primary_literal> p<91> c<89> l<14:23> el<14:43>
                                n<ADDR_SPACE_DEBUG_MEM> u<89> t<STRING_CONST> p<90> l<14:23> el<14:43>
                          n<> u<102> t<BinOp_Plus> p<103> s<101> l<14:44> el<14:45>
                          n<> u<101> t<Expression> p<103> c<100> l<14:46> el<14:66>
                            n<> u<100> t<Primary> p<101> c<99> l<14:46> el<14:66>
                              n<> u<99> t<Complex_func_call> p<100> c<95> l<14:46> el<14:66>
                                n<> u<95> t<Class_scope> p<99> c<94> s<96> l<14:46> el<14:50>
                                  n<> u<94> t<Class_type> p<95> c<93> l<14:46> el<14:48>
                                    n<dm> u<93> t<STRING_CONST> p<94> l<14:46> el<14:48>
                                n<ExceptionAddress> u<96> t<STRING_CONST> p<99> s<98> l<14:50> el<14:66>
                                n<> u<98> t<Select> p<99> c<97> l<14:66> el<14:66>
                                  n<> u<97> t<Bit_select> p<98> l<14:66> el<14:66>
              n<> u<113> t<Hierarchical_instance> p<114> c<110> l<15:5> el<15:21>
                n<> u<110> t<Name_of_instance> p<113> c<109> s<112> l<15:5> el<15:19>
                  n<u_rv_core_ibex> u<109> t<STRING_CONST> p<110> l<15:5> el<15:19>
                n<> u<112> t<Port_connection_list> p<113> c<111> l<15:20> el<15:20>
                  n<> u<111> t<Ordered_port_connection> p<112> l<15:20> el<15:20>
        n<> u<117> t<ENDMODULE> p<118> l<16:1> el<16:10>
    n<> u<164> t<Description> p<191> c<163> s<190> l<18:1> el<23:10>
      n<> u<163> t<Module_declaration> p<164> c<123> l<18:1> el<23:10>
        n<> u<123> t<Module_ansi_header> p<163> c<120> s<142> l<18:1> el<18:21>
          n<module> u<120> t<Module_keyword> p<123> s<121> l<18:1> el<18:7>
          n<rv_core_ibex> u<121> t<STRING_CONST> p<123> s<122> l<18:8> el<18:20>
          n<> u<122> t<Package_import_declaration_list> p<123> l<18:20> el<18:20>
        n<> u<142> t<Non_port_module_item> p<163> c<141> s<161> l<19:4> el<19:47>
          n<> u<141> t<Module_or_generate_item> p<142> c<140> l<19:4> el<19:47>
            n<> u<140> t<Module_common_item> p<141> c<139> l<19:4> el<19:47>
              n<> u<139> t<Module_or_generate_item_declaration> p<140> c<138> l<19:4> el<19:47>
                n<> u<138> t<Package_or_generate_item_declaration> p<139> c<137> l<19:4> el<19:47>
                  n<> u<137> t<Parameter_declaration> p<138> c<127> l<19:4> el<19:46>
                    n<> u<127> t<Data_type_or_implicit> p<137> c<126> s<136> l<19:14> el<19:26>
                      n<> u<126> t<Data_type> p<127> c<124> l<19:14> el<19:26>
                        n<> u<124> t<IntegerAtomType_Int> p<126> s<125> l<19:14> el<19:17>
                        n<> u<125> t<Signing_Unsigned> p<126> l<19:18> el<19:26>
                    n<> u<136> t<Param_assignment_list> p<137> c<135> l<19:27> el<19:46>
                      n<> u<135> t<Param_assignment> p<136> c<128> l<19:27> el<19:46>
                        n<DmExceptionAddr> u<128> t<STRING_CONST> p<135> s<134> l<19:27> el<19:42>
                        n<> u<134> t<Constant_param_expression> p<135> c<133> l<19:45> el<19:46>
                          n<> u<133> t<Constant_mintypmax_expression> p<134> c<132> l<19:45> el<19:46>
                            n<> u<132> t<Constant_expression> p<133> c<131> l<19:45> el<19:46>
                              n<> u<131> t<Constant_primary> p<132> c<130> l<19:45> el<19:46>
                                n<> u<130> t<Primary_literal> p<131> c<129> l<19:45> el<19:46>
                                  n<3> u<129> t<INT_CONST> p<130> l<19:45> el<19:46>
        n<> u<161> t<Non_port_module_item> p<163> c<160> s<162> l<20:4> el<22:14>
          n<> u<160> t<Module_or_generate_item> p<161> c<159> l<20:4> el<22:14>
            n<> u<159> t<Module_instantiation> p<160> c<143> l<20:4> el<22:14>
              n<ibex_core> u<143> t<STRING_CONST> p<159> s<153> l<20:4> el<20:13>
              n<> u<153> t<Parameter_value_assignment> p<159> c<152> s<158> l<20:14> el<22:4>
                n<> u<152> t<Parameter_assignment_list> p<153> c<151> l<21:7> el<21:40>
                  n<> u<151> t<Named_parameter_assignment> p<152> c<144> l<21:7> el<21:40>
                    n<DmExceptionAddr> u<144> t<STRING_CONST> p<151> s<150> l<21:8> el<21:23>
                    n<> u<150> t<Param_expression> p<151> c<149> l<21:24> el<21:39>
                      n<> u<149> t<Mintypmax_expression> p<150> c<148> l<21:24> el<21:39>
                        n<> u<148> t<Expression> p<149> c<147> l<21:24> el<21:39>
                          n<> u<147> t<Primary> p<148> c<146> l<21:24> el<21:39>
                            n<> u<146> t<Primary_literal> p<147> c<145> l<21:24> el<21:39>
                              n<DmExceptionAddr> u<145> t<STRING_CONST> p<146> l<21:24> el<21:39>
              n<> u<158> t<Hierarchical_instance> p<159> c<155> l<22:5> el<22:13>
                n<> u<155> t<Name_of_instance> p<158> c<154> s<157> l<22:5> el<22:11>
                  n<u_core> u<154> t<STRING_CONST> p<155> l<22:5> el<22:11>
                n<> u<157> t<Port_connection_list> p<158> c<156> l<22:12> el<22:12>
                  n<> u<156> t<Ordered_port_connection> p<157> l<22:12> el<22:12>
        n<> u<162> t<ENDMODULE> p<163> l<23:1> el<23:10>
    n<> u<190> t<Description> p<191> c<189> l<25:1> el<27:10>
      n<> u<189> t<Module_declaration> p<190> c<168> l<25:1> el<27:10>
        n<> u<168> t<Module_ansi_header> p<189> c<165> s<187> l<25:1> el<25:18>
          n<module> u<165> t<Module_keyword> p<168> s<166> l<25:1> el<25:7>
          n<ibex_core> u<166> t<STRING_CONST> p<168> s<167> l<25:8> el<25:17>
          n<> u<167> t<Package_import_declaration_list> p<168> l<25:17> el<25:17>
        n<> u<187> t<Non_port_module_item> p<189> c<186> s<188> l<26:4> el<26:47>
          n<> u<186> t<Module_or_generate_item> p<187> c<185> l<26:4> el<26:47>
            n<> u<185> t<Module_common_item> p<186> c<184> l<26:4> el<26:47>
              n<> u<184> t<Module_or_generate_item_declaration> p<185> c<183> l<26:4> el<26:47>
                n<> u<183> t<Package_or_generate_item_declaration> p<184> c<182> l<26:4> el<26:47>
                  n<> u<182> t<Parameter_declaration> p<183> c<172> l<26:4> el<26:46>
                    n<> u<172> t<Data_type_or_implicit> p<182> c<171> s<181> l<26:14> el<26:26>
                      n<> u<171> t<Data_type> p<172> c<169> l<26:14> el<26:26>
                        n<> u<169> t<IntegerAtomType_Int> p<171> s<170> l<26:14> el<26:17>
                        n<> u<170> t<Signing_Unsigned> p<171> l<26:18> el<26:26>
                    n<> u<181> t<Param_assignment_list> p<182> c<180> l<26:27> el<26:46>
                      n<> u<180> t<Param_assignment> p<181> c<173> l<26:27> el<26:46>
                        n<DmExceptionAddr> u<173> t<STRING_CONST> p<180> s<179> l<26:27> el<26:42>
                        n<> u<179> t<Constant_param_expression> p<180> c<178> l<26:45> el<26:46>
                          n<> u<178> t<Constant_mintypmax_expression> p<179> c<177> l<26:45> el<26:46>
                            n<> u<177> t<Constant_expression> p<178> c<176> l<26:45> el<26:46>
                              n<> u<176> t<Constant_primary> p<177> c<175> l<26:45> el<26:46>
                                n<> u<175> t<Primary_literal> p<176> c<174> l<26:45> el<26:46>
                                  n<4> u<174> t<INT_CONST> p<175> l<26:45> el<26:46>
        n<> u<188> t<ENDMODULE> p<189> l<27:1> el<27:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ParamRef/dut.sv:1:1: No timescale set for "tl_main_pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/ParamRef/dut.sv:5:1: No timescale set for "dm".
[WRN:PA0205] ${SURELOG_DIR}/tests/ParamRef/dut.sv:10:1: No timescale set for "top_earlgrey".
[WRN:PA0205] ${SURELOG_DIR}/tests/ParamRef/dut.sv:18:1: No timescale set for "rv_core_ibex".
[WRN:PA0205] ${SURELOG_DIR}/tests/ParamRef/dut.sv:25:1: No timescale set for "ibex_core".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ParamRef/dut.sv:25:1: Compile module "work@ibex_core".
[INF:CP0303] ${SURELOG_DIR}/tests/ParamRef/dut.sv:18:1: Compile module "work@rv_core_ibex".
[INF:CP0303] ${SURELOG_DIR}/tests/ParamRef/dut.sv:10:1: Compile module "work@top_earlgrey".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                              14
Design                                                 1
Identifier                                             6
ImportTypespec                                         1
IntTypespec                                            4
LogicTypespec                                          1
Module                                                 5
ModuleTypespec                                         3
Operation                                              3
Package                                                2
ParamAssign                                            5
Parameter                                              5
Range                                                  1
RefModule                                              2
RefObj                                                 3
RefTypespec                                            8
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ParamRef/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/ParamRef/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllPackages:
\_Package: tl_main_pkg (tl_main_pkg), file:${SURELOG_DIR}/tests/ParamRef/dut.sv, line:1:1, endln:3:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (tl_main_pkg)
    |vpiParent:
    \_Package: tl_main_pkg (tl_main_pkg), file:${SURELOG_DIR}/tests/ParamRef/dut.sv, line:1:1, endln:3:11
    |vpiName:tl_main_pkg
  |vpiParameter:
  \_Parameter: (tl_main_pkg::ADDR_SPACE_DEBUG_MEM), line:2:19, endln:2:43
    |vpiParent:
    \_Package: tl_main_pkg (tl_main_pkg), file:${SURELOG_DIR}/tests/ParamRef/dut.sv, line:1:1, endln:3:11
    |UINT:1
    |vpiTypespec:
    \_RefTypespec: (tl_main_pkg::ADDR_SPACE_DEBUG_MEM), line:2:15, endln:2:18
      |vpiParent:
      \_Parameter: (tl_main_pkg::ADDR_SPACE_DEBUG_MEM), line:2:19, endln:2:43
      |vpiFullName:tl_main_pkg::ADDR_SPACE_DEBUG_MEM
      |vpiActual:
      \_IntTypespec: , line:2:15, endln:2:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:ADDR_SPACE_DEBUG_MEM
    |vpiFullName:tl_main_pkg::ADDR_SPACE_DEBUG_MEM
  |vpiParamAssign:
  \_ParamAssign: , line:2:19, endln:2:43
    |vpiParent:
    \_Package: tl_main_pkg (tl_main_pkg), file:${SURELOG_DIR}/tests/ParamRef/dut.sv, line:1:1, endln:3:11
    |vpiRhs:
    \_Constant: , line:2:42, endln:2:43
      |vpiParent:
      \_ParamAssign: , line:2:19, endln:2:43
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (tl_main_pkg::ADDR_SPACE_DEBUG_MEM), line:2:19, endln:2:43
  |vpiTypedef:
  \_IntTypespec: , line:2:15, endln:2:18
    |vpiParent:
    \_Package: tl_main_pkg (tl_main_pkg), file:${SURELOG_DIR}/tests/ParamRef/dut.sv, line:1:1, endln:3:11
    |vpiSigned:1
  |vpiImportTypespec:
  \_IntTypespec: , line:2:15, endln:2:18
  |vpiDefName:tl_main_pkg
|vpiAllPackages:
\_Package: dm (dm), file:${SURELOG_DIR}/tests/ParamRef/dut.sv, line:5:1, endln:8:16
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (dm)
    |vpiParent:
    \_Package: dm (dm), file:${SURELOG_DIR}/tests/ParamRef/dut.sv, line:5:1, endln:8:16
    |vpiName:dm
  |vpiParameter:
  \_Parameter: (dm::HaltAddress), line:6:19, endln:6:35
    |vpiParent:
    \_Package: dm (dm), file:${SURELOG_DIR}/tests/ParamRef/dut.sv, line:5:1, endln:8:16
    |UINT:10
    |vpiTypespec:
    \_RefTypespec: (dm::HaltAddress), line:6:15, endln:6:18
      |vpiParent:
      \_Parameter: (dm::HaltAddress), line:6:19, endln:6:35
      |vpiFullName:dm::HaltAddress
      |vpiActual:
      \_IntTypespec: , line:6:15, endln:6:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:HaltAddress
    |vpiFullName:dm::HaltAddress
  |vpiParameter:
  \_Parameter: (dm::ExceptionAddress), line:7:28, endln:7:62
    |vpiParent:
    \_Package: dm (dm), file:${SURELOG_DIR}/tests/ParamRef/dut.sv, line:5:1, endln:8:16
    |vpiTypespec:
    \_RefTypespec: (dm::ExceptionAddress), line:7:15, endln:7:27
      |vpiParent:
      \_Parameter: (dm::ExceptionAddress), line:7:28, endln:7:62
      |vpiFullName:dm::ExceptionAddress
      |vpiActual:
      \_LogicTypespec: , line:7:15, endln:7:20
    |vpiLocalParam:1
    |vpiName:ExceptionAddress
    |vpiFullName:dm::ExceptionAddress
  |vpiParamAssign:
  \_ParamAssign: , line:6:19, endln:6:35
    |vpiParent:
    \_Package: dm (dm), file:${SURELOG_DIR}/tests/ParamRef/dut.sv, line:5:1, endln:8:16
    |vpiRhs:
    \_Constant: , line:6:33, endln:6:35
      |vpiParent:
      \_ParamAssign: , line:6:19, endln:6:35
      |vpiDecompile:10
      |vpiSize:64
      |UINT:10
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (dm::HaltAddress), line:6:19, endln:6:35
  |vpiParamAssign:
  \_ParamAssign: , line:7:28, endln:7:62
    |vpiParent:
    \_Package: dm (dm), file:${SURELOG_DIR}/tests/ParamRef/dut.sv, line:5:1, endln:8:16
    |vpiRhs:
    \_Operation: , line:7:47, endln:7:62
      |vpiParent:
      \_ParamAssign: , line:7:28, endln:7:62
      |vpiOpType:24
      |vpiOperand:
      \_RefObj: (dm::HaltAddress), line:7:47, endln:7:58
        |vpiParent:
        \_Operation: , line:7:47, endln:7:62
        |vpiName:HaltAddress
        |vpiFullName:dm::HaltAddress
        |vpiActual:
        \_Parameter: (dm::HaltAddress), line:6:19, endln:6:35
      |vpiOperand:
      \_Constant: , line:7:61, endln:7:62
        |vpiParent:
        \_Operation: , line:7:47, endln:7:62
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
    |vpiLhs:
    \_Parameter: (dm::ExceptionAddress), line:7:28, endln:7:62
  |vpiTypedef:
  \_IntTypespec: , line:6:15, endln:6:18
    |vpiParent:
    \_Package: dm (dm), file:${SURELOG_DIR}/tests/ParamRef/dut.sv, line:5:1, endln:8:16
    |vpiSigned:1
  |vpiTypedef:
  \_LogicTypespec: , line:7:15, endln:7:20
    |vpiParent:
    \_Package: dm (dm), file:${SURELOG_DIR}/tests/ParamRef/dut.sv, line:5:1, endln:8:16
    |vpiRange:
    \_Range: , line:7:21, endln:7:27
      |vpiParent:
      \_LogicTypespec: , line:7:15, endln:7:20
      |vpiLeftRange:
      \_Constant: , line:7:22, endln:7:24
        |vpiParent:
        \_Range: , line:7:21, endln:7:27
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:7:25, endln:7:26
        |vpiParent:
        \_Range: , line:7:21, endln:7:27
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_IntTypespec: , line:6:15, endln:6:18
  |vpiImportTypespec:
  \_LogicTypespec: , line:7:15, endln:7:20
  |vpiDefName:dm
  |vpiEndLabel:dm
|vpiAllModules:
\_Module: work@ibex_core (work@ibex_core), file:${SURELOG_DIR}/tests/ParamRef/dut.sv, line:25:1, endln:27:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@ibex_core)
    |vpiParent:
    \_Module: work@ibex_core (work@ibex_core), file:${SURELOG_DIR}/tests/ParamRef/dut.sv, line:25:1, endln:27:10
    |vpiName:work@ibex_core
  |vpiParameter:
  \_Parameter: (work@ibex_core.DmExceptionAddr), line:26:27, endln:26:46
    |vpiParent:
    \_Module: work@ibex_core (work@ibex_core), file:${SURELOG_DIR}/tests/ParamRef/dut.sv, line:25:1, endln:27:10
    |UINT:4
    |vpiTypespec:
    \_RefTypespec: (work@ibex_core.DmExceptionAddr), line:26:14, endln:26:26
      |vpiParent:
      \_Parameter: (work@ibex_core.DmExceptionAddr), line:26:27, endln:26:46
      |vpiFullName:work@ibex_core.DmExceptionAddr
      |vpiActual:
      \_IntTypespec: , line:26:14, endln:26:26
    |vpiName:DmExceptionAddr
    |vpiFullName:work@ibex_core.DmExceptionAddr
  |vpiParamAssign:
  \_ParamAssign: , line:26:27, endln:26:46
    |vpiParent:
    \_Module: work@ibex_core (work@ibex_core), file:${SURELOG_DIR}/tests/ParamRef/dut.sv, line:25:1, endln:27:10
    |vpiRhs:
    \_Constant: , line:26:45, endln:26:46
      |vpiParent:
      \_ParamAssign: , line:26:27, endln:26:46
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@ibex_core.DmExceptionAddr), line:26:27, endln:26:46
  |vpiTypedef:
  \_IntTypespec: , line:26:14, endln:26:26
    |vpiParent:
    \_Module: work@ibex_core (work@ibex_core), file:${SURELOG_DIR}/tests/ParamRef/dut.sv, line:25:1, endln:27:10
  |vpiImportTypespec:
  \_IntTypespec: , line:26:14, endln:26:26
  |vpiDefName:work@ibex_core
|vpiAllModules:
\_Module: work@rv_core_ibex (work@rv_core_ibex), file:${SURELOG_DIR}/tests/ParamRef/dut.sv, line:18:1, endln:23:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@rv_core_ibex)
    |vpiParent:
    \_Module: work@rv_core_ibex (work@rv_core_ibex), file:${SURELOG_DIR}/tests/ParamRef/dut.sv, line:18:1, endln:23:10
    |vpiName:work@rv_core_ibex
  |vpiParameter:
  \_Parameter: (work@rv_core_ibex.DmExceptionAddr), line:19:27, endln:19:46
    |vpiParent:
    \_Module: work@rv_core_ibex (work@rv_core_ibex), file:${SURELOG_DIR}/tests/ParamRef/dut.sv, line:18:1, endln:23:10
    |UINT:3
    |vpiTypespec:
    \_RefTypespec: (work@rv_core_ibex.DmExceptionAddr), line:19:14, endln:19:26
      |vpiParent:
      \_Parameter: (work@rv_core_ibex.DmExceptionAddr), line:19:27, endln:19:46
      |vpiFullName:work@rv_core_ibex.DmExceptionAddr
      |vpiActual:
      \_IntTypespec: , line:19:14, endln:19:26
    |vpiName:DmExceptionAddr
    |vpiFullName:work@rv_core_ibex.DmExceptionAddr
  |vpiParamAssign:
  \_ParamAssign: , line:19:27, endln:19:46
    |vpiParent:
    \_Module: work@rv_core_ibex (work@rv_core_ibex), file:${SURELOG_DIR}/tests/ParamRef/dut.sv, line:18:1, endln:23:10
    |vpiRhs:
    \_Constant: , line:19:45, endln:19:46
      |vpiParent:
      \_ParamAssign: , line:19:27, endln:19:46
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@rv_core_ibex.DmExceptionAddr), line:19:27, endln:19:46
  |vpiTypedef:
  \_IntTypespec: , line:19:14, endln:19:26
    |vpiParent:
    \_Module: work@rv_core_ibex (work@rv_core_ibex), file:${SURELOG_DIR}/tests/ParamRef/dut.sv, line:18:1, endln:23:10
  |vpiTypedef:
  \_ModuleTypespec: (ibex_core)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:ibex_core
    |vpiModule:
    \_Module: work@ibex_core (work@ibex_core), file:${SURELOG_DIR}/tests/ParamRef/dut.sv, line:25:1, endln:27:10
  |vpiImportTypespec:
  \_IntTypespec: , line:19:14, endln:19:26
  |vpiDefName:work@rv_core_ibex
  |vpiRefModule:
  \_RefModule: work@ibex_core (u_core), line:20:4, endln:20:13
    |vpiParent:
    \_Module: work@rv_core_ibex (work@rv_core_ibex), file:${SURELOG_DIR}/tests/ParamRef/dut.sv, line:18:1, endln:23:10
    |vpiName:u_core
    |vpiDefName:work@ibex_core
    |vpiActual:
    \_Module: work@ibex_core (work@ibex_core), file:${SURELOG_DIR}/tests/ParamRef/dut.sv, line:25:1, endln:27:10
|vpiAllModules:
\_Module: work@top_earlgrey (work@top_earlgrey), file:${SURELOG_DIR}/tests/ParamRef/dut.sv, line:10:1, endln:16:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top_earlgrey)
    |vpiParent:
    \_Module: work@top_earlgrey (work@top_earlgrey), file:${SURELOG_DIR}/tests/ParamRef/dut.sv, line:10:1, endln:16:10
    |vpiName:work@top_earlgrey
  |vpiTypedef:
  \_ImportTypespec: (tl_main_pkg), line:11:10, endln:11:24
    |vpiParent:
    \_Module: work@top_earlgrey (work@top_earlgrey), file:${SURELOG_DIR}/tests/ParamRef/dut.sv, line:10:1, endln:16:10
    |vpiName:
    \_Identifier: (tl_main_pkg)
      |vpiParent:
      \_ImportTypespec: (tl_main_pkg), line:11:10, endln:11:24
      |vpiName:tl_main_pkg
    |vpiImportTypespecItem:
    \_Constant: , line:11:10, endln:11:24
      |vpiParent:
      \_ImportTypespec: (tl_main_pkg), line:11:10, endln:11:24
      |vpiDecompile:*
      |vpiSize:8
      |STRING:*
      |vpiConstType:8
  |vpiTypedef:
  \_ModuleTypespec: (rv_core_ibex)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:rv_core_ibex
    |vpiModule:
    \_Module: work@rv_core_ibex (work@rv_core_ibex), file:${SURELOG_DIR}/tests/ParamRef/dut.sv, line:18:1, endln:23:10
  |vpiImportTypespec:
  \_ImportTypespec: (tl_main_pkg), line:11:10, endln:11:24
  |vpiDefName:work@top_earlgrey
  |vpiRefModule:
  \_RefModule: work@rv_core_ibex (u_rv_core_ibex), line:13:3, endln:13:15
    |vpiParent:
    \_Module: work@top_earlgrey (work@top_earlgrey), file:${SURELOG_DIR}/tests/ParamRef/dut.sv, line:10:1, endln:16:10
    |vpiName:u_rv_core_ibex
    |vpiDefName:work@rv_core_ibex
    |vpiActual:
    \_Module: work@rv_core_ibex (work@rv_core_ibex), file:${SURELOG_DIR}/tests/ParamRef/dut.sv, line:18:1, endln:23:10
|vpiTypedef:
\_ModuleTypespec: (ibex_core)
|vpiTypedef:
\_ModuleTypespec: (rv_core_ibex)
|vpiTypedef:
\_ModuleTypespec: (top_earlgrey)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top_earlgrey
  |vpiModule:
  \_Module: work@top_earlgrey (work@top_earlgrey), file:${SURELOG_DIR}/tests/ParamRef/dut.sv, line:10:1, endln:16:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 0
