{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575380481384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575380481385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 10:41:21 2019 " "Processing started: Tue Dec 03 10:41:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575380481385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575380481385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi-vhdl -c spi-vhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi-vhdl -c spi-vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575380481385 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575380481851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/xor2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/xor2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor2bit-rtl " "Found design unit 1: xor2bit-rtl" {  } { { "../source/xor2bit.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/xor2bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380482463 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor2bit " "Found entity 1: xor2bit" {  } { { "../source/xor2bit.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/xor2bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380482463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575380482463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/spi_master_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/spi_master_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master_top-rtl " "Found design unit 1: spi_master_top-rtl" {  } { { "../source/spi_master_top.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/spi_master_top.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380482468 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master_top " "Found entity 1: spi_master_top" {  } { { "../source/spi_master_top.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/spi_master_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380482468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575380482468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/spi_master_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/spi_master_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master_datapath-rtl " "Found design unit 1: spi_master_datapath-rtl" {  } { { "../source/spi_master_datapath.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/spi_master_datapath.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380482473 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master_datapath " "Found entity 1: spi_master_datapath" {  } { { "../source/spi_master_datapath.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/spi_master_datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380482473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575380482473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/spi_master_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/spi_master_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master_control-rtl " "Found design unit 1: spi_master_control-rtl" {  } { { "../source/spi_master_control.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/spi_master_control.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380482479 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master_control " "Found entity 1: spi_master_control" {  } { { "../source/spi_master_control.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/spi_master_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380482479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575380482479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/paridade.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/paridade.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 paridade-rtl " "Found design unit 1: paridade-rtl" {  } { { "../source/paridade.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/paridade.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380482484 ""} { "Info" "ISGN_ENTITY_NAME" "1 paridade " "Found entity 1: paridade" {  } { { "../source/paridade.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/paridade.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380482484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575380482484 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../source/mux.vhd " "Entity \"mux\" obtained from \"../source/mux.vhd\" instead of from Quartus II megafunction library" {  } { { "../source/mux.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1575380482490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-rtl " "Found design unit 1: mux-rtl" {  } { { "../source/mux.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380482490 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../source/mux.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380482490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575380482490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/frequency_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/frequency_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frequency_divider-rtl " "Found design unit 1: frequency_divider-rtl" {  } { { "../source/frequency_divider.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/frequency_divider.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380482496 ""} { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "../source/frequency_divider.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/frequency_divider.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380482496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575380482496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-rtl " "Found design unit 1: adder-rtl" {  } { { "../source/adder.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380482502 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../source/adder.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380482502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575380482502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/register_16_bits_in_8_bits_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/register_16_bits_in_8_bits_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_16_bits_in_8_bits_out-rtl " "Found design unit 1: register_16_bits_in_8_bits_out-rtl" {  } { { "../source/register_16_bits_in_8_bits_out.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/register_16_bits_in_8_bits_out.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380482507 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_16_bits_in_8_bits_out " "Found entity 1: register_16_bits_in_8_bits_out" {  } { { "../source/register_16_bits_in_8_bits_out.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/register_16_bits_in_8_bits_out.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575380482507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575380482507 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_master_top " "Elaborating entity \"spi_master_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575380482636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "spi_master_control spi_master_control:u_SPI_MASTER_CONTROL A:rtl " "Elaborating entity \"spi_master_control\" using architecture \"A:rtl\" for hierarchy \"spi_master_control:u_SPI_MASTER_CONTROL\"" {  } { { "../source/spi_master_top.vhd" "u_SPI_MASTER_CONTROL" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/spi_master_top.vhd" 32 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575380482640 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_SHOULD_END_TX spi_master_control.vhd(83) " "VHDL Process Statement warning at spi_master_control.vhd(83): signal \"w_SHOULD_END_TX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/spi_master_control.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/spi_master_control.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575380482642 "|spi_master_top|spi_master_control:u_spi_master_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "w_PROXIMO_ESTADO spi_master_control.vhd(47) " "VHDL Process Statement warning at spi_master_control.vhd(47): inferring latch(es) for signal or variable \"w_PROXIMO_ESTADO\", which holds its previous value in one or more paths through the process" {  } { { "../source/spi_master_control.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/spi_master_control.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575380482642 "|spi_master_top|spi_master_control:u_spi_master_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_BYTE_SEL spi_master_control.vhd(111) " "Inferred latch for \"w_BYTE_SEL\" at spi_master_control.vhd(111)" {  } { { "../source/spi_master_control.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/spi_master_control.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575380482642 "|spi_master_top|spi_master_control:u_spi_master_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_START_TX spi_master_control.vhd(96) " "Inferred latch for \"w_START_TX\" at spi_master_control.vhd(96)" {  } { { "../source/spi_master_control.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/spi_master_control.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575380482642 "|spi_master_top|spi_master_control:u_spi_master_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "spi_master_datapath spi_master_datapath:u_SPI_MASTER_DATAPATH A:rtl " "Elaborating entity \"spi_master_datapath\" using architecture \"A:rtl\" for hierarchy \"spi_master_datapath:u_SPI_MASTER_DATAPATH\"" {  } { { "../source/spi_master_top.vhd" "u_SPI_MASTER_DATAPATH" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/spi_master_top.vhd" 46 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575380482644 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_REG_DATA spi_master_datapath.vhd(21) " "VHDL Signal Declaration warning at spi_master_datapath.vhd(21): used explicit default value for signal \"w_REG_DATA\" because signal was never assigned a value" {  } { { "../source/spi_master_datapath.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/spi_master_datapath.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1575380482645 "|spi_master_top|spi_master_datapath:u_spi_master_datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "adder spi_master_datapath:u_SPI_MASTER_DATAPATH\|adder:u_adder A:rtl " "Elaborating entity \"adder\" using architecture \"A:rtl\" for hierarchy \"spi_master_datapath:u_SPI_MASTER_DATAPATH\|adder:u_adder\"" {  } { { "../source/spi_master_datapath.vhd" "u_adder" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/spi_master_datapath.vhd" 37 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575380482648 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_COUNT adder.vhd(34) " "VHDL Process Statement warning at adder.vhd(34): signal \"r_COUNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/adder.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/adder.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575380482649 "|spi_master_top|spi_master_datapath:u_spi_master_datapath|adder:u_adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux spi_master_datapath:u_SPI_MASTER_DATAPATH\|mux:u_mux A:rtl " "Elaborating entity \"mux\" using architecture \"A:rtl\" for hierarchy \"spi_master_datapath:u_SPI_MASTER_DATAPATH\|mux:u_mux\"" {  } { { "../source/spi_master_datapath.vhd" "u_mux" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/spi_master_datapath.vhd" 47 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575380482652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "paridade spi_master_datapath:u_SPI_MASTER_DATAPATH\|paridade:u_paridade A:rtl " "Elaborating entity \"paridade\" using architecture \"A:rtl\" for hierarchy \"spi_master_datapath:u_SPI_MASTER_DATAPATH\|paridade:u_paridade\"" {  } { { "../source/spi_master_datapath.vhd" "u_paridade" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/spi_master_datapath.vhd" 56 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575380482655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor2bit spi_master_datapath:u_SPI_MASTER_DATAPATH\|paridade:u_paridade\|xor2bit:U1 " "Elaborating entity \"xor2bit\" for hierarchy \"spi_master_datapath:u_SPI_MASTER_DATAPATH\|paridade:u_paridade\|xor2bit:U1\"" {  } { { "../source/paridade.vhd" "U1" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/paridade.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575380482659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "register_16_bits_in_8_bits_out spi_master_datapath:u_SPI_MASTER_DATAPATH\|register_16_bits_in_8_bits_out:u_register_16_bits_in_8_bits_out A:rtl " "Elaborating entity \"register_16_bits_in_8_bits_out\" using architecture \"A:rtl\" for hierarchy \"spi_master_datapath:u_SPI_MASTER_DATAPATH\|register_16_bits_in_8_bits_out:u_register_16_bits_in_8_bits_out\"" {  } { { "../source/spi_master_datapath.vhd" "u_register_16_bits_in_8_bits_out" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/spi_master_datapath.vhd" 64 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575380482674 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_DATA register_16_bits_in_8_bits_out.vhd(25) " "VHDL Process Statement warning at register_16_bits_in_8_bits_out.vhd(25): signal \"i_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/register_16_bits_in_8_bits_out.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/register_16_bits_in_8_bits_out.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575380482675 "|spi_master_top|spi_master_datapath:u_spi_master_datapath|register_16_bits_in_8_bits_out:u_register_16_bits_in_8_bits_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_DATA register_16_bits_in_8_bits_out.vhd(28) " "VHDL Process Statement warning at register_16_bits_in_8_bits_out.vhd(28): signal \"i_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/register_16_bits_in_8_bits_out.vhd" "" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/register_16_bits_in_8_bits_out.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575380482675 "|spi_master_top|spi_master_datapath:u_spi_master_datapath|register_16_bits_in_8_bits_out:u_register_16_bits_in_8_bits_out"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "frequency_divider frequency_divider:u_FREQUENCY_DIVIDER A:rtl " "Elaborating entity \"frequency_divider\" using architecture \"A:rtl\" for hierarchy \"frequency_divider:u_FREQUENCY_DIVIDER\"" {  } { { "../source/spi_master_top.vhd" "u_FREQUENCY_DIVIDER" { Text "C:/Facul/10-semestre/comunicacao-digital/m3/spi-vhdl/source/spi_master_top.vhd" 56 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575380482678 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1575380483407 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575380483796 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575380483796 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575380484032 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575380484032 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1575380484032 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575380484032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "600 " "Peak virtual memory: 600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575380484117 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 10:41:24 2019 " "Processing ended: Tue Dec 03 10:41:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575380484117 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575380484117 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575380484117 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575380484117 ""}
