

================================================================
== Vivado HLS Report for 'sc_status_end'
================================================================
* Date:           Sun Mar  1 15:27:48 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        CNNAccel
* Solution:       default
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     1.381|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------+-----+-----+-----+-----+---------+
        |                                                     |                                    |  Latency  |  Interval | Pipeline|
        |                       Instance                      |               Module               | min | max | min | max |   Type  |
        +-----------------------------------------------------+------------------------------------+-----+-----+-----+-----+---------+
        |call_ln116_sc_status_end_met_loop_back_handle_fu_50  |sc_status_end_met_loop_back_handle  |    0|    0|    0|    0|   none  |
        +-----------------------------------------------------+------------------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     43|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       0|     43|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       0|   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+------------------------------------+---------+-------+---+----+-----+
    |                       Instance                      |               Module               | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-----------------------------------------------------+------------------------------------+---------+-------+---+----+-----+
    |call_ln116_sc_status_end_met_loop_back_handle_fu_50  |sc_status_end_met_loop_back_handle  |        0|      0|  0|  43|    0|
    +-----------------------------------------------------+------------------------------------+---------+-------+---+----+-----+
    |Total                                                |                                    |        0|      0|  0|  43|    0|
    +-----------------------------------------------------+------------------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------+-----+-----+------------+--------------------------------+--------------+
|clk            |  in |    1| ap_ctrl_hs | sc_status_end::sc_status_end.1 | return value |
|reset          |  in |    1| ap_ctrl_hs | sc_status_end::sc_status_end.1 | return value |
|ingress_out_0  |  in |    8|   ap_none  |          ingress_out_0         |    pointer   |
|ingress_out_1  |  in |    8|   ap_none  |          ingress_out_1         |    pointer   |
|ingress_out_2  |  in |   32|   ap_none  |          ingress_out_2         |    pointer   |
|ingress_in     | out |   32|   ap_vld   |           ingress_in           |    pointer   |
+---------------+-----+-----+------------+--------------------------------+--------------+

