// Seed: 1574172029
module module_0;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    output supply1 id_2,
    input wire id_3,
    output uwire id_4,
    input uwire id_5
);
  always @(id_3 or 1) if (1) {1} -= id_3;
  module_0();
endmodule
module module_2 (
    input supply1 id_0,
    input wire id_1,
    input wand id_2,
    input tri1 id_3,
    input tri id_4,
    input supply1 id_5,
    output uwire id_6,
    input supply1 id_7
);
  wor id_9 = 1'b0;
  module_0();
endmodule
