[.]
description: FMC ACQ430 ADC Module
entity: fmc_acq430
type: fmc
constraints: const/fmc_acq430.xdc
ip: fmc_acq430_ch_fifo fmc_acq430_sample_ram

[MODULE_EN]
type: param enum
description: This bit sets the overall module enable all outputs will be tri-state until this bit
0: Disable
1: Enable

[ADC_MODE]
type: param enum
description: ADC Mode, 0 = High Speed, 1 = High Performance - See ADS1278 Datasheet for details
0: Hi-speed Mode
1: Hi-res Mode

[CLK_SELECT]
type: param enum
description: This bit controls the Sample Clock Source, 0 = Internal Clock, 1 = External FMC Clock
0: Internal Clock
1: FMC Clock

[ADC_CLKDIV]
type: param uint
description: Integer Divide that will be applied to the system clock

[FIFO_RESET]
type: param enum
description: ADC FIFO Reset
0: Deassert
1: Assert Reset

[FIFO_ENABLE]
type: param enum
description: ADC FIFO Enable
0: Disable
1: Enable

[ADC_RESET]
type: param enum
description: ADC Reset
0: Deassert
1: Assert Reset

[ADC_ENABLE]
type: param enum
description: ADC Enable
0: Disable
1: Enable

[CH01_DATA]
type: pos_out
description: ADC Channel 1 Data

[CH02_DATA]
type: pos_out
description: ADC Channel 2 Data

[CH03_DATA]
type: pos_out
description: ADC Channel 3 Data

[CH04_DATA]
type: pos_out
description: ADC Channel 4 Data

[CH05_DATA]
type: pos_out
description: ADC Channel 5 Data

[CH06_DATA]
type: pos_out
description: ADC Channel 6 Data

[CH07_DATA]
type: pos_out
description: ADC Channel 7 Data

[CH08_DATA]
type: pos_out
description: ADC Channel 8 Data
