static int T_1 F_1 ( void )\r\n{\r\nint V_1 ;\r\nF_2 ( V_2 ,\r\nV_2 + V_3 ) ;\r\nif ( V_4 == F_3 ( F_4 ( V_5 ) ) ) {\r\nunsigned short V_6 = F_4 ( V_7 ) ;\r\nF_5 ( V_7 , ~ V_6 ) ;\r\nif ( F_4 ( V_7 ) != V_6 ) {\r\nF_5 ( V_7 , V_6 ) ;\r\nreturn 0 ;\r\n}\r\n}\r\nF_2 ( V_8 ,\r\nV_8 + V_9 ) ;\r\nV_1 = F_3 ( F_4 ( V_5 ) ) ;\r\nif ( ( V_1 == V_10 ) ||\r\n( V_1 == V_11 ) ) {\r\nunsigned short V_6 = F_4 ( V_7 ) ;\r\nF_5 ( V_7 , ~ V_6 ) ;\r\nif ( F_4 ( V_7 ) != V_6 ) {\r\nF_5 ( V_7 , V_6 ) ;\r\nreturn 0 ;\r\n}\r\n}\r\nreturn 1 ;\r\n}\r\nint T_1 F_6 ( void )\r\n{\r\nunsigned short V_12 ;\r\nif ( F_1 () )\r\nreturn - V_13 ;\r\nV_12 = F_4 ( V_5 ) ;\r\nswitch ( F_3 ( V_12 ) ) {\r\ncase V_10 :\r\ncase V_11 :\r\ncase V_4 :\r\nbreak;\r\ndefault:\r\nreturn - V_13 ;\r\n}\r\nF_7 ( V_14 L_1\r\nL_2 , F_8 () ,\r\n( V_12 >> 4 ) & 0xf , ( V_12 >> 8 ) & 0xf , V_12 & 0xf ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_9 ( struct V_15 * V_16 , int V_17 ,\r\nunsigned int V_18 )\r\n{\r\nstruct V_19 * V_20 = F_10 ( V_16 ) ;\r\nunsigned long V_21 = ( unsigned long ) V_20 -> V_22 ;\r\nV_21 &= 0xffffff00 ;\r\nif ( V_18 & V_23 ) {\r\nV_21 += V_24 ;\r\n} else if ( V_18 & V_25 ) {\r\nV_21 += V_26 ;\r\n} else {\r\nV_21 += V_27 ;\r\n}\r\nV_20 -> V_28 = V_20 -> V_22 = ( void V_29 * ) V_21 ;\r\nif ( V_17 != V_30 ) {\r\nF_11 ( V_17 , V_20 -> V_22 ) ;\r\nF_12 () ;\r\n}\r\n}\r\nstatic int F_13 ( struct V_15 * V_16 )\r\n{\r\nreturn F_14 ( V_31 ) & 1 ;\r\n}\r\nstatic T_2 F_15 ( int V_32 , void * V_33 )\r\n{\r\nvoid (* F_16)( struct V_34 * , unsigned long );\r\nif ( V_32 == V_35 ) {\r\nF_17 ( V_35 ) ;\r\nF_18 ( V_36 ) ;\r\n} else {\r\nF_17 ( V_36 ) ;\r\nF_18 ( V_35 ) ;\r\n}\r\nF_16 = F_19 ( V_37 ) ;\r\nif ( F_16 ) {\r\nF_16 ( V_33 , F_20 ( 500 ) ) ;\r\nF_21 ( V_37 ) ;\r\n}\r\nreturn V_38 ;\r\n}\r\nstatic int F_22 ( void * V_34 , int V_39 )\r\n{\r\nint V_40 ;\r\nif ( V_39 ) {\r\nV_40 = F_23 ( V_35 , F_15 ,\r\n0 , L_3 , V_34 ) ;\r\nif ( V_40 )\r\ngoto V_41;\r\nV_40 = F_23 ( V_36 , F_15 ,\r\n0 , L_4 , V_34 ) ;\r\nif ( V_40 ) {\r\nF_24 ( V_35 , V_34 ) ;\r\ngoto V_41;\r\n}\r\nif ( F_4 ( V_42 ) & V_43 )\r\nF_18 ( V_36 ) ;\r\nelse\r\nF_18 ( V_35 ) ;\r\n} else {\r\nF_24 ( V_35 , V_34 ) ;\r\nF_24 ( V_36 , V_34 ) ;\r\n}\r\nV_40 = 0 ;\r\nV_41:\r\nreturn V_40 ;\r\n}\r\nstatic void F_25 ( void * V_34 , int V_44 )\r\n{\r\nif ( V_44 ) {\r\nF_26 ( V_45 , 0 , V_46 ) ;\r\nF_27 ( 400 ) ;\r\n} else\r\nF_26 ( V_45 , V_46 , 0 ) ;\r\n}\r\nstatic int F_28 ( void * V_34 )\r\n{\r\nreturn ( F_4 ( V_47 ) & V_48 ) ? 1 : 0 ;\r\n}\r\nstatic int F_29 ( void * V_34 )\r\n{\r\nreturn ( F_4 ( V_42 ) & V_43 ) ? 1 : 0 ;\r\n}\r\nstatic void F_30 ( struct V_49 * V_50 ,\r\nenum V_51 V_52 )\r\n{\r\nif ( V_52 != V_53 )\r\nF_26 ( V_54 , V_55 , 0 ) ;\r\nelse\r\nF_26 ( V_54 , 0 , V_55 ) ;\r\n}\r\nstatic T_2 F_31 ( int V_32 , void * V_33 )\r\n{\r\nvoid (* F_16)( struct V_34 * , unsigned long );\r\nif ( V_32 == V_56 ) {\r\nF_17 ( V_56 ) ;\r\nF_18 ( V_57 ) ;\r\n} else {\r\nF_17 ( V_57 ) ;\r\nF_18 ( V_56 ) ;\r\n}\r\nF_16 = F_19 ( V_37 ) ;\r\nif ( F_16 ) {\r\nF_16 ( V_33 , F_20 ( 500 ) ) ;\r\nF_21 ( V_37 ) ;\r\n}\r\nreturn V_38 ;\r\n}\r\nstatic int F_32 ( void * V_34 , int V_39 )\r\n{\r\nint V_40 ;\r\nif ( V_39 ) {\r\nV_40 = F_23 ( V_56 , F_31 , 0 ,\r\nL_5 , V_34 ) ;\r\nif ( V_40 )\r\ngoto V_41;\r\nV_40 = F_23 ( V_57 , F_31 , 0 ,\r\nL_6 , V_34 ) ;\r\nif ( V_40 ) {\r\nF_24 ( V_56 , V_34 ) ;\r\ngoto V_41;\r\n}\r\nif ( F_4 ( V_42 ) & V_58 )\r\nF_18 ( V_57 ) ;\r\nelse\r\nF_18 ( V_56 ) ;\r\n} else {\r\nF_24 ( V_56 , V_34 ) ;\r\nF_24 ( V_57 , V_34 ) ;\r\n}\r\nV_40 = 0 ;\r\nV_41:\r\nreturn V_40 ;\r\n}\r\nstatic void F_33 ( struct V_49 * V_50 ,\r\nenum V_51 V_52 )\r\n{\r\nif ( V_52 != V_53 )\r\nF_26 ( V_54 , V_59 , 0 ) ;\r\nelse\r\nF_26 ( V_54 , 0 , V_59 ) ;\r\n}\r\nstatic void F_34 ( void * V_34 , int V_44 )\r\n{\r\nif ( V_44 ) {\r\nF_26 ( V_45 , 0 , V_60 ) ;\r\nF_27 ( 400 ) ;\r\n} else\r\nF_26 ( V_45 , V_60 , 0 ) ;\r\n}\r\nstatic int F_35 ( void * V_34 )\r\n{\r\nreturn ( F_4 ( V_47 ) & V_61 ) ? 1 : 0 ;\r\n}\r\nstatic int F_36 ( void * V_34 )\r\n{\r\nreturn ( F_4 ( V_42 ) & V_58 ) ? 1 : 0 ;\r\n}\r\nstatic int F_37 ( void )\r\n{\r\nreturn ( F_4 ( V_62 ) >> 8 ) & 0x0f ;\r\n}\r\nstatic int F_38 ( void )\r\n{\r\nF_26 ( V_45 , 0 , V_63 | V_64 |\r\nV_65 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_39 ( void )\r\n{\r\nF_26 ( V_45 , V_63 | V_64 |\r\nV_65 , 0 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_40 ( struct V_66 * V_67 , int V_68 , int V_69 )\r\n{\r\nif ( V_68 )\r\nF_26 ( V_70 , 0 , V_71 ) ;\r\nelse\r\nF_26 ( V_70 , V_71 , 0 ) ;\r\n}\r\nstatic int T_1 F_41 ( void )\r\n{\r\nif ( F_42 ( F_4 ( V_5 ) ) <= 3 ) {\r\nF_7 ( V_72 L_7 ) ;\r\nF_7 ( V_72 L_7 ) ;\r\nF_7 ( V_72 L_8 ) ;\r\nF_7 ( V_72 L_9 ) ;\r\nF_7 ( V_72 L_10 ) ;\r\nF_7 ( V_72 L_11 ) ;\r\nF_7 ( V_72 L_7 ) ;\r\nF_7 ( V_72 L_7 ) ;\r\nreturn 1 ;\r\n}\r\nV_73 [ 0 ] . V_74 = V_75 ;\r\nV_73 [ 0 ] . V_76 = V_75 + 0xff ;\r\nV_77 [ 0 ] . V_74 = V_78 ;\r\nV_77 [ 0 ] . V_76 = V_78 + V_79 - 1 ;\r\nV_80 [ 0 ] . V_74 = V_81 ;\r\nV_80 [ 0 ] . V_76 = V_81 + 0xff ;\r\nreturn 0 ;\r\n}\r\nint T_1 F_43 ( void )\r\n{\r\nunsigned long V_82 ;\r\nunsigned short V_83 ;\r\nint V_84 , V_1 ;\r\nstruct V_85 * V_86 ;\r\nV_1 = F_3 ( F_4 ( V_5 ) ) ;\r\nif ( ( V_1 == V_10 ) ||\r\n( V_1 == V_11 ) ) {\r\nif ( F_41 () )\r\nreturn - V_13 ;\r\n}\r\nF_44 ( V_87 , V_88 ) ;\r\nF_45 ( V_89 , V_90 , V_87 ) ;\r\nV_82 = F_46 ( V_91 ) ;\r\nV_82 &= ~ ( V_92 | V_93 ) ;\r\nV_82 &= ~ ( V_94 | V_95 | V_96 ) ;\r\nV_82 |= V_97 ;\r\nF_47 ( V_82 , V_91 ) ;\r\nV_86 = F_48 ( NULL , L_12 ) ;\r\nif ( ! F_49 ( V_86 ) ) {\r\nV_82 = F_50 ( V_86 , 50000000 ) ;\r\nif ( ( V_82 < 1 ) || ( abs ( 50000000 - V_82 ) > 2500000 ) )\r\nF_51 ( L_13 ) ;\r\nelse\r\nF_52 ( V_86 , V_82 ) ;\r\nF_53 ( V_86 ) ;\r\nF_54 ( V_86 ) ;\r\n}\r\nF_55 ( V_35 , V_98 ) ;\r\nF_55 ( V_36 , V_98 ) ;\r\nF_55 ( V_99 , V_98 ) ;\r\nF_55 ( V_100 , V_98 ) ;\r\nF_55 ( V_101 , V_98 ) ;\r\nF_55 ( V_102 , V_98 ) ;\r\nF_56 ( 0 , V_103 ,\r\nF_57 ( V_103 ) ) ;\r\nF_58 ( V_104 ,\r\nF_57 ( V_103 ) ) ;\r\nV_82 = F_46 ( V_91 ) & ~ V_92 ;\r\nF_59 ( 215 , L_14 ) ;\r\nF_60 ( 215 , 1 ) ;\r\nF_7 ( V_14 L_15 , F_8 () ) ;\r\nV_83 = F_4 ( V_62 ) ;\r\nif ( V_83 & V_105 ) {\r\nV_106 [ 0 ] = & V_107 ;\r\nF_26 ( V_70 , V_108 , 0 ) ;\r\nV_82 |= ( 2 << 17 ) ;\r\nF_7 ( V_14 L_16 ) ;\r\nF_7 ( V_14 L_17 ) ;\r\n} else {\r\nV_106 [ 0 ] = & V_109 ;\r\nF_26 ( V_70 , 0 , V_108 ) ;\r\nV_82 |= ( 1 << 17 ) ;\r\nF_7 ( V_14 L_18 ) ;\r\nF_7 ( V_14 L_19 ) ;\r\n}\r\nF_47 ( V_82 , V_91 ) ;\r\nV_83 &= V_105 | V_110 ;\r\nif ( V_83 == V_105 ) {\r\nF_26 ( V_70 , 0 , V_111 ) ;\r\nV_112 . V_113 = L_20 ;\r\nV_114 . V_113 = L_21 ;\r\nF_7 ( V_14 L_22 ) ;\r\n} else {\r\nF_26 ( V_70 , V_111 , 0 ) ;\r\nV_112 . V_113 = L_23 ;\r\nV_114 . V_113 = L_24 ;\r\nF_7 ( V_14 L_25 ) ;\r\n}\r\nF_61 ( V_115 ,\r\n( void V_29 * ) F_62 ( V_116 ) + V_117 ) ;\r\nF_12 () ;\r\nF_63 (\r\nV_118 ,\r\nV_118 + 0x000400000 - 1 ,\r\nV_119 ,\r\nV_119 + 0x000400000 - 1 ,\r\nV_120 ,\r\nV_120 + 0x000010000 - 1 ,\r\nV_121 , V_99 ,\r\n0 , V_100 , 0 ) ;\r\nF_63 (\r\nV_118 + 0x004000000 ,\r\nV_118 + 0x004400000 - 1 ,\r\nV_119 + 0x004000000 ,\r\nV_119 + 0x004400000 - 1 ,\r\nV_120 + 0x004000000 ,\r\nV_120 + 0x004010000 - 1 ,\r\nV_122 , V_101 ,\r\n0 , V_102 , 1 ) ;\r\nV_84 = F_4 ( V_47 ) & V_123 ;\r\nF_64 ( 64 << 20 , 2 , V_84 ) ;\r\nF_65 ( V_106 , F_57 ( V_106 ) ) ;\r\nif ( ( V_1 == V_10 ) ||\r\n( V_1 == V_11 ) )\r\nF_65 ( V_124 , F_57 ( V_124 ) ) ;\r\nreturn 0 ;\r\n}
