NDFramePage.OnPageTitleLoaded("File3:mvau_tb_v5.sv","mvau_tb_v5.sv");NDSummary.OnSummaryLoaded("File3:mvau_tb_v5.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Initial blocks","Initial"],["Module","Module"],["Signals","Signal"]],[[228,0,3,"Module","Module"],[229,0,5,"<span class=\"Qualifier\">mvau_tb_v5.</span>&#8203;sv (testbench)","mvau_tb_v5.sv"],[230,0,3,"Signals","Signals"],[231,0,6,"aresetn","aresetn"],[232,0,6,"rready","rready"],[233,0,6,"wready","wready"],[234,0,6,"out_v","out_v"],[235,0,6,"out","out"],[236,0,6,"out_packed","out_packed"],[237,0,6,"in_v","in_v"],[238,0,6,"in_mat","in_mat"],[239,0,6,"in","in"],[240,0,6,"mvau_beh","mvau_beh"],[241,0,6,"test_count","test_count"],[242,0,6,"latency","latency"],[243,0,6,"sim_start","sim_start"],[244,0,6,"do_comp","do_comp"],[245,0,3,"Initial blocks","Initial_blocks"],[246,0,4,"CLK_RST_GEN","CLK_RST_GEN"],[247,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[248,0,0,"CLK_GEN","CLK_GEN"],[249,0,0,"INP_MAT_GEN","INP_MAT_GEN"],[250,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"],[251,0,3,"Sequential Always Blocks","Sequential_Always_Blocks"],[252,0,2,"CALC_LATENCY","CALC_LATENCY"],[253,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(2)"],[254,0,1,"Input Ready","Input_Ready"],[255,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(3)"],[256,0,0,"Counters","Counters"],[257,0,0,"INP_GEN","INP_GEN"],[258,0,3,"Sequential Always Blocks","Sequential_Always_Blocks(2)"],[259,0,2,"INP_V_GEN","INP_V_GEN"]]);