{"sha": "f457ef94da5ab102818f9010407f759ca17e7cc4", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZjQ1N2VmOTRkYTVhYjEwMjgxOGY5MDEwNDA3Zjc1OWNhMTdlN2NjNA==", "commit": {"author": {"name": "Peter Bergner", "email": "bergner@vnet.ibm.com", "date": "2017-01-19T02:23:35Z"}, "committer": {"name": "Peter Bergner", "email": "bergner@gcc.gnu.org", "date": "2017-01-19T02:23:35Z"}, "message": "re PR target/78516 (ICE in lra_assign for e500v2)\n\n\tPR target/78516\n\t* config/rs6000/spe.md (mov_si<mode>_e500_subreg0): Fix constraints.\n\tUse the evmergelohi instruction.\n\t(mov_si<mode>_e500_subreg4_2_le): Likewise.\n\t(mov_sitf_e500_subreg8_2_be): Likewise.\n\t(mov_sitf_e500_subreg12_2_le): Likewise.\n\t(mov_si<mode>_e500_subreg0_2_le): Fix constraints.\n\t(mov_si<mode>_e500_subreg4_2_be): Likewise.\n\t(mov_sitf_e500_subreg8_2_le): Likewise.\n\t(mov_sitf_e500_subreg12_2_be): Likewise.\n\nFrom-SVN: r244609", "tree": {"sha": "6b2a39040cdba01f71216743745cec0dad570f1d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/6b2a39040cdba01f71216743745cec0dad570f1d"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/f457ef94da5ab102818f9010407f759ca17e7cc4", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f457ef94da5ab102818f9010407f759ca17e7cc4", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f457ef94da5ab102818f9010407f759ca17e7cc4", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f457ef94da5ab102818f9010407f759ca17e7cc4/comments", "author": {"login": "peter-bergner", "id": 17504345, "node_id": "MDQ6VXNlcjE3NTA0MzQ1", "avatar_url": "https://avatars.githubusercontent.com/u/17504345?v=4", "gravatar_id": "", "url": "https://api.github.com/users/peter-bergner", "html_url": "https://github.com/peter-bergner", "followers_url": "https://api.github.com/users/peter-bergner/followers", "following_url": "https://api.github.com/users/peter-bergner/following{/other_user}", "gists_url": "https://api.github.com/users/peter-bergner/gists{/gist_id}", "starred_url": "https://api.github.com/users/peter-bergner/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/peter-bergner/subscriptions", "organizations_url": "https://api.github.com/users/peter-bergner/orgs", "repos_url": "https://api.github.com/users/peter-bergner/repos", "events_url": "https://api.github.com/users/peter-bergner/events{/privacy}", "received_events_url": "https://api.github.com/users/peter-bergner/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "2ce7dea01d29171ba2d12a7e10d21938af42975d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2ce7dea01d29171ba2d12a7e10d21938af42975d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/2ce7dea01d29171ba2d12a7e10d21938af42975d"}], "stats": {"total": 39, "additions": 26, "deletions": 13}, "files": [{"sha": "5d4d73463ca4f0d90677339a2fe752d411449a2e", "filename": "gcc/ChangeLog", "status": "modified", "additions": 13, "deletions": 0, "changes": 13, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f457ef94da5ab102818f9010407f759ca17e7cc4/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f457ef94da5ab102818f9010407f759ca17e7cc4/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=f457ef94da5ab102818f9010407f759ca17e7cc4", "patch": "@@ -1,3 +1,16 @@\n+2017-01-18  Peter Bergner  <bergner@vnet.ibm.com>\n+\n+\tPR target/78516\n+\t* config/rs6000/spe.md (mov_si<mode>_e500_subreg0): Fix constraints.\n+\tUse the evmergelohi instruction.\n+\t(mov_si<mode>_e500_subreg4_2_le): Likewise.\n+\t(mov_sitf_e500_subreg8_2_be): Likewise.\n+\t(mov_sitf_e500_subreg12_2_le): Likewise.\n+\t(mov_si<mode>_e500_subreg0_2_le): Fix constraints.\n+\t(mov_si<mode>_e500_subreg4_2_be): Likewise.\n+\t(mov_sitf_e500_subreg8_2_le): Likewise.\n+\t(mov_sitf_e500_subreg12_2_be): Likewise.\n+\n 2017-01-18  Bill Schmidt  <wschmidt@linux.vnet.ibm.com>\n \n \t* config/rs6000/altivec.md (altivec_vbpermq): Change \"type\""}, {"sha": "2351152dc24903f6cf5ce5863aa419435d76ed93", "filename": "gcc/config/rs6000/spe.md", "status": "modified", "additions": 13, "deletions": 13, "changes": 26, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f457ef94da5ab102818f9010407f759ca17e7cc4/gcc%2Fconfig%2Frs6000%2Fspe.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f457ef94da5ab102818f9010407f759ca17e7cc4/gcc%2Fconfig%2Frs6000%2Fspe.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Fspe.md?ref=f457ef94da5ab102818f9010407f759ca17e7cc4", "patch": "@@ -2559,19 +2559,19 @@\n ;; ??? Could use evstwwe for memory stores in some cases, depending on\n ;; the offset.\n (define_insn \"*mov_si<mode>_e500_subreg0_2_be\"\n-  [(set (match_operand:SI 0 \"rs6000_nonimmediate_operand\" \"+r,m\")\n+  [(set (match_operand:SI 0 \"rs6000_nonimmediate_operand\" \"=r,m\")\n \t(subreg:SI (match_operand:SPE64TF 1 \"register_operand\" \"+r,&r\") 0))]\n   \"WORDS_BIG_ENDIAN\n    && ((TARGET_E500_DOUBLE && (<MODE>mode == DFmode || <MODE>mode == TFmode))\n        || (TARGET_SPE && <MODE>mode != DFmode && <MODE>mode != TFmode))\"\n   \"@\n-   evmergehi %0,%0,%1\n+   evmergelohi %0,%1,%1\n    evmergelohi %1,%1,%1\\;stw%U0%X0 %1,%0\"\n   [(set_attr \"length\" \"4,8\")])\n \n (define_insn \"*mov_si<mode>_e500_subreg0_2_le\"\n-  [(set (match_operand:SI 0 \"rs6000_nonimmediate_operand\" \"+r,m\")\n-\t(subreg:SI (match_operand:SPE64TF 1 \"register_operand\" \"+r,r\") 0))]\n+  [(set (match_operand:SI 0 \"rs6000_nonimmediate_operand\" \"=r,m\")\n+\t(subreg:SI (match_operand:SPE64TF 1 \"register_operand\" \"r,r\") 0))]\n   \"!WORDS_BIG_ENDIAN\n    && ((TARGET_E500_DOUBLE && (<MODE>mode == DFmode || <MODE>mode == TFmode))\n        || (TARGET_SPE && <MODE>mode != DFmode && <MODE>mode != TFmode))\"\n@@ -2630,7 +2630,7 @@\n   [(set_attr \"length\" \"8\")])\n \n (define_insn \"*mov_si<mode>_e500_subreg4_2_be\"\n-  [(set (match_operand:SI 0 \"rs6000_nonimmediate_operand\" \"+r,m\")\n+  [(set (match_operand:SI 0 \"rs6000_nonimmediate_operand\" \"=r,m\")\n \t(subreg:SI (match_operand:SPE64TF 1 \"register_operand\" \"r,r\") 4))]\n   \"WORDS_BIG_ENDIAN\n    && ((TARGET_E500_DOUBLE && (<MODE>mode == DFmode || <MODE>mode == TFmode))\n@@ -2640,13 +2640,13 @@\n    stw%U0%X0 %1,%0\")\n \n (define_insn \"*mov_si<mode>_e500_subreg4_2_le\"\n-  [(set (match_operand:SI 0 \"rs6000_nonimmediate_operand\" \"+r,m\")\n+  [(set (match_operand:SI 0 \"rs6000_nonimmediate_operand\" \"=r,m\")\n \t(subreg:SI (match_operand:SPE64TF 1 \"register_operand\" \"+r,&r\") 4))]\n   \"!WORDS_BIG_ENDIAN\n    && ((TARGET_E500_DOUBLE && (<MODE>mode == DFmode || <MODE>mode == TFmode))\n        || (TARGET_SPE && <MODE>mode != DFmode && <MODE>mode != TFmode))\"\n   \"@\n-   evmergehi %0,%0,%1\n+   evmergelohi %0,%1,%1\n    evmergelohi %1,%1,%1\\;stw%U0%X0 %1,%0\"\n   [(set_attr \"length\" \"4,8\")])\n \n@@ -2668,16 +2668,16 @@\n    lwz%U1%X1 %L0,%1\")\n \n (define_insn \"*mov_sitf_e500_subreg8_2_be\"\n-  [(set (match_operand:SI 0 \"rs6000_nonimmediate_operand\" \"+r,m\")\n+  [(set (match_operand:SI 0 \"rs6000_nonimmediate_operand\" \"=r,m\")\n \t(subreg:SI (match_operand:TF 1 \"register_operand\" \"+r,&r\") 8))]\n   \"WORDS_BIG_ENDIAN && TARGET_E500_DOUBLE\"\n   \"@\n-   evmergehi %0,%0,%L1\n+   evmergelohi %0,%L1,%L1\n    evmergelohi %L1,%L1,%L1\\;stw%U0%X0 %L1,%0\"\n   [(set_attr \"length\" \"4,8\")])\n \n (define_insn \"*mov_sitf_e500_subreg8_2_le\"\n-  [(set (match_operand:SI 0 \"rs6000_nonimmediate_operand\" \"+r,m\")\n+  [(set (match_operand:SI 0 \"rs6000_nonimmediate_operand\" \"=r,m\")\n \t(subreg:SI (match_operand:TF 1 \"register_operand\" \"r,r\") 8))]\n   \"!WORDS_BIG_ENDIAN && TARGET_E500_DOUBLE\"\n   \"@\n@@ -2702,19 +2702,19 @@\n   [(set_attr \"length\" \"4,12\")])\n \n (define_insn \"*mov_sitf_e500_subreg12_2_be\"\n-  [(set (match_operand:SI 0 \"rs6000_nonimmediate_operand\" \"+r,m\")\n+  [(set (match_operand:SI 0 \"rs6000_nonimmediate_operand\" \"=r,m\")\n \t(subreg:SI (match_operand:TF 1 \"register_operand\" \"r,r\") 12))]\n   \"WORDS_BIG_ENDIAN && TARGET_E500_DOUBLE\"\n   \"@\n    mr %0,%L1\n    stw%U0%X0 %L1,%0\")\n \n (define_insn \"*mov_sitf_e500_subreg12_2_le\"\n-  [(set (match_operand:SI 0 \"rs6000_nonimmediate_operand\" \"+r,m\")\n+  [(set (match_operand:SI 0 \"rs6000_nonimmediate_operand\" \"=r,m\")\n \t(subreg:SI (match_operand:TF 1 \"register_operand\" \"+r,&r\") 12))]\n   \"!WORDS_BIG_ENDIAN && TARGET_E500_DOUBLE\"\n   \"@\n-   evmergehi %0,%0,%L1\n+   evmergelohi %0,%L1,%L1\n    evmergelohi %L1,%L1,%L1\\;stw%U0%X0 %L1,%0\"\n   [(set_attr \"length\" \"4,8\")])\n "}]}