(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (bvslt (bvshl (bvxor #x64967a20  bv_1) (bvsmod #x4f7f7ddb  bv_4)) (bvurem (bvnor #xc732f4de  bv_3) (bvudiv bv_3 bv_0))))
(assert (or (bvsgt (bvsdiv bv_4 bv_4) (bvmul #x4ba06710  bv_2)) (bvslt (bvshl #x4ee514d0  bv_3) (bvadd #x5875b85f  #xc5a4f8a9 ))))
(assert (and (=> (bvule bv_2 #xbf6a946d ) (bvule #xc652228e  #x0a4b99c8 )) (bvslt (bvxor bv_1 #x7e0395fe ) (bvor #x452937b6  bv_1))))
(assert (not (or (=> true bool_0) (bvult bv_2 bv_1))))
(assert (=> (bvule (bvshl #x58d3f76a  bv_3) (bvsrem #x42e288d2  #x0a879609 )) (or (bvuge bv_2 bv_4) (bvsge bv_1 bv_1))))
(check-sat)
(exit)
