Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 12 10:18:10 2024
| Host         : PAKI-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file chrono_display_timing_summary_routed.rpt -pb chrono_display_timing_summary_routed.pb -rpx chrono_display_timing_summary_routed.rpx -warn_on_violation
| Design       : chrono_display
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     19          
TIMING-18  Warning           Missing input or output delay   21          
TIMING-20  Warning           Non-clocked latch               180         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (699)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (376)
5. checking no_input_delay (12)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (699)
--------------------------
 There are 160 register/latch pins with no clock driven by root clock pin: read_sw (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: write_sw (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: addr_cnt/c_reg[0]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: addr_cnt/c_reg[1]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: addr_cnt/c_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clk_chrono/clock_tmp_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (376)
--------------------------------------------------
 There are 376 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.462        0.000                      0                  177        0.250        0.000                      0                  177        4.500        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.462        0.000                      0                  177        0.250        0.000                      0                  177        4.500        0.000                       0                    89  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.462ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.462ns  (required time - arrival time)
  Source:                 db_op/main.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_op/main.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.242ns (24.588%)  route 3.809ns (75.412%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.707     5.309    db_op/clock_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  db_op/main.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  db_op/main.count_reg[0]/Q
                         net (fo=3, routed)           1.110     6.937    db_op/main.count_reg_n_0_[0]
    SLICE_X2Y110         LUT4 (Prop_lut4_I3_O)        0.148     7.085 f  db_op/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.947     8.032    db_op/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X2Y113         LUT6 (Prop_lut6_I3_O)        0.328     8.360 f  db_op/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.567     8.926    db_op/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X2Y115         LUT6 (Prop_lut6_I1_O)        0.124     9.050 f  db_op/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.453     9.503    db_op/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X2Y114         LUT2 (Prop_lut2_I1_O)        0.124     9.627 r  db_op/main.count[31]_i_1/O
                         net (fo=31, routed)          0.733    10.361    db_op/main.count[31]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  db_op/main.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.587    15.009    db_op/clock_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  db_op/main.count_reg[1]/C
                         clock pessimism              0.278    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y110         FDRE (Setup_fdre_C_R)       -0.429    14.823    db_op/main.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -10.361    
  -------------------------------------------------------------------
                         slack                                  4.462    

Slack (MET) :             4.462ns  (required time - arrival time)
  Source:                 db_op/main.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_op/main.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.242ns (24.588%)  route 3.809ns (75.412%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.707     5.309    db_op/clock_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  db_op/main.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  db_op/main.count_reg[0]/Q
                         net (fo=3, routed)           1.110     6.937    db_op/main.count_reg_n_0_[0]
    SLICE_X2Y110         LUT4 (Prop_lut4_I3_O)        0.148     7.085 f  db_op/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.947     8.032    db_op/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X2Y113         LUT6 (Prop_lut6_I3_O)        0.328     8.360 f  db_op/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.567     8.926    db_op/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X2Y115         LUT6 (Prop_lut6_I1_O)        0.124     9.050 f  db_op/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.453     9.503    db_op/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X2Y114         LUT2 (Prop_lut2_I1_O)        0.124     9.627 r  db_op/main.count[31]_i_1/O
                         net (fo=31, routed)          0.733    10.361    db_op/main.count[31]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  db_op/main.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.587    15.009    db_op/clock_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  db_op/main.count_reg[2]/C
                         clock pessimism              0.278    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y110         FDRE (Setup_fdre_C_R)       -0.429    14.823    db_op/main.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -10.361    
  -------------------------------------------------------------------
                         slack                                  4.462    

Slack (MET) :             4.462ns  (required time - arrival time)
  Source:                 db_op/main.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_op/main.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.242ns (24.588%)  route 3.809ns (75.412%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.707     5.309    db_op/clock_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  db_op/main.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  db_op/main.count_reg[0]/Q
                         net (fo=3, routed)           1.110     6.937    db_op/main.count_reg_n_0_[0]
    SLICE_X2Y110         LUT4 (Prop_lut4_I3_O)        0.148     7.085 f  db_op/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.947     8.032    db_op/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X2Y113         LUT6 (Prop_lut6_I3_O)        0.328     8.360 f  db_op/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.567     8.926    db_op/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X2Y115         LUT6 (Prop_lut6_I1_O)        0.124     9.050 f  db_op/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.453     9.503    db_op/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X2Y114         LUT2 (Prop_lut2_I1_O)        0.124     9.627 r  db_op/main.count[31]_i_1/O
                         net (fo=31, routed)          0.733    10.361    db_op/main.count[31]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  db_op/main.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.587    15.009    db_op/clock_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  db_op/main.count_reg[3]/C
                         clock pessimism              0.278    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y110         FDRE (Setup_fdre_C_R)       -0.429    14.823    db_op/main.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -10.361    
  -------------------------------------------------------------------
                         slack                                  4.462    

Slack (MET) :             4.462ns  (required time - arrival time)
  Source:                 db_op/main.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_op/main.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.242ns (24.588%)  route 3.809ns (75.412%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.707     5.309    db_op/clock_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  db_op/main.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  db_op/main.count_reg[0]/Q
                         net (fo=3, routed)           1.110     6.937    db_op/main.count_reg_n_0_[0]
    SLICE_X2Y110         LUT4 (Prop_lut4_I3_O)        0.148     7.085 f  db_op/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.947     8.032    db_op/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X2Y113         LUT6 (Prop_lut6_I3_O)        0.328     8.360 f  db_op/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.567     8.926    db_op/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X2Y115         LUT6 (Prop_lut6_I1_O)        0.124     9.050 f  db_op/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.453     9.503    db_op/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X2Y114         LUT2 (Prop_lut2_I1_O)        0.124     9.627 r  db_op/main.count[31]_i_1/O
                         net (fo=31, routed)          0.733    10.361    db_op/main.count[31]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  db_op/main.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.587    15.009    db_op/clock_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  db_op/main.count_reg[4]/C
                         clock pessimism              0.278    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y110         FDRE (Setup_fdre_C_R)       -0.429    14.823    db_op/main.count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -10.361    
  -------------------------------------------------------------------
                         slack                                  4.462    

Slack (MET) :             4.507ns  (required time - arrival time)
  Source:                 db_op/main.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_op/main.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.002ns  (logic 1.242ns (24.829%)  route 3.760ns (75.171%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.707     5.309    db_op/clock_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  db_op/main.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  db_op/main.count_reg[0]/Q
                         net (fo=3, routed)           1.110     6.937    db_op/main.count_reg_n_0_[0]
    SLICE_X2Y110         LUT4 (Prop_lut4_I3_O)        0.148     7.085 f  db_op/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.947     8.032    db_op/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X2Y113         LUT6 (Prop_lut6_I3_O)        0.328     8.360 f  db_op/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.567     8.926    db_op/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X2Y115         LUT6 (Prop_lut6_I1_O)        0.124     9.050 f  db_op/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.453     9.503    db_op/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X2Y114         LUT2 (Prop_lut2_I1_O)        0.124     9.627 r  db_op/main.count[31]_i_1/O
                         net (fo=31, routed)          0.684    10.312    db_op/main.count[31]_i_1_n_0
    SLICE_X3Y111         FDRE                                         r  db_op/main.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.586    15.008    db_op/clock_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  db_op/main.count_reg[5]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X3Y111         FDRE (Setup_fdre_C_R)       -0.429    14.819    db_op/main.count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                  4.507    

Slack (MET) :             4.507ns  (required time - arrival time)
  Source:                 db_op/main.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_op/main.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.002ns  (logic 1.242ns (24.829%)  route 3.760ns (75.171%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.707     5.309    db_op/clock_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  db_op/main.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  db_op/main.count_reg[0]/Q
                         net (fo=3, routed)           1.110     6.937    db_op/main.count_reg_n_0_[0]
    SLICE_X2Y110         LUT4 (Prop_lut4_I3_O)        0.148     7.085 f  db_op/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.947     8.032    db_op/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X2Y113         LUT6 (Prop_lut6_I3_O)        0.328     8.360 f  db_op/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.567     8.926    db_op/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X2Y115         LUT6 (Prop_lut6_I1_O)        0.124     9.050 f  db_op/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.453     9.503    db_op/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X2Y114         LUT2 (Prop_lut2_I1_O)        0.124     9.627 r  db_op/main.count[31]_i_1/O
                         net (fo=31, routed)          0.684    10.312    db_op/main.count[31]_i_1_n_0
    SLICE_X3Y111         FDRE                                         r  db_op/main.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.586    15.008    db_op/clock_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  db_op/main.count_reg[6]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X3Y111         FDRE (Setup_fdre_C_R)       -0.429    14.819    db_op/main.count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                  4.507    

Slack (MET) :             4.507ns  (required time - arrival time)
  Source:                 db_op/main.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_op/main.count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.002ns  (logic 1.242ns (24.829%)  route 3.760ns (75.171%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.707     5.309    db_op/clock_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  db_op/main.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  db_op/main.count_reg[0]/Q
                         net (fo=3, routed)           1.110     6.937    db_op/main.count_reg_n_0_[0]
    SLICE_X2Y110         LUT4 (Prop_lut4_I3_O)        0.148     7.085 f  db_op/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.947     8.032    db_op/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X2Y113         LUT6 (Prop_lut6_I3_O)        0.328     8.360 f  db_op/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.567     8.926    db_op/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X2Y115         LUT6 (Prop_lut6_I1_O)        0.124     9.050 f  db_op/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.453     9.503    db_op/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X2Y114         LUT2 (Prop_lut2_I1_O)        0.124     9.627 r  db_op/main.count[31]_i_1/O
                         net (fo=31, routed)          0.684    10.312    db_op/main.count[31]_i_1_n_0
    SLICE_X3Y111         FDRE                                         r  db_op/main.count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.586    15.008    db_op/clock_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  db_op/main.count_reg[7]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X3Y111         FDRE (Setup_fdre_C_R)       -0.429    14.819    db_op/main.count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                  4.507    

Slack (MET) :             4.507ns  (required time - arrival time)
  Source:                 db_op/main.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_op/main.count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.002ns  (logic 1.242ns (24.829%)  route 3.760ns (75.171%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.707     5.309    db_op/clock_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  db_op/main.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  db_op/main.count_reg[0]/Q
                         net (fo=3, routed)           1.110     6.937    db_op/main.count_reg_n_0_[0]
    SLICE_X2Y110         LUT4 (Prop_lut4_I3_O)        0.148     7.085 f  db_op/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.947     8.032    db_op/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X2Y113         LUT6 (Prop_lut6_I3_O)        0.328     8.360 f  db_op/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.567     8.926    db_op/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X2Y115         LUT6 (Prop_lut6_I1_O)        0.124     9.050 f  db_op/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.453     9.503    db_op/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X2Y114         LUT2 (Prop_lut2_I1_O)        0.124     9.627 r  db_op/main.count[31]_i_1/O
                         net (fo=31, routed)          0.684    10.312    db_op/main.count[31]_i_1_n_0
    SLICE_X3Y111         FDRE                                         r  db_op/main.count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.586    15.008    db_op/clock_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  db_op/main.count_reg[8]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X3Y111         FDRE (Setup_fdre_C_R)       -0.429    14.819    db_op/main.count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                  4.507    

Slack (MET) :             4.578ns  (required time - arrival time)
  Source:                 db_op/main.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_op/main.count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.930ns  (logic 1.242ns (25.192%)  route 3.688ns (74.808%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.707     5.309    db_op/clock_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  db_op/main.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  db_op/main.count_reg[0]/Q
                         net (fo=3, routed)           1.110     6.937    db_op/main.count_reg_n_0_[0]
    SLICE_X2Y110         LUT4 (Prop_lut4_I3_O)        0.148     7.085 f  db_op/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.947     8.032    db_op/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X2Y113         LUT6 (Prop_lut6_I3_O)        0.328     8.360 f  db_op/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.567     8.926    db_op/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X2Y115         LUT6 (Prop_lut6_I1_O)        0.124     9.050 f  db_op/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.453     9.503    db_op/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X2Y114         LUT2 (Prop_lut2_I1_O)        0.124     9.627 r  db_op/main.count[31]_i_1/O
                         net (fo=31, routed)          0.612    10.239    db_op/main.count[31]_i_1_n_0
    SLICE_X3Y114         FDRE                                         r  db_op/main.count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.584    15.006    db_op/clock_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  db_op/main.count_reg[17]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X3Y114         FDRE (Setup_fdre_C_R)       -0.429    14.817    db_op/main.count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                  4.578    

Slack (MET) :             4.578ns  (required time - arrival time)
  Source:                 db_op/main.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_op/main.count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.930ns  (logic 1.242ns (25.192%)  route 3.688ns (74.808%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.707     5.309    db_op/clock_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  db_op/main.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  db_op/main.count_reg[0]/Q
                         net (fo=3, routed)           1.110     6.937    db_op/main.count_reg_n_0_[0]
    SLICE_X2Y110         LUT4 (Prop_lut4_I3_O)        0.148     7.085 f  db_op/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.947     8.032    db_op/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X2Y113         LUT6 (Prop_lut6_I3_O)        0.328     8.360 f  db_op/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.567     8.926    db_op/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X2Y115         LUT6 (Prop_lut6_I1_O)        0.124     9.050 f  db_op/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.453     9.503    db_op/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X2Y114         LUT2 (Prop_lut2_I1_O)        0.124     9.627 r  db_op/main.count[31]_i_1/O
                         net (fo=31, routed)          0.612    10.239    db_op/main.count[31]_i_1_n_0
    SLICE_X3Y114         FDRE                                         r  db_op/main.count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.584    15.006    db_op/clock_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  db_op/main.count_reg[18]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X3Y114         FDRE (Setup_fdre_C_R)       -0.429    14.817    db_op/main.count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                  4.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 db_op/FSM_sequential_BTN_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_op/cleared_btn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.594     1.513    db_op/clock_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  db_op/FSM_sequential_BTN_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.164     1.677 f  db_op/FSM_sequential_BTN_state_reg[1]/Q
                         net (fo=3, routed)           0.174     1.852    db_op/BTN_state__0[1]
    SLICE_X2Y114         LUT5 (Prop_lut5_I1_O)        0.043     1.895 r  db_op/cleared_btn_i_1/O
                         net (fo=1, routed)           0.000     1.895    db_op/cleared_btn_i_1_n_0
    SLICE_X2Y114         FDRE                                         r  db_op/cleared_btn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.866     2.031    db_op/clock_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  db_op/cleared_btn_reg/C
                         clock pessimism             -0.517     1.513    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.131     1.644    db_op/cleared_btn_reg
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter_instance/c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.588     1.507    display/counter_instance/clock_IBUF_BUFG
    SLICE_X5Y120         FDRE                                         r  display/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/counter_instance/c_reg[1]/Q
                         net (fo=19, routed)          0.180     1.829    display/counter_instance/c_reg[1]_0
    SLICE_X5Y120         LUT5 (Prop_lut5_I1_O)        0.042     1.871 r  display/counter_instance/c[2]_i_1/O
                         net (fo=1, routed)           0.000     1.871    display/counter_instance/c[2]_i_1_n_0
    SLICE_X5Y120         FDRE                                         r  display/counter_instance/c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.856     2.022    display/counter_instance/clock_IBUF_BUFG
    SLICE_X5Y120         FDRE                                         r  display/counter_instance/c_reg[2]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X5Y120         FDRE (Hold_fdre_C_D)         0.107     1.614    display/counter_instance/c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 db_op/main.count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_op/main.count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.594     1.513    db_op/clock_IBUF_BUFG
    SLICE_X3Y115         FDRE                                         r  db_op/main.count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  db_op/main.count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.771    db_op/main.count_reg_n_0_[24]
    SLICE_X3Y115         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  db_op/main.count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    db_op/main.count_reg[24]_i_1_n_4
    SLICE_X3Y115         FDRE                                         r  db_op/main.count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.865     2.030    db_op/clock_IBUF_BUFG
    SLICE_X3Y115         FDRE                                         r  db_op/main.count_reg[24]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X3Y115         FDRE (Hold_fdre_C_D)         0.105     1.618    db_op/main.count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 db_op/FSM_sequential_BTN_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_op/FSM_sequential_BTN_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.594     1.513    db_op/clock_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  db_op/FSM_sequential_BTN_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  db_op/FSM_sequential_BTN_state_reg[1]/Q
                         net (fo=3, routed)           0.174     1.852    db_op/BTN_state__0[1]
    SLICE_X2Y114         LUT4 (Prop_lut4_I2_O)        0.045     1.897 r  db_op/FSM_sequential_BTN_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.897    db_op/FSM_sequential_BTN_state[0]_i_1_n_0
    SLICE_X2Y114         FDRE                                         r  db_op/FSM_sequential_BTN_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.866     2.031    db_op/clock_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  db_op/FSM_sequential_BTN_state_reg[0]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.121     1.634    db_op/FSM_sequential_BTN_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 db_op/FSM_sequential_BTN_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_op/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.594     1.513    db_op/clock_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  db_op/FSM_sequential_BTN_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  db_op/FSM_sequential_BTN_state_reg[1]/Q
                         net (fo=3, routed)           0.174     1.852    db_op/BTN_state__0[1]
    SLICE_X2Y114         LUT4 (Prop_lut4_I0_O)        0.045     1.897 r  db_op/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.897    db_op/FSM_sequential_BTN_state[1]_i_1_n_0
    SLICE_X2Y114         FDRE                                         r  db_op/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.866     2.031    db_op/clock_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  db_op/FSM_sequential_BTN_state_reg[1]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.120     1.633    db_op/FSM_sequential_BTN_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 db_op/main.count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_op/main.count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.594     1.513    db_op/clock_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  db_op/main.count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  db_op/main.count_reg[16]/Q
                         net (fo=2, routed)           0.119     1.774    db_op/main.count_reg_n_0_[16]
    SLICE_X3Y113         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  db_op/main.count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    db_op/main.count_reg[16]_i_1_n_4
    SLICE_X3Y113         FDRE                                         r  db_op/main.count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.866     2.031    db_op/clock_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  db_op/main.count_reg[16]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X3Y113         FDRE (Hold_fdre_C_D)         0.105     1.618    db_op/main.count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 db_op/main.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_op/main.count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.593     1.512    db_op/clock_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  db_op/main.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  db_op/main.count_reg[28]/Q
                         net (fo=2, routed)           0.119     1.773    db_op/main.count_reg_n_0_[28]
    SLICE_X3Y116         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  db_op/main.count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    db_op/main.count_reg[28]_i_1_n_4
    SLICE_X3Y116         FDRE                                         r  db_op/main.count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.864     2.029    db_op/clock_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  db_op/main.count_reg[28]/C
                         clock pessimism             -0.516     1.512    
    SLICE_X3Y116         FDRE (Hold_fdre_C_D)         0.105     1.617    db_op/main.count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 db_op/main.count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_op/main.count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.594     1.513    db_op/clock_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  db_op/main.count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  db_op/main.count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.775    db_op/main.count_reg_n_0_[20]
    SLICE_X3Y114         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  db_op/main.count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    db_op/main.count_reg[20]_i_1_n_4
    SLICE_X3Y114         FDRE                                         r  db_op/main.count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.866     2.031    db_op/clock_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  db_op/main.count_reg[20]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X3Y114         FDRE (Hold_fdre_C_D)         0.105     1.618    db_op/main.count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 db_op/main.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_op/main.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.596     1.515    db_op/clock_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  db_op/main.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  db_op/main.count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.777    db_op/main.count_reg_n_0_[4]
    SLICE_X3Y110         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  db_op/main.count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    db_op/main.count_reg[4]_i_1_n_4
    SLICE_X3Y110         FDRE                                         r  db_op/main.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.869     2.034    db_op/clock_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  db_op/main.count_reg[4]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.105     1.620    db_op/main.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 db_op/main.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_op/main.count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.596     1.515    db_op/clock_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  db_op/main.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  db_op/main.count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.777    db_op/main.count_reg_n_0_[8]
    SLICE_X3Y111         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  db_op/main.count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    db_op/main.count_reg[8]_i_1_n_4
    SLICE_X3Y111         FDRE                                         r  db_op/main.count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.869     2.034    db_op/clock_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  db_op/main.count_reg[8]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.105     1.620    db_op/main.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y115    addr_cnt/c_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y115    addr_cnt/c_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y115    addr_cnt/c_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y120    clk_chrono/clock_tmp_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y116    clk_chrono/count_for_division.counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y118    clk_chrono/count_for_division.counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y118    clk_chrono/count_for_division.counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y119    clk_chrono/count_for_division.counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y119    clk_chrono/count_for_division.counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y115    addr_cnt/c_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y115    addr_cnt/c_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y115    addr_cnt/c_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y115    addr_cnt/c_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y115    addr_cnt/c_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y115    addr_cnt/c_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y120    clk_chrono/clock_tmp_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y120    clk_chrono/clock_tmp_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y116    clk_chrono/count_for_division.counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y116    clk_chrono/count_for_division.counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y115    addr_cnt/c_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y115    addr_cnt/c_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y115    addr_cnt/c_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y115    addr_cnt/c_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y115    addr_cnt/c_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y115    addr_cnt/c_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y120    clk_chrono/clock_tmp_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y120    clk_chrono/clock_tmp_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y116    clk_chrono/count_for_division.counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y116    clk_chrono/count_for_division.counter_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           383 Endpoints
Min Delay           383 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 read_sw
                            (input port)
  Destination:            cathodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.251ns  (logic 5.791ns (37.973%)  route 9.460ns (62.027%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  read_sw (IN)
                         net (fo=0)                   0.000     0.000    read_sw
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  read_sw_IBUF_inst/O
                         net (fo=43, routed)          3.230     4.740    chrono/cnt_hour/read_sw_IBUF
    SLICE_X4Y125         LUT6 (Prop_lut6_I5_O)        0.124     4.864 f  chrono/cnt_hour/cathodes_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.605     5.469    display/counter_instance/cathodes_OBUF[6]_inst_i_4_1
    SLICE_X5Y123         LUT6 (Prop_lut6_I1_O)        0.124     5.593 r  display/counter_instance/cathodes_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           0.589     6.182    display/counter_instance/cathodes_OBUF[6]_inst_i_12_n_0
    SLICE_X5Y122         LUT5 (Prop_lut5_I0_O)        0.124     6.306 r  display/counter_instance/cathodes_OBUF[5]_inst_i_3/O
                         net (fo=6, routed)           0.835     7.142    display/counter_instance/cathodes_OBUF[5]_inst_i_3_n_0
    SLICE_X3Y122         LUT5 (Prop_lut5_I2_O)        0.152     7.294 r  display/counter_instance/cathodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.200    11.494    cathodes_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.757    15.251 r  cathodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.251    cathodes[1]
    R10                                                               r  cathodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_sw
                            (input port)
  Destination:            cathodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.713ns  (logic 5.567ns (37.834%)  route 9.146ns (62.166%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  read_sw (IN)
                         net (fo=0)                   0.000     0.000    read_sw
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  read_sw_IBUF_inst/O
                         net (fo=43, routed)          3.230     4.740    chrono/cnt_hour/read_sw_IBUF
    SLICE_X4Y125         LUT6 (Prop_lut6_I5_O)        0.124     4.864 f  chrono/cnt_hour/cathodes_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.605     5.469    display/counter_instance/cathodes_OBUF[6]_inst_i_4_1
    SLICE_X5Y123         LUT6 (Prop_lut6_I1_O)        0.124     5.593 r  display/counter_instance/cathodes_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           0.589     6.182    display/counter_instance/cathodes_OBUF[6]_inst_i_12_n_0
    SLICE_X5Y122         LUT5 (Prop_lut5_I0_O)        0.124     6.306 r  display/counter_instance/cathodes_OBUF[5]_inst_i_3/O
                         net (fo=6, routed)           0.835     7.142    display/counter_instance/cathodes_OBUF[5]_inst_i_3_n_0
    SLICE_X3Y122         LUT6 (Prop_lut6_I1_O)        0.124     7.266 r  display/counter_instance/cathodes_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.887    11.152    cathodes_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.713 r  cathodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.713    cathodes[5]
    T11                                                               r  cathodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_sw
                            (input port)
  Destination:            cathodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.492ns  (logic 5.651ns (38.997%)  route 8.840ns (61.003%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  read_sw (IN)
                         net (fo=0)                   0.000     0.000    read_sw
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  read_sw_IBUF_inst/O
                         net (fo=43, routed)          4.160     5.670    chrono_mem/read_sw_IBUF
    SLICE_X3Y125         LUT6 (Prop_lut6_I4_O)        0.124     5.794 r  chrono_mem/cathodes_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.328     6.122    chrono_mem/cathodes_OBUF[6]_inst_i_9_n_0
    SLICE_X3Y123         LUT5 (Prop_lut5_I0_O)        0.124     6.246 r  chrono_mem/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.854     7.100    display/counter_instance/cathodes[5]
    SLICE_X3Y122         LUT5 (Prop_lut5_I1_O)        0.152     7.252 r  display/counter_instance/cathodes_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.499    10.750    cathodes_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.742    14.492 r  cathodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.492    cathodes[4]
    P15                                                               r  cathodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_sw
                            (input port)
  Destination:            cathodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.186ns  (logic 5.583ns (39.356%)  route 8.603ns (60.644%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  read_sw (IN)
                         net (fo=0)                   0.000     0.000    read_sw
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  read_sw_IBUF_inst/O
                         net (fo=43, routed)          3.230     4.740    chrono/cnt_hour/read_sw_IBUF
    SLICE_X4Y125         LUT6 (Prop_lut6_I5_O)        0.124     4.864 r  chrono/cnt_hour/cathodes_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.605     5.469    display/counter_instance/cathodes_OBUF[6]_inst_i_4_1
    SLICE_X5Y123         LUT6 (Prop_lut6_I1_O)        0.124     5.593 f  display/counter_instance/cathodes_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           0.589     6.182    display/counter_instance/cathodes_OBUF[6]_inst_i_12_n_0
    SLICE_X5Y122         LUT5 (Prop_lut5_I0_O)        0.124     6.306 f  display/counter_instance/cathodes_OBUF[5]_inst_i_3/O
                         net (fo=6, routed)           0.835     7.142    display/counter_instance/cathodes_OBUF[5]_inst_i_3_n_0
    SLICE_X3Y122         LUT5 (Prop_lut5_I1_O)        0.124     7.266 r  display/counter_instance/cathodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.343    10.609    cathodes_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    14.186 r  cathodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.186    cathodes[0]
    T10                                                               r  cathodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_sw
                            (input port)
  Destination:            cathodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.511ns  (logic 5.419ns (40.111%)  route 8.091ns (59.889%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  read_sw (IN)
                         net (fo=0)                   0.000     0.000    read_sw
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  read_sw_IBUF_inst/O
                         net (fo=43, routed)          4.160     5.670    chrono_mem/read_sw_IBUF
    SLICE_X3Y125         LUT6 (Prop_lut6_I4_O)        0.124     5.794 r  chrono_mem/cathodes_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.328     6.122    chrono_mem/cathodes_OBUF[6]_inst_i_9_n_0
    SLICE_X3Y123         LUT5 (Prop_lut5_I0_O)        0.124     6.246 r  chrono_mem/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.767     7.013    display/counter_instance/cathodes[5]
    SLICE_X3Y122         LUT4 (Prop_lut4_I1_O)        0.124     7.137 r  display/counter_instance/cathodes_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.837     9.973    cathodes_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    13.511 r  cathodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.511    cathodes[6]
    L18                                                               r  cathodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_sw
                            (input port)
  Destination:            cathodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.063ns  (logic 5.375ns (41.147%)  route 7.688ns (58.853%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  read_sw (IN)
                         net (fo=0)                   0.000     0.000    read_sw
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  read_sw_IBUF_inst/O
                         net (fo=43, routed)          4.160     5.670    chrono_mem/read_sw_IBUF
    SLICE_X3Y125         LUT6 (Prop_lut6_I4_O)        0.124     5.794 f  chrono_mem/cathodes_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.328     6.122    chrono_mem/cathodes_OBUF[6]_inst_i_9_n_0
    SLICE_X3Y123         LUT5 (Prop_lut5_I0_O)        0.124     6.246 f  chrono_mem/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.854     7.100    display/counter_instance/cathodes[5]
    SLICE_X3Y122         LUT4 (Prop_lut4_I3_O)        0.124     7.224 r  display/counter_instance/cathodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.346     9.570    cathodes_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    13.063 r  cathodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.063    cathodes[2]
    K16                                                               r  cathodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_sw
                            (input port)
  Destination:            cathodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.807ns  (logic 5.432ns (42.417%)  route 7.375ns (57.583%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  read_sw (IN)
                         net (fo=0)                   0.000     0.000    read_sw
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  read_sw_IBUF_inst/O
                         net (fo=43, routed)          4.160     5.670    chrono_mem/read_sw_IBUF
    SLICE_X3Y125         LUT6 (Prop_lut6_I4_O)        0.124     5.794 r  chrono_mem/cathodes_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.328     6.122    chrono_mem/cathodes_OBUF[6]_inst_i_9_n_0
    SLICE_X3Y123         LUT5 (Prop_lut5_I0_O)        0.124     6.246 r  chrono_mem/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.017     7.263    display/counter_instance/cathodes[5]
    SLICE_X5Y122         LUT5 (Prop_lut5_I4_O)        0.124     7.387 r  display/counter_instance/cathodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.869     9.256    cathodes_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    12.807 r  cathodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.807    cathodes[3]
    K13                                                               r  cathodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            chrono/cnt_min/c_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.267ns  (logic 1.728ns (23.777%)  route 5.539ns (76.223%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=201, routed)         5.063     6.543    chrono/cnt_min/reset_IBUF
    SLICE_X2Y123         LUT3 (Prop_lut3_I1_O)        0.124     6.667 r  chrono/cnt_min/c[3]_i_3/O
                         net (fo=2, routed)           0.477     7.143    chrono/cnt_min/c[3]_i_3_n_0
    SLICE_X2Y123         LUT6 (Prop_lut6_I5_O)        0.124     7.267 r  chrono/cnt_min/c[2]_i_1__0/O
                         net (fo=1, routed)           0.000     7.267    chrono/cnt_min/c[2]_i_1__0_n_0
    SLICE_X2Y123         FDRE                                         r  chrono/cnt_min/c_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            chrono/cnt_min/c_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.219ns  (logic 1.633ns (22.620%)  route 5.586ns (77.380%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=201, routed)         5.063     6.543    chrono/cnt_min/reset_IBUF
    SLICE_X2Y123         LUT4 (Prop_lut4_I2_O)        0.153     6.696 r  chrono/cnt_min/c[0]_i_1__0/O
                         net (fo=1, routed)           0.524     7.219    chrono/cnt_min/c[0]_i_1__0_n_0
    SLICE_X2Y123         FDRE                                         r  chrono/cnt_min/c_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            chrono_mem/data_reg[3][14]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.218ns  (logic 1.480ns (20.504%)  route 5.738ns (79.496%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=201, routed)         5.738     7.218    chrono_mem/reset_IBUF
    SLICE_X0Y121         LDCE                                         f  chrono_mem/data_reg[3][14]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 chrono/cnt_sec/c_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            chrono/cnt_sec/c_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.109%)  route 0.087ns (31.891%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE                         0.000     0.000 r  chrono/cnt_sec/c_reg[0]/C
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  chrono/cnt_sec/c_reg[0]/Q
                         net (fo=18, routed)          0.087     0.228    chrono/cnt_sec/c_reg[5]_0[0]
    SLICE_X5Y124         LUT6 (Prop_lut6_I4_O)        0.045     0.273 r  chrono/cnt_sec/c[2]_i_1/O
                         net (fo=1, routed)           0.000     0.273    chrono/cnt_sec/c[2]_i_1_n_0
    SLICE_X5Y124         FDRE                                         r  chrono/cnt_sec/c_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chrono/cnt_min/c_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            chrono_mem/data_reg[3][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.148ns (47.205%)  route 0.166ns (52.795%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE                         0.000     0.000 r  chrono/cnt_min/c_reg[0]/C
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  chrono/cnt_min/c_reg[0]/Q
                         net (fo=17, routed)          0.166     0.314    chrono_mem/D[7]
    SLICE_X3Y121         LDCE                                         r  chrono_mem/data_reg[3][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chrono/cnt_min/c_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            chrono_mem/data_reg[5][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.148ns (45.768%)  route 0.175ns (54.232%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE                         0.000     0.000 r  chrono/cnt_min/c_reg[0]/C
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  chrono/cnt_min/c_reg[0]/Q
                         net (fo=17, routed)          0.175     0.323    chrono_mem/D[7]
    SLICE_X5Y122         LDCE                                         r  chrono_mem/data_reg[5][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chrono/cnt_sec/c_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            chrono/cnt_sec/c_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.489%)  route 0.143ns (43.511%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE                         0.000     0.000 r  chrono/cnt_sec/c_reg[4]/C
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  chrono/cnt_sec/c_reg[4]/Q
                         net (fo=15, routed)          0.143     0.284    chrono/cnt_sec/chrono_sec[4]
    SLICE_X4Y124         LUT5 (Prop_lut5_I3_O)        0.045     0.329 r  chrono/cnt_sec/c[4]_i_1/O
                         net (fo=1, routed)           0.000     0.329    chrono/cnt_sec/c[4]_i_1_n_0
    SLICE_X4Y124         FDRE                                         r  chrono/cnt_sec/c_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chrono/cnt_hour/c_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            chrono/cnt_hour/c_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.209ns (63.134%)  route 0.122ns (36.866%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE                         0.000     0.000 r  chrono/cnt_hour/c_reg[0]/C
    SLICE_X2Y124         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  chrono/cnt_hour/c_reg[0]/Q
                         net (fo=14, routed)          0.122     0.286    chrono/cnt_hour/c_reg[4]_0[0]
    SLICE_X3Y124         LUT5 (Prop_lut5_I2_O)        0.045     0.331 r  chrono/cnt_hour/c[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.331    chrono/cnt_hour/p_1_in[1]
    SLICE_X3Y124         FDRE                                         r  chrono/cnt_hour/c_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chrono/cnt_sec/c_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            chrono/en_hour_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.186ns (54.879%)  route 0.153ns (45.121%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE                         0.000     0.000 r  chrono/cnt_sec/c_reg[4]/C
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  chrono/cnt_sec/c_reg[4]/Q
                         net (fo=15, routed)          0.153     0.294    chrono/cnt_sec/chrono_sec[4]
    SLICE_X7Y123         LUT6 (Prop_lut6_I3_O)        0.045     0.339 r  chrono/cnt_sec/en_hour_i_1/O
                         net (fo=1, routed)           0.000     0.339    chrono/cnt_sec_n_11
    SLICE_X7Y123         FDRE                                         r  chrono/en_hour_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chrono/cnt_hour/c_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            chrono_mem/data_reg[5][16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.164ns (47.274%)  route 0.183ns (52.726%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE                         0.000     0.000 r  chrono/cnt_hour/c_reg[0]/C
    SLICE_X2Y124         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  chrono/cnt_hour/c_reg[0]/Q
                         net (fo=14, routed)          0.183     0.347    chrono_mem/D[14]
    SLICE_X3Y123         LDCE                                         r  chrono_mem/data_reg[5][16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chrono/cnt_sec/c_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            chrono_mem/data_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.141ns (39.525%)  route 0.216ns (60.475%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE                         0.000     0.000 r  chrono/cnt_sec/c_reg[0]/C
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  chrono/cnt_sec/c_reg[0]/Q
                         net (fo=18, routed)          0.216     0.357    chrono_mem/D[0]
    SLICE_X1Y124         LDCE                                         r  chrono_mem/data_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chrono/cnt_sec/c_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            chrono_mem/data_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.141ns (39.051%)  route 0.220ns (60.949%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE                         0.000     0.000 r  chrono/cnt_sec/c_reg[0]/C
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  chrono/cnt_sec/c_reg[0]/Q
                         net (fo=18, routed)          0.220     0.361    chrono_mem/D[0]
    SLICE_X5Y125         LDCE                                         r  chrono_mem/data_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chrono/cnt_min/c_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            chrono/cnt_min/c_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.570%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE                         0.000     0.000 r  chrono/cnt_min/c_reg[2]/C
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  chrono/cnt_min/c_reg[2]/Q
                         net (fo=11, routed)          0.161     0.325    chrono/cnt_min/chrono_min[2]
    SLICE_X2Y123         LUT6 (Prop_lut6_I2_O)        0.045     0.370 r  chrono/cnt_min/c[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.370    chrono/cnt_min/c[2]_i_1__0_n_0
    SLICE_X2Y123         FDRE                                         r  chrono/cnt_min/c_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.672ns  (logic 4.613ns (39.525%)  route 7.059ns (60.475%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.696     5.298    display/counter_instance/clock_IBUF_BUFG
    SLICE_X3Y120         FDRE                                         r  display/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  display/counter_instance/c_reg[0]/Q
                         net (fo=24, routed)          1.376     7.130    chrono_mem/cathodes_OBUF[5]_inst_i_2
    SLICE_X6Y123         LUT6 (Prop_lut6_I2_O)        0.124     7.254 r  chrono_mem/cathodes_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.647     7.902    display/counter_instance/cathodes_OBUF[4]_inst_i_1_0
    SLICE_X5Y122         LUT5 (Prop_lut5_I4_O)        0.124     8.026 r  display/counter_instance/cathodes_OBUF[5]_inst_i_3/O
                         net (fo=6, routed)           0.835     8.861    display/counter_instance/cathodes_OBUF[5]_inst_i_3_n_0
    SLICE_X3Y122         LUT5 (Prop_lut5_I2_O)        0.152     9.013 r  display/counter_instance/cathodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.200    13.213    cathodes_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.757    16.971 r  cathodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.971    cathodes[1]
    R10                                                               r  cathodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.453ns  (logic 4.389ns (38.321%)  route 7.064ns (61.679%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.696     5.298    display/counter_instance/clock_IBUF_BUFG
    SLICE_X3Y120         FDRE                                         r  display/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  display/counter_instance/c_reg[0]/Q
                         net (fo=24, routed)          1.369     7.124    chrono_mem/cathodes_OBUF[5]_inst_i_2
    SLICE_X3Y123         LUT6 (Prop_lut6_I2_O)        0.124     7.248 f  chrono_mem/cathodes_OBUF[6]_inst_i_16/O
                         net (fo=2, routed)           0.824     8.072    display/counter_instance/cathodes_OBUF[6]_inst_i_1_3
    SLICE_X4Y123         LUT5 (Prop_lut5_I2_O)        0.124     8.196 r  display/counter_instance/cathodes_OBUF[5]_inst_i_2/O
                         net (fo=6, routed)           0.984     9.179    display/counter_instance/cathodes_OBUF[5]_inst_i_2_n_0
    SLICE_X3Y122         LUT6 (Prop_lut6_I0_O)        0.124     9.303 r  display/counter_instance/cathodes_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.887    13.190    cathodes_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    16.751 r  cathodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.751    cathodes[5]
    T11                                                               r  cathodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.219ns  (logic 4.598ns (40.981%)  route 6.621ns (59.019%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.696     5.298    display/counter_instance/clock_IBUF_BUFG
    SLICE_X3Y120         FDRE                                         r  display/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  display/counter_instance/c_reg[0]/Q
                         net (fo=24, routed)          1.633     7.387    chrono/cnt_sec/cathodes_OBUF[6]_inst_i_4
    SLICE_X6Y124         LUT6 (Prop_lut6_I2_O)        0.124     7.511 r  chrono/cnt_sec/cathodes_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.649     8.160    display/counter_instance/cathodes_OBUF[6]_inst_i_1_4
    SLICE_X4Y123         LUT5 (Prop_lut5_I4_O)        0.124     8.284 r  display/counter_instance/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=3, routed)           0.841     9.125    display/counter_instance/cathodes_OBUF[6]_inst_i_5_n_0
    SLICE_X3Y122         LUT5 (Prop_lut5_I2_O)        0.152     9.277 r  display/counter_instance/cathodes_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.499    12.775    cathodes_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.742    16.517 r  cathodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.517    cathodes[4]
    P15                                                               r  cathodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.607ns  (logic 4.405ns (41.530%)  route 6.202ns (58.470%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.696     5.298    display/counter_instance/clock_IBUF_BUFG
    SLICE_X3Y120         FDRE                                         r  display/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  display/counter_instance/c_reg[0]/Q
                         net (fo=24, routed)          1.376     7.130    chrono_mem/cathodes_OBUF[5]_inst_i_2
    SLICE_X6Y123         LUT6 (Prop_lut6_I2_O)        0.124     7.254 f  chrono_mem/cathodes_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.647     7.902    display/counter_instance/cathodes_OBUF[4]_inst_i_1_0
    SLICE_X5Y122         LUT5 (Prop_lut5_I4_O)        0.124     8.026 f  display/counter_instance/cathodes_OBUF[5]_inst_i_3/O
                         net (fo=6, routed)           0.835     8.861    display/counter_instance/cathodes_OBUF[5]_inst_i_3_n_0
    SLICE_X3Y122         LUT5 (Prop_lut5_I1_O)        0.124     8.985 r  display/counter_instance/cathodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.343    12.328    cathodes_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.905 r  cathodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.905    cathodes[0]
    T10                                                               r  cathodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.315ns  (logic 4.365ns (42.319%)  route 5.950ns (57.681%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.696     5.298    display/counter_instance/clock_IBUF_BUFG
    SLICE_X3Y120         FDRE                                         r  display/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  display/counter_instance/c_reg[0]/Q
                         net (fo=24, routed)          1.633     7.387    chrono/cnt_sec/cathodes_OBUF[6]_inst_i_4
    SLICE_X6Y124         LUT6 (Prop_lut6_I2_O)        0.124     7.511 r  chrono/cnt_sec/cathodes_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.649     8.160    display/counter_instance/cathodes_OBUF[6]_inst_i_1_4
    SLICE_X4Y123         LUT5 (Prop_lut5_I4_O)        0.124     8.284 r  display/counter_instance/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=3, routed)           0.832     9.116    display/counter_instance/cathodes_OBUF[6]_inst_i_5_n_0
    SLICE_X3Y122         LUT4 (Prop_lut4_I3_O)        0.124     9.240 r  display/counter_instance/cathodes_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.837    12.076    cathodes_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    15.614 r  cathodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.614    cathodes[6]
    L18                                                               r  cathodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.443ns  (logic 4.321ns (45.759%)  route 5.122ns (54.241%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.696     5.298    display/counter_instance/clock_IBUF_BUFG
    SLICE_X3Y120         FDRE                                         r  display/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  display/counter_instance/c_reg[0]/Q
                         net (fo=24, routed)          1.369     7.124    chrono_mem/cathodes_OBUF[5]_inst_i_2
    SLICE_X3Y123         LUT6 (Prop_lut6_I2_O)        0.124     7.248 f  chrono_mem/cathodes_OBUF[6]_inst_i_16/O
                         net (fo=2, routed)           0.824     8.072    display/counter_instance/cathodes_OBUF[6]_inst_i_1_3
    SLICE_X4Y123         LUT5 (Prop_lut5_I2_O)        0.124     8.196 r  display/counter_instance/cathodes_OBUF[5]_inst_i_2/O
                         net (fo=6, routed)           0.583     8.778    display/counter_instance/cathodes_OBUF[5]_inst_i_2_n_0
    SLICE_X3Y122         LUT4 (Prop_lut4_I1_O)        0.124     8.902 r  display/counter_instance/cathodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.346    11.248    cathodes_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.741 r  cathodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.741    cathodes[2]
    K16                                                               r  cathodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.131ns  (logic 4.378ns (47.948%)  route 4.753ns (52.052%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.696     5.298    display/counter_instance/clock_IBUF_BUFG
    SLICE_X3Y120         FDRE                                         r  display/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  display/counter_instance/c_reg[0]/Q
                         net (fo=24, routed)          1.049     6.804    chrono_mem/cathodes_OBUF[5]_inst_i_2
    SLICE_X3Y125         LUT6 (Prop_lut6_I2_O)        0.124     6.928 r  chrono_mem/cathodes_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.817     7.744    chrono_mem/cathodes_OBUF[6]_inst_i_11_n_0
    SLICE_X3Y123         LUT5 (Prop_lut5_I3_O)        0.124     7.868 r  chrono_mem/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.017     8.886    display/counter_instance/cathodes[5]
    SLICE_X5Y122         LUT5 (Prop_lut5_I4_O)        0.124     9.010 r  display/counter_instance/cathodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.869    10.879    cathodes_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    14.430 r  cathodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.430    cathodes[3]
    K13                                                               r  cathodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.084ns  (logic 4.292ns (47.254%)  route 4.791ns (52.746%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.695     5.297    display/counter_instance/clock_IBUF_BUFG
    SLICE_X5Y120         FDRE                                         r  display/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.419     5.716 r  display/counter_instance/c_reg[2]/Q
                         net (fo=14, routed)          0.648     6.365    display/counter_instance/c_reg[2]_0
    SLICE_X3Y120         LUT3 (Prop_lut3_I0_O)        0.299     6.664 r  display/counter_instance/anodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.143    10.807    anodes_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    14.381 r  anodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.381    anodes[2]
    T9                                                                r  anodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.878ns  (logic 4.503ns (50.719%)  route 4.375ns (49.281%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.695     5.297    display/counter_instance/clock_IBUF_BUFG
    SLICE_X5Y120         FDRE                                         r  display/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.419     5.716 f  display/counter_instance/c_reg[2]/Q
                         net (fo=14, routed)          0.873     6.590    display/counter_instance/c_reg[2]_0
    SLICE_X3Y120         LUT3 (Prop_lut3_I0_O)        0.329     6.919 r  display/counter_instance/anodes_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.502    10.420    anodes_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.755    14.175 r  anodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.175    anodes[5]
    T14                                                               r  anodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.203ns  (logic 4.502ns (54.883%)  route 3.701ns (45.117%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.695     5.297    display/counter_instance/clock_IBUF_BUFG
    SLICE_X5Y120         FDRE                                         r  display/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.419     5.716 f  display/counter_instance/c_reg[2]/Q
                         net (fo=14, routed)          0.648     6.365    display/counter_instance/c_reg[2]_0
    SLICE_X3Y120         LUT3 (Prop_lut3_I1_O)        0.325     6.690 r  display/counter_instance/anodes_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.053     9.742    anodes_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.758    13.500 r  anodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.500    anodes[4]
    P14                                                               r  anodes[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addr_cnt/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chrono_mem/tmp_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.714ns  (logic 0.246ns (34.459%)  route 0.468ns (65.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.594     1.513    addr_cnt/clock_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  addr_cnt/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.148     1.661 r  addr_cnt/c_reg[2]/Q
                         net (fo=30, routed)          0.356     2.017    chrono_mem/led_OBUF[2]
    SLICE_X3Y121         LUT5 (Prop_lut5_I3_O)        0.098     2.115 r  chrono_mem/tmp_reg[8]_i_1/O
                         net (fo=1, routed)           0.112     2.227    chrono_mem/tmp_reg[8]_i_1_n_0
    SLICE_X3Y122         LDCE                                         r  chrono_mem/tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_cnt/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chrono_mem/tmp_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.839ns  (logic 0.246ns (29.315%)  route 0.593ns (70.685%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.594     1.513    addr_cnt/clock_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  addr_cnt/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.148     1.661 r  addr_cnt/c_reg[2]/Q
                         net (fo=30, routed)          0.402     2.063    chrono_mem/led_OBUF[2]
    SLICE_X3Y126         LUT5 (Prop_lut5_I3_O)        0.098     2.161 r  chrono_mem/tmp_reg[10]_i_1/O
                         net (fo=1, routed)           0.191     2.353    chrono_mem/tmp_reg[10]_i_1_n_0
    SLICE_X4Y125         LDCE                                         r  chrono_mem/tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_cnt/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chrono_mem/tmp_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.875ns  (logic 0.246ns (28.117%)  route 0.629ns (71.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.594     1.513    addr_cnt/clock_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  addr_cnt/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.148     1.661 r  addr_cnt/c_reg[2]/Q
                         net (fo=30, routed)          0.513     2.174    chrono_mem/led_OBUF[2]
    SLICE_X2Y121         LUT5 (Prop_lut5_I3_O)        0.098     2.272 r  chrono_mem/tmp_reg[12]_i_1/O
                         net (fo=1, routed)           0.116     2.388    chrono_mem/tmp_reg[12]_i_1_n_0
    SLICE_X3Y122         LDCE                                         r  chrono_mem/tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_cnt/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chrono_mem/tmp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.944ns  (logic 0.246ns (26.052%)  route 0.698ns (73.948%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.594     1.513    addr_cnt/clock_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  addr_cnt/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.148     1.661 r  addr_cnt/c_reg[2]/Q
                         net (fo=30, routed)          0.582     2.244    chrono_mem/led_OBUF[2]
    SLICE_X7Y121         LUT5 (Prop_lut5_I3_O)        0.098     2.342 r  chrono_mem/tmp_reg[3]_i_1/O
                         net (fo=1, routed)           0.116     2.458    chrono_mem/tmp_reg[3]_i_1_n_0
    SLICE_X7Y121         LDCE                                         r  chrono_mem/tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_cnt/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chrono_mem/tmp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.982ns  (logic 0.246ns (25.039%)  route 0.736ns (74.961%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.594     1.513    addr_cnt/clock_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  addr_cnt/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.148     1.661 r  addr_cnt/c_reg[2]/Q
                         net (fo=30, routed)          0.607     2.269    chrono_mem/led_OBUF[2]
    SLICE_X2Y125         LUT5 (Prop_lut5_I3_O)        0.098     2.367 r  chrono_mem/tmp_reg[0]_i_1/O
                         net (fo=1, routed)           0.129     2.496    chrono_mem/tmp_reg[0]_i_1_n_0
    SLICE_X3Y125         LDCE                                         r  chrono_mem/tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_cnt/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chrono_mem/tmp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.011ns  (logic 0.254ns (25.129%)  route 0.757ns (74.871%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.594     1.513    addr_cnt/clock_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  addr_cnt/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  addr_cnt/c_reg[0]/Q
                         net (fo=52, routed)          0.535     2.212    chrono_mem/led_OBUF[0]
    SLICE_X7Y122         LUT6 (Prop_lut6_I4_O)        0.045     2.257 r  chrono_mem/tmp_reg[1]_i_3/O
                         net (fo=1, routed)           0.052     2.309    chrono_mem/tmp_reg[1]_i_3_n_0
    SLICE_X7Y122         LUT5 (Prop_lut5_I4_O)        0.045     2.354 r  chrono_mem/tmp_reg[1]_i_1/O
                         net (fo=1, routed)           0.170     2.524    chrono_mem/tmp_reg[1]_i_1_n_0
    SLICE_X6Y123         LDCE                                         r  chrono_mem/tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_cnt/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chrono_mem/tmp_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.050ns  (logic 0.254ns (24.185%)  route 0.796ns (75.815%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.594     1.513    addr_cnt/clock_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  addr_cnt/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  addr_cnt/c_reg[1]/Q
                         net (fo=51, routed)          0.483     2.160    chrono_mem/led_OBUF[1]
    SLICE_X3Y125         LUT6 (Prop_lut6_I2_O)        0.045     2.205 r  chrono_mem/tmp_reg[16]_i_2/O
                         net (fo=1, routed)           0.137     2.342    chrono_mem/tmp_reg[16]_i_2_n_0
    SLICE_X3Y125         LUT5 (Prop_lut5_I2_O)        0.045     2.387 r  chrono_mem/tmp_reg[16]_i_1/O
                         net (fo=1, routed)           0.176     2.564    chrono_mem/tmp_reg[16]_i_1_n_0
    SLICE_X3Y125         LDCE                                         r  chrono_mem/tmp_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_cnt/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chrono_mem/tmp_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.128ns  (logic 0.381ns (33.791%)  route 0.747ns (66.209%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.594     1.513    addr_cnt/clock_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  addr_cnt/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  addr_cnt/c_reg[1]/Q
                         net (fo=51, routed)          0.485     2.162    chrono_mem/led_OBUF[1]
    SLICE_X2Y122         LUT6 (Prop_lut6_I2_O)        0.045     2.207 r  chrono_mem/tmp_reg[13]_i_4/O
                         net (fo=1, routed)           0.000     2.207    chrono_mem/tmp_reg[13]_i_4_n_0
    SLICE_X2Y122         MUXF7 (Prop_muxf7_I1_O)      0.064     2.271 r  chrono_mem/tmp_reg[13]_i_2/O
                         net (fo=1, routed)           0.125     2.397    chrono/cnt_min/tmp_reg[13]
    SLICE_X2Y122         LUT6 (Prop_lut6_I5_O)        0.108     2.505 r  chrono/cnt_min/tmp_reg[13]_i_1/O
                         net (fo=1, routed)           0.136     2.641    chrono_mem/cathodes_OBUF[6]_inst_i_12[3]
    SLICE_X3Y122         LDCE                                         r  chrono_mem/tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_cnt/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chrono_mem/tmp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.159ns  (logic 0.254ns (21.922%)  route 0.905ns (78.078%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.594     1.513    addr_cnt/clock_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  addr_cnt/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  addr_cnt/c_reg[0]/Q
                         net (fo=52, routed)          0.743     2.420    chrono_mem/led_OBUF[0]
    SLICE_X3Y126         LUT6 (Prop_lut6_I4_O)        0.045     2.465 r  chrono_mem/tmp_reg[4]_i_2/O
                         net (fo=1, routed)           0.052     2.517    chrono_mem/tmp_reg[4]_i_2_n_0
    SLICE_X3Y126         LUT5 (Prop_lut5_I2_O)        0.045     2.562 r  chrono_mem/tmp_reg[4]_i_1/O
                         net (fo=1, routed)           0.110     2.672    chrono_mem/tmp_reg[4]_i_1_n_0
    SLICE_X3Y125         LDCE                                         r  chrono_mem/tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_cnt/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chrono_mem/tmp_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.161ns  (logic 0.254ns (21.878%)  route 0.907ns (78.122%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.594     1.513    addr_cnt/clock_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  addr_cnt/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  addr_cnt/c_reg[1]/Q
                         net (fo=51, routed)          0.681     2.359    chrono_mem/led_OBUF[1]
    SLICE_X5Y125         LUT6 (Prop_lut6_I2_O)        0.045     2.404 r  chrono_mem/tmp_reg[11]_i_3/O
                         net (fo=1, routed)           0.049     2.453    chrono_mem/tmp_reg[11]_i_3_n_0
    SLICE_X5Y125         LUT5 (Prop_lut5_I4_O)        0.045     2.498 r  chrono_mem/tmp_reg[11]_i_1/O
                         net (fo=1, routed)           0.177     2.674    chrono_mem/tmp_reg[11]_i_1_n_0
    SLICE_X4Y125         LDCE                                         r  chrono_mem/tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/counter_instance/c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.925ns  (logic 1.604ns (27.072%)  route 4.321ns (72.928%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=201, routed)         3.850     5.330    display/counter_instance/reset_IBUF
    SLICE_X3Y120         LUT3 (Prop_lut3_I1_O)        0.124     5.454 r  display/counter_instance/c[0]_i_1/O
                         net (fo=1, routed)           0.471     5.925    display/counter_instance/c[0]_i_1_n_0
    SLICE_X3Y120         FDRE                                         r  display/counter_instance/c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.578     5.000    display/counter_instance/clock_IBUF_BUFG
    SLICE_X3Y120         FDRE                                         r  display/counter_instance/c_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/counter_instance/c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.327ns  (logic 1.632ns (30.636%)  route 3.695ns (69.364%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=201, routed)         3.695     5.175    display/counter_instance/reset_IBUF
    SLICE_X5Y120         LUT5 (Prop_lut5_I2_O)        0.152     5.327 r  display/counter_instance/c[2]_i_1/O
                         net (fo=1, routed)           0.000     5.327    display/counter_instance/c[2]_i_1_n_0
    SLICE_X5Y120         FDRE                                         r  display/counter_instance/c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.576     4.998    display/counter_instance/clock_IBUF_BUFG
    SLICE_X5Y120         FDRE                                         r  display/counter_instance/c_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/counter_instance/c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.299ns  (logic 1.604ns (30.269%)  route 3.695ns (69.731%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=201, routed)         3.695     5.175    display/counter_instance/reset_IBUF
    SLICE_X5Y120         LUT4 (Prop_lut4_I2_O)        0.124     5.299 r  display/counter_instance/c[1]_i_1/O
                         net (fo=1, routed)           0.000     5.299    display/counter_instance/c[1]_i_1_n_0
    SLICE_X5Y120         FDRE                                         r  display/counter_instance/c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.576     4.998    display/counter_instance/clock_IBUF_BUFG
    SLICE_X5Y120         FDRE                                         r  display/counter_instance/c_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/clk_filter/clockfx_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.415ns  (logic 1.480ns (33.522%)  route 2.935ns (66.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_IBUF_inst/O
                         net (fo=201, routed)         2.935     4.415    display/clk_filter/reset_IBUF
    SLICE_X6Y118         FDRE                                         r  display/clk_filter/clockfx_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.577     4.999    display/clk_filter/clock_IBUF_BUFG
    SLICE_X6Y118         FDRE                                         r  display/clk_filter/clockfx_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/clk_filter/count_for_division.counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.415ns  (logic 1.480ns (33.522%)  route 2.935ns (66.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_IBUF_inst/O
                         net (fo=201, routed)         2.935     4.415    display/clk_filter/reset_IBUF
    SLICE_X7Y118         FDRE                                         r  display/clk_filter/count_for_division.counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.577     4.999    display/clk_filter/clock_IBUF_BUFG
    SLICE_X7Y118         FDRE                                         r  display/clk_filter/count_for_division.counter_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/clk_filter/count_for_division.counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.415ns  (logic 1.480ns (33.522%)  route 2.935ns (66.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_IBUF_inst/O
                         net (fo=201, routed)         2.935     4.415    display/clk_filter/reset_IBUF
    SLICE_X7Y118         FDRE                                         r  display/clk_filter/count_for_division.counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.577     4.999    display/clk_filter/clock_IBUF_BUFG
    SLICE_X7Y118         FDRE                                         r  display/clk_filter/count_for_division.counter_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/clk_filter/count_for_division.counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.415ns  (logic 1.480ns (33.522%)  route 2.935ns (66.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_IBUF_inst/O
                         net (fo=201, routed)         2.935     4.415    display/clk_filter/reset_IBUF
    SLICE_X7Y118         FDRE                                         r  display/clk_filter/count_for_division.counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.577     4.999    display/clk_filter/clock_IBUF_BUFG
    SLICE_X7Y118         FDRE                                         r  display/clk_filter/count_for_division.counter_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/clk_filter/count_for_division.counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.415ns  (logic 1.480ns (33.522%)  route 2.935ns (66.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_IBUF_inst/O
                         net (fo=201, routed)         2.935     4.415    display/clk_filter/reset_IBUF
    SLICE_X7Y118         FDRE                                         r  display/clk_filter/count_for_division.counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.577     4.999    display/clk_filter/clock_IBUF_BUFG
    SLICE_X7Y118         FDRE                                         r  display/clk_filter/count_for_division.counter_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/clk_filter/count_for_division.counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.252ns  (logic 1.480ns (34.808%)  route 2.772ns (65.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_IBUF_inst/O
                         net (fo=201, routed)         2.772     4.252    display/clk_filter/reset_IBUF
    SLICE_X7Y117         FDRE                                         r  display/clk_filter/count_for_division.counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.579     5.001    display/clk_filter/clock_IBUF_BUFG
    SLICE_X7Y117         FDRE                                         r  display/clk_filter/count_for_division.counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/clk_filter/count_for_division.counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.252ns  (logic 1.480ns (34.808%)  route 2.772ns (65.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_IBUF_inst/O
                         net (fo=201, routed)         2.772     4.252    display/clk_filter/reset_IBUF
    SLICE_X7Y117         FDRE                                         r  display/clk_filter/count_for_division.counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.579     5.001    display/clk_filter/clock_IBUF_BUFG
    SLICE_X7Y117         FDRE                                         r  display/clk_filter/count_for_division.counter_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            addr_cnt/c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.293ns (29.982%)  route 0.684ns (70.018%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  reset_IBUF_inst/O
                         net (fo=201, routed)         0.684     0.932    addr_cnt/reset_IBUF
    SLICE_X2Y115         LUT3 (Prop_lut3_I2_O)        0.045     0.977 r  addr_cnt/c[0]_i_1/O
                         net (fo=1, routed)           0.000     0.977    addr_cnt/c[0]_i_1_n_0
    SLICE_X2Y115         FDRE                                         r  addr_cnt/c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.865     2.030    addr_cnt/clock_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  addr_cnt/c_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/clk_filter/count_for_division.counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.049ns  (logic 0.248ns (23.630%)  route 0.801ns (76.370%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  reset_IBUF_inst/O
                         net (fo=201, routed)         0.801     1.049    display/clk_filter/reset_IBUF
    SLICE_X7Y115         FDRE                                         r  display/clk_filter/count_for_division.counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.861     2.027    display/clk_filter/clock_IBUF_BUFG
    SLICE_X7Y115         FDRE                                         r  display/clk_filter/count_for_division.counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/clk_filter/count_for_division.counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.049ns  (logic 0.248ns (23.630%)  route 0.801ns (76.370%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  reset_IBUF_inst/O
                         net (fo=201, routed)         0.801     1.049    display/clk_filter/reset_IBUF
    SLICE_X7Y115         FDRE                                         r  display/clk_filter/count_for_division.counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.861     2.027    display/clk_filter/clock_IBUF_BUFG
    SLICE_X7Y115         FDRE                                         r  display/clk_filter/count_for_division.counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/clk_filter/count_for_division.counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.049ns  (logic 0.248ns (23.630%)  route 0.801ns (76.370%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  reset_IBUF_inst/O
                         net (fo=201, routed)         0.801     1.049    display/clk_filter/reset_IBUF
    SLICE_X7Y115         FDRE                                         r  display/clk_filter/count_for_division.counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.861     2.027    display/clk_filter/clock_IBUF_BUFG
    SLICE_X7Y115         FDRE                                         r  display/clk_filter/count_for_division.counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/clk_filter/count_for_division.counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.049ns  (logic 0.248ns (23.630%)  route 0.801ns (76.370%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  reset_IBUF_inst/O
                         net (fo=201, routed)         0.801     1.049    display/clk_filter/reset_IBUF
    SLICE_X7Y115         FDRE                                         r  display/clk_filter/count_for_division.counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.861     2.027    display/clk_filter/clock_IBUF_BUFG
    SLICE_X7Y115         FDRE                                         r  display/clk_filter/count_for_division.counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/clk_filter/count_for_division.counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.049ns  (logic 0.248ns (23.630%)  route 0.801ns (76.370%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  reset_IBUF_inst/O
                         net (fo=201, routed)         0.801     1.049    display/clk_filter/reset_IBUF
    SLICE_X7Y115         FDRE                                         r  display/clk_filter/count_for_division.counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.861     2.027    display/clk_filter/clock_IBUF_BUFG
    SLICE_X7Y115         FDRE                                         r  display/clk_filter/count_for_division.counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/clk_filter/count_for_division.counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.112ns  (logic 0.248ns (22.285%)  route 0.864ns (77.715%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  reset_IBUF_inst/O
                         net (fo=201, routed)         0.864     1.112    display/clk_filter/reset_IBUF
    SLICE_X7Y116         FDRE                                         r  display/clk_filter/count_for_division.counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.860     2.026    display/clk_filter/clock_IBUF_BUFG
    SLICE_X7Y116         FDRE                                         r  display/clk_filter/count_for_division.counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/clk_filter/count_for_division.counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.112ns  (logic 0.248ns (22.285%)  route 0.864ns (77.715%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  reset_IBUF_inst/O
                         net (fo=201, routed)         0.864     1.112    display/clk_filter/reset_IBUF
    SLICE_X7Y116         FDRE                                         r  display/clk_filter/count_for_division.counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.860     2.026    display/clk_filter/clock_IBUF_BUFG
    SLICE_X7Y116         FDRE                                         r  display/clk_filter/count_for_division.counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/clk_filter/count_for_division.counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.112ns  (logic 0.248ns (22.285%)  route 0.864ns (77.715%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  reset_IBUF_inst/O
                         net (fo=201, routed)         0.864     1.112    display/clk_filter/reset_IBUF
    SLICE_X7Y116         FDRE                                         r  display/clk_filter/count_for_division.counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.860     2.026    display/clk_filter/clock_IBUF_BUFG
    SLICE_X7Y116         FDRE                                         r  display/clk_filter/count_for_division.counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/clk_filter/count_for_division.counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.112ns  (logic 0.248ns (22.285%)  route 0.864ns (77.715%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  reset_IBUF_inst/O
                         net (fo=201, routed)         0.864     1.112    display/clk_filter/reset_IBUF
    SLICE_X7Y116         FDRE                                         r  display/clk_filter/count_for_division.counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.860     2.026    display/clk_filter/clock_IBUF_BUFG
    SLICE_X7Y116         FDRE                                         r  display/clk_filter/count_for_division.counter_reg[8]/C





