
icetime topological timing analysis report
==========================================

Info: max_span_hack is enabled: estimate is conservative.

Report for critical path:
-------------------------

        lc40_9_6_2 (LogicCell40) [clk] -> lcout: 0.896 ns
     0.896 ns net_33205 (u_app.u_flash_spi.state_d_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2])
        t6200 (LocalMux) I -> O: 0.486 ns
        inmux_10_7_41010_41023 (InMux) I -> O: 0.382 ns
        lc40_10_7_1 (LogicCell40) in0 -> lcout: 0.662 ns
     2.426 ns net_36867 (u_app.u_flash_spi.en_d_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2])
        t6821 (LocalMux) I -> O: 0.486 ns
        inmux_9_8_37031_37107 (InMux) I -> O: 0.382 ns
        t1098 (CascadeMux) I -> O: 0.000 ns
        lc40_9_8_7 (LogicCell40) in2 -> lcout: 0.558 ns
     3.852 ns net_33414 (u_usb_cdc.u_bulk_endp.u_in_fifo.app_in_data_i_SB_LUT4_O_6_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2])
        odrv_9_8_33414_25569 (Odrv4) I -> O: 0.548 ns
        t6267 (Span4Mux_v4) I -> O: 0.548 ns
        t6266 (Span4Mux_v4) I -> O: 0.548 ns
        t6265 (LocalMux) I -> O: 0.486 ns
        inmux_9_16_38026_38060 (InMux) I -> O: 0.382 ns
        lc40_9_16_2 (LogicCell40) in1 -> lcout: 0.589 ns
     6.953 ns net_34225 (u_usb_cdc.u_bulk_endp.u_in_fifo.app_in_data_i_SB_LUT4_O_6_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2])
        t6418 (LocalMux) I -> O: 0.486 ns
        inmux_10_17_42240_42277 (InMux) I -> O: 0.382 ns
        lc40_10_17_5 (LogicCell40) in0 -> lcout: 0.662 ns
     8.483 ns net_38101 (u_app.state_d_SB_LUT4_O_I0[2])
        t7057 (LocalMux) I -> O: 0.486 ns
        inmux_11_18_46443_46449 (InMux) I -> O: 0.382 ns
        t1460 (CascadeMux) I -> O: 0.000 ns
        lc40_11_18_0 (LogicCell40) in2 -> lcout: 0.558 ns
     9.910 ns net_42296 (u_app.state_d_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[0])
        odrv_11_18_42296_45031 (Odrv12) I -> O: 0.796 ns
        t7627 (LocalMux) I -> O: 0.486 ns
        inmux_11_11_45576_45630 (InMux) I -> O: 0.382 ns
        t1439 (CascadeMux) I -> O: 0.000 ns
        lc40_11_11_7 (LogicCell40) in2 -> lcout: 0.558 ns
    12.132 ns net_41442 (u_app.u_flash_spi.u_spi.wr_data_d_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0])
        t7532 (LocalMux) I -> O: 0.486 ns
        inmux_12_10_49530_49553 (InMux) I -> O: 0.382 ns
        lc40_12_10_2 (LogicCell40) in1 -> lcout: 0.589 ns
    13.590 ns net_45391 (u_app.u_flash_spi.u_spi.wr_data_d_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1[2])
        t8020 (LocalMux) I -> O: 0.486 ns
        inmux_12_9_49394_49461 (InMux) I -> O: 0.382 ns
        t1555 (CascadeMux) I -> O: 0.000 ns
        lc40_12_9_7 (LogicCell40) in2 -> lcout: 0.558 ns
    15.016 ns net_45273 (u_app.u_flash_spi.u_spi.en_d_SB_LUT4_O_I0[2])
        t8006 (LocalMux) I -> O: 0.486 ns
        inmux_12_9_49407_49456 (InMux) I -> O: 0.382 ns
        lc40_12_9_6 (LogicCell40) in3 -> lcout: 0.465 ns
    16.350 ns net_45272 (u_app.u_flash_spi.u_spi.sck_q_SB_LUT4_I2_O[2])
        odrv_12_9_45272_45295 (Odrv4) I -> O: 0.548 ns
        t8012 (Span4Mux_h4) I -> O: 0.465 ns
        t8011 (Span4Mux_v4) I -> O: 0.548 ns
        t8010 (LocalMux) I -> O: 0.486 ns
        inmux_7_14_30312_30346 (InMux) I -> O: 0.382 ns
        t945 (CascadeMux) I -> O: 0.000 ns
        lc40_7_14_4 (LogicCell40) in2 -> lcout: 0.558 ns
    19.337 ns net_26173 (u_app.u_flash_spi.u_spi.rd_data_q_SB_DFFER_Q_E)
        odrv_7_14_26173_30398 (Odrv4) I -> O: 0.548 ns
        t5795 (Span4Mux_v4) I -> O: 0.548 ns
        t5794 (Span4Mux_v4) I -> O: 0.548 ns
        t5793 (Span4Mux_h4) I -> O: 0.465 ns
        t5792 (LocalMux) I -> O: 0.486 ns
        inmux_9_5_36663_36740 (CEMux) I -> O: 0.889 ns
    22.821 ns net_36740 (u_app.u_flash_spi.u_spi.rd_data_q_SB_DFFER_Q_E)
        lc40_9_5_2 (LogicCell40) ce [setup]: 0.000 ns
    22.821 ns net_33103 (u_app.u_flash_spi.byte_cnt_d_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0])

Resolvable net names on path:
     0.896 ns ..  1.764 ns u_app.u_flash_spi.state_d_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
     2.426 ns ..  3.294 ns u_app.u_flash_spi.en_d_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
     3.852 ns ..  6.364 ns u_usb_cdc.u_bulk_endp.u_in_fifo.app_in_data_i_SB_LUT4_O_6_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
     6.953 ns ..  7.822 ns u_usb_cdc.u_bulk_endp.u_in_fifo.app_in_data_i_SB_LUT4_O_6_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
     8.483 ns ..  9.352 ns u_app.state_d_SB_LUT4_O_I0[2]
     9.910 ns .. 11.574 ns u_app.state_d_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
    12.132 ns .. 13.000 ns u_app.u_flash_spi.u_spi.wr_data_d_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
    13.590 ns .. 14.458 ns u_app.u_flash_spi.u_spi.wr_data_d_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1[2]
    15.016 ns .. 15.884 ns u_app.u_flash_spi.u_spi.en_d_SB_LUT4_O_I0[2]
    16.350 ns .. 18.779 ns u_app.u_flash_spi.u_spi.sck_q_SB_LUT4_I2_O[2]
    19.337 ns .. 22.821 ns u_app.u_flash_spi.u_spi.rd_data_q_SB_DFFER_Q_E
                  lcout -> u_app.u_flash_spi.byte_cnt_d_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]

Total number of logic levels: 11
Total path delay: 22.82 ns (43.82 MHz)

