# Reading pref.tcl
# do top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sjfre/Documents/FPGADesign/Project\ 1/System {C:/Users/sjfre/Documents/FPGADesign/Project 1/System/video_pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:46:04 on Sep 30,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sjfre/Documents/FPGADesign/Project 1/System" C:/Users/sjfre/Documents/FPGADesign/Project 1/System/video_pll.vo 
# ** Error: (vlog-7) Failed to open design unit file "C:/Users/sjfre/Documents/FPGADesign/Project 1/System/video_pll.vo" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 10:46:04 on Sep 30,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./top_run_msim_rtl_verilog.do line 8
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/sjfre/Documents/FPGADesign/Project\ 1/System {C:/Users/sjfre/Documents/FPGADesign/Project 1/System/vide..."
