{
  "catalog": {
    "items": [
      {
        "name": "versal_ibert_ced",
        "display": "Versal IBERT",
        "latest_revision": "1.0",
        "commit_id": "f3faa7fd48af1be94e4d278cf0856497d9ff3304",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "f3faa7fd48af1be94e4d278cf0856497d9ff3304",
            "date": "08-01-2021",
            "history": "Initial checkin 2020.2.2 branch"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/versal_ibert_ced",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "ext_platform",
        "display": "Extensible Platform Design",
        "latest_revision": "1.0",
        "commit_id": "fe5b86805967fa919ab39c6293f30ee62f2bd4da",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "fe5b86805967fa919ab39c6293f30ee62f2bd4da",
            "date": "22-10-2020",
            "history": "Updated dont touch param"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/extensible_platform",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "cips_ddr_pl_debug",
        "display": "Versal CIPS Design",
        "latest_revision": "1.0",
        "commit_id": "24d6f3222c03408f367a803776ccf1600f8c53fb",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "24d6f3222c03408f367a803776ccf1600f8c53fb",
            "date": "07-10-2020",
            "history": "VCCAUX WA"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/cips_ddr_pl_debug",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "mb_preset",
        "display": "MicroBlaze Design Presets",
        "latest_revision": "1.0",
        "commit_id": "7cb027ae44f0da8f78a3cda5a61ed151594fd4a1",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "7cb027ae44f0da8f78a3cda5a61ed151594fd4a1",
            "date": "29-06-2020",
            "history": "Fixed typo"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/MicroBlaze Design Presets",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "vck190AXIDMA",
        "display": "Versal AXI DMA",
        "latest_revision": "1.0",
        "commit_id": "943869cc4fdd6815276ca221fd5100c795078406",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "943869cc4fdd6815276ca221fd5100c795078406",
            "date": "09-29-2020",
            "history": "Versal AXI DMA example design"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/VCK190-AXIDMA-WTS-Example",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "mpsoc_preset",
        "display": "Zynq UltraScale+ MPSoC Design Presets",
        "latest_revision": "1.0",
        "commit_id": "7470f628a3089ae11f59cc3377c0e7c3074bfef4",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "7470f628a3089ae11f59cc3377c0e7c3074bfef4",
            "date": "05-11-2020",
            "history": "Added Support for T1 Boards"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Zynq UltraScale+ MPSoC Design Presets",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "zynq7000_preset",
        "display": "Zynq-7000 Design Presets",
        "latest_revision": "1.0",
        "commit_id": "7cb027ae44f0da8f78a3cda5a61ed151594fd4a1",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "7cb027ae44f0da8f78a3cda5a61ed151594fd4a1",
            "date": "06-03-2020",
            "history": "Zynq-7000 based example design for Xilinx Evaluation Boards"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Zynq-7000 Design Presets",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "hsdp_ced",
        "display": "Versal HSDP with Soft Aurora",
        "latest_revision": "1.0",
        "commit_id": "bf7258bc311f266632fb3a4b3afd2146417f22de",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "bf7258bc311f266632fb3a4b3afd2146417f22de",
            "date": "14-04-2021:15:13:31",
            "history": "Added board Versal HSDP with Soft Aurora v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/hsdp_ced",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "multirategty",
        "display": "Multi-Rate GTY",
        "latest_revision": "1.0",
        "commit_id": "8fa40b2d2706c1d8c53b66a051e57e42d8a25f2f",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "8fa40b2d2706c1d8c53b66a051e57e42d8a25f2f",
            "date": "03-06-2021:21:49:24",
            "history": "Added board Multi-Rate GTY v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal Multi-Rate GTY",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "soc_vip",
        "display": "Versal ACAP CIPS PS VIP",
        "latest_revision": "1.0",
        "commit_id": "f8768684beda3472a4542bd3e4b38438d04451ad",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "f8768684beda3472a4542bd3e4b38438d04451ad",
            "date": "15-07-2021:09:47:27",
            "history": "Added board Versal ACAP CIPS PS VIP v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/cips_vip",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      }
    ],
    "categories": [
      {
        "name": "single_part",
        "display_name": "Single Part",
        "description": "This category represents all the boards which have single part",
        "parent": ""
      },
      {
        "name": "multi_part",
        "display_name": "Multi Part",
        "description": "This category represents all the boards which have multi part",
        "parent": ""
      },
      {
        "name": "daughter_card",
        "display_name": "Daughter Card",
        "description": "This category represents all the boards which are daughter cards",
        "parent": ""
      },
      {
        "name": "misc",
        "display_name": "Misc",
        "description": "This category represents miscellaneous variety of boards",
        "default": true,
        "parent": ""
      },
      {
        "name": "examples",
        "display_name": "Examples",
        "description": "This category represents configurable example designs",
        "default": true,
        "parent": ""
      }
    ]
  },
  "_major": 1,
  "_minor": 0
}