{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727889738473 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727889738491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 02 13:22:18 2024 " "Processing started: Wed Oct 02 13:22:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727889738491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727889738491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegFile -c RegFile " "Command: quartus_map --read_settings_files=on --write_settings_files=off RegFile -c RegFile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727889738491 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727889738790 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727889738790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "D:/Duke_HW/ECE_550D/Project_3_RegFile/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727889746835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727889746835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "regfile_tb.v" "" { Text "D:/Duke_HW/ECE_550D/Project_3_RegFile/regfile_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727889746835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727889746835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32bits.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32bits " "Found entity 1: reg_32bits" {  } { { "reg_32bits.v" "" { Text "D:/Duke_HW/ECE_550D/Project_3_RegFile/reg_32bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727889746851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727889746851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_5to32.v 1 1 " "Found 1 design units, including 1 entities, in source file dec_5to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec_5to32 " "Found entity 1: dec_5to32" {  } { { "dec_5to32.v" "" { Text "D:/Duke_HW/ECE_550D/Project_3_RegFile/dec_5to32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727889746851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727889746851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "w_port.v 1 1 " "Found 1 design units, including 1 entities, in source file w_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 w_port " "Found entity 1: w_port" {  } { { "w_port.v" "" { Text "D:/Duke_HW/ECE_550D/Project_3_RegFile/w_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727889746851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727889746851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r_port.v 1 1 " "Found 1 design units, including 1 entities, in source file r_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 r_port " "Found entity 1: r_port" {  } { { "r_port.v" "" { Text "D:/Duke_HW/ECE_550D/Project_3_RegFile/r_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727889746851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727889746851 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffer_32.v(6) " "Verilog HDL warning at tristate_buffer_32.v(6): extended using \"x\" or \"z\"" {  } { { "tristate_buffer_32.v" "" { Text "D:/Duke_HW/ECE_550D/Project_3_RegFile/tristate_buffer_32.v" 6 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1727889746851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate_buffer_32.v 1 1 " "Found 1 design units, including 1 entities, in source file tristate_buffer_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristate_buffer_32 " "Found entity 1: tristate_buffer_32" {  } { { "tristate_buffer_32.v" "" { Text "D:/Duke_HW/ECE_550D/Project_3_RegFile/tristate_buffer_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727889746851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727889746851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_sets_of_32.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_sets_of_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_sets_of_32 " "Found entity 1: reg_sets_of_32" {  } { { "reg_sets_of_32.v" "" { Text "D:/Duke_HW/ECE_550D/Project_3_RegFile/reg_sets_of_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727889746851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727889746851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_with_clr " "Found entity 1: dffe_with_clr" {  } { { "dffe.v" "" { Text "D:/Duke_HW/ECE_550D/Project_3_RegFile/dffe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727889746867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727889746867 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile " "Elaborating entity \"regfile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727889746898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "w_port w_port:Write_port " "Elaborating entity \"w_port\" for hierarchy \"w_port:Write_port\"" {  } { { "regfile.v" "Write_port" { Text "D:/Duke_HW/ECE_550D/Project_3_RegFile/regfile.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727889746914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_5to32 w_port:Write_port\|dec_5to32:w_dec " "Elaborating entity \"dec_5to32\" for hierarchy \"w_port:Write_port\|dec_5to32:w_dec\"" {  } { { "w_port.v" "w_dec" { Text "D:/Duke_HW/ECE_550D/Project_3_RegFile/w_port.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727889746914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_sets_of_32 reg_sets_of_32:Reg_sets " "Elaborating entity \"reg_sets_of_32\" for hierarchy \"reg_sets_of_32:Reg_sets\"" {  } { { "regfile.v" "Reg_sets" { Text "D:/Duke_HW/ECE_550D/Project_3_RegFile/regfile.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727889746914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_32bits reg_sets_of_32:Reg_sets\|reg_32bits:reg32_inst0 " "Elaborating entity \"reg_32bits\" for hierarchy \"reg_sets_of_32:Reg_sets\|reg_32bits:reg32_inst0\"" {  } { { "reg_sets_of_32.v" "reg32_inst0" { Text "D:/Duke_HW/ECE_550D/Project_3_RegFile/reg_sets_of_32.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727889746914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe_with_clr reg_sets_of_32:Reg_sets\|reg_32bits:reg32_inst0\|dffe_with_clr:reg_32_parallel\[0\].dffe_inst " "Elaborating entity \"dffe_with_clr\" for hierarchy \"reg_sets_of_32:Reg_sets\|reg_32bits:reg32_inst0\|dffe_with_clr:reg_32_parallel\[0\].dffe_inst\"" {  } { { "reg_32bits.v" "reg_32_parallel\[0\].dffe_inst" { Text "D:/Duke_HW/ECE_550D/Project_3_RegFile/reg_32bits.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727889746930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r_port r_port:Read_portA " "Elaborating entity \"r_port\" for hierarchy \"r_port:Read_portA\"" {  } { { "regfile.v" "Read_portA" { Text "D:/Duke_HW/ECE_550D/Project_3_RegFile/regfile.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727889747245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate_buffer_32 r_port:Read_portA\|tristate_buffer_32:_32_tristate_parallel\[0\].trib32_inst " "Elaborating entity \"tristate_buffer_32\" for hierarchy \"r_port:Read_portA\|tristate_buffer_32:_32_tristate_parallel\[0\].trib32_inst\"" {  } { { "r_port.v" "_32_tristate_parallel\[0\].trib32_inst" { Text "D:/Duke_HW/ECE_550D/Project_3_RegFile/r_port.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727889747245 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727889749321 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Duke_HW/ECE_550D/Project_3_RegFile/output_files/RegFile.map.smsg " "Generated suppressed messages file D:/Duke_HW/ECE_550D/Project_3_RegFile/output_files/RegFile.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727889750586 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727889750965 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727889750965 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2519 " "Implemented 2519 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727889751187 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727889751187 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2405 " "Implemented 2405 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727889751187 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727889751187 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727889751233 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 02 13:22:31 2024 " "Processing ended: Wed Oct 02 13:22:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727889751233 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727889751233 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727889751233 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727889751233 ""}
