<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
    <meta charset="utf-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><link rel="canonical" href="https://jia.je/unofficial-loongarch-intrinsics-guide/lsx/shift/" />
      <link rel="shortcut icon" href="../../img/favicon.ico" />
    <title>Shift - Unofficial LoongArch Intrinsics Guide</title>
    <link rel="stylesheet" href="../../css/theme.css" />
    <link rel="stylesheet" href="../../css/theme_extra.css" />
        <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/styles/github.min.css" />
        <link href="../../main.css" rel="stylesheet" />
    
      <script>
        // Current page data
        var mkdocs_page_name = "Shift";
        var mkdocs_page_input_path = "lsx/shift.md";
        var mkdocs_page_url = "/unofficial-loongarch-intrinsics-guide/lsx/shift/";
      </script>
    
    <!--[if lt IE 9]>
      <script src="../../js/html5shiv.min.js"></script>
    <![endif]-->
      <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/highlight.min.js"></script>
      <script>hljs.highlightAll();</script> 
 <link href="../../assets/stylesheets/glightbox.min.css" rel="stylesheet"/><style>
    html.glightbox-open { overflow: initial; height: 100%; }
    .gslide-title { margin-top: 0px; user-select: text; }
    .gslide-desc { color: #666; user-select: text; }
    .gslide-image img { background: white; }</style> <script src="../../assets/javascripts/glightbox.min.js"></script></head>

<body class="wy-body-for-nav" role="document">

  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side stickynav">
    <div class="wy-side-scroll">
      <div class="wy-side-nav-search">
          <a href="../.." class="icon icon-home"> Unofficial LoongArch Intrinsics Guide
        </a>
      </div>

      <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul>
                <li class="toctree-l1"><a class="reference internal" href="../..">Unofficial LoongArch Intrinsics Guide</a>
                </li>
              </ul>
              <ul>
                <li class="toctree-l1"><a class="reference internal" href="../../latency_throughput/">Latency and Throughput of Instructions</a>
                </li>
              </ul>
              <ul>
                <li class="toctree-l1"><a class="reference internal" href="../../migrating_avx/">Migrating from AVX to LASX</a>
                </li>
              </ul>
              <ul>
                <li class="toctree-l1"><a class="reference internal" href="../../migrating_sse/">Migrating from SSE to LSX</a>
                </li>
              </ul>
              <ul>
                <li class="toctree-l1"><a class="reference internal" href="../../viewer/">Browse All Intrinsics</a>
                </li>
              </ul>
              <p class="caption"><span class="caption-text">Lasx</span></p>
              <ul>
                  <li class="toctree-l1"><a class="reference internal" href="../../lasx/bitwise_operations/">Bitwise Operations</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../../lasx/branch/">Branch</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../../lasx/float_comparison/">Floating Point Comparison</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../../lasx/float_computation/">Floating Point Computation</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../../lasx/float_conversion/">Floating Point Conversion</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../../lasx/float_misc/">Floating Point Misc</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../../lasx/fma/">Fused Multiply-Add</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../../lasx/integer_comparison/">Integer Comparison</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../../lasx/integer_computation/">Integer Computation</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../../lasx/logical/">Logical</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../../lasx/memory/">Memory Load & Store</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../../lasx/misc/">Misc</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../../lasx/permutation/">Permutation</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../../lasx/shift/">Shift</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../../lasx/shuffling/">Shuffling</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../../lasx/undocumented/">Undocumented Intrinsics</a>
                  </li>
              </ul>
              <p class="caption"><span class="caption-text">Lsx</span></p>
              <ul class="current">
                  <li class="toctree-l1"><a class="reference internal" href="../bitwise_operations/">Bitwise Operations</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../branch/">Branch</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../float_comparison/">Floating Point Comparison</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../float_computation/">Floating Point Computation</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../float_conversion/">Floating Point Conversion</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../float_misc/">Floating Point Misc</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../fma/">Fused Multiply-Add</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../integer_comparison/">Integer Comparison</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../integer_computation/">Integer Computation</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../logical/">Logical</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../memory/">Memory Load & Store</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../misc/">Misc</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../permutation/">Permutation</a>
                  </li>
                  <li class="toctree-l1 current"><a class="reference internal current" href="./">Shift</a>
    <ul class="current">
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vbsll_v-__m128i-a-imm0_31-imm">__m128i __lsx_vbsll_v (__m128i a, imm0_31 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vbsrl_v-__m128i-a-imm0_31-imm">__m128i __lsx_vbsrl_v (__m128i a, imm0_31 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_1">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_1">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_1">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_1">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsll_b-__m128i-a-__m128i-b">__m128i __lsx_vsll_b (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_2">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_2">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_2">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_2">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsll_h-__m128i-a-__m128i-b">__m128i __lsx_vsll_h (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_3">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_3">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_3">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_3">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsll_w-__m128i-a-__m128i-b">__m128i __lsx_vsll_w (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_4">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_4">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_4">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_4">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsll_d-__m128i-a-__m128i-b">__m128i __lsx_vsll_d (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_5">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_5">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_5">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_5">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vslli_b-__m128i-a-imm0_7-imm">__m128i __lsx_vslli_b (__m128i a, imm0_7 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_6">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_6">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_6">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_6">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vslli_h-__m128i-a-imm0_15-imm">__m128i __lsx_vslli_h (__m128i a, imm0_15 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_7">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_7">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_7">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_7">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vslli_w-__m128i-a-imm0_31-imm">__m128i __lsx_vslli_w (__m128i a, imm0_31 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_8">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_8">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_8">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_8">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vslli_d-__m128i-a-imm0_63-imm">__m128i __lsx_vslli_d (__m128i a, imm0_63 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_9">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_9">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_9">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_9">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsllwil_h_b-__m128i-a-imm0_7-imm">__m128i __lsx_vsllwil_h_b (__m128i a, imm0_7 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_10">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_10">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_10">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_10">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsllwil_hu_bu-__m128i-a-imm0_7-imm">__m128i __lsx_vsllwil_hu_bu (__m128i a, imm0_7 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_11">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_11">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_11">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_11">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsllwil_w_h-__m128i-a-imm0_15-imm">__m128i __lsx_vsllwil_w_h (__m128i a, imm0_15 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_12">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_12">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_12">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_12">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsllwil_wu_hu-__m128i-a-imm0_15-imm">__m128i __lsx_vsllwil_wu_hu (__m128i a, imm0_15 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_13">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_13">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_13">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_13">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsllwil_d_w-__m128i-a-imm0_31-imm">__m128i __lsx_vsllwil_d_w (__m128i a, imm0_31 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_14">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_14">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_14">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_14">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsllwil_du_wu-__m128i-a-imm0_31-imm">__m128i __lsx_vsllwil_du_wu (__m128i a, imm0_31 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_15">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_15">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_15">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_15">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsra_b-__m128i-a-__m128i-b">__m128i __lsx_vsra_b (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_16">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_16">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_16">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_16">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsra_h-__m128i-a-__m128i-b">__m128i __lsx_vsra_h (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_17">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_17">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_17">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_17">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsra_w-__m128i-a-__m128i-b">__m128i __lsx_vsra_w (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_18">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_18">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_18">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_18">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsra_d-__m128i-a-__m128i-b">__m128i __lsx_vsra_d (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_19">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_19">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_19">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_19">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrai_b-__m128i-a-imm0_7-imm">__m128i __lsx_vsrai_b (__m128i a, imm0_7 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_20">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_20">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_20">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_20">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrai_h-__m128i-a-imm0_15-imm">__m128i __lsx_vsrai_h (__m128i a, imm0_15 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_21">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_21">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_21">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_21">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrai_w-__m128i-a-imm0_31-imm">__m128i __lsx_vsrai_w (__m128i a, imm0_31 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_22">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_22">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_22">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_22">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrai_d-__m128i-a-imm0_63-imm">__m128i __lsx_vsrai_d (__m128i a, imm0_63 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_23">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_23">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_23">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_23">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsran_b_h-__m128i-a-__m128i-b">__m128i __lsx_vsran_b_h (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_24">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_24">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_24">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_24">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsran_h_w-__m128i-a-__m128i-b">__m128i __lsx_vsran_h_w (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_25">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_25">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_25">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_25">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsran_w_d-__m128i-a-__m128i-b">__m128i __lsx_vsran_w_d (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_26">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_26">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_26">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_26">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrani_b_h-__m128i-a-__m128i-b-imm0_15-imm">__m128i __lsx_vsrani_b_h (__m128i a, __m128i b, imm0_15 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_27">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_27">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_27">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_27">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrani_h_w-__m128i-a-__m128i-b-imm0_31-imm">__m128i __lsx_vsrani_h_w (__m128i a, __m128i b, imm0_31 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_28">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_28">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_28">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_28">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrani_w_d-__m128i-a-__m128i-b-imm0_63-imm">__m128i __lsx_vsrani_w_d (__m128i a, __m128i b, imm0_63 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_29">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_29">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_29">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_29">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrani_d_q-__m128i-a-__m128i-b-imm0_127-imm">__m128i __lsx_vsrani_d_q (__m128i a, __m128i b, imm0_127 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_30">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_30">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_30">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_30">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrar_b-__m128i-a-__m128i-b">__m128i __lsx_vsrar_b (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_31">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_31">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_31">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_31">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrar_h-__m128i-a-__m128i-b">__m128i __lsx_vsrar_h (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_32">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_32">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_32">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_32">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrar_w-__m128i-a-__m128i-b">__m128i __lsx_vsrar_w (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_33">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_33">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_33">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_33">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrar_d-__m128i-a-__m128i-b">__m128i __lsx_vsrar_d (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_34">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_34">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_34">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_34">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrari_b-__m128i-a-imm0_7-imm">__m128i __lsx_vsrari_b (__m128i a, imm0_7 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_35">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_35">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_35">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_35">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrari_h-__m128i-a-imm0_15-imm">__m128i __lsx_vsrari_h (__m128i a, imm0_15 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_36">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_36">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_36">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_36">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrari_w-__m128i-a-imm0_31-imm">__m128i __lsx_vsrari_w (__m128i a, imm0_31 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_37">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_37">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_37">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_37">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrari_d-__m128i-a-imm0_63-imm">__m128i __lsx_vsrari_d (__m128i a, imm0_63 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_38">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_38">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_38">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_38">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrarn_b_h-__m128i-a-__m128i-b">__m128i __lsx_vsrarn_b_h (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_39">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_39">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_39">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_39">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrarn_h_w-__m128i-a-__m128i-b">__m128i __lsx_vsrarn_h_w (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_40">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_40">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_40">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_40">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrarn_w_d-__m128i-a-__m128i-b">__m128i __lsx_vsrarn_w_d (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_41">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_41">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_41">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_41">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrarni_b_h-__m128i-a-__m128i-b-imm0_15-imm">__m128i __lsx_vsrarni_b_h (__m128i a, __m128i b, imm0_15 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_42">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_42">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_42">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_42">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrarni_h_w-__m128i-a-__m128i-b-imm0_31-imm">__m128i __lsx_vsrarni_h_w (__m128i a, __m128i b, imm0_31 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_43">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_43">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_43">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_43">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrarni_w_d-__m128i-a-__m128i-b-imm0_63-imm">__m128i __lsx_vsrarni_w_d (__m128i a, __m128i b, imm0_63 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_44">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_44">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_44">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_44">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrarni_d_q-__m128i-a-__m128i-b-imm0_127-imm">__m128i __lsx_vsrarni_d_q (__m128i a, __m128i b, imm0_127 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_45">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_45">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_45">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_45">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrl_b-__m128i-a-__m128i-b">__m128i __lsx_vsrl_b (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_46">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_46">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_46">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_46">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrl_h-__m128i-a-__m128i-b">__m128i __lsx_vsrl_h (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_47">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_47">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_47">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_47">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrl_w-__m128i-a-__m128i-b">__m128i __lsx_vsrl_w (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_48">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_48">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_48">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_48">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrl_d-__m128i-a-__m128i-b">__m128i __lsx_vsrl_d (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_49">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_49">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_49">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_49">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrli_b-__m128i-a-imm0_7-imm">__m128i __lsx_vsrli_b (__m128i a, imm0_7 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_50">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_50">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_50">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_50">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrli_h-__m128i-a-imm0_15-imm">__m128i __lsx_vsrli_h (__m128i a, imm0_15 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_51">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_51">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_51">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_51">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrli_w-__m128i-a-imm0_31-imm">__m128i __lsx_vsrli_w (__m128i a, imm0_31 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_52">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_52">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_52">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_52">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrli_d-__m128i-a-imm0_63-imm">__m128i __lsx_vsrli_d (__m128i a, imm0_63 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_53">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_53">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_53">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_53">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrln_b_h-__m128i-a-__m128i-b">__m128i __lsx_vsrln_b_h (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_54">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_54">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_54">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_54">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrln_h_w-__m128i-a-__m128i-b">__m128i __lsx_vsrln_h_w (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_55">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_55">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_55">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_55">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrln_w_d-__m128i-a-__m128i-b">__m128i __lsx_vsrln_w_d (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_56">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_56">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_56">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_56">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrlni_b_h-__m128i-a-__m128i-b-imm0_15-imm">__m128i __lsx_vsrlni_b_h (__m128i a, __m128i b, imm0_15 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_57">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_57">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_57">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_57">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrlni_h_w-__m128i-a-__m128i-b-imm0_31-imm">__m128i __lsx_vsrlni_h_w (__m128i a, __m128i b, imm0_31 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_58">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_58">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_58">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_58">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrlni_w_d-__m128i-a-__m128i-b-imm0_63-imm">__m128i __lsx_vsrlni_w_d (__m128i a, __m128i b, imm0_63 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_59">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_59">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_59">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_59">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrlni_d_q-__m128i-a-__m128i-b-imm0_127-imm">__m128i __lsx_vsrlni_d_q (__m128i a, __m128i b, imm0_127 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_60">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_60">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_60">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_60">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrlr_b-__m128i-a-__m128i-b">__m128i __lsx_vsrlr_b (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_61">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_61">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_61">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_61">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrlr_h-__m128i-a-__m128i-b">__m128i __lsx_vsrlr_h (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_62">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_62">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_62">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_62">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrlr_w-__m128i-a-__m128i-b">__m128i __lsx_vsrlr_w (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_63">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_63">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_63">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_63">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrlr_d-__m128i-a-__m128i-b">__m128i __lsx_vsrlr_d (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_64">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_64">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_64">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_64">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrlri_b-__m128i-a-imm0_7-imm">__m128i __lsx_vsrlri_b (__m128i a, imm0_7 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_65">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_65">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_65">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_65">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrlri_h-__m128i-a-imm0_15-imm">__m128i __lsx_vsrlri_h (__m128i a, imm0_15 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_66">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_66">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_66">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_66">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrlri_w-__m128i-a-imm0_31-imm">__m128i __lsx_vsrlri_w (__m128i a, imm0_31 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_67">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_67">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_67">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_67">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrlri_d-__m128i-a-imm0_63-imm">__m128i __lsx_vsrlri_d (__m128i a, imm0_63 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_68">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_68">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_68">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_68">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrlrn_b_h-__m128i-a-__m128i-b">__m128i __lsx_vsrlrn_b_h (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_69">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_69">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_69">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_69">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrlrn_h_w-__m128i-a-__m128i-b">__m128i __lsx_vsrlrn_h_w (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_70">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_70">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_70">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_70">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrlrn_w_d-__m128i-a-__m128i-b">__m128i __lsx_vsrlrn_w_d (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_71">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_71">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_71">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_71">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrlrni_b_h-__m128i-a-__m128i-b-imm0_15-imm">__m128i __lsx_vsrlrni_b_h (__m128i a, __m128i b, imm0_15 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_72">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_72">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_72">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_72">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrlrni_h_w-__m128i-a-__m128i-b-imm0_31-imm">__m128i __lsx_vsrlrni_h_w (__m128i a, __m128i b, imm0_31 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_73">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_73">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_73">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_73">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrlrni_w_d-__m128i-a-__m128i-b-imm0_63-imm">__m128i __lsx_vsrlrni_w_d (__m128i a, __m128i b, imm0_63 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_74">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_74">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_74">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_74">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vsrlrni_d_q-__m128i-a-__m128i-b-imm0_127-imm">__m128i __lsx_vsrlrni_d_q (__m128i a, __m128i b, imm0_127 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_75">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_75">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_75">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_75">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssran_b_h-__m128i-a-__m128i-b">__m128i __lsx_vssran_b_h (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_76">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_76">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_76">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_76">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssran_bu_h-__m128i-a-__m128i-b">__m128i __lsx_vssran_bu_h (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_77">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_77">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_77">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_77">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssran_h_w-__m128i-a-__m128i-b">__m128i __lsx_vssran_h_w (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_78">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_78">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_78">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_78">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssran_hu_w-__m128i-a-__m128i-b">__m128i __lsx_vssran_hu_w (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_79">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_79">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_79">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_79">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssran_w_d-__m128i-a-__m128i-b">__m128i __lsx_vssran_w_d (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_80">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_80">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_80">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_80">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssran_wu_d-__m128i-a-__m128i-b">__m128i __lsx_vssran_wu_d (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_81">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_81">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_81">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_81">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrani_b_h-__m128i-a-__m128i-b-imm0_15-imm">__m128i __lsx_vssrani_b_h (__m128i a, __m128i b, imm0_15 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_82">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_82">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_82">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_82">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrani_bu_h-__m128i-a-__m128i-b-imm0_15-imm">__m128i __lsx_vssrani_bu_h (__m128i a, __m128i b, imm0_15 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_83">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_83">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_83">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_83">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrani_h_w-__m128i-a-__m128i-b-imm0_31-imm">__m128i __lsx_vssrani_h_w (__m128i a, __m128i b, imm0_31 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_84">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_84">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_84">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_84">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrani_hu_w-__m128i-a-__m128i-b-imm0_31-imm">__m128i __lsx_vssrani_hu_w (__m128i a, __m128i b, imm0_31 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_85">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_85">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_85">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_85">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrani_w_d-__m128i-a-__m128i-b-imm0_63-imm">__m128i __lsx_vssrani_w_d (__m128i a, __m128i b, imm0_63 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_86">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_86">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_86">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_86">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrani_wu_d-__m128i-a-__m128i-b-imm0_63-imm">__m128i __lsx_vssrani_wu_d (__m128i a, __m128i b, imm0_63 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_87">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_87">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_87">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_87">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrani_d_q-__m128i-a-__m128i-b-imm0_127-imm">__m128i __lsx_vssrani_d_q (__m128i a, __m128i b, imm0_127 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_88">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_88">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_88">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_88">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrani_du_q-__m128i-a-__m128i-b-imm0_127-imm">__m128i __lsx_vssrani_du_q (__m128i a, __m128i b, imm0_127 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_89">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_89">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_89">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_89">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrarn_b_h-__m128i-a-__m128i-b">__m128i __lsx_vssrarn_b_h (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_90">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_90">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_90">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_90">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrarn_bu_h-__m128i-a-__m128i-b">__m128i __lsx_vssrarn_bu_h (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_91">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_91">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_91">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_91">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrarn_h_w-__m128i-a-__m128i-b">__m128i __lsx_vssrarn_h_w (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_92">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_92">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_92">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_92">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrarn_hu_w-__m128i-a-__m128i-b">__m128i __lsx_vssrarn_hu_w (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_93">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_93">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_93">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_93">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrarn_w_d-__m128i-a-__m128i-b">__m128i __lsx_vssrarn_w_d (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_94">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_94">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_94">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_94">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrarn_wu_d-__m128i-a-__m128i-b">__m128i __lsx_vssrarn_wu_d (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_95">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_95">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_95">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_95">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrarni_b_h-__m128i-a-__m128i-b-imm0_15-imm">__m128i __lsx_vssrarni_b_h (__m128i a, __m128i b, imm0_15 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_96">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_96">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_96">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_96">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrarni_bu_h-__m128i-a-__m128i-b-imm0_15-imm">__m128i __lsx_vssrarni_bu_h (__m128i a, __m128i b, imm0_15 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_97">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_97">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_97">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_97">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrarni_h_w-__m128i-a-__m128i-b-imm0_31-imm">__m128i __lsx_vssrarni_h_w (__m128i a, __m128i b, imm0_31 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_98">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_98">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_98">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_98">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrarni_hu_w-__m128i-a-__m128i-b-imm0_31-imm">__m128i __lsx_vssrarni_hu_w (__m128i a, __m128i b, imm0_31 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_99">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_99">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_99">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_99">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrarni_w_d-__m128i-a-__m128i-b-imm0_63-imm">__m128i __lsx_vssrarni_w_d (__m128i a, __m128i b, imm0_63 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_100">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_100">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_100">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_100">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrarni_wu_d-__m128i-a-__m128i-b-imm0_63-imm">__m128i __lsx_vssrarni_wu_d (__m128i a, __m128i b, imm0_63 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_101">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_101">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_101">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_101">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrarni_d_q-__m128i-a-__m128i-b-imm0_127-imm">__m128i __lsx_vssrarni_d_q (__m128i a, __m128i b, imm0_127 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_102">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_102">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_102">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_102">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrarni_du_q-__m128i-a-__m128i-b-imm0_127-imm">__m128i __lsx_vssrarni_du_q (__m128i a, __m128i b, imm0_127 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_103">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_103">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_103">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_103">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrln_b_h-__m128i-a-__m128i-b">__m128i __lsx_vssrln_b_h (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_104">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_104">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_104">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_104">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrln_bu_h-__m128i-a-__m128i-b">__m128i __lsx_vssrln_bu_h (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_105">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_105">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_105">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_105">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrln_h_w-__m128i-a-__m128i-b">__m128i __lsx_vssrln_h_w (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_106">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_106">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_106">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_106">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrln_hu_w-__m128i-a-__m128i-b">__m128i __lsx_vssrln_hu_w (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_107">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_107">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_107">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_107">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrln_w_d-__m128i-a-__m128i-b">__m128i __lsx_vssrln_w_d (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_108">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_108">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_108">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_108">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrln_wu_d-__m128i-a-__m128i-b">__m128i __lsx_vssrln_wu_d (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_109">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_109">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_109">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_109">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrlni_b_h-__m128i-a-__m128i-b-imm0_15-imm">__m128i __lsx_vssrlni_b_h (__m128i a, __m128i b, imm0_15 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_110">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_110">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_110">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_110">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrlni_bu_h-__m128i-a-__m128i-b-imm0_15-imm">__m128i __lsx_vssrlni_bu_h (__m128i a, __m128i b, imm0_15 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_111">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_111">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_111">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_111">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrlni_h_w-__m128i-a-__m128i-b-imm0_31-imm">__m128i __lsx_vssrlni_h_w (__m128i a, __m128i b, imm0_31 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_112">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_112">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_112">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_112">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrlni_hu_w-__m128i-a-__m128i-b-imm0_31-imm">__m128i __lsx_vssrlni_hu_w (__m128i a, __m128i b, imm0_31 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_113">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_113">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_113">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_113">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrlni_w_d-__m128i-a-__m128i-b-imm0_63-imm">__m128i __lsx_vssrlni_w_d (__m128i a, __m128i b, imm0_63 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_114">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_114">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_114">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_114">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrlni_wu_d-__m128i-a-__m128i-b-imm0_63-imm">__m128i __lsx_vssrlni_wu_d (__m128i a, __m128i b, imm0_63 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_115">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_115">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_115">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_115">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrlni_d_q-__m128i-a-__m128i-b-imm0_127-imm">__m128i __lsx_vssrlni_d_q (__m128i a, __m128i b, imm0_127 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_116">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_116">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_116">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_116">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrlni_du_q-__m128i-a-__m128i-b-imm0_127-imm">__m128i __lsx_vssrlni_du_q (__m128i a, __m128i b, imm0_127 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_117">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_117">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_117">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_117">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrlrn_b_h-__m128i-a-__m128i-b">__m128i __lsx_vssrlrn_b_h (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_118">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_118">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_118">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_118">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrlrn_bu_h-__m128i-a-__m128i-b">__m128i __lsx_vssrlrn_bu_h (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_119">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_119">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_119">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_119">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrlrn_h_w-__m128i-a-__m128i-b">__m128i __lsx_vssrlrn_h_w (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_120">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_120">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_120">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_120">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrlrn_hu_w-__m128i-a-__m128i-b">__m128i __lsx_vssrlrn_hu_w (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_121">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_121">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_121">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_121">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrlrn_w_d-__m128i-a-__m128i-b">__m128i __lsx_vssrlrn_w_d (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_122">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_122">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_122">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_122">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrlrn_wu_d-__m128i-a-__m128i-b">__m128i __lsx_vssrlrn_wu_d (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_123">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_123">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_123">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_123">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrlrni_b_h-__m128i-a-__m128i-b-imm0_15-imm">__m128i __lsx_vssrlrni_b_h (__m128i a, __m128i b, imm0_15 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_124">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_124">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_124">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_124">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrlrni_bu_h-__m128i-a-__m128i-b-imm0_15-imm">__m128i __lsx_vssrlrni_bu_h (__m128i a, __m128i b, imm0_15 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_125">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_125">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_125">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_125">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrlrni_h_w-__m128i-a-__m128i-b-imm0_31-imm">__m128i __lsx_vssrlrni_h_w (__m128i a, __m128i b, imm0_31 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_126">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_126">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_126">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_126">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrlrni_hu_w-__m128i-a-__m128i-b-imm0_31-imm">__m128i __lsx_vssrlrni_hu_w (__m128i a, __m128i b, imm0_31 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_127">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_127">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_127">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_127">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrlrni_w_d-__m128i-a-__m128i-b-imm0_63-imm">__m128i __lsx_vssrlrni_w_d (__m128i a, __m128i b, imm0_63 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_128">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_128">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_128">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_128">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrlrni_wu_d-__m128i-a-__m128i-b-imm0_63-imm">__m128i __lsx_vssrlrni_wu_d (__m128i a, __m128i b, imm0_63 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_129">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_129">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_129">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_129">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrlrni_d_q-__m128i-a-__m128i-b-imm0_127-imm">__m128i __lsx_vssrlrni_d_q (__m128i a, __m128i b, imm0_127 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_130">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_130">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_130">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_130">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vssrlrni_du_q-__m128i-a-__m128i-b-imm0_127-imm">__m128i __lsx_vssrlrni_du_q (__m128i a, __m128i b, imm0_127 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_131">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_131">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_131">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_131">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vrotr_b-__m128i-a-__m128i-b">__m128i __lsx_vrotr_b (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_132">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_132">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_132">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_132">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vrotr_h-__m128i-a-__m128i-b">__m128i __lsx_vrotr_h (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_133">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_133">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_133">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_133">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vrotr_w-__m128i-a-__m128i-b">__m128i __lsx_vrotr_w (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_134">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_134">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_134">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_134">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vrotr_d-__m128i-a-__m128i-b">__m128i __lsx_vrotr_d (__m128i a, __m128i b)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_135">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_135">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_135">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_135">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vrotri_b-__m128i-a-imm0_7-imm">__m128i __lsx_vrotri_b (__m128i a, imm0_7 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_136">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_136">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_136">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_136">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vrotri_h-__m128i-a-imm0_15-imm">__m128i __lsx_vrotri_h (__m128i a, imm0_15 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_137">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_137">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_137">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_137">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vrotri_w-__m128i-a-imm0_31-imm">__m128i __lsx_vrotri_w (__m128i a, imm0_31 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_138">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_138">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_138">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_138">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    <li class="toctree-l2"><a class="reference internal" href="#__m128i-__lsx_vrotri_d-__m128i-a-imm0_63-imm">__m128i __lsx_vrotri_d (__m128i a, imm0_63 imm)</a>
        <ul>
    <li class="toctree-l3"><a class="reference internal" href="#synopsis_139">Synopsis</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#description_139">Description</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#operation_139">Operation</a>
    </li>
    <li class="toctree-l3"><a class="reference internal" href="#latency-and-throughput_139">Latency and Throughput</a>
    </li>
        </ul>
    </li>
    </ul>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../shuffling/">Shuffling</a>
                  </li>
                  <li class="toctree-l1"><a class="reference internal" href="../undocumented/">Undocumented Intrinsics</a>
                  </li>
              </ul>
      </div>
    </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">
      <nav class="wy-nav-top" role="navigation" aria-label="Mobile navigation menu">
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../..">Unofficial LoongArch Intrinsics Guide</a>
        
      </nav>
      <div class="wy-nav-content">
        <div class="rst-content"><div role="navigation" aria-label="breadcrumbs navigation">
  <ul class="wy-breadcrumbs">
    <li><a href="../.." class="icon icon-home" aria-label="Docs"></a></li>
          <li class="breadcrumb-item">Lsx</li>
      <li class="breadcrumb-item active">Shift</li>
    <li class="wy-breadcrumbs-aside">
    </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
            <div class="section" itemprop="articleBody">
              
                <h1 id="shift">Shift</h1>
<h2 id="__m128i-__lsx_vbsll_v-__m128i-a-imm0_31-imm">__m128i __lsx_vbsll_v (__m128i a, imm0_31 imm)</h2>
<h3 id="synopsis">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vbsll_v (__m128i a, imm0_31 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vbsll.v vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description">Description</h3>
<p>Compute whole vector <code>a</code> shifted left by <code>imm * 8</code> bits.</p>
<h3 id="operation">Operation</h3>
<pre><code class="language-c++">int shift = (imm * 8) % 128;
dst.qword[0] = (u128)a.qword[0] &lt;&lt; shift;
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vbsrl_v-__m128i-a-imm0_31-imm">__m128i __lsx_vbsrl_v (__m128i a, imm0_31 imm)</h2>
<h3 id="synopsis_1">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vbsrl_v (__m128i a, imm0_31 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vbsrl.v vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_1">Description</h3>
<p>Compute whole vector <code>a</code> shifted right by <code>imm * 8</code> bits.</p>
<h3 id="operation_1">Operation</h3>
<pre><code class="language-c++">int shift = (imm * 8) % 128;
dst.qword[0] = (u128)a.qword[0] &gt;&gt; shift;
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_1">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsll_b-__m128i-a-__m128i-b">__m128i __lsx_vsll_b (__m128i a, __m128i b)</h2>
<h3 id="synopsis_2">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsll_b (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vsll.b vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_2">Description</h3>
<p>Logical left shift the unsigned 8-bit elements in <code>a</code> by elements in <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_2">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.byte[i] = a.byte[i] &lt;&lt; (b.byte[i] &amp; 0x7);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_2">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsll_h-__m128i-a-__m128i-b">__m128i __lsx_vsll_h (__m128i a, __m128i b)</h2>
<h3 id="synopsis_3">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsll_h (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vsll.h vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_3">Description</h3>
<p>Logical left shift the unsigned 16-bit elements in <code>a</code> by elements in <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_3">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.half[i] = a.half[i] &lt;&lt; (b.half[i] &amp; 0xf);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_3">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsll_w-__m128i-a-__m128i-b">__m128i __lsx_vsll_w (__m128i a, __m128i b)</h2>
<h3 id="synopsis_4">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsll_w (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vsll.w vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_4">Description</h3>
<p>Logical left shift the unsigned 32-bit elements in <code>a</code> by elements in <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_4">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.word[i] = a.word[i] &lt;&lt; (b.word[i] &amp; 0x1f);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_4">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsll_d-__m128i-a-__m128i-b">__m128i __lsx_vsll_d (__m128i a, __m128i b)</h2>
<h3 id="synopsis_5">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsll_d (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vsll.d vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_5">Description</h3>
<p>Logical left shift the unsigned 64-bit elements in <code>a</code> by elements in <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_5">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.dword[i] = a.dword[i] &lt;&lt; (b.dword[i] &amp; 0x3f);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_5">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vslli_b-__m128i-a-imm0_7-imm">__m128i __lsx_vslli_b (__m128i a, imm0_7 imm)</h2>
<h3 id="synopsis_6">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vslli_b (__m128i a, imm0_7 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vslli.b vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_6">Description</h3>
<p>Logical left shift the unsigned 8-bit elements in <code>a</code> by <code>imm</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_6">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.byte[i] = a.byte[i] &lt;&lt; imm;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_6">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vslli_h-__m128i-a-imm0_15-imm">__m128i __lsx_vslli_h (__m128i a, imm0_15 imm)</h2>
<h3 id="synopsis_7">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vslli_h (__m128i a, imm0_15 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vslli.h vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_7">Description</h3>
<p>Logical left shift the unsigned 16-bit elements in <code>a</code> by <code>imm</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_7">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.half[i] = a.half[i] &lt;&lt; imm;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_7">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vslli_w-__m128i-a-imm0_31-imm">__m128i __lsx_vslli_w (__m128i a, imm0_31 imm)</h2>
<h3 id="synopsis_8">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vslli_w (__m128i a, imm0_31 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vslli.w vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_8">Description</h3>
<p>Logical left shift the unsigned 32-bit elements in <code>a</code> by <code>imm</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_8">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.word[i] = a.word[i] &lt;&lt; imm;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_8">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vslli_d-__m128i-a-imm0_63-imm">__m128i __lsx_vslli_d (__m128i a, imm0_63 imm)</h2>
<h3 id="synopsis_9">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vslli_d (__m128i a, imm0_63 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vslli.d vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_9">Description</h3>
<p>Logical left shift the unsigned 64-bit elements in <code>a</code> by <code>imm</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_9">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.dword[i] = a.dword[i] &lt;&lt; imm;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_9">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsllwil_h_b-__m128i-a-imm0_7-imm">__m128i __lsx_vsllwil_h_b (__m128i a, imm0_7 imm)</h2>
<h3 id="synopsis_10">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsllwil_h_b (__m128i a, imm0_7 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vsllwil.h.b vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_10">Description</h3>
<p>Extend and shift signed 8-bit elements in <code>a</code> by <code>imm</code> to signed 16-bit result.</p>
<h3 id="operation_10">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.half[i] = (s16)(s8)a.byte[i] &lt;&lt; imm;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_10">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsllwil_hu_bu-__m128i-a-imm0_7-imm">__m128i __lsx_vsllwil_hu_bu (__m128i a, imm0_7 imm)</h2>
<h3 id="synopsis_11">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsllwil_hu_bu (__m128i a, imm0_7 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vsllwil.hu.bu vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_11">Description</h3>
<p>Extend and shift unsigned 8-bit elements in <code>a</code> by <code>imm</code> to unsigned 16-bit result.</p>
<h3 id="operation_11">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.half[i] = (u16)(u8)a.byte[i] &lt;&lt; imm;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_11">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsllwil_w_h-__m128i-a-imm0_15-imm">__m128i __lsx_vsllwil_w_h (__m128i a, imm0_15 imm)</h2>
<h3 id="synopsis_12">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsllwil_w_h (__m128i a, imm0_15 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vsllwil.w.h vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_12">Description</h3>
<p>Extend and shift signed 16-bit elements in <code>a</code> by <code>imm</code> to signed 32-bit result.</p>
<h3 id="operation_12">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.word[i] = (s32)(s16)a.half[i] &lt;&lt; imm;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_12">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsllwil_wu_hu-__m128i-a-imm0_15-imm">__m128i __lsx_vsllwil_wu_hu (__m128i a, imm0_15 imm)</h2>
<h3 id="synopsis_13">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsllwil_wu_hu (__m128i a, imm0_15 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vsllwil.wu.hu vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_13">Description</h3>
<p>Extend and shift unsigned 16-bit elements in <code>a</code> by <code>imm</code> to unsigned 32-bit result.</p>
<h3 id="operation_13">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.word[i] = (u32)(u16)a.half[i] &lt;&lt; imm;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_13">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsllwil_d_w-__m128i-a-imm0_31-imm">__m128i __lsx_vsllwil_d_w (__m128i a, imm0_31 imm)</h2>
<h3 id="synopsis_14">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsllwil_d_w (__m128i a, imm0_31 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vsllwil.d.w vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_14">Description</h3>
<p>Extend and shift signed 32-bit elements in <code>a</code> by <code>imm</code> to signed 64-bit result.</p>
<h3 id="operation_14">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.dword[i] = (s64)(s32)a.word[i] &lt;&lt; imm;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_14">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsllwil_du_wu-__m128i-a-imm0_31-imm">__m128i __lsx_vsllwil_du_wu (__m128i a, imm0_31 imm)</h2>
<h3 id="synopsis_15">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsllwil_du_wu (__m128i a, imm0_31 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vsllwil.du.wu vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_15">Description</h3>
<p>Extend and shift unsigned 32-bit elements in <code>a</code> by <code>imm</code> to unsigned 64-bit result.</p>
<h3 id="operation_15">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.dword[i] = (u64)(u32)a.word[i] &lt;&lt; imm;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_15">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsra_b-__m128i-a-__m128i-b">__m128i __lsx_vsra_b (__m128i a, __m128i b)</h2>
<h3 id="synopsis_16">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsra_b (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vsra.b vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_16">Description</h3>
<p>Arithmetic right shift the signed 8-bit elements in <code>a</code> by elements in <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_16">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.byte[i] = ((s8)a.byte[i]) &gt;&gt; (b.byte[i] &amp; 0x7);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_16">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsra_h-__m128i-a-__m128i-b">__m128i __lsx_vsra_h (__m128i a, __m128i b)</h2>
<h3 id="synopsis_17">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsra_h (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vsra.h vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_17">Description</h3>
<p>Arithmetic right shift the signed 16-bit elements in <code>a</code> by elements in <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_17">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.half[i] = ((s16)a.half[i]) &gt;&gt; (b.half[i] &amp; 0xf);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_17">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsra_w-__m128i-a-__m128i-b">__m128i __lsx_vsra_w (__m128i a, __m128i b)</h2>
<h3 id="synopsis_18">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsra_w (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vsra.w vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_18">Description</h3>
<p>Arithmetic right shift the signed 32-bit elements in <code>a</code> by elements in <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_18">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.word[i] = ((s32)a.word[i]) &gt;&gt; (b.word[i] &amp; 0x1f);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_18">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsra_d-__m128i-a-__m128i-b">__m128i __lsx_vsra_d (__m128i a, __m128i b)</h2>
<h3 id="synopsis_19">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsra_d (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vsra.d vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_19">Description</h3>
<p>Arithmetic right shift the signed 64-bit elements in <code>a</code> by elements in <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_19">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.dword[i] = ((s64)a.dword[i]) &gt;&gt; (b.dword[i] &amp; 0x3f);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_19">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrai_b-__m128i-a-imm0_7-imm">__m128i __lsx_vsrai_b (__m128i a, imm0_7 imm)</h2>
<h3 id="synopsis_20">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrai_b (__m128i a, imm0_7 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vsrai.b vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_20">Description</h3>
<p>Arithmetic right shift the signed 8-bit elements in <code>a</code> by <code>imm</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_20">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.byte[i] = ((s8)a.byte[i]) &gt;&gt; imm;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_20">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrai_h-__m128i-a-imm0_15-imm">__m128i __lsx_vsrai_h (__m128i a, imm0_15 imm)</h2>
<h3 id="synopsis_21">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrai_h (__m128i a, imm0_15 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vsrai.h vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_21">Description</h3>
<p>Arithmetic right shift the signed 16-bit elements in <code>a</code> by <code>imm</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_21">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.half[i] = ((s16)a.half[i]) &gt;&gt; imm;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_21">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrai_w-__m128i-a-imm0_31-imm">__m128i __lsx_vsrai_w (__m128i a, imm0_31 imm)</h2>
<h3 id="synopsis_22">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrai_w (__m128i a, imm0_31 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vsrai.w vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_22">Description</h3>
<p>Arithmetic right shift the signed 32-bit elements in <code>a</code> by <code>imm</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_22">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.word[i] = ((s32)a.word[i]) &gt;&gt; imm;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_22">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrai_d-__m128i-a-imm0_63-imm">__m128i __lsx_vsrai_d (__m128i a, imm0_63 imm)</h2>
<h3 id="synopsis_23">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrai_d (__m128i a, imm0_63 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vsrai.d vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_23">Description</h3>
<p>Arithmetic right shift the signed 64-bit elements in <code>a</code> by <code>imm</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_23">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.dword[i] = ((s64)a.dword[i]) &gt;&gt; imm;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_23">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsran_b_h-__m128i-a-__m128i-b">__m128i __lsx_vsran_b_h (__m128i a, __m128i b)</h2>
<h3 id="synopsis_24">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsran_b_h (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vsran.b.h vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_24">Description</h3>
<p>Arithmetic right shift the signed 16-bit elements in <code>a</code> by elements in <code>b</code>, truncate to 8-bit and store the result to <code>dst</code>.</p>
<h3 id="operation_24">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.byte[i] = (i &lt; 8) ? (s8)((s16)a.half[i] &gt;&gt; (b.half[i] &amp; 15)) : 0;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_24">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsran_h_w-__m128i-a-__m128i-b">__m128i __lsx_vsran_h_w (__m128i a, __m128i b)</h2>
<h3 id="synopsis_25">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsran_h_w (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vsran.h.w vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_25">Description</h3>
<p>Arithmetic right shift the signed 32-bit elements in <code>a</code> by elements in <code>b</code>, truncate to 16-bit and store the result to <code>dst</code>.</p>
<h3 id="operation_25">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.half[i] = (i &lt; 4) ? (s16)((s32)a.word[i] &gt;&gt; (b.word[i] &amp; 31)) : 0;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_25">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsran_w_d-__m128i-a-__m128i-b">__m128i __lsx_vsran_w_d (__m128i a, __m128i b)</h2>
<h3 id="synopsis_26">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsran_w_d (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vsran.w.d vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_26">Description</h3>
<p>Arithmetic right shift the signed 64-bit elements in <code>a</code> by elements in <code>b</code>, truncate to 32-bit and store the result to <code>dst</code>.</p>
<h3 id="operation_26">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.word[i] = (i &lt; 2) ? (s32)((s64)a.dword[i] &gt;&gt; (b.dword[i] &amp; 63)) : 0;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_26">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrani_b_h-__m128i-a-__m128i-b-imm0_15-imm">__m128i __lsx_vsrani_b_h (__m128i a, __m128i b, imm0_15 imm)</h2>
<h3 id="synopsis_27">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrani_b_h (__m128i a, __m128i b, imm0_15 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vsrani.b.h vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_27">Description</h3>
<p>Arithmetic right shift the signed 16-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, truncate to 8-bit and store the result to <code>dst</code>.</p>
<h3 id="operation_27">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.byte[i] =
      (i &lt; 8) ? (s8)((s16)b.half[i] &gt;&gt; imm) : (s8)((s16)a.half[i - 8] &gt;&gt; imm);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_27">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrani_h_w-__m128i-a-__m128i-b-imm0_31-imm">__m128i __lsx_vsrani_h_w (__m128i a, __m128i b, imm0_31 imm)</h2>
<h3 id="synopsis_28">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrani_h_w (__m128i a, __m128i b, imm0_31 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vsrani.h.w vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_28">Description</h3>
<p>Arithmetic right shift the signed 32-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, truncate to 16-bit and store the result to <code>dst</code>.</p>
<h3 id="operation_28">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.half[i] =
      (i &lt; 4) ? (s16)((s32)b.word[i] &gt;&gt; imm) : (s16)((s32)a.word[i - 4] &gt;&gt; imm);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_28">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrani_w_d-__m128i-a-__m128i-b-imm0_63-imm">__m128i __lsx_vsrani_w_d (__m128i a, __m128i b, imm0_63 imm)</h2>
<h3 id="synopsis_29">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrani_w_d (__m128i a, __m128i b, imm0_63 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vsrani.w.d vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_29">Description</h3>
<p>Arithmetic right shift the signed 64-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, truncate to 32-bit and store the result to <code>dst</code>.</p>
<h3 id="operation_29">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.word[i] = (i &lt; 2) ? (s32)((s64)b.dword[i] &gt;&gt; imm)
                        : (s32)((s64)a.dword[i - 2] &gt;&gt; imm);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_29">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrani_d_q-__m128i-a-__m128i-b-imm0_127-imm">__m128i __lsx_vsrani_d_q (__m128i a, __m128i b, imm0_127 imm)</h2>
<h3 id="synopsis_30">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrani_d_q (__m128i a, __m128i b, imm0_127 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vsrani.d.q vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_30">Description</h3>
<p>Arithmetic right shift the signed 128-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, truncate to 64-bit and store the result to <code>dst</code>.</p>
<h3 id="operation_30">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.dword[i] = (i &lt; 1) ? (s64)((s128)b.qword[i] &gt;&gt; imm)
                         : (s64)((s128)a.qword[i - 1] &gt;&gt; imm);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_30">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrar_b-__m128i-a-__m128i-b">__m128i __lsx_vsrar_b (__m128i a, __m128i b)</h2>
<h3 id="synopsis_31">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrar_b (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vsrar.b vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_31">Description</h3>
<p>Arithmetic right shift (with rounding) the signed 8-bit elements in <code>a</code> by elements in <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_31">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  if ((b.byte[i] &amp; 0x7) == 0) {
    dst.byte[i] = a.byte[i];
  } else {
    dst.byte[i] = ((s8)a.byte[i] &gt;&gt; (b.byte[i] &amp; 0x7)) +
                  (((s8)a.byte[i] &gt;&gt; ((b.byte[i] &amp; 0x7) - 1)) &amp; 0x1);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_31">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrar_h-__m128i-a-__m128i-b">__m128i __lsx_vsrar_h (__m128i a, __m128i b)</h2>
<h3 id="synopsis_32">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrar_h (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vsrar.h vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_32">Description</h3>
<p>Arithmetic right shift (with rounding) the signed 16-bit elements in <code>a</code> by elements in <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_32">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  if ((b.half[i] &amp; 0xf) == 0) {
    dst.half[i] = a.half[i];
  } else {
    dst.half[i] = ((s16)a.half[i] &gt;&gt; (b.half[i] &amp; 0xf)) +
                  (((s16)a.half[i] &gt;&gt; ((b.half[i] &amp; 0xf) - 1)) &amp; 0x1);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_32">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrar_w-__m128i-a-__m128i-b">__m128i __lsx_vsrar_w (__m128i a, __m128i b)</h2>
<h3 id="synopsis_33">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrar_w (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vsrar.w vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_33">Description</h3>
<p>Arithmetic right shift (with rounding) the signed 32-bit elements in <code>a</code> by elements in <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_33">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  if ((b.word[i] &amp; 0x1f) == 0) {
    dst.word[i] = a.word[i];
  } else {
    dst.word[i] = ((s32)a.word[i] &gt;&gt; (b.word[i] &amp; 0x1f)) +
                  (((s32)a.word[i] &gt;&gt; ((b.word[i] &amp; 0x1f) - 1)) &amp; 0x1);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_33">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrar_d-__m128i-a-__m128i-b">__m128i __lsx_vsrar_d (__m128i a, __m128i b)</h2>
<h3 id="synopsis_34">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrar_d (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vsrar.d vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_34">Description</h3>
<p>Arithmetic right shift (with rounding) the signed 64-bit elements in <code>a</code> by elements in <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_34">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  if ((b.dword[i] &amp; 0x3f) == 0) {
    dst.dword[i] = a.dword[i];
  } else {
    dst.dword[i] = ((s64)a.dword[i] &gt;&gt; (b.dword[i] &amp; 0x3f)) +
                   (((s64)a.dword[i] &gt;&gt; ((b.dword[i] &amp; 0x3f) - 1)) &amp; 0x1);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_34">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrari_b-__m128i-a-imm0_7-imm">__m128i __lsx_vsrari_b (__m128i a, imm0_7 imm)</h2>
<h3 id="synopsis_35">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrari_b (__m128i a, imm0_7 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vsrari.b vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_35">Description</h3>
<p>Arithmetic right shift (with rounding) the signed 8-bit elements in <code>a</code> by <code>imm</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_35">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  if (imm == 0) {
    dst.byte[i] = a.byte[i];
  } else {
    dst.byte[i] = ((s8)a.byte[i] &gt;&gt; imm) + (((s8)a.byte[i] &gt;&gt; (imm - 1)) &amp; 0x1);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_35">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrari_h-__m128i-a-imm0_15-imm">__m128i __lsx_vsrari_h (__m128i a, imm0_15 imm)</h2>
<h3 id="synopsis_36">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrari_h (__m128i a, imm0_15 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vsrari.h vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_36">Description</h3>
<p>Arithmetic right shift (with rounding) the signed 16-bit elements in <code>a</code> by <code>imm</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_36">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  if (imm == 0) {
    dst.half[i] = a.half[i];
  } else {
    dst.half[i] =
        ((s16)a.half[i] &gt;&gt; imm) + (((s16)a.half[i] &gt;&gt; (imm - 1)) &amp; 0x1);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_36">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrari_w-__m128i-a-imm0_31-imm">__m128i __lsx_vsrari_w (__m128i a, imm0_31 imm)</h2>
<h3 id="synopsis_37">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrari_w (__m128i a, imm0_31 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vsrari.w vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_37">Description</h3>
<p>Arithmetic right shift (with rounding) the signed 32-bit elements in <code>a</code> by <code>imm</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_37">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  if (imm == 0) {
    dst.word[i] = a.word[i];
  } else {
    dst.word[i] =
        ((s32)a.word[i] &gt;&gt; imm) + (((s32)a.word[i] &gt;&gt; (imm - 1)) &amp; 0x1);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_37">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrari_d-__m128i-a-imm0_63-imm">__m128i __lsx_vsrari_d (__m128i a, imm0_63 imm)</h2>
<h3 id="synopsis_38">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrari_d (__m128i a, imm0_63 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vsrari.d vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_38">Description</h3>
<p>Arithmetic right shift (with rounding) the signed 64-bit elements in <code>a</code> by <code>imm</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_38">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  if (imm == 0) {
    dst.dword[i] = a.dword[i];
  } else {
    dst.dword[i] =
        ((s64)a.dword[i] &gt;&gt; imm) + (((s64)a.dword[i] &gt;&gt; (imm - 1)) &amp; 0x1);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_38">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrarn_b_h-__m128i-a-__m128i-b">__m128i __lsx_vsrarn_b_h (__m128i a, __m128i b)</h2>
<h3 id="synopsis_39">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrarn_b_h (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vsrarn.b.h vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_39">Description</h3>
<p>Arithmetic right shift (with rounding) the signed 16-bit elements in <code>a</code> by elements in <code>b</code>, truncate to 8-bit and store the result to <code>dst</code>.</p>
<h3 id="operation_39">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  if (i &lt; 8) {
    u8 shift = (b.half[i] &amp; 15);
    if (shift == 0) {
      dst.byte[i] = (s8)(s16)a.half[i];
    } else {
      dst.byte[i] = (s8)(((s16)a.half[i] &gt;&gt; shift) +
                         (((s16)a.half[i] &gt;&gt; (shift - 1)) &amp; 0x1));
    }
  } else {
    dst.byte[i] = 0;
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_39">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrarn_h_w-__m128i-a-__m128i-b">__m128i __lsx_vsrarn_h_w (__m128i a, __m128i b)</h2>
<h3 id="synopsis_40">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrarn_h_w (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vsrarn.h.w vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_40">Description</h3>
<p>Arithmetic right shift (with rounding) the signed 32-bit elements in <code>a</code> by elements in <code>b</code>, truncate to 16-bit and store the result to <code>dst</code>.</p>
<h3 id="operation_40">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  if (i &lt; 4) {
    u8 shift = (b.word[i] &amp; 31);
    if (shift == 0) {
      dst.half[i] = (s16)(s32)a.word[i];
    } else {
      dst.half[i] = (s16)(((s32)a.word[i] &gt;&gt; shift) +
                          (((s32)a.word[i] &gt;&gt; (shift - 1)) &amp; 0x1));
    }
  } else {
    dst.half[i] = 0;
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_40">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrarn_w_d-__m128i-a-__m128i-b">__m128i __lsx_vsrarn_w_d (__m128i a, __m128i b)</h2>
<h3 id="synopsis_41">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrarn_w_d (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vsrarn.w.d vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_41">Description</h3>
<p>Arithmetic right shift (with rounding) the signed 64-bit elements in <code>a</code> by elements in <code>b</code>, truncate to 32-bit and store the result to <code>dst</code>.</p>
<h3 id="operation_41">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  if (i &lt; 2) {
    u8 shift = (b.dword[i] &amp; 63);
    if (shift == 0) {
      dst.word[i] = (s32)(s64)a.dword[i];
    } else {
      dst.word[i] = (s32)(((s64)a.dword[i] &gt;&gt; shift) +
                          (((s64)a.dword[i] &gt;&gt; (shift - 1)) &amp; 0x1));
    }
  } else {
    dst.word[i] = 0;
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_41">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrarni_b_h-__m128i-a-__m128i-b-imm0_15-imm">__m128i __lsx_vsrarni_b_h (__m128i a, __m128i b, imm0_15 imm)</h2>
<h3 id="synopsis_42">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrarni_b_h (__m128i a, __m128i b, imm0_15 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vsrarni.b.h vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_42">Description</h3>
<p>Arithmetic right shift (with rounding) the signed 16-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, truncate to 8-bit and store the result to <code>dst</code>.</p>
<h3 id="operation_42">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  if (i &lt; 8) {
    if (imm == 0) {
      dst.byte[i] = (s8)(s16)b.half[i];
    } else {
      dst.byte[i] =
          (s8)(((s16)b.half[i] &gt;&gt; imm) + (((s16)b.half[i] &gt;&gt; (imm - 1)) &amp; 0x1));
    }
  } else {
    if (imm == 0) {
      dst.byte[i] = (s8)(s16)a.half[i - 8];
    } else {
      dst.byte[i] = (s8)(((s16)a.half[i - 8] &gt;&gt; imm) +
                         (((s16)a.half[i - 8] &gt;&gt; (imm - 1)) &amp; 0x1));
    }
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_42">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrarni_h_w-__m128i-a-__m128i-b-imm0_31-imm">__m128i __lsx_vsrarni_h_w (__m128i a, __m128i b, imm0_31 imm)</h2>
<h3 id="synopsis_43">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrarni_h_w (__m128i a, __m128i b, imm0_31 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vsrarni.h.w vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_43">Description</h3>
<p>Arithmetic right shift (with rounding) the signed 32-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, truncate to 16-bit and store the result to <code>dst</code>.</p>
<h3 id="operation_43">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  if (i &lt; 4) {
    if (imm == 0) {
      dst.half[i] = (s16)(s32)b.word[i];
    } else {
      dst.half[i] = (s16)(((s32)b.word[i] &gt;&gt; imm) +
                          (((s32)b.word[i] &gt;&gt; (imm - 1)) &amp; 0x1));
    }
  } else {
    if (imm == 0) {
      dst.half[i] = (s16)(s32)a.word[i - 4];
    } else {
      dst.half[i] = (s16)(((s32)a.word[i - 4] &gt;&gt; imm) +
                          (((s32)a.word[i - 4] &gt;&gt; (imm - 1)) &amp; 0x1));
    }
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_43">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrarni_w_d-__m128i-a-__m128i-b-imm0_63-imm">__m128i __lsx_vsrarni_w_d (__m128i a, __m128i b, imm0_63 imm)</h2>
<h3 id="synopsis_44">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrarni_w_d (__m128i a, __m128i b, imm0_63 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vsrarni.w.d vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_44">Description</h3>
<p>Arithmetic right shift (with rounding) the signed 64-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, truncate to 32-bit and store the result to <code>dst</code>.</p>
<h3 id="operation_44">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  if (i &lt; 2) {
    if (imm == 0) {
      dst.word[i] = (s32)(s64)b.dword[i];
    } else {
      dst.word[i] = (s32)(((s64)b.dword[i] &gt;&gt; imm) +
                          (((s64)b.dword[i] &gt;&gt; (imm - 1)) &amp; 0x1));
    }
  } else {
    if (imm == 0) {
      dst.word[i] = (s32)(s64)a.dword[i - 2];
    } else {
      dst.word[i] = (s32)(((s64)a.dword[i - 2] &gt;&gt; imm) +
                          (((s64)a.dword[i - 2] &gt;&gt; (imm - 1)) &amp; 0x1));
    }
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_44">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrarni_d_q-__m128i-a-__m128i-b-imm0_127-imm">__m128i __lsx_vsrarni_d_q (__m128i a, __m128i b, imm0_127 imm)</h2>
<h3 id="synopsis_45">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrarni_d_q (__m128i a, __m128i b, imm0_127 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vsrarni.d.q vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_45">Description</h3>
<p>Arithmetic right shift (with rounding) the signed 128-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, truncate to 64-bit and store the result to <code>dst</code>.</p>
<h3 id="operation_45">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  if (i &lt; 1) {
    if (imm == 0) {
      dst.dword[i] = (s64)(s128)b.qword[i];
    } else {
      dst.dword[i] = (s64)(((s128)b.qword[i] &gt;&gt; imm) +
                           (((s128)b.qword[i] &gt;&gt; (imm - 1)) &amp; 0x1));
    }
  } else {
    if (imm == 0) {
      dst.dword[i] = (s64)(s128)a.qword[i - 1];
    } else {
      dst.dword[i] = (s64)(((s128)a.qword[i - 1] &gt;&gt; imm) +
                           (((s128)a.qword[i - 1] &gt;&gt; (imm - 1)) &amp; 0x1));
    }
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_45">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrl_b-__m128i-a-__m128i-b">__m128i __lsx_vsrl_b (__m128i a, __m128i b)</h2>
<h3 id="synopsis_46">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrl_b (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vsrl.b vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_46">Description</h3>
<p>Logical right shift the unsigned 8-bit elements in <code>a</code> by elements in <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_46">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.byte[i] = a.byte[i] &gt;&gt; (b.byte[i] &amp; 0x7);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_46">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrl_h-__m128i-a-__m128i-b">__m128i __lsx_vsrl_h (__m128i a, __m128i b)</h2>
<h3 id="synopsis_47">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrl_h (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vsrl.h vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_47">Description</h3>
<p>Logical right shift the unsigned 16-bit elements in <code>a</code> by elements in <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_47">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.half[i] = a.half[i] &gt;&gt; (b.half[i] &amp; 0xf);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_47">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrl_w-__m128i-a-__m128i-b">__m128i __lsx_vsrl_w (__m128i a, __m128i b)</h2>
<h3 id="synopsis_48">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrl_w (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vsrl.w vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_48">Description</h3>
<p>Logical right shift the unsigned 32-bit elements in <code>a</code> by elements in <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_48">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.word[i] = a.word[i] &gt;&gt; (b.word[i] &amp; 0x1f);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_48">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrl_d-__m128i-a-__m128i-b">__m128i __lsx_vsrl_d (__m128i a, __m128i b)</h2>
<h3 id="synopsis_49">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrl_d (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vsrl.d vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_49">Description</h3>
<p>Logical right shift the unsigned 64-bit elements in <code>a</code> by elements in <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_49">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.dword[i] = a.dword[i] &gt;&gt; (b.dword[i] &amp; 0x3f);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_49">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrli_b-__m128i-a-imm0_7-imm">__m128i __lsx_vsrli_b (__m128i a, imm0_7 imm)</h2>
<h3 id="synopsis_50">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrli_b (__m128i a, imm0_7 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vsrli.b vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_50">Description</h3>
<p>Logical right shift the unsigned 8-bit elements in <code>a</code> by <code>imm</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_50">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.byte[i] = a.byte[i] &gt;&gt; imm;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_50">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrli_h-__m128i-a-imm0_15-imm">__m128i __lsx_vsrli_h (__m128i a, imm0_15 imm)</h2>
<h3 id="synopsis_51">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrli_h (__m128i a, imm0_15 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vsrli.h vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_51">Description</h3>
<p>Logical right shift the unsigned 16-bit elements in <code>a</code> by <code>imm</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_51">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.half[i] = a.half[i] &gt;&gt; imm;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_51">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrli_w-__m128i-a-imm0_31-imm">__m128i __lsx_vsrli_w (__m128i a, imm0_31 imm)</h2>
<h3 id="synopsis_52">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrli_w (__m128i a, imm0_31 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vsrli.w vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_52">Description</h3>
<p>Logical right shift the unsigned 32-bit elements in <code>a</code> by <code>imm</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_52">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.word[i] = a.word[i] &gt;&gt; imm;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_52">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrli_d-__m128i-a-imm0_63-imm">__m128i __lsx_vsrli_d (__m128i a, imm0_63 imm)</h2>
<h3 id="synopsis_53">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrli_d (__m128i a, imm0_63 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vsrli.d vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_53">Description</h3>
<p>Logical right shift the unsigned 64-bit elements in <code>a</code> by <code>imm</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_53">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.dword[i] = a.dword[i] &gt;&gt; imm;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_53">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrln_b_h-__m128i-a-__m128i-b">__m128i __lsx_vsrln_b_h (__m128i a, __m128i b)</h2>
<h3 id="synopsis_54">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrln_b_h (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vsrln.b.h vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_54">Description</h3>
<p>Logical right shift the unsigned 16-bit elements in <code>a</code> by elements in <code>b</code>, truncate to 8-bit and store the result to <code>dst</code>.</p>
<h3 id="operation_54">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.byte[i] = (i &lt; 8) ? (u8)((u16)a.half[i] &gt;&gt; (b.half[i] &amp; 15)) : 0;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_54">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrln_h_w-__m128i-a-__m128i-b">__m128i __lsx_vsrln_h_w (__m128i a, __m128i b)</h2>
<h3 id="synopsis_55">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrln_h_w (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vsrln.h.w vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_55">Description</h3>
<p>Logical right shift the unsigned 32-bit elements in <code>a</code> by elements in <code>b</code>, truncate to 16-bit and store the result to <code>dst</code>.</p>
<h3 id="operation_55">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.half[i] = (i &lt; 4) ? (u16)((u32)a.word[i] &gt;&gt; (b.word[i] &amp; 31)) : 0;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_55">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrln_w_d-__m128i-a-__m128i-b">__m128i __lsx_vsrln_w_d (__m128i a, __m128i b)</h2>
<h3 id="synopsis_56">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrln_w_d (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vsrln.w.d vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_56">Description</h3>
<p>Logical right shift the unsigned 64-bit elements in <code>a</code> by elements in <code>b</code>, truncate to 32-bit and store the result to <code>dst</code>.</p>
<h3 id="operation_56">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.word[i] = (i &lt; 2) ? (u32)((u64)a.dword[i] &gt;&gt; (b.dword[i] &amp; 63)) : 0;
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_56">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrlni_b_h-__m128i-a-__m128i-b-imm0_15-imm">__m128i __lsx_vsrlni_b_h (__m128i a, __m128i b, imm0_15 imm)</h2>
<h3 id="synopsis_57">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrlni_b_h (__m128i a, __m128i b, imm0_15 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vsrlni.b.h vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_57">Description</h3>
<p>Logical right shift the unsigned 16-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, truncate to 8-bit and store the result to <code>dst</code>.</p>
<h3 id="operation_57">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.byte[i] =
      (i &lt; 8) ? (u8)((u16)b.half[i] &gt;&gt; imm) : (u8)((u16)a.half[i - 8] &gt;&gt; imm);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_57">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrlni_h_w-__m128i-a-__m128i-b-imm0_31-imm">__m128i __lsx_vsrlni_h_w (__m128i a, __m128i b, imm0_31 imm)</h2>
<h3 id="synopsis_58">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrlni_h_w (__m128i a, __m128i b, imm0_31 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vsrlni.h.w vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_58">Description</h3>
<p>Logical right shift the unsigned 32-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, truncate to 16-bit and store the result to <code>dst</code>.</p>
<h3 id="operation_58">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.half[i] =
      (i &lt; 4) ? (u16)((u32)b.word[i] &gt;&gt; imm) : (u16)((u32)a.word[i - 4] &gt;&gt; imm);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_58">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrlni_w_d-__m128i-a-__m128i-b-imm0_63-imm">__m128i __lsx_vsrlni_w_d (__m128i a, __m128i b, imm0_63 imm)</h2>
<h3 id="synopsis_59">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrlni_w_d (__m128i a, __m128i b, imm0_63 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vsrlni.w.d vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_59">Description</h3>
<p>Logical right shift the unsigned 64-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, truncate to 32-bit and store the result to <code>dst</code>.</p>
<h3 id="operation_59">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.word[i] = (i &lt; 2) ? (u32)((u64)b.dword[i] &gt;&gt; imm)
                        : (u32)((u64)a.dword[i - 2] &gt;&gt; imm);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_59">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrlni_d_q-__m128i-a-__m128i-b-imm0_127-imm">__m128i __lsx_vsrlni_d_q (__m128i a, __m128i b, imm0_127 imm)</h2>
<h3 id="synopsis_60">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrlni_d_q (__m128i a, __m128i b, imm0_127 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vsrlni.d.q vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_60">Description</h3>
<p>Logical right shift the unsigned 128-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, truncate to 64-bit and store the result to <code>dst</code>.</p>
<h3 id="operation_60">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.dword[i] = (i &lt; 1) ? (u64)((u128)b.qword[i] &gt;&gt; imm)
                         : (u64)((u128)a.qword[i - 1] &gt;&gt; imm);
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_60">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrlr_b-__m128i-a-__m128i-b">__m128i __lsx_vsrlr_b (__m128i a, __m128i b)</h2>
<h3 id="synopsis_61">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrlr_b (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vsrlr.b vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_61">Description</h3>
<p>Logical right shift (with rounding) the unsigned 8-bit elements in <code>a</code> by elements in <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_61">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  if ((b.byte[i] &amp; 0x7) == 0) {
    dst.byte[i] = a.byte[i];
  } else {
    dst.byte[i] = (a.byte[i] &gt;&gt; (b.byte[i] &amp; 0x7)) +
                  ((a.byte[i] &gt;&gt; ((b.byte[i] &amp; 0x7) - 1)) &amp; 0x1);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_61">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrlr_h-__m128i-a-__m128i-b">__m128i __lsx_vsrlr_h (__m128i a, __m128i b)</h2>
<h3 id="synopsis_62">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrlr_h (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vsrlr.h vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_62">Description</h3>
<p>Logical right shift (with rounding) the unsigned 16-bit elements in <code>a</code> by elements in <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_62">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  if ((b.half[i] &amp; 0xf) == 0) {
    dst.half[i] = a.half[i];
  } else {
    dst.half[i] = (a.half[i] &gt;&gt; (b.half[i] &amp; 0xf)) +
                  ((a.half[i] &gt;&gt; ((b.half[i] &amp; 0xf) - 1)) &amp; 0x1);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_62">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrlr_w-__m128i-a-__m128i-b">__m128i __lsx_vsrlr_w (__m128i a, __m128i b)</h2>
<h3 id="synopsis_63">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrlr_w (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vsrlr.w vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_63">Description</h3>
<p>Logical right shift (with rounding) the unsigned 32-bit elements in <code>a</code> by elements in <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_63">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  if ((b.word[i] &amp; 0x1f) == 0) {
    dst.word[i] = a.word[i];
  } else {
    dst.word[i] = (a.word[i] &gt;&gt; (b.word[i] &amp; 0x1f)) +
                  ((a.word[i] &gt;&gt; ((b.word[i] &amp; 0x1f) - 1)) &amp; 0x1);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_63">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrlr_d-__m128i-a-__m128i-b">__m128i __lsx_vsrlr_d (__m128i a, __m128i b)</h2>
<h3 id="synopsis_64">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrlr_d (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vsrlr.d vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_64">Description</h3>
<p>Logical right shift (with rounding) the unsigned 64-bit elements in <code>a</code> by elements in <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_64">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  if ((b.dword[i] &amp; 0x3f) == 0) {
    dst.dword[i] = a.dword[i];
  } else {
    dst.dword[i] = (a.dword[i] &gt;&gt; (b.dword[i] &amp; 0x3f)) +
                   ((a.dword[i] &gt;&gt; ((b.dword[i] &amp; 0x3f) - 1)) &amp; 0x1);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_64">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrlri_b-__m128i-a-imm0_7-imm">__m128i __lsx_vsrlri_b (__m128i a, imm0_7 imm)</h2>
<h3 id="synopsis_65">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrlri_b (__m128i a, imm0_7 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vsrlri.b vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_65">Description</h3>
<p>Logical right shift (with rounding) the unsigned 8-bit elements in <code>a</code> by <code>imm</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_65">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  if (imm == 0) {
    dst.byte[i] = a.byte[i];
  } else {
    dst.byte[i] = (a.byte[i] &gt;&gt; imm) + ((a.byte[i] &gt;&gt; (imm - 1)) &amp; 0x1);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_65">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrlri_h-__m128i-a-imm0_15-imm">__m128i __lsx_vsrlri_h (__m128i a, imm0_15 imm)</h2>
<h3 id="synopsis_66">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrlri_h (__m128i a, imm0_15 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vsrlri.h vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_66">Description</h3>
<p>Logical right shift (with rounding) the unsigned 16-bit elements in <code>a</code> by <code>imm</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_66">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  if (imm == 0) {
    dst.half[i] = a.half[i];
  } else {
    dst.half[i] = (a.half[i] &gt;&gt; imm) + ((a.half[i] &gt;&gt; (imm - 1)) &amp; 0x1);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_66">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrlri_w-__m128i-a-imm0_31-imm">__m128i __lsx_vsrlri_w (__m128i a, imm0_31 imm)</h2>
<h3 id="synopsis_67">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrlri_w (__m128i a, imm0_31 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vsrlri.w vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_67">Description</h3>
<p>Logical right shift (with rounding) the unsigned 32-bit elements in <code>a</code> by <code>imm</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_67">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  if (imm == 0) {
    dst.word[i] = a.word[i];
  } else {
    dst.word[i] = (a.word[i] &gt;&gt; imm) + ((a.word[i] &gt;&gt; (imm - 1)) &amp; 0x1);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_67">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrlri_d-__m128i-a-imm0_63-imm">__m128i __lsx_vsrlri_d (__m128i a, imm0_63 imm)</h2>
<h3 id="synopsis_68">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrlri_d (__m128i a, imm0_63 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vsrlri.d vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_68">Description</h3>
<p>Logical right shift (with rounding) the unsigned 64-bit elements in <code>a</code> by <code>imm</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_68">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  if (imm == 0) {
    dst.dword[i] = a.dword[i];
  } else {
    dst.dword[i] = (a.dword[i] &gt;&gt; imm) + ((a.dword[i] &gt;&gt; (imm - 1)) &amp; 0x1);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_68">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrlrn_b_h-__m128i-a-__m128i-b">__m128i __lsx_vsrlrn_b_h (__m128i a, __m128i b)</h2>
<h3 id="synopsis_69">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrlrn_b_h (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vsrlrn.b.h vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_69">Description</h3>
<p>Logical right shift (with rounding) the unsigned 16-bit elements in <code>a</code> by elements in <code>b</code>, truncate to 8-bit and store the result to <code>dst</code>.</p>
<h3 id="operation_69">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  if (i &lt; 8) {
    u8 shift = (b.half[i] &amp; 15);
    if (shift == 0) {
      dst.byte[i] = (u8)(u16)a.half[i];
    } else {
      dst.byte[i] = (u8)(((u16)a.half[i] &gt;&gt; shift) +
                         (((u16)a.half[i] &gt;&gt; (shift - 1)) &amp; 0x1));
    }
  } else {
    dst.byte[i] = 0;
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_69">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrlrn_h_w-__m128i-a-__m128i-b">__m128i __lsx_vsrlrn_h_w (__m128i a, __m128i b)</h2>
<h3 id="synopsis_70">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrlrn_h_w (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vsrlrn.h.w vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_70">Description</h3>
<p>Logical right shift (with rounding) the unsigned 32-bit elements in <code>a</code> by elements in <code>b</code>, truncate to 16-bit and store the result to <code>dst</code>.</p>
<h3 id="operation_70">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  if (i &lt; 4) {
    u8 shift = (b.word[i] &amp; 31);
    if (shift == 0) {
      dst.half[i] = (u16)(u32)a.word[i];
    } else {
      dst.half[i] = (u16)(((u32)a.word[i] &gt;&gt; shift) +
                          (((u32)a.word[i] &gt;&gt; (shift - 1)) &amp; 0x1));
    }
  } else {
    dst.half[i] = 0;
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_70">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrlrn_w_d-__m128i-a-__m128i-b">__m128i __lsx_vsrlrn_w_d (__m128i a, __m128i b)</h2>
<h3 id="synopsis_71">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrlrn_w_d (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vsrlrn.w.d vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_71">Description</h3>
<p>Logical right shift (with rounding) the unsigned 64-bit elements in <code>a</code> by elements in <code>b</code>, truncate to 32-bit and store the result to <code>dst</code>.</p>
<h3 id="operation_71">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  if (i &lt; 2) {
    u8 shift = (b.dword[i] &amp; 63);
    if (shift == 0) {
      dst.word[i] = (u32)(u64)a.dword[i];
    } else {
      dst.word[i] = (u32)(((u64)a.dword[i] &gt;&gt; shift) +
                          (((u64)a.dword[i] &gt;&gt; (shift - 1)) &amp; 0x1));
    }
  } else {
    dst.word[i] = 0;
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_71">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrlrni_b_h-__m128i-a-__m128i-b-imm0_15-imm">__m128i __lsx_vsrlrni_b_h (__m128i a, __m128i b, imm0_15 imm)</h2>
<h3 id="synopsis_72">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrlrni_b_h (__m128i a, __m128i b, imm0_15 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vsrlrni.b.h vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_72">Description</h3>
<p>Logical right shift (with rounding) the unsigned 16-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, truncate to 8-bit and store the result to <code>dst</code>.</p>
<h3 id="operation_72">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  if (i &lt; 8) {
    if (imm == 0) {
      dst.byte[i] = (u8)(u16)b.half[i];
    } else {
      dst.byte[i] =
          (u8)(((u16)b.half[i] &gt;&gt; imm) + (((u16)b.half[i] &gt;&gt; (imm - 1)) &amp; 0x1));
    }
  } else {
    if (imm == 0) {
      dst.byte[i] = (u8)(u16)a.half[i - 8];
    } else {
      dst.byte[i] = (u8)(((u16)a.half[i - 8] &gt;&gt; imm) +
                         (((u16)a.half[i - 8] &gt;&gt; (imm - 1)) &amp; 0x1));
    }
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_72">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrlrni_h_w-__m128i-a-__m128i-b-imm0_31-imm">__m128i __lsx_vsrlrni_h_w (__m128i a, __m128i b, imm0_31 imm)</h2>
<h3 id="synopsis_73">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrlrni_h_w (__m128i a, __m128i b, imm0_31 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vsrlrni.h.w vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_73">Description</h3>
<p>Logical right shift (with rounding) the unsigned 32-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, truncate to 16-bit and store the result to <code>dst</code>.</p>
<h3 id="operation_73">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  if (i &lt; 4) {
    if (imm == 0) {
      dst.half[i] = (u16)(u32)b.word[i];
    } else {
      dst.half[i] = (u16)(((u32)b.word[i] &gt;&gt; imm) +
                          (((u32)b.word[i] &gt;&gt; (imm - 1)) &amp; 0x1));
    }
  } else {
    if (imm == 0) {
      dst.half[i] = (u16)(u32)a.word[i - 4];
    } else {
      dst.half[i] = (u16)(((u32)a.word[i - 4] &gt;&gt; imm) +
                          (((u32)a.word[i - 4] &gt;&gt; (imm - 1)) &amp; 0x1));
    }
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_73">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrlrni_w_d-__m128i-a-__m128i-b-imm0_63-imm">__m128i __lsx_vsrlrni_w_d (__m128i a, __m128i b, imm0_63 imm)</h2>
<h3 id="synopsis_74">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrlrni_w_d (__m128i a, __m128i b, imm0_63 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vsrlrni.w.d vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_74">Description</h3>
<p>Logical right shift (with rounding) the unsigned 64-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, truncate to 32-bit and store the result to <code>dst</code>.</p>
<h3 id="operation_74">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  if (i &lt; 2) {
    if (imm == 0) {
      dst.word[i] = (u32)(u64)b.dword[i];
    } else {
      dst.word[i] = (u32)(((u64)b.dword[i] &gt;&gt; imm) +
                          (((u64)b.dword[i] &gt;&gt; (imm - 1)) &amp; 0x1));
    }
  } else {
    if (imm == 0) {
      dst.word[i] = (u32)(u64)a.dword[i - 2];
    } else {
      dst.word[i] = (u32)(((u64)a.dword[i - 2] &gt;&gt; imm) +
                          (((u64)a.dword[i - 2] &gt;&gt; (imm - 1)) &amp; 0x1));
    }
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_74">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vsrlrni_d_q-__m128i-a-__m128i-b-imm0_127-imm">__m128i __lsx_vsrlrni_d_q (__m128i a, __m128i b, imm0_127 imm)</h2>
<h3 id="synopsis_75">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vsrlrni_d_q (__m128i a, __m128i b, imm0_127 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vsrlrni.d.q vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_75">Description</h3>
<p>Logical right shift (with rounding) the unsigned 128-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, truncate to 64-bit and store the result to <code>dst</code>.</p>
<h3 id="operation_75">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  if (i &lt; 1) {
    if (imm == 0) {
      dst.dword[i] = (u64)(u128)b.qword[i];
    } else {
      dst.dword[i] = (u64)(((u128)b.qword[i] &gt;&gt; imm) +
                           (((u128)b.qword[i] &gt;&gt; (imm - 1)) &amp; 0x1));
    }
  } else {
    if (imm == 0) {
      dst.dword[i] = (u64)(u128)a.qword[i - 1];
    } else {
      dst.dword[i] = (u64)(((u128)a.qword[i - 1] &gt;&gt; imm) +
                           (((u128)a.qword[i - 1] &gt;&gt; (imm - 1)) &amp; 0x1));
    }
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_75">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssran_b_h-__m128i-a-__m128i-b">__m128i __lsx_vssran_b_h (__m128i a, __m128i b)</h2>
<h3 id="synopsis_76">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssran_b_h (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vssran.b.h vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_76">Description</h3>
<p>Arithmetic right shift the signed 16-bit elements in <code>a</code> by elements in <code>b</code>, clamp to fit in signed 8-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_76">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  if (i &lt; 8) {
    s16 temp = (s16)a.half[i] &gt;&gt; (b.half[i] &amp; 15);
    dst.byte[i] = clamp&lt;s16&gt;(temp, -128, 127);
  } else {
    dst.byte[i] = 0;
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_76">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssran_bu_h-__m128i-a-__m128i-b">__m128i __lsx_vssran_bu_h (__m128i a, __m128i b)</h2>
<h3 id="synopsis_77">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssran_bu_h (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vssran.bu.h vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_77">Description</h3>
<p>Arithmetic right shift the signed 16-bit elements in <code>a</code> by elements in <code>b</code>, clamp to fit in unsigned 8-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_77">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  if (i &lt; 8) {
    s16 temp = (s16)a.half[i] &gt;&gt; (b.half[i] &amp; 15);
    dst.byte[i] = clamp&lt;s16&gt;(temp, 0, 255);
  } else {
    dst.byte[i] = 0;
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_77">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssran_h_w-__m128i-a-__m128i-b">__m128i __lsx_vssran_h_w (__m128i a, __m128i b)</h2>
<h3 id="synopsis_78">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssran_h_w (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vssran.h.w vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_78">Description</h3>
<p>Arithmetic right shift the signed 32-bit elements in <code>a</code> by elements in <code>b</code>, clamp to fit in signed 16-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_78">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  if (i &lt; 4) {
    s32 temp = (s32)a.word[i] &gt;&gt; (b.word[i] &amp; 31);
    dst.half[i] = clamp&lt;s32&gt;(temp, -32768, 32767);
  } else {
    dst.half[i] = 0;
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_78">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssran_hu_w-__m128i-a-__m128i-b">__m128i __lsx_vssran_hu_w (__m128i a, __m128i b)</h2>
<h3 id="synopsis_79">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssran_hu_w (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vssran.hu.w vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_79">Description</h3>
<p>Arithmetic right shift the signed 32-bit elements in <code>a</code> by elements in <code>b</code>, clamp to fit in unsigned 16-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_79">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  if (i &lt; 4) {
    s32 temp = (s32)a.word[i] &gt;&gt; (b.word[i] &amp; 31);
    dst.half[i] = clamp&lt;s32&gt;(temp, 0, 65535);
  } else {
    dst.half[i] = 0;
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_79">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssran_w_d-__m128i-a-__m128i-b">__m128i __lsx_vssran_w_d (__m128i a, __m128i b)</h2>
<h3 id="synopsis_80">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssran_w_d (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vssran.w.d vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_80">Description</h3>
<p>Arithmetic right shift the signed 64-bit elements in <code>a</code> by elements in <code>b</code>, clamp to fit in signed 32-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_80">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  if (i &lt; 2) {
    s64 temp = (s64)a.dword[i] &gt;&gt; (b.dword[i] &amp; 63);
    dst.word[i] = clamp&lt;s64&gt;(temp, -2147483648, 2147483647);
  } else {
    dst.word[i] = 0;
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_80">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssran_wu_d-__m128i-a-__m128i-b">__m128i __lsx_vssran_wu_d (__m128i a, __m128i b)</h2>
<h3 id="synopsis_81">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssran_wu_d (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vssran.wu.d vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_81">Description</h3>
<p>Arithmetic right shift the signed 64-bit elements in <code>a</code> by elements in <code>b</code>, clamp to fit in unsigned 32-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_81">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  if (i &lt; 2) {
    s64 temp = (s64)a.dword[i] &gt;&gt; (b.dword[i] &amp; 63);
    dst.word[i] = clamp&lt;s64&gt;(temp, 0, 4294967295);
  } else {
    dst.word[i] = 0;
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_81">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrani_b_h-__m128i-a-__m128i-b-imm0_15-imm">__m128i __lsx_vssrani_b_h (__m128i a, __m128i b, imm0_15 imm)</h2>
<h3 id="synopsis_82">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrani_b_h (__m128i a, __m128i b, imm0_15 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vssrani.b.h vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_82">Description</h3>
<p>Arithmetic right shift the signed 16-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, clamp to fit in signed 8-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_82">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  if (i &lt; 8) {
    s16 temp = (s16)b.half[i] &gt;&gt; imm;
    dst.byte[i] = clamp&lt;s16&gt;(temp, -128, 127);
  } else {
    s16 temp = (s16)a.half[i - 8] &gt;&gt; imm;
    dst.byte[i] = clamp&lt;s16&gt;(temp, -128, 127);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_82">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrani_bu_h-__m128i-a-__m128i-b-imm0_15-imm">__m128i __lsx_vssrani_bu_h (__m128i a, __m128i b, imm0_15 imm)</h2>
<h3 id="synopsis_83">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrani_bu_h (__m128i a, __m128i b, imm0_15 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vssrani.bu.h vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_83">Description</h3>
<p>Arithmetic right shift the signed 16-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, clamp to fit in unsigned 8-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_83">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  if (i &lt; 8) {
    s16 temp = (s16)b.half[i] &gt;&gt; imm;
    dst.byte[i] = clamp&lt;s16&gt;(temp, 0, 255);
  } else {
    s16 temp = (s16)a.half[i - 8] &gt;&gt; imm;
    dst.byte[i] = clamp&lt;s16&gt;(temp, 0, 255);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_83">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrani_h_w-__m128i-a-__m128i-b-imm0_31-imm">__m128i __lsx_vssrani_h_w (__m128i a, __m128i b, imm0_31 imm)</h2>
<h3 id="synopsis_84">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrani_h_w (__m128i a, __m128i b, imm0_31 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vssrani.h.w vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_84">Description</h3>
<p>Arithmetic right shift the signed 32-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, clamp to fit in signed 16-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_84">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  if (i &lt; 4) {
    s32 temp = (s32)b.word[i] &gt;&gt; imm;
    dst.half[i] = clamp&lt;s32&gt;(temp, -32768, 32767);
  } else {
    s32 temp = (s32)a.word[i - 4] &gt;&gt; imm;
    dst.half[i] = clamp&lt;s32&gt;(temp, -32768, 32767);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_84">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrani_hu_w-__m128i-a-__m128i-b-imm0_31-imm">__m128i __lsx_vssrani_hu_w (__m128i a, __m128i b, imm0_31 imm)</h2>
<h3 id="synopsis_85">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrani_hu_w (__m128i a, __m128i b, imm0_31 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vssrani.hu.w vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_85">Description</h3>
<p>Arithmetic right shift the signed 32-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, clamp to fit in unsigned 16-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_85">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  if (i &lt; 4) {
    s32 temp = (s32)b.word[i] &gt;&gt; imm;
    dst.half[i] = clamp&lt;s32&gt;(temp, 0, 65535);
  } else {
    s32 temp = (s32)a.word[i - 4] &gt;&gt; imm;
    dst.half[i] = clamp&lt;s32&gt;(temp, 0, 65535);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_85">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrani_w_d-__m128i-a-__m128i-b-imm0_63-imm">__m128i __lsx_vssrani_w_d (__m128i a, __m128i b, imm0_63 imm)</h2>
<h3 id="synopsis_86">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrani_w_d (__m128i a, __m128i b, imm0_63 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vssrani.w.d vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_86">Description</h3>
<p>Arithmetic right shift the signed 64-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, clamp to fit in signed 32-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_86">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  if (i &lt; 2) {
    s64 temp = (s64)b.dword[i] &gt;&gt; imm;
    dst.word[i] = clamp&lt;s64&gt;(temp, -2147483648, 2147483647);
  } else {
    s64 temp = (s64)a.dword[i - 2] &gt;&gt; imm;
    dst.word[i] = clamp&lt;s64&gt;(temp, -2147483648, 2147483647);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_86">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrani_wu_d-__m128i-a-__m128i-b-imm0_63-imm">__m128i __lsx_vssrani_wu_d (__m128i a, __m128i b, imm0_63 imm)</h2>
<h3 id="synopsis_87">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrani_wu_d (__m128i a, __m128i b, imm0_63 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vssrani.wu.d vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_87">Description</h3>
<p>Arithmetic right shift the signed 64-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, clamp to fit in unsigned 32-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_87">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  if (i &lt; 2) {
    s64 temp = (s64)b.dword[i] &gt;&gt; imm;
    dst.word[i] = clamp&lt;s64&gt;(temp, 0, 4294967295);
  } else {
    s64 temp = (s64)a.dword[i - 2] &gt;&gt; imm;
    dst.word[i] = clamp&lt;s64&gt;(temp, 0, 4294967295);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_87">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrani_d_q-__m128i-a-__m128i-b-imm0_127-imm">__m128i __lsx_vssrani_d_q (__m128i a, __m128i b, imm0_127 imm)</h2>
<h3 id="synopsis_88">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrani_d_q (__m128i a, __m128i b, imm0_127 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vssrani.d.q vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_88">Description</h3>
<p>Arithmetic right shift the signed 128-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, clamp to fit in signed 64-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_88">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  if (i &lt; 1) {
    s128 temp = (s128)b.qword[i] &gt;&gt; imm;
    dst.dword[i] = clamp&lt;s128&gt;(temp, -9223372036854775808, 9223372036854775807);
  } else {
    s128 temp = (s128)a.qword[i - 1] &gt;&gt; imm;
    dst.dword[i] = clamp&lt;s128&gt;(temp, -9223372036854775808, 9223372036854775807);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_88">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrani_du_q-__m128i-a-__m128i-b-imm0_127-imm">__m128i __lsx_vssrani_du_q (__m128i a, __m128i b, imm0_127 imm)</h2>
<h3 id="synopsis_89">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrani_du_q (__m128i a, __m128i b, imm0_127 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vssrani.du.q vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_89">Description</h3>
<p>Arithmetic right shift the signed 128-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, clamp to fit in unsigned 64-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_89">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  if (i &lt; 1) {
    s128 temp = (s128)b.qword[i] &gt;&gt; imm;
    dst.dword[i] = clamp&lt;s128&gt;(temp, 0, 18446744073709551615);
  } else {
    s128 temp = (s128)a.qword[i - 1] &gt;&gt; imm;
    dst.dword[i] = clamp&lt;s128&gt;(temp, 0, 18446744073709551615);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_89">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrarn_b_h-__m128i-a-__m128i-b">__m128i __lsx_vssrarn_b_h (__m128i a, __m128i b)</h2>
<h3 id="synopsis_90">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrarn_b_h (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vssrarn.b.h vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_90">Description</h3>
<p>Arithmetic right shift (with rounding) the signed 16-bit elements in <code>a</code> by elements in <code>b</code>, clamp to fit in signed 8-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_90">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  if (i &lt; 8) {
    s16 temp;
    if ((b.half[i] &amp; 15) == 0) {
      temp = (s16)a.half[i];
    } else {
      temp = ((s16)a.half[i] &gt;&gt; (b.half[i] &amp; 15)) +
             (((s16)a.half[i] &gt;&gt; ((b.half[i] &amp; 15) - 1)) &amp; 1);
    }
    dst.byte[i] = clamp&lt;s16&gt;(temp, -128, 127);
  } else {
    dst.byte[i] = 0;
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_90">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrarn_bu_h-__m128i-a-__m128i-b">__m128i __lsx_vssrarn_bu_h (__m128i a, __m128i b)</h2>
<h3 id="synopsis_91">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrarn_bu_h (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vssrarn.bu.h vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_91">Description</h3>
<p>Arithmetic right shift (with rounding) the signed 16-bit elements in <code>a</code> by elements in <code>b</code>, clamp to fit in unsigned 8-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_91">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  if (i &lt; 8) {
    s16 temp;
    if ((b.half[i] &amp; 15) == 0) {
      temp = (s16)a.half[i];
    } else {
      temp = ((s16)a.half[i] &gt;&gt; (b.half[i] &amp; 15)) +
             (((s16)a.half[i] &gt;&gt; ((b.half[i] &amp; 15) - 1)) &amp; 1);
    }
    dst.byte[i] = clamp&lt;s16&gt;(temp, 0, 255);
  } else {
    dst.byte[i] = 0;
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_91">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrarn_h_w-__m128i-a-__m128i-b">__m128i __lsx_vssrarn_h_w (__m128i a, __m128i b)</h2>
<h3 id="synopsis_92">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrarn_h_w (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vssrarn.h.w vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_92">Description</h3>
<p>Arithmetic right shift (with rounding) the signed 32-bit elements in <code>a</code> by elements in <code>b</code>, clamp to fit in signed 16-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_92">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  if (i &lt; 4) {
    s32 temp;
    if ((b.word[i] &amp; 31) == 0) {
      temp = (s32)a.word[i];
    } else {
      temp = ((s32)a.word[i] &gt;&gt; (b.word[i] &amp; 31)) +
             (((s32)a.word[i] &gt;&gt; ((b.word[i] &amp; 31) - 1)) &amp; 1);
    }
    dst.half[i] = clamp&lt;s32&gt;(temp, -32768, 32767);
  } else {
    dst.half[i] = 0;
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_92">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrarn_hu_w-__m128i-a-__m128i-b">__m128i __lsx_vssrarn_hu_w (__m128i a, __m128i b)</h2>
<h3 id="synopsis_93">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrarn_hu_w (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vssrarn.hu.w vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_93">Description</h3>
<p>Arithmetic right shift (with rounding) the signed 32-bit elements in <code>a</code> by elements in <code>b</code>, clamp to fit in unsigned 16-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_93">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  if (i &lt; 4) {
    s32 temp;
    if ((b.word[i] &amp; 31) == 0) {
      temp = (s32)a.word[i];
    } else {
      temp = ((s32)a.word[i] &gt;&gt; (b.word[i] &amp; 31)) +
             (((s32)a.word[i] &gt;&gt; ((b.word[i] &amp; 31) - 1)) &amp; 1);
    }
    dst.half[i] = clamp&lt;s32&gt;(temp, 0, 65535);
  } else {
    dst.half[i] = 0;
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_93">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrarn_w_d-__m128i-a-__m128i-b">__m128i __lsx_vssrarn_w_d (__m128i a, __m128i b)</h2>
<h3 id="synopsis_94">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrarn_w_d (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vssrarn.w.d vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_94">Description</h3>
<p>Arithmetic right shift (with rounding) the signed 64-bit elements in <code>a</code> by elements in <code>b</code>, clamp to fit in signed 32-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_94">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  if (i &lt; 2) {
    s64 temp;
    if ((b.dword[i] &amp; 63) == 0) {
      temp = (s64)a.dword[i];
    } else {
      temp = ((s64)a.dword[i] &gt;&gt; (b.dword[i] &amp; 63)) +
             (((s64)a.dword[i] &gt;&gt; ((b.dword[i] &amp; 63) - 1)) &amp; 1);
    }
    dst.word[i] = clamp&lt;s64&gt;(temp, -2147483648, 2147483647);
  } else {
    dst.word[i] = 0;
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_94">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrarn_wu_d-__m128i-a-__m128i-b">__m128i __lsx_vssrarn_wu_d (__m128i a, __m128i b)</h2>
<h3 id="synopsis_95">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrarn_wu_d (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vssrarn.wu.d vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_95">Description</h3>
<p>Arithmetic right shift (with rounding) the signed 64-bit elements in <code>a</code> by elements in <code>b</code>, clamp to fit in unsigned 32-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_95">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  if (i &lt; 2) {
    s64 temp;
    if ((b.dword[i] &amp; 63) == 0) {
      temp = (s64)a.dword[i];
    } else {
      temp = ((s64)a.dword[i] &gt;&gt; (b.dword[i] &amp; 63)) +
             (((s64)a.dword[i] &gt;&gt; ((b.dword[i] &amp; 63) - 1)) &amp; 1);
    }
    dst.word[i] = clamp&lt;s64&gt;(temp, 0, 4294967295);
  } else {
    dst.word[i] = 0;
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_95">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrarni_b_h-__m128i-a-__m128i-b-imm0_15-imm">__m128i __lsx_vssrarni_b_h (__m128i a, __m128i b, imm0_15 imm)</h2>
<h3 id="synopsis_96">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrarni_b_h (__m128i a, __m128i b, imm0_15 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vssrarni.b.h vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_96">Description</h3>
<p>Arithmetic right shift (with rounding) the signed 16-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, clamp to fit in signed 8-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_96">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  if (i &lt; 8) {
    s16 temp;
    if (imm == 0) {
      temp = (s16)b.half[i];
    } else {
      temp = ((s16)b.half[i] &gt;&gt; imm) + (((s16)b.half[i] &gt;&gt; (imm - 1)) &amp; 1);
    }
    dst.byte[i] = clamp&lt;s16&gt;(temp, -128, 127);
  } else {
    s16 temp;
    if (imm == 0) {
      temp = (s16)a.half[i - 8];
    } else {
      temp =
          ((s16)a.half[i - 8] &gt;&gt; imm) + (((s16)a.half[i - 8] &gt;&gt; (imm - 1)) &amp; 1);
    }
    dst.byte[i] = clamp&lt;s16&gt;(temp, -128, 127);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_96">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrarni_bu_h-__m128i-a-__m128i-b-imm0_15-imm">__m128i __lsx_vssrarni_bu_h (__m128i a, __m128i b, imm0_15 imm)</h2>
<h3 id="synopsis_97">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrarni_bu_h (__m128i a, __m128i b, imm0_15 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vssrarni.bu.h vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_97">Description</h3>
<p>Arithmetic right shift (with rounding) the signed 16-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, clamp to fit in unsigned 8-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_97">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  if (i &lt; 8) {
    s16 temp;
    if (imm == 0) {
      temp = (s16)b.half[i];
    } else {
      temp = ((s16)b.half[i] &gt;&gt; imm) + (((s16)b.half[i] &gt;&gt; (imm - 1)) &amp; 1);
    }
    dst.byte[i] = clamp&lt;s16&gt;(temp, 0, 255);
  } else {
    s16 temp;
    if (imm == 0) {
      temp = (s16)a.half[i - 8];
    } else {
      temp =
          ((s16)a.half[i - 8] &gt;&gt; imm) + (((s16)a.half[i - 8] &gt;&gt; (imm - 1)) &amp; 1);
    }
    dst.byte[i] = clamp&lt;s16&gt;(temp, 0, 255);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_97">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrarni_h_w-__m128i-a-__m128i-b-imm0_31-imm">__m128i __lsx_vssrarni_h_w (__m128i a, __m128i b, imm0_31 imm)</h2>
<h3 id="synopsis_98">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrarni_h_w (__m128i a, __m128i b, imm0_31 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vssrarni.h.w vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_98">Description</h3>
<p>Arithmetic right shift (with rounding) the signed 32-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, clamp to fit in signed 16-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_98">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  if (i &lt; 4) {
    s32 temp;
    if (imm == 0) {
      temp = (s32)b.word[i];
    } else {
      temp = ((s32)b.word[i] &gt;&gt; imm) + (((s32)b.word[i] &gt;&gt; (imm - 1)) &amp; 1);
    }
    dst.half[i] = clamp&lt;s32&gt;(temp, -32768, 32767);
  } else {
    s32 temp;
    if (imm == 0) {
      temp = (s32)a.word[i - 4];
    } else {
      temp =
          ((s32)a.word[i - 4] &gt;&gt; imm) + (((s32)a.word[i - 4] &gt;&gt; (imm - 1)) &amp; 1);
    }
    dst.half[i] = clamp&lt;s32&gt;(temp, -32768, 32767);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_98">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrarni_hu_w-__m128i-a-__m128i-b-imm0_31-imm">__m128i __lsx_vssrarni_hu_w (__m128i a, __m128i b, imm0_31 imm)</h2>
<h3 id="synopsis_99">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrarni_hu_w (__m128i a, __m128i b, imm0_31 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vssrarni.hu.w vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_99">Description</h3>
<p>Arithmetic right shift (with rounding) the signed 32-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, clamp to fit in unsigned 16-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_99">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  if (i &lt; 4) {
    s32 temp;
    if (imm == 0) {
      temp = (s32)b.word[i];
    } else {
      temp = ((s32)b.word[i] &gt;&gt; imm) + (((s32)b.word[i] &gt;&gt; (imm - 1)) &amp; 1);
    }
    dst.half[i] = clamp&lt;s32&gt;(temp, 0, 65535);
  } else {
    s32 temp;
    if (imm == 0) {
      temp = (s32)a.word[i - 4];
    } else {
      temp =
          ((s32)a.word[i - 4] &gt;&gt; imm) + (((s32)a.word[i - 4] &gt;&gt; (imm - 1)) &amp; 1);
    }
    dst.half[i] = clamp&lt;s32&gt;(temp, 0, 65535);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_99">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrarni_w_d-__m128i-a-__m128i-b-imm0_63-imm">__m128i __lsx_vssrarni_w_d (__m128i a, __m128i b, imm0_63 imm)</h2>
<h3 id="synopsis_100">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrarni_w_d (__m128i a, __m128i b, imm0_63 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vssrarni.w.d vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_100">Description</h3>
<p>Arithmetic right shift (with rounding) the signed 64-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, clamp to fit in signed 32-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_100">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  if (i &lt; 2) {
    s64 temp;
    if (imm == 0) {
      temp = (s64)b.dword[i];
    } else {
      temp = ((s64)b.dword[i] &gt;&gt; imm) + (((s64)b.dword[i] &gt;&gt; (imm - 1)) &amp; 1);
    }
    dst.word[i] = clamp&lt;s64&gt;(temp, -2147483648, 2147483647);
  } else {
    s64 temp;
    if (imm == 0) {
      temp = (s64)a.dword[i - 2];
    } else {
      temp = ((s64)a.dword[i - 2] &gt;&gt; imm) +
             (((s64)a.dword[i - 2] &gt;&gt; (imm - 1)) &amp; 1);
    }
    dst.word[i] = clamp&lt;s64&gt;(temp, -2147483648, 2147483647);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_100">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrarni_wu_d-__m128i-a-__m128i-b-imm0_63-imm">__m128i __lsx_vssrarni_wu_d (__m128i a, __m128i b, imm0_63 imm)</h2>
<h3 id="synopsis_101">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrarni_wu_d (__m128i a, __m128i b, imm0_63 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vssrarni.wu.d vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_101">Description</h3>
<p>Arithmetic right shift (with rounding) the signed 64-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, clamp to fit in unsigned 32-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_101">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  if (i &lt; 2) {
    s64 temp;
    if (imm == 0) {
      temp = (s64)b.dword[i];
    } else {
      temp = ((s64)b.dword[i] &gt;&gt; imm) + (((s64)b.dword[i] &gt;&gt; (imm - 1)) &amp; 1);
    }
    dst.word[i] = clamp&lt;s64&gt;(temp, 0, 4294967295);
  } else {
    s64 temp;
    if (imm == 0) {
      temp = (s64)a.dword[i - 2];
    } else {
      temp = ((s64)a.dword[i - 2] &gt;&gt; imm) +
             (((s64)a.dword[i - 2] &gt;&gt; (imm - 1)) &amp; 1);
    }
    dst.word[i] = clamp&lt;s64&gt;(temp, 0, 4294967295);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_101">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrarni_d_q-__m128i-a-__m128i-b-imm0_127-imm">__m128i __lsx_vssrarni_d_q (__m128i a, __m128i b, imm0_127 imm)</h2>
<h3 id="synopsis_102">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrarni_d_q (__m128i a, __m128i b, imm0_127 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vssrarni.d.q vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_102">Description</h3>
<p>Arithmetic right shift (with rounding) the signed 128-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, clamp to fit in signed 64-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_102">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  if (i &lt; 1) {
    s128 temp;
    if (imm == 0) {
      temp = (s128)b.qword[i];
    } else {
      temp = ((s128)b.qword[i] &gt;&gt; imm) + (((s128)b.qword[i] &gt;&gt; (imm - 1)) &amp; 1);
    }
    dst.dword[i] = clamp&lt;s128&gt;(temp, -9223372036854775808, 9223372036854775807);
  } else {
    s128 temp;
    if (imm == 0) {
      temp = (s128)a.qword[i - 1];
    } else {
      temp = ((s128)a.qword[i - 1] &gt;&gt; imm) +
             (((s128)a.qword[i - 1] &gt;&gt; (imm - 1)) &amp; 1);
    }
    dst.dword[i] = clamp&lt;s128&gt;(temp, -9223372036854775808, 9223372036854775807);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_102">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrarni_du_q-__m128i-a-__m128i-b-imm0_127-imm">__m128i __lsx_vssrarni_du_q (__m128i a, __m128i b, imm0_127 imm)</h2>
<h3 id="synopsis_103">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrarni_du_q (__m128i a, __m128i b, imm0_127 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vssrarni.du.q vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_103">Description</h3>
<p>Arithmetic right shift (with rounding) the signed 128-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, clamp to fit in unsigned 64-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_103">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  if (i &lt; 1) {
    s128 temp;
    if (imm == 0) {
      temp = (s128)b.qword[i];
    } else {
      temp = ((s128)b.qword[i] &gt;&gt; imm) + (((s128)b.qword[i] &gt;&gt; (imm - 1)) &amp; 1);
    }
    dst.dword[i] = clamp&lt;s128&gt;(temp, 0, 18446744073709551615);
  } else {
    s128 temp;
    if (imm == 0) {
      temp = (s128)a.qword[i - 1];
    } else {
      temp = ((s128)a.qword[i - 1] &gt;&gt; imm) +
             (((s128)a.qword[i - 1] &gt;&gt; (imm - 1)) &amp; 1);
    }
    dst.dword[i] = clamp&lt;s128&gt;(temp, 0, 18446744073709551615);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_103">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrln_b_h-__m128i-a-__m128i-b">__m128i __lsx_vssrln_b_h (__m128i a, __m128i b)</h2>
<h3 id="synopsis_104">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrln_b_h (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vssrln.b.h vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_104">Description</h3>
<p>Logical right shift the unsigned 16-bit elements in <code>a</code> by elements in <code>b</code>, clamp to fit in signed 8-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_104">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  if (i &lt; 8) {
    u16 temp = (u16)a.half[i] &gt;&gt; (b.half[i] &amp; 15);
    dst.byte[i] = clamp&lt;u16&gt;(temp, 0, 127);
  } else {
    dst.byte[i] = 0;
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_104">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrln_bu_h-__m128i-a-__m128i-b">__m128i __lsx_vssrln_bu_h (__m128i a, __m128i b)</h2>
<h3 id="synopsis_105">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrln_bu_h (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vssrln.bu.h vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_105">Description</h3>
<p>Logical right shift the unsigned 16-bit elements in <code>a</code> by elements in <code>b</code>, clamp to fit in unsigned 8-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_105">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  if (i &lt; 8) {
    u16 temp = (u16)a.half[i] &gt;&gt; (b.half[i] &amp; 15);
    dst.byte[i] = clamp&lt;u16&gt;(temp, 0, 255);
  } else {
    dst.byte[i] = 0;
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_105">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrln_h_w-__m128i-a-__m128i-b">__m128i __lsx_vssrln_h_w (__m128i a, __m128i b)</h2>
<h3 id="synopsis_106">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrln_h_w (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vssrln.h.w vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_106">Description</h3>
<p>Logical right shift the unsigned 32-bit elements in <code>a</code> by elements in <code>b</code>, clamp to fit in signed 16-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_106">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  if (i &lt; 4) {
    u32 temp = (u32)a.word[i] &gt;&gt; (b.word[i] &amp; 31);
    dst.half[i] = clamp&lt;u32&gt;(temp, 0, 32767);
  } else {
    dst.half[i] = 0;
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_106">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrln_hu_w-__m128i-a-__m128i-b">__m128i __lsx_vssrln_hu_w (__m128i a, __m128i b)</h2>
<h3 id="synopsis_107">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrln_hu_w (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vssrln.hu.w vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_107">Description</h3>
<p>Logical right shift the unsigned 32-bit elements in <code>a</code> by elements in <code>b</code>, clamp to fit in unsigned 16-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_107">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  if (i &lt; 4) {
    u32 temp = (u32)a.word[i] &gt;&gt; (b.word[i] &amp; 31);
    dst.half[i] = clamp&lt;u32&gt;(temp, 0, 65535);
  } else {
    dst.half[i] = 0;
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_107">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrln_w_d-__m128i-a-__m128i-b">__m128i __lsx_vssrln_w_d (__m128i a, __m128i b)</h2>
<h3 id="synopsis_108">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrln_w_d (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vssrln.w.d vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_108">Description</h3>
<p>Logical right shift the unsigned 64-bit elements in <code>a</code> by elements in <code>b</code>, clamp to fit in signed 32-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_108">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  if (i &lt; 2) {
    u64 temp = (u64)a.dword[i] &gt;&gt; (b.dword[i] &amp; 63);
    dst.word[i] = clamp&lt;u64&gt;(temp, 0, 2147483647);
  } else {
    dst.word[i] = 0;
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_108">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrln_wu_d-__m128i-a-__m128i-b">__m128i __lsx_vssrln_wu_d (__m128i a, __m128i b)</h2>
<h3 id="synopsis_109">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrln_wu_d (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vssrln.wu.d vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_109">Description</h3>
<p>Logical right shift the unsigned 64-bit elements in <code>a</code> by elements in <code>b</code>, clamp to fit in unsigned 32-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_109">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  if (i &lt; 2) {
    u64 temp = (u64)a.dword[i] &gt;&gt; (b.dword[i] &amp; 63);
    dst.word[i] = clamp&lt;u64&gt;(temp, 0, 4294967295);
  } else {
    dst.word[i] = 0;
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_109">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrlni_b_h-__m128i-a-__m128i-b-imm0_15-imm">__m128i __lsx_vssrlni_b_h (__m128i a, __m128i b, imm0_15 imm)</h2>
<h3 id="synopsis_110">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrlni_b_h (__m128i a, __m128i b, imm0_15 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vssrlni.b.h vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_110">Description</h3>
<p>Logical right shift the unsigned 16-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, clamp to fit in signed 8-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_110">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  if (i &lt; 8) {
    u16 temp = (u16)b.half[i] &gt;&gt; imm;
    dst.byte[i] = clamp&lt;u16&gt;(temp, 0, 127);
  } else {
    u16 temp = (u16)a.half[i - 8] &gt;&gt; imm;
    dst.byte[i] = clamp&lt;u16&gt;(temp, 0, 127);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_110">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrlni_bu_h-__m128i-a-__m128i-b-imm0_15-imm">__m128i __lsx_vssrlni_bu_h (__m128i a, __m128i b, imm0_15 imm)</h2>
<h3 id="synopsis_111">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrlni_bu_h (__m128i a, __m128i b, imm0_15 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vssrlni.bu.h vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_111">Description</h3>
<p>Logical right shift the unsigned 16-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, clamp to fit in unsigned 8-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_111">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  if (i &lt; 8) {
    u16 temp = (u16)b.half[i] &gt;&gt; imm;
    dst.byte[i] = clamp&lt;u16&gt;(temp, 0, 255);
  } else {
    u16 temp = (u16)a.half[i - 8] &gt;&gt; imm;
    dst.byte[i] = clamp&lt;u16&gt;(temp, 0, 255);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_111">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrlni_h_w-__m128i-a-__m128i-b-imm0_31-imm">__m128i __lsx_vssrlni_h_w (__m128i a, __m128i b, imm0_31 imm)</h2>
<h3 id="synopsis_112">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrlni_h_w (__m128i a, __m128i b, imm0_31 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vssrlni.h.w vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_112">Description</h3>
<p>Logical right shift the unsigned 32-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, clamp to fit in signed 16-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_112">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  if (i &lt; 4) {
    u32 temp = (u32)b.word[i] &gt;&gt; imm;
    dst.half[i] = clamp&lt;u32&gt;(temp, 0, 32767);
  } else {
    u32 temp = (u32)a.word[i - 4] &gt;&gt; imm;
    dst.half[i] = clamp&lt;u32&gt;(temp, 0, 32767);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_112">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrlni_hu_w-__m128i-a-__m128i-b-imm0_31-imm">__m128i __lsx_vssrlni_hu_w (__m128i a, __m128i b, imm0_31 imm)</h2>
<h3 id="synopsis_113">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrlni_hu_w (__m128i a, __m128i b, imm0_31 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vssrlni.hu.w vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_113">Description</h3>
<p>Logical right shift the unsigned 32-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, clamp to fit in unsigned 16-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_113">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  if (i &lt; 4) {
    u32 temp = (u32)b.word[i] &gt;&gt; imm;
    dst.half[i] = clamp&lt;u32&gt;(temp, 0, 65535);
  } else {
    u32 temp = (u32)a.word[i - 4] &gt;&gt; imm;
    dst.half[i] = clamp&lt;u32&gt;(temp, 0, 65535);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_113">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrlni_w_d-__m128i-a-__m128i-b-imm0_63-imm">__m128i __lsx_vssrlni_w_d (__m128i a, __m128i b, imm0_63 imm)</h2>
<h3 id="synopsis_114">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrlni_w_d (__m128i a, __m128i b, imm0_63 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vssrlni.w.d vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_114">Description</h3>
<p>Logical right shift the unsigned 64-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, clamp to fit in signed 32-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_114">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  if (i &lt; 2) {
    u64 temp = (u64)b.dword[i] &gt;&gt; imm;
    dst.word[i] = clamp&lt;u64&gt;(temp, 0, 2147483647);
  } else {
    u64 temp = (u64)a.dword[i - 2] &gt;&gt; imm;
    dst.word[i] = clamp&lt;u64&gt;(temp, 0, 2147483647);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_114">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrlni_wu_d-__m128i-a-__m128i-b-imm0_63-imm">__m128i __lsx_vssrlni_wu_d (__m128i a, __m128i b, imm0_63 imm)</h2>
<h3 id="synopsis_115">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrlni_wu_d (__m128i a, __m128i b, imm0_63 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vssrlni.wu.d vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_115">Description</h3>
<p>Logical right shift the unsigned 64-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, clamp to fit in unsigned 32-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_115">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  if (i &lt; 2) {
    u64 temp = (u64)b.dword[i] &gt;&gt; imm;
    dst.word[i] = clamp&lt;u64&gt;(temp, 0, 4294967295);
  } else {
    u64 temp = (u64)a.dword[i - 2] &gt;&gt; imm;
    dst.word[i] = clamp&lt;u64&gt;(temp, 0, 4294967295);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_115">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrlni_d_q-__m128i-a-__m128i-b-imm0_127-imm">__m128i __lsx_vssrlni_d_q (__m128i a, __m128i b, imm0_127 imm)</h2>
<h3 id="synopsis_116">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrlni_d_q (__m128i a, __m128i b, imm0_127 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vssrlni.d.q vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_116">Description</h3>
<p>Logical right shift the unsigned 128-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, clamp to fit in signed 64-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_116">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  if (i &lt; 1) {
    u128 temp = (u128)b.qword[i] &gt;&gt; imm;
    dst.dword[i] = clamp&lt;u128&gt;(temp, 0, 9223372036854775807);
  } else {
    u128 temp = (u128)a.qword[i - 1] &gt;&gt; imm;
    dst.dword[i] = clamp&lt;u128&gt;(temp, 0, 9223372036854775807);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_116">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrlni_du_q-__m128i-a-__m128i-b-imm0_127-imm">__m128i __lsx_vssrlni_du_q (__m128i a, __m128i b, imm0_127 imm)</h2>
<h3 id="synopsis_117">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrlni_du_q (__m128i a, __m128i b, imm0_127 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vssrlni.du.q vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_117">Description</h3>
<p>Logical right shift the unsigned 128-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, clamp to fit in unsigned 64-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_117">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  if (i &lt; 1) {
    u128 temp = (u128)b.qword[i] &gt;&gt; imm;
    dst.dword[i] = clamp&lt;u128&gt;(temp, 0, 18446744073709551615);
  } else {
    u128 temp = (u128)a.qword[i - 1] &gt;&gt; imm;
    dst.dword[i] = clamp&lt;u128&gt;(temp, 0, 18446744073709551615);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_117">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrlrn_b_h-__m128i-a-__m128i-b">__m128i __lsx_vssrlrn_b_h (__m128i a, __m128i b)</h2>
<h3 id="synopsis_118">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrlrn_b_h (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vssrlrn.b.h vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_118">Description</h3>
<p>Logical right shift (with rounding) the unsigned 16-bit elements in <code>a</code> by elements in <code>b</code>, clamp to fit in signed 8-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_118">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  if (i &lt; 8) {
    u16 temp;
    if ((b.half[i] &amp; 15) == 0) {
      temp = (u16)a.half[i];
    } else {
      temp = ((u16)a.half[i] &gt;&gt; (b.half[i] &amp; 15)) +
             (((u16)a.half[i] &gt;&gt; ((b.half[i] &amp; 15) - 1)) &amp; 1);
    }
    dst.byte[i] = clamp&lt;u16&gt;(temp, 0, 127);
  } else {
    dst.byte[i] = 0;
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_118">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrlrn_bu_h-__m128i-a-__m128i-b">__m128i __lsx_vssrlrn_bu_h (__m128i a, __m128i b)</h2>
<h3 id="synopsis_119">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrlrn_bu_h (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vssrlrn.bu.h vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_119">Description</h3>
<p>Logical right shift (with rounding) the unsigned 16-bit elements in <code>a</code> by elements in <code>b</code>, clamp to fit in unsigned 8-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_119">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  if (i &lt; 8) {
    u16 temp;
    if ((b.half[i] &amp; 15) == 0) {
      temp = (u16)a.half[i];
    } else {
      temp = ((u16)a.half[i] &gt;&gt; (b.half[i] &amp; 15)) +
             (((u16)a.half[i] &gt;&gt; ((b.half[i] &amp; 15) - 1)) &amp; 1);
    }
    dst.byte[i] = clamp&lt;u16&gt;(temp, 0, 255);
  } else {
    dst.byte[i] = 0;
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_119">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrlrn_h_w-__m128i-a-__m128i-b">__m128i __lsx_vssrlrn_h_w (__m128i a, __m128i b)</h2>
<h3 id="synopsis_120">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrlrn_h_w (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vssrlrn.h.w vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_120">Description</h3>
<p>Logical right shift (with rounding) the unsigned 32-bit elements in <code>a</code> by elements in <code>b</code>, clamp to fit in signed 16-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_120">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  if (i &lt; 4) {
    u32 temp;
    if ((b.word[i] &amp; 31) == 0) {
      temp = (u32)a.word[i];
    } else {
      temp = ((u32)a.word[i] &gt;&gt; (b.word[i] &amp; 31)) +
             (((u32)a.word[i] &gt;&gt; ((b.word[i] &amp; 31) - 1)) &amp; 1);
    }
    dst.half[i] = clamp&lt;u32&gt;(temp, 0, 32767);
  } else {
    dst.half[i] = 0;
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_120">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrlrn_hu_w-__m128i-a-__m128i-b">__m128i __lsx_vssrlrn_hu_w (__m128i a, __m128i b)</h2>
<h3 id="synopsis_121">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrlrn_hu_w (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vssrlrn.hu.w vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_121">Description</h3>
<p>Logical right shift (with rounding) the unsigned 32-bit elements in <code>a</code> by elements in <code>b</code>, clamp to fit in unsigned 16-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_121">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  if (i &lt; 4) {
    u32 temp;
    if ((b.word[i] &amp; 31) == 0) {
      temp = (u32)a.word[i];
    } else {
      temp = ((u32)a.word[i] &gt;&gt; (b.word[i] &amp; 31)) +
             (((u32)a.word[i] &gt;&gt; ((b.word[i] &amp; 31) - 1)) &amp; 1);
    }
    dst.half[i] = clamp&lt;u32&gt;(temp, 0, 65535);
  } else {
    dst.half[i] = 0;
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_121">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrlrn_w_d-__m128i-a-__m128i-b">__m128i __lsx_vssrlrn_w_d (__m128i a, __m128i b)</h2>
<h3 id="synopsis_122">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrlrn_w_d (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vssrlrn.w.d vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_122">Description</h3>
<p>Logical right shift (with rounding) the unsigned 64-bit elements in <code>a</code> by elements in <code>b</code>, clamp to fit in signed 32-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_122">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  if (i &lt; 2) {
    u64 temp;
    if ((b.dword[i] &amp; 63) == 0) {
      temp = (u64)a.dword[i];
    } else {
      temp = ((u64)a.dword[i] &gt;&gt; (b.dword[i] &amp; 63)) +
             (((u64)a.dword[i] &gt;&gt; ((b.dword[i] &amp; 63) - 1)) &amp; 1);
    }
    dst.word[i] = clamp&lt;u64&gt;(temp, 0, 2147483647);
  } else {
    dst.word[i] = 0;
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_122">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrlrn_wu_d-__m128i-a-__m128i-b">__m128i __lsx_vssrlrn_wu_d (__m128i a, __m128i b)</h2>
<h3 id="synopsis_123">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrlrn_wu_d (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vssrlrn.wu.d vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_123">Description</h3>
<p>Logical right shift (with rounding) the unsigned 64-bit elements in <code>a</code> by elements in <code>b</code>, clamp to fit in unsigned 32-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_123">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  if (i &lt; 2) {
    u64 temp;
    if ((b.dword[i] &amp; 63) == 0) {
      temp = (u64)a.dword[i];
    } else {
      temp = ((u64)a.dword[i] &gt;&gt; (b.dword[i] &amp; 63)) +
             (((u64)a.dword[i] &gt;&gt; ((b.dword[i] &amp; 63) - 1)) &amp; 1);
    }
    dst.word[i] = clamp&lt;u64&gt;(temp, 0, 4294967295);
  } else {
    dst.word[i] = 0;
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_123">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrlrni_b_h-__m128i-a-__m128i-b-imm0_15-imm">__m128i __lsx_vssrlrni_b_h (__m128i a, __m128i b, imm0_15 imm)</h2>
<h3 id="synopsis_124">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrlrni_b_h (__m128i a, __m128i b, imm0_15 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vssrlrni.b.h vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_124">Description</h3>
<p>Logical right shift (with rounding) the unsigned 16-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, clamp to fit in signed 8-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_124">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  if (i &lt; 8) {
    u16 temp;
    if (imm == 0) {
      temp = (u16)b.half[i];
    } else {
      temp = ((u16)b.half[i] &gt;&gt; imm) + (((u16)b.half[i] &gt;&gt; (imm - 1)) &amp; 1);
    }
    dst.byte[i] = clamp&lt;u16&gt;(temp, 0, 127);
  } else {
    u16 temp;
    if (imm == 0) {
      temp = (u16)a.half[i - 8];
    } else {
      temp =
          ((u16)a.half[i - 8] &gt;&gt; imm) + (((u16)a.half[i - 8] &gt;&gt; (imm - 1)) &amp; 1);
    }
    dst.byte[i] = clamp&lt;u16&gt;(temp, 0, 127);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_124">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrlrni_bu_h-__m128i-a-__m128i-b-imm0_15-imm">__m128i __lsx_vssrlrni_bu_h (__m128i a, __m128i b, imm0_15 imm)</h2>
<h3 id="synopsis_125">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrlrni_bu_h (__m128i a, __m128i b, imm0_15 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vssrlrni.bu.h vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_125">Description</h3>
<p>Logical right shift (with rounding) the unsigned 16-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, clamp to fit in unsigned 8-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_125">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  if (i &lt; 8) {
    u16 temp;
    if (imm == 0) {
      temp = (u16)b.half[i];
    } else {
      temp = ((u16)b.half[i] &gt;&gt; imm) + (((u16)b.half[i] &gt;&gt; (imm - 1)) &amp; 1);
    }
    dst.byte[i] = clamp&lt;u16&gt;(temp, 0, 255);
  } else {
    u16 temp;
    if (imm == 0) {
      temp = (u16)a.half[i - 8];
    } else {
      temp =
          ((u16)a.half[i - 8] &gt;&gt; imm) + (((u16)a.half[i - 8] &gt;&gt; (imm - 1)) &amp; 1);
    }
    dst.byte[i] = clamp&lt;u16&gt;(temp, 0, 255);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_125">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrlrni_h_w-__m128i-a-__m128i-b-imm0_31-imm">__m128i __lsx_vssrlrni_h_w (__m128i a, __m128i b, imm0_31 imm)</h2>
<h3 id="synopsis_126">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrlrni_h_w (__m128i a, __m128i b, imm0_31 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vssrlrni.h.w vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_126">Description</h3>
<p>Logical right shift (with rounding) the unsigned 32-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, clamp to fit in signed 16-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_126">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  if (i &lt; 4) {
    u32 temp;
    if (imm == 0) {
      temp = (u32)b.word[i];
    } else {
      temp = ((u32)b.word[i] &gt;&gt; imm) + (((u32)b.word[i] &gt;&gt; (imm - 1)) &amp; 1);
    }
    dst.half[i] = clamp&lt;u32&gt;(temp, 0, 32767);
  } else {
    u32 temp;
    if (imm == 0) {
      temp = (u32)a.word[i - 4];
    } else {
      temp =
          ((u32)a.word[i - 4] &gt;&gt; imm) + (((u32)a.word[i - 4] &gt;&gt; (imm - 1)) &amp; 1);
    }
    dst.half[i] = clamp&lt;u32&gt;(temp, 0, 32767);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_126">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrlrni_hu_w-__m128i-a-__m128i-b-imm0_31-imm">__m128i __lsx_vssrlrni_hu_w (__m128i a, __m128i b, imm0_31 imm)</h2>
<h3 id="synopsis_127">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrlrni_hu_w (__m128i a, __m128i b, imm0_31 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vssrlrni.hu.w vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_127">Description</h3>
<p>Logical right shift (with rounding) the unsigned 32-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, clamp to fit in unsigned 16-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_127">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  if (i &lt; 4) {
    u32 temp;
    if (imm == 0) {
      temp = (u32)b.word[i];
    } else {
      temp = ((u32)b.word[i] &gt;&gt; imm) + (((u32)b.word[i] &gt;&gt; (imm - 1)) &amp; 1);
    }
    dst.half[i] = clamp&lt;u32&gt;(temp, 0, 65535);
  } else {
    u32 temp;
    if (imm == 0) {
      temp = (u32)a.word[i - 4];
    } else {
      temp =
          ((u32)a.word[i - 4] &gt;&gt; imm) + (((u32)a.word[i - 4] &gt;&gt; (imm - 1)) &amp; 1);
    }
    dst.half[i] = clamp&lt;u32&gt;(temp, 0, 65535);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_127">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrlrni_w_d-__m128i-a-__m128i-b-imm0_63-imm">__m128i __lsx_vssrlrni_w_d (__m128i a, __m128i b, imm0_63 imm)</h2>
<h3 id="synopsis_128">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrlrni_w_d (__m128i a, __m128i b, imm0_63 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vssrlrni.w.d vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_128">Description</h3>
<p>Logical right shift (with rounding) the unsigned 64-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, clamp to fit in signed 32-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_128">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  if (i &lt; 2) {
    u64 temp;
    if (imm == 0) {
      temp = (u64)b.dword[i];
    } else {
      temp = ((u64)b.dword[i] &gt;&gt; imm) + (((u64)b.dword[i] &gt;&gt; (imm - 1)) &amp; 1);
    }
    dst.word[i] = clamp&lt;u64&gt;(temp, 0, 2147483647);
  } else {
    u64 temp;
    if (imm == 0) {
      temp = (u64)a.dword[i - 2];
    } else {
      temp = ((u64)a.dword[i - 2] &gt;&gt; imm) +
             (((u64)a.dword[i - 2] &gt;&gt; (imm - 1)) &amp; 1);
    }
    dst.word[i] = clamp&lt;u64&gt;(temp, 0, 2147483647);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_128">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrlrni_wu_d-__m128i-a-__m128i-b-imm0_63-imm">__m128i __lsx_vssrlrni_wu_d (__m128i a, __m128i b, imm0_63 imm)</h2>
<h3 id="synopsis_129">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrlrni_wu_d (__m128i a, __m128i b, imm0_63 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vssrlrni.wu.d vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_129">Description</h3>
<p>Logical right shift (with rounding) the unsigned 64-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, clamp to fit in unsigned 32-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_129">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  if (i &lt; 2) {
    u64 temp;
    if (imm == 0) {
      temp = (u64)b.dword[i];
    } else {
      temp = ((u64)b.dword[i] &gt;&gt; imm) + (((u64)b.dword[i] &gt;&gt; (imm - 1)) &amp; 1);
    }
    dst.word[i] = clamp&lt;u64&gt;(temp, 0, 4294967295);
  } else {
    u64 temp;
    if (imm == 0) {
      temp = (u64)a.dword[i - 2];
    } else {
      temp = ((u64)a.dword[i - 2] &gt;&gt; imm) +
             (((u64)a.dword[i - 2] &gt;&gt; (imm - 1)) &amp; 1);
    }
    dst.word[i] = clamp&lt;u64&gt;(temp, 0, 4294967295);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_129">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>3</td>
<td>0.5(1/2)</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrlrni_d_q-__m128i-a-__m128i-b-imm0_127-imm">__m128i __lsx_vssrlrni_d_q (__m128i a, __m128i b, imm0_127 imm)</h2>
<h3 id="synopsis_130">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrlrni_d_q (__m128i a, __m128i b, imm0_127 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vssrlrni.d.q vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_130">Description</h3>
<p>Logical right shift (with rounding) the unsigned 128-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, clamp to fit in signed 64-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_130">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  if (i &lt; 1) {
    u128 temp;
    if (imm == 0) {
      temp = (u128)b.qword[i];
    } else {
      temp = ((u128)b.qword[i] &gt;&gt; imm) + (((u128)b.qword[i] &gt;&gt; (imm - 1)) &amp; 1);
    }
    dst.dword[i] = clamp&lt;u128&gt;(temp, 0, 9223372036854775807);
  } else {
    u128 temp;
    if (imm == 0) {
      temp = (u128)a.qword[i - 1];
    } else {
      temp = ((u128)a.qword[i - 1] &gt;&gt; imm) +
             (((u128)a.qword[i - 1] &gt;&gt; (imm - 1)) &amp; 1);
    }
    dst.dword[i] = clamp&lt;u128&gt;(temp, 0, 9223372036854775807);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_130">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vssrlrni_du_q-__m128i-a-__m128i-b-imm0_127-imm">__m128i __lsx_vssrlrni_du_q (__m128i a, __m128i b, imm0_127 imm)</h2>
<h3 id="synopsis_131">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vssrlrni_du_q (__m128i a, __m128i b, imm0_127 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vssrlrni.du.q vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_131">Description</h3>
<p>Logical right shift (with rounding) the unsigned 128-bit elements in <code>a</code> and <code>b</code> by <code>imm</code>, clamp to fit in unsigned 64-bit integer and store the result to <code>dst</code>.</p>
<h3 id="operation_131">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  if (i &lt; 1) {
    u128 temp;
    if (imm == 0) {
      temp = (u128)b.qword[i];
    } else {
      temp = ((u128)b.qword[i] &gt;&gt; imm) + (((u128)b.qword[i] &gt;&gt; (imm - 1)) &amp; 1);
    }
    dst.dword[i] = clamp&lt;u128&gt;(temp, 0, 18446744073709551615);
  } else {
    u128 temp;
    if (imm == 0) {
      temp = (u128)a.qword[i - 1];
    } else {
      temp = ((u128)a.qword[i - 1] &gt;&gt; imm) +
             (((u128)a.qword[i - 1] &gt;&gt; (imm - 1)) &amp; 1);
    }
    dst.dword[i] = clamp&lt;u128&gt;(temp, 0, 18446744073709551615);
  }
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_131">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>2</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vrotr_b-__m128i-a-__m128i-b">__m128i __lsx_vrotr_b (__m128i a, __m128i b)</h2>
<h3 id="synopsis_132">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vrotr_b (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vrotr.b vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_132">Description</h3>
<p>Rotate right the unsigned 8-bit elements in <code>a</code> by elements in <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_132">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.byte[i] =
      (a.byte[i] &gt;&gt; (b.byte[i] &amp; 0x7)) | (a.byte[i] &lt;&lt; (8 - (b.byte[i] &amp; 0x7)));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_132">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vrotr_h-__m128i-a-__m128i-b">__m128i __lsx_vrotr_h (__m128i a, __m128i b)</h2>
<h3 id="synopsis_133">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vrotr_h (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vrotr.h vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_133">Description</h3>
<p>Rotate right the unsigned 16-bit elements in <code>a</code> by elements in <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_133">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.half[i] = (a.half[i] &gt;&gt; (b.half[i] &amp; 0xf)) |
                (a.half[i] &lt;&lt; (16 - (b.half[i] &amp; 0xf)));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_133">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vrotr_w-__m128i-a-__m128i-b">__m128i __lsx_vrotr_w (__m128i a, __m128i b)</h2>
<h3 id="synopsis_134">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vrotr_w (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vrotr.w vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_134">Description</h3>
<p>Rotate right the unsigned 32-bit elements in <code>a</code> by elements in <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_134">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.word[i] = (a.word[i] &gt;&gt; (b.word[i] &amp; 0x1f)) |
                (a.word[i] &lt;&lt; (32 - (b.word[i] &amp; 0x1f)));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_134">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vrotr_d-__m128i-a-__m128i-b">__m128i __lsx_vrotr_d (__m128i a, __m128i b)</h2>
<h3 id="synopsis_135">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vrotr_d (__m128i a, __m128i b)
#include &lt;lsxintrin.h&gt;
Instruction: vrotr.d vr, vr, vr
CPU Flags: LSX
</code></pre>
<h3 id="description_135">Description</h3>
<p>Rotate right the unsigned 64-bit elements in <code>a</code> by elements in <code>b</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_135">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.dword[i] = (a.dword[i] &gt;&gt; (b.dword[i] &amp; 0x3f)) |
                 (a.dword[i] &lt;&lt; (64 - (b.dword[i] &amp; 0x3f)));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_135">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vrotri_b-__m128i-a-imm0_7-imm">__m128i __lsx_vrotri_b (__m128i a, imm0_7 imm)</h2>
<h3 id="synopsis_136">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vrotri_b (__m128i a, imm0_7 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vrotri.b vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_136">Description</h3>
<p>Rotate right the unsigned 8-bit elements in <code>a</code> by <code>imm</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_136">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 16; i++) {
  dst.byte[i] = (a.byte[i] &gt;&gt; imm) | (a.byte[i] &lt;&lt; (8 - imm));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_136">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vrotri_h-__m128i-a-imm0_15-imm">__m128i __lsx_vrotri_h (__m128i a, imm0_15 imm)</h2>
<h3 id="synopsis_137">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vrotri_h (__m128i a, imm0_15 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vrotri.h vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_137">Description</h3>
<p>Rotate right the unsigned 16-bit elements in <code>a</code> by <code>imm</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_137">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 8; i++) {
  dst.half[i] = (a.half[i] &gt;&gt; imm) | (a.half[i] &lt;&lt; (16 - imm));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_137">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vrotri_w-__m128i-a-imm0_31-imm">__m128i __lsx_vrotri_w (__m128i a, imm0_31 imm)</h2>
<h3 id="synopsis_138">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vrotri_w (__m128i a, imm0_31 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vrotri.w vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_138">Description</h3>
<p>Rotate right the unsigned 32-bit elements in <code>a</code> by <code>imm</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_138">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 4; i++) {
  dst.word[i] = (a.word[i] &gt;&gt; imm) | (a.word[i] &lt;&lt; (32 - imm));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_138">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
<h2 id="__m128i-__lsx_vrotri_d-__m128i-a-imm0_63-imm">__m128i __lsx_vrotri_d (__m128i a, imm0_63 imm)</h2>
<h3 id="synopsis_139">Synopsis</h3>
<pre><code class="language-c++">__m128i __lsx_vrotri_d (__m128i a, imm0_63 imm)
#include &lt;lsxintrin.h&gt;
Instruction: vrotri.d vr, vr, imm
CPU Flags: LSX
</code></pre>
<h3 id="description_139">Description</h3>
<p>Rotate right the unsigned 64-bit elements in <code>a</code> by <code>imm</code>, store the result to <code>dst</code>.</p>
<h3 id="operation_139">Operation</h3>
<pre><code class="language-c++">for (int i = 0; i &lt; 2; i++) {
  dst.dword[i] = (a.dword[i] &gt;&gt; imm) | (a.dword[i] &lt;&lt; (64 - imm));
}
</code></pre>
<p>Tested on real machine.</p>
<h3 id="latency-and-throughput_139">Latency and Throughput</h3>
<table>
<thead>
<tr>
<th>CPU</th>
<th>µarch</th>
<th>Latency</th>
<th>Throughput (IPC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C5000</td>
<td>LA464</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3A6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>3C6000</td>
<td>LA664</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>2K1000LA</td>
<td>LA264</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>2K3000</td>
<td>LA364E</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
              
            </div>
          </div><footer>
    <div class="rst-footer-buttons" role="navigation" aria-label="Footer Navigation">
        <a href="../permutation/" class="btn btn-neutral float-left" title="Permutation"><span class="icon icon-circle-arrow-left"></span> Previous</a>
        <a href="../shuffling/" class="btn btn-neutral float-right" title="Shuffling">Next <span class="icon icon-circle-arrow-right"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <!-- Copyright etc -->
      <p>Copyright &copy; 2023-2025 Jiajie Chen</p>
  </div>

  Built with <a href="https://www.mkdocs.org/">MkDocs</a> using a <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>.
</footer>
          
        </div>
      </div>

    </section>

  </div>

  <div class="rst-versions" role="note" aria-label="Versions">
  <span class="rst-current-version" data-toggle="rst-current-version">
    
    
      <span><a href="../permutation/" style="color: #fcfcfc">&laquo; Previous</a></span>
    
    
      <span><a href="../shuffling/" style="color: #fcfcfc">Next &raquo;</a></span>
    
  </span>
</div>
    <script src="../../js/jquery-3.6.0.min.js"></script>
    <script>var base_url = "../..";</script>
    <script src="../../js/theme_extra.js"></script>
    <script src="../../js/theme.js"></script>
    <script>
        jQuery(function () {
            SphinxRtdTheme.Navigation.enable(true);
        });
    </script>

<script id="init-glightbox">const lightbox = GLightbox({"touchNavigation": true, "loop": false, "zoomable": true, "draggable": true, "openEffect": "zoom", "closeEffect": "zoom", "slideEffect": "slide"});
</script></body>
</html>
