Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec 17 18:21:44 2024
| Host         : eren running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file func_timing_summary_routed.rpt -pb func_timing_summary_routed.pb -rpx func_timing_summary_routed.rpx -warn_on_violation
| Design       : func
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.865        0.000                      0                  202        0.161        0.000                      0                  202        4.500        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               4.865        0.000                      0                  202        0.161        0.000                      0                  202        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        4.865ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.865ns  (required time - arrival time)
  Source:                 sqrt/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sqrt/x_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.868ns  (logic 2.253ns (46.278%)  route 2.615ns (53.721%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.720     5.323    sqrt/CLK
    SLICE_X7Y87          FDRE                                         r  sqrt/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  sqrt/y_reg[0]/Q
                         net (fo=4, routed)           0.651     6.430    sqrt/y[0]
    SLICE_X5Y87          LUT3 (Prop_lut3_I2_O)        0.124     6.554 r  sqrt/diff_carry_i_4/O
                         net (fo=1, routed)           0.000     6.554    sqrt/diff_carry_i_4_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.086 r  sqrt/diff_carry/CO[3]
                         net (fo=1, routed)           0.000     7.086    sqrt/diff_carry_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.420 r  sqrt/diff_carry__0/O[1]
                         net (fo=2, routed)           0.669     8.089    sqrt/diff[5]
    SLICE_X6Y87          LUT4 (Prop_lut4_I0_O)        0.303     8.392 r  sqrt/y1_carry_i_6/O
                         net (fo=1, routed)           0.000     8.392    sqrt/y1_carry_i_6_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.772 r  sqrt/y1_carry/CO[3]
                         net (fo=5, routed)           0.764     9.536    sqrt/y1_carry_n_0
    SLICE_X5Y86          LUT4 (Prop_lut4_I0_O)        0.124     9.660 r  sqrt/x[7]_i_1/O
                         net (fo=8, routed)           0.531    10.191    sqrt/x
    SLICE_X4Y86          FDRE                                         r  sqrt/x_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.598    15.021    sqrt/CLK
    SLICE_X4Y86          FDRE                                         r  sqrt/x_reg[4]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y86          FDRE (Setup_fdre_C_CE)      -0.205    15.056    sqrt/x_reg[4]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                  4.865    

Slack (MET) :             4.865ns  (required time - arrival time)
  Source:                 sqrt/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sqrt/x_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.868ns  (logic 2.253ns (46.278%)  route 2.615ns (53.721%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.720     5.323    sqrt/CLK
    SLICE_X7Y87          FDRE                                         r  sqrt/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  sqrt/y_reg[0]/Q
                         net (fo=4, routed)           0.651     6.430    sqrt/y[0]
    SLICE_X5Y87          LUT3 (Prop_lut3_I2_O)        0.124     6.554 r  sqrt/diff_carry_i_4/O
                         net (fo=1, routed)           0.000     6.554    sqrt/diff_carry_i_4_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.086 r  sqrt/diff_carry/CO[3]
                         net (fo=1, routed)           0.000     7.086    sqrt/diff_carry_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.420 r  sqrt/diff_carry__0/O[1]
                         net (fo=2, routed)           0.669     8.089    sqrt/diff[5]
    SLICE_X6Y87          LUT4 (Prop_lut4_I0_O)        0.303     8.392 r  sqrt/y1_carry_i_6/O
                         net (fo=1, routed)           0.000     8.392    sqrt/y1_carry_i_6_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.772 r  sqrt/y1_carry/CO[3]
                         net (fo=5, routed)           0.764     9.536    sqrt/y1_carry_n_0
    SLICE_X5Y86          LUT4 (Prop_lut4_I0_O)        0.124     9.660 r  sqrt/x[7]_i_1/O
                         net (fo=8, routed)           0.531    10.191    sqrt/x
    SLICE_X4Y86          FDRE                                         r  sqrt/x_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.598    15.021    sqrt/CLK
    SLICE_X4Y86          FDRE                                         r  sqrt/x_reg[5]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y86          FDRE (Setup_fdre_C_CE)      -0.205    15.056    sqrt/x_reg[5]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                  4.865    

Slack (MET) :             4.865ns  (required time - arrival time)
  Source:                 sqrt/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sqrt/x_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.868ns  (logic 2.253ns (46.278%)  route 2.615ns (53.721%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.720     5.323    sqrt/CLK
    SLICE_X7Y87          FDRE                                         r  sqrt/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  sqrt/y_reg[0]/Q
                         net (fo=4, routed)           0.651     6.430    sqrt/y[0]
    SLICE_X5Y87          LUT3 (Prop_lut3_I2_O)        0.124     6.554 r  sqrt/diff_carry_i_4/O
                         net (fo=1, routed)           0.000     6.554    sqrt/diff_carry_i_4_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.086 r  sqrt/diff_carry/CO[3]
                         net (fo=1, routed)           0.000     7.086    sqrt/diff_carry_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.420 r  sqrt/diff_carry__0/O[1]
                         net (fo=2, routed)           0.669     8.089    sqrt/diff[5]
    SLICE_X6Y87          LUT4 (Prop_lut4_I0_O)        0.303     8.392 r  sqrt/y1_carry_i_6/O
                         net (fo=1, routed)           0.000     8.392    sqrt/y1_carry_i_6_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.772 r  sqrt/y1_carry/CO[3]
                         net (fo=5, routed)           0.764     9.536    sqrt/y1_carry_n_0
    SLICE_X5Y86          LUT4 (Prop_lut4_I0_O)        0.124     9.660 r  sqrt/x[7]_i_1/O
                         net (fo=8, routed)           0.531    10.191    sqrt/x
    SLICE_X4Y86          FDRE                                         r  sqrt/x_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.598    15.021    sqrt/CLK
    SLICE_X4Y86          FDRE                                         r  sqrt/x_reg[6]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y86          FDRE (Setup_fdre_C_CE)      -0.205    15.056    sqrt/x_reg[6]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                  4.865    

Slack (MET) :             4.865ns  (required time - arrival time)
  Source:                 sqrt/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sqrt/x_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.868ns  (logic 2.253ns (46.278%)  route 2.615ns (53.721%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.720     5.323    sqrt/CLK
    SLICE_X7Y87          FDRE                                         r  sqrt/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  sqrt/y_reg[0]/Q
                         net (fo=4, routed)           0.651     6.430    sqrt/y[0]
    SLICE_X5Y87          LUT3 (Prop_lut3_I2_O)        0.124     6.554 r  sqrt/diff_carry_i_4/O
                         net (fo=1, routed)           0.000     6.554    sqrt/diff_carry_i_4_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.086 r  sqrt/diff_carry/CO[3]
                         net (fo=1, routed)           0.000     7.086    sqrt/diff_carry_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.420 r  sqrt/diff_carry__0/O[1]
                         net (fo=2, routed)           0.669     8.089    sqrt/diff[5]
    SLICE_X6Y87          LUT4 (Prop_lut4_I0_O)        0.303     8.392 r  sqrt/y1_carry_i_6/O
                         net (fo=1, routed)           0.000     8.392    sqrt/y1_carry_i_6_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.772 r  sqrt/y1_carry/CO[3]
                         net (fo=5, routed)           0.764     9.536    sqrt/y1_carry_n_0
    SLICE_X5Y86          LUT4 (Prop_lut4_I0_O)        0.124     9.660 r  sqrt/x[7]_i_1/O
                         net (fo=8, routed)           0.531    10.191    sqrt/x
    SLICE_X4Y86          FDRE                                         r  sqrt/x_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.598    15.021    sqrt/CLK
    SLICE_X4Y86          FDRE                                         r  sqrt/x_reg[7]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y86          FDRE (Setup_fdre_C_CE)      -0.205    15.056    sqrt/x_reg[7]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                  4.865    

Slack (MET) :             5.054ns  (required time - arrival time)
  Source:                 sqrt/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sqrt/x_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.680ns  (logic 2.253ns (48.140%)  route 2.427ns (51.860%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.720     5.323    sqrt/CLK
    SLICE_X7Y87          FDRE                                         r  sqrt/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  sqrt/y_reg[0]/Q
                         net (fo=4, routed)           0.651     6.430    sqrt/y[0]
    SLICE_X5Y87          LUT3 (Prop_lut3_I2_O)        0.124     6.554 r  sqrt/diff_carry_i_4/O
                         net (fo=1, routed)           0.000     6.554    sqrt/diff_carry_i_4_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.086 r  sqrt/diff_carry/CO[3]
                         net (fo=1, routed)           0.000     7.086    sqrt/diff_carry_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.420 r  sqrt/diff_carry__0/O[1]
                         net (fo=2, routed)           0.669     8.089    sqrt/diff[5]
    SLICE_X6Y87          LUT4 (Prop_lut4_I0_O)        0.303     8.392 r  sqrt/y1_carry_i_6/O
                         net (fo=1, routed)           0.000     8.392    sqrt/y1_carry_i_6_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.772 r  sqrt/y1_carry/CO[3]
                         net (fo=5, routed)           0.764     9.536    sqrt/y1_carry_n_0
    SLICE_X5Y86          LUT4 (Prop_lut4_I0_O)        0.124     9.660 r  sqrt/x[7]_i_1/O
                         net (fo=8, routed)           0.342    10.003    sqrt/x
    SLICE_X4Y85          FDRE                                         r  sqrt/x_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.598    15.021    sqrt/CLK
    SLICE_X4Y85          FDRE                                         r  sqrt/x_reg[0]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y85          FDRE (Setup_fdre_C_CE)      -0.205    15.056    sqrt/x_reg[0]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                  5.054    

Slack (MET) :             5.054ns  (required time - arrival time)
  Source:                 sqrt/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sqrt/x_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.680ns  (logic 2.253ns (48.140%)  route 2.427ns (51.860%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.720     5.323    sqrt/CLK
    SLICE_X7Y87          FDRE                                         r  sqrt/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  sqrt/y_reg[0]/Q
                         net (fo=4, routed)           0.651     6.430    sqrt/y[0]
    SLICE_X5Y87          LUT3 (Prop_lut3_I2_O)        0.124     6.554 r  sqrt/diff_carry_i_4/O
                         net (fo=1, routed)           0.000     6.554    sqrt/diff_carry_i_4_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.086 r  sqrt/diff_carry/CO[3]
                         net (fo=1, routed)           0.000     7.086    sqrt/diff_carry_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.420 r  sqrt/diff_carry__0/O[1]
                         net (fo=2, routed)           0.669     8.089    sqrt/diff[5]
    SLICE_X6Y87          LUT4 (Prop_lut4_I0_O)        0.303     8.392 r  sqrt/y1_carry_i_6/O
                         net (fo=1, routed)           0.000     8.392    sqrt/y1_carry_i_6_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.772 r  sqrt/y1_carry/CO[3]
                         net (fo=5, routed)           0.764     9.536    sqrt/y1_carry_n_0
    SLICE_X5Y86          LUT4 (Prop_lut4_I0_O)        0.124     9.660 r  sqrt/x[7]_i_1/O
                         net (fo=8, routed)           0.342    10.003    sqrt/x
    SLICE_X4Y85          FDRE                                         r  sqrt/x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.598    15.021    sqrt/CLK
    SLICE_X4Y85          FDRE                                         r  sqrt/x_reg[1]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y85          FDRE (Setup_fdre_C_CE)      -0.205    15.056    sqrt/x_reg[1]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                  5.054    

Slack (MET) :             5.054ns  (required time - arrival time)
  Source:                 sqrt/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sqrt/x_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.680ns  (logic 2.253ns (48.140%)  route 2.427ns (51.860%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.720     5.323    sqrt/CLK
    SLICE_X7Y87          FDRE                                         r  sqrt/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  sqrt/y_reg[0]/Q
                         net (fo=4, routed)           0.651     6.430    sqrt/y[0]
    SLICE_X5Y87          LUT3 (Prop_lut3_I2_O)        0.124     6.554 r  sqrt/diff_carry_i_4/O
                         net (fo=1, routed)           0.000     6.554    sqrt/diff_carry_i_4_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.086 r  sqrt/diff_carry/CO[3]
                         net (fo=1, routed)           0.000     7.086    sqrt/diff_carry_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.420 r  sqrt/diff_carry__0/O[1]
                         net (fo=2, routed)           0.669     8.089    sqrt/diff[5]
    SLICE_X6Y87          LUT4 (Prop_lut4_I0_O)        0.303     8.392 r  sqrt/y1_carry_i_6/O
                         net (fo=1, routed)           0.000     8.392    sqrt/y1_carry_i_6_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.772 r  sqrt/y1_carry/CO[3]
                         net (fo=5, routed)           0.764     9.536    sqrt/y1_carry_n_0
    SLICE_X5Y86          LUT4 (Prop_lut4_I0_O)        0.124     9.660 r  sqrt/x[7]_i_1/O
                         net (fo=8, routed)           0.342    10.003    sqrt/x
    SLICE_X4Y85          FDRE                                         r  sqrt/x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.598    15.021    sqrt/CLK
    SLICE_X4Y85          FDRE                                         r  sqrt/x_reg[2]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y85          FDRE (Setup_fdre_C_CE)      -0.205    15.056    sqrt/x_reg[2]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                  5.054    

Slack (MET) :             5.054ns  (required time - arrival time)
  Source:                 sqrt/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sqrt/x_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.680ns  (logic 2.253ns (48.140%)  route 2.427ns (51.860%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.720     5.323    sqrt/CLK
    SLICE_X7Y87          FDRE                                         r  sqrt/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  sqrt/y_reg[0]/Q
                         net (fo=4, routed)           0.651     6.430    sqrt/y[0]
    SLICE_X5Y87          LUT3 (Prop_lut3_I2_O)        0.124     6.554 r  sqrt/diff_carry_i_4/O
                         net (fo=1, routed)           0.000     6.554    sqrt/diff_carry_i_4_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.086 r  sqrt/diff_carry/CO[3]
                         net (fo=1, routed)           0.000     7.086    sqrt/diff_carry_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.420 r  sqrt/diff_carry__0/O[1]
                         net (fo=2, routed)           0.669     8.089    sqrt/diff[5]
    SLICE_X6Y87          LUT4 (Prop_lut4_I0_O)        0.303     8.392 r  sqrt/y1_carry_i_6/O
                         net (fo=1, routed)           0.000     8.392    sqrt/y1_carry_i_6_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.772 r  sqrt/y1_carry/CO[3]
                         net (fo=5, routed)           0.764     9.536    sqrt/y1_carry_n_0
    SLICE_X5Y86          LUT4 (Prop_lut4_I0_O)        0.124     9.660 r  sqrt/x[7]_i_1/O
                         net (fo=8, routed)           0.342    10.003    sqrt/x
    SLICE_X4Y85          FDRE                                         r  sqrt/x_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.598    15.021    sqrt/CLK
    SLICE_X4Y85          FDRE                                         r  sqrt/x_reg[3]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y85          FDRE (Setup_fdre_C_CE)      -0.205    15.056    sqrt/x_reg[3]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                  5.054    

Slack (MET) :             5.090ns  (required time - arrival time)
  Source:                 sqrt/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sqrt/y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 2.253ns (46.177%)  route 2.626ns (53.823%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.720     5.323    sqrt/CLK
    SLICE_X7Y87          FDRE                                         r  sqrt/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  sqrt/y_reg[0]/Q
                         net (fo=4, routed)           0.651     6.430    sqrt/y[0]
    SLICE_X5Y87          LUT3 (Prop_lut3_I2_O)        0.124     6.554 r  sqrt/diff_carry_i_4/O
                         net (fo=1, routed)           0.000     6.554    sqrt/diff_carry_i_4_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.086 r  sqrt/diff_carry/CO[3]
                         net (fo=1, routed)           0.000     7.086    sqrt/diff_carry_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.420 r  sqrt/diff_carry__0/O[1]
                         net (fo=2, routed)           0.669     8.089    sqrt/diff[5]
    SLICE_X6Y87          LUT4 (Prop_lut4_I0_O)        0.303     8.392 r  sqrt/y1_carry_i_6/O
                         net (fo=1, routed)           0.000     8.392    sqrt/y1_carry_i_6_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.772 r  sqrt/y1_carry/CO[3]
                         net (fo=5, routed)           1.305    10.078    sqrt/y1_carry_n_0
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124    10.202 r  sqrt/y[2]_i_1/O
                         net (fo=1, routed)           0.000    10.202    sqrt/y1_out[2]
    SLICE_X4Y87          FDRE                                         r  sqrt/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.599    15.022    sqrt/CLK
    SLICE_X4Y87          FDRE                                         r  sqrt/y_reg[2]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X4Y87          FDRE (Setup_fdre_C_D)        0.029    15.291    sqrt/y_reg[2]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                  5.090    

Slack (MET) :             5.110ns  (required time - arrival time)
  Source:                 sqrt/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sqrt/y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 2.279ns (46.462%)  route 2.626ns (53.538%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.720     5.323    sqrt/CLK
    SLICE_X7Y87          FDRE                                         r  sqrt/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  sqrt/y_reg[0]/Q
                         net (fo=4, routed)           0.651     6.430    sqrt/y[0]
    SLICE_X5Y87          LUT3 (Prop_lut3_I2_O)        0.124     6.554 r  sqrt/diff_carry_i_4/O
                         net (fo=1, routed)           0.000     6.554    sqrt/diff_carry_i_4_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.086 r  sqrt/diff_carry/CO[3]
                         net (fo=1, routed)           0.000     7.086    sqrt/diff_carry_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.420 r  sqrt/diff_carry__0/O[1]
                         net (fo=2, routed)           0.669     8.089    sqrt/diff[5]
    SLICE_X6Y87          LUT4 (Prop_lut4_I0_O)        0.303     8.392 r  sqrt/y1_carry_i_6/O
                         net (fo=1, routed)           0.000     8.392    sqrt/y1_carry_i_6_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.772 r  sqrt/y1_carry/CO[3]
                         net (fo=5, routed)           1.305    10.078    sqrt/y1_carry_n_0
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.150    10.228 r  sqrt/y[4]_i_1/O
                         net (fo=1, routed)           0.000    10.228    sqrt/y1_out[4]
    SLICE_X4Y87          FDRE                                         r  sqrt/y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.599    15.022    sqrt/CLK
    SLICE_X4Y87          FDRE                                         r  sqrt/y_reg[4]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X4Y87          FDRE (Setup_fdre_C_D)        0.075    15.337    sqrt/y_reg[4]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                  5.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mul/partial_result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mul/y_bo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.705%)  route 0.080ns (36.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.601     1.520    mul/CLK
    SLICE_X1Y87          FDRE                                         r  mul/partial_result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  mul/partial_result_reg[1]/Q
                         net (fo=3, routed)           0.080     1.742    mul/partial_result_reg[1]
    SLICE_X0Y87          FDRE                                         r  mul/y_bo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.873     2.038    mul/CLK
    SLICE_X0Y87          FDRE                                         r  mul/y_bo_reg[1]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.047     1.580    mul/y_bo_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mul/y_bo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_bo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.600     1.519    mul/CLK
    SLICE_X1Y86          FDRE                                         r  mul/y_bo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  mul/y_bo_reg[4]/Q
                         net (fo=1, routed)           0.110     1.770    mul_n_10
    SLICE_X1Y85          FDRE                                         r  y_bo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.872     2.037    clk_i_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  y_bo_reg[4]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.070     1.604    y_bo_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mul/partial_result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mul/y_bo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.753%)  route 0.112ns (44.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.602     1.521    mul/CLK
    SLICE_X1Y88          FDRE                                         r  mul/partial_result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  mul/partial_result_reg[5]/Q
                         net (fo=3, routed)           0.112     1.774    mul/partial_result_reg[5]
    SLICE_X3Y88          FDRE                                         r  mul/y_bo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.875     2.040    mul/CLK
    SLICE_X3Y88          FDRE                                         r  mul/y_bo_reg[5]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.070     1.607    mul/y_bo_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 mul/y_bo_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_bo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.585%)  route 0.104ns (42.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.601     1.520    mul/CLK
    SLICE_X0Y87          FDRE                                         r  mul/y_bo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  mul/y_bo_reg[1]/Q
                         net (fo=1, routed)           0.104     1.765    mul_n_13
    SLICE_X2Y87          FDRE                                         r  y_bo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.873     2.038    clk_i_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  y_bo_reg[1]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.052     1.587    y_bo_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 sqrt_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mul/b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.601     1.520    clk_i_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  sqrt_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  sqrt_b_reg[3]/Q
                         net (fo=1, routed)           0.100     1.784    mul/Q[3]
    SLICE_X4Y88          FDRE                                         r  mul/b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.872     2.037    mul/CLK
    SLICE_X4Y88          FDRE                                         r  mul/b_reg[3]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.066     1.602    mul/b_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 sqrt_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mul/b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.547%)  route 0.107ns (39.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.601     1.520    clk_i_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  sqrt_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  sqrt_b_reg[1]/Q
                         net (fo=1, routed)           0.107     1.791    mul/Q[1]
    SLICE_X4Y88          FDRE                                         r  mul/b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.872     2.037    mul/CLK
    SLICE_X4Y88          FDRE                                         r  mul/b_reg[1]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.070     1.606    mul/b_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 a_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mul/a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.600     1.519    clk_i_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  a_reg[6]/Q
                         net (fo=1, routed)           0.110     1.793    mul/a_reg[7]_0[6]
    SLICE_X3Y85          FDRE                                         r  mul/a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.872     2.037    mul/CLK
    SLICE_X3Y85          FDRE                                         r  mul/a_reg[6]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.070     1.604    mul/a_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 sqrt/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sqrt/y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.941%)  route 0.121ns (39.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.600     1.519    sqrt/CLK
    SLICE_X5Y87          FDRE                                         r  sqrt/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  sqrt/y_reg[5]/Q
                         net (fo=4, routed)           0.121     1.781    sqrt/y[5]
    SLICE_X4Y87          LUT3 (Prop_lut3_I2_O)        0.048     1.829 r  sqrt/y[4]_i_1/O
                         net (fo=1, routed)           0.000     1.829    sqrt/y1_out[4]
    SLICE_X4Y87          FDRE                                         r  sqrt/y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.870     2.035    sqrt/CLK
    SLICE_X4Y87          FDRE                                         r  sqrt/y_reg[4]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.107     1.639    sqrt/y_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 mul/partial_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mul/y_bo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.507%)  route 0.138ns (49.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.601     1.520    mul/CLK
    SLICE_X1Y87          FDRE                                         r  mul/partial_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  mul/partial_result_reg[3]/Q
                         net (fo=3, routed)           0.138     1.799    mul/partial_result_reg[3]
    SLICE_X0Y87          FDRE                                         r  mul/y_bo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.873     2.038    mul/CLK
    SLICE_X0Y87          FDRE                                         r  mul/y_bo_reg[3]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.076     1.609    mul/y_bo_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mul/a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.600     1.519    clk_i_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  a_reg[5]/Q
                         net (fo=1, routed)           0.112     1.795    mul/a_reg[7]_0[5]
    SLICE_X3Y86          FDRE                                         r  mul/a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.872     2.037    mul/CLK
    SLICE_X3Y86          FDRE                                         r  mul/a_reg[5]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.070     1.604    mul/a_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y85     FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y85     FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     a_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y89     a_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     a_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     a_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y84     a_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     a_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y84     a_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     a_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     a_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     a_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     b_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     mul/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     mul/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     mul/partial_result_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     mul/partial_result_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     mul/partial_result_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     mul/partial_result_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     a_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     a_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     b_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     b_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     b_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     b_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     b_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     b_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     y_bo_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     y_bo_reg[11]/C



