

Microchip MPLAB XC8 Assembler V2.36 build 20220127204148 
                                                                                               Tue Jan 31 16:41:04 2023

Microchip MPLAB XC8 C Compiler v2.36 (Free license) build 20220127204148 Og1 
     1                           	processor	18F45K50
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13  0000                     
    14                           ; Version 2.35
    15                           ; Generated 05/05/2021 GMT
    16                           ; 
    17                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution. Publication is not required when
    31                           ;        this file is used in an embedded application.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC18F45K50 Definitions
    47                           ; 
    48                           ; SFR Addresses
    49  0000                     _ADCON0bits	set	4034
    50  0000                     _ANSELAbits	set	3931
    51  0000                     _TRISAbits	set	3986
    52  0000                     _OSCCON	set	4051
    53  0000                     _TRISD	set	3989
    54  0000                     _TRISB	set	3987
    55  0000                     _LATB	set	3978
    56  0000                     _LATD	set	3980
    57  0000                     _ADCON2	set	4032
    58  0000                     _ADRESH	set	4036
    59  0000                     _ADCON0	set	4034
    60  0000                     _ADCON1	set	4033
    61                           
    62                           ; #config settings
    63                           
    64                           	psect	cinit
    65  007F7E                     __pcinit:
    66                           	callstack 0
    67  007F7E                     start_initialization:
    68                           	callstack 0
    69  007F7E                     __initialization:
    70                           	callstack 0
    71  007F7E                     end_of_initialization:
    72                           	callstack 0
    73  007F7E                     __end_of__initialization:
    74                           	callstack 0
    75  007F7E  0100               	movlb	0
    76  007F80  EFD4  F03F         	goto	_main	;jump to C main() function
    77                           
    78                           	psect	cstackCOMRAM
    79  000001                     __pcstackCOMRAM:
    80                           	callstack 0
    81  000001                     ??_main:
    82                           
    83                           ; 1 bytes @ 0x0
    84  000001                     	ds	1
    85                           
    86 ;;
    87 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
    88 ;;
    89 ;; *************** function _main *****************
    90 ;; Defined at:
    91 ;;		line 18 in file "maincode3.c"
    92 ;; Parameters:    Size  Location     Type
    93 ;;		None
    94 ;; Auto vars:     Size  Location     Type
    95 ;;		None
    96 ;; Return value:  Size  Location     Type
    97 ;;                  1    wreg      void 
    98 ;; Registers used:
    99 ;;		wreg, status,2, cstack
   100 ;; Tracked objects:
   101 ;;		On entry : 0/0
   102 ;;		On exit  : 0/0
   103 ;;		Unchanged: 0/0
   104 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   105 ;;      Params:         0       0       0       0       0       0       0       0       0
   106 ;;      Locals:         0       0       0       0       0       0       0       0       0
   107 ;;      Temps:          1       0       0       0       0       0       0       0       0
   108 ;;      Totals:         1       0       0       0       0       0       0       0       0
   109 ;;Total ram usage:        1 bytes
   110 ;; Hardware stack levels required when called: 1
   111 ;; This function calls:
   112 ;;		_configuro
   113 ;; This function is called by:
   114 ;;		Startup code after reset
   115 ;; This function uses a non-reentrant model
   116 ;;
   117                           
   118                           	psect	text0
   119  007FA8                     __ptext0:
   120                           	callstack 0
   121  007FA8                     _main:
   122                           	callstack 30
   123  007FA8                     
   124                           ;maincode3.c: 19:     configuro();
   125  007FA8  ECC2  F03F         	call	_configuro	;wreg free
   126  007FAC                     l731:
   127                           
   128                           ;maincode3.c: 21:         ADCON0 = 0x01;
   129  007FAC  0E01               	movlw	1
   130  007FAE  6EC2               	movwf	194,c	;volatile
   131  007FB0                     
   132                           ;maincode3.c: 22:         ADCON0bits.GO_DONE = 1;
   133  007FB0  82C2               	bsf	194,1,c	;volatile
   134  007FB2                     l35:
   135  007FB2  B2C2               	btfsc	194,1,c	;volatile
   136  007FB4  EFDE  F03F         	goto	u11
   137  007FB8  EFE0  F03F         	goto	u10
   138  007FBC                     u11:
   139  007FBC  EFD9  F03F         	goto	l35
   140  007FC0                     u10:
   141  007FC0                     
   142                           ;maincode3.c: 24:         LATD = ADRESH;
   143  007FC0  CFC4 FF8C          	movff	4036,3980	;volatile
   144  007FC4                     
   145                           ;maincode3.c: 25:         _delay((unsigned long)((10)*(4000000UL/4000.0)));
   146  007FC4  0E0D               	movlw	13
   147  007FC6  6E01               	movwf	??_main^0,c
   148  007FC8  0EFC               	movlw	252
   149  007FCA                     u37:
   150  007FCA  2EE8               	decfsz	wreg,f,c
   151  007FCC  D7FE               	bra	u37
   152  007FCE  2E01               	decfsz	??_main^0,f,c
   153  007FD0  D7FC               	bra	u37
   154  007FD2                     
   155                           ;maincode3.c: 26:         ADCON0 = 0x05;
   156  007FD2  0E05               	movlw	5
   157  007FD4  6EC2               	movwf	194,c	;volatile
   158  007FD6                     
   159                           ;maincode3.c: 27:         ADCON0bits.GO_DONE = 1;
   160  007FD6  82C2               	bsf	194,1,c	;volatile
   161  007FD8                     l38:
   162  007FD8  B2C2               	btfsc	194,1,c	;volatile
   163  007FDA  EFF1  F03F         	goto	u21
   164  007FDE  EFF3  F03F         	goto	u20
   165  007FE2                     u21:
   166  007FE2  EFEC  F03F         	goto	l38
   167  007FE6                     u20:
   168  007FE6                     
   169                           ;maincode3.c: 29:         LATB = ADRESH;
   170  007FE6  CFC4 FF8A          	movff	4036,3978	;volatile
   171  007FEA                     
   172                           ;maincode3.c: 30:         _delay((unsigned long)((10)*(4000000UL/4000.0)));
   173  007FEA  0E0D               	movlw	13
   174  007FEC  6E01               	movwf	??_main^0,c
   175  007FEE  0EFC               	movlw	252
   176  007FF0                     u47:
   177  007FF0  2EE8               	decfsz	wreg,f,c
   178  007FF2  D7FE               	bra	u47
   179  007FF4  2E01               	decfsz	??_main^0,f,c
   180  007FF6  D7FC               	bra	u47
   181  007FF8  EFD6  F03F         	goto	l731
   182  007FFC  EF00  F000         	goto	start
   183  008000                     __end_of_main:
   184                           	callstack 0
   185                           
   186 ;; *************** function _configuro *****************
   187 ;; Defined at:
   188 ;;		line 4 in file "maincode3.c"
   189 ;; Parameters:    Size  Location     Type
   190 ;;		None
   191 ;; Auto vars:     Size  Location     Type
   192 ;;		None
   193 ;; Return value:  Size  Location     Type
   194 ;;                  1    wreg      void 
   195 ;; Registers used:
   196 ;;		wreg, status,2
   197 ;; Tracked objects:
   198 ;;		On entry : 0/0
   199 ;;		On exit  : 0/0
   200 ;;		Unchanged: 0/0
   201 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   202 ;;      Params:         0       0       0       0       0       0       0       0       0
   203 ;;      Locals:         0       0       0       0       0       0       0       0       0
   204 ;;      Temps:          0       0       0       0       0       0       0       0       0
   205 ;;      Totals:         0       0       0       0       0       0       0       0       0
   206 ;;Total ram usage:        0 bytes
   207 ;; Hardware stack levels used: 1
   208 ;; This function calls:
   209 ;;		Nothing
   210 ;; This function is called by:
   211 ;;		_main
   212 ;; This function uses a non-reentrant model
   213 ;;
   214                           
   215                           	psect	text1
   216  007F84                     __ptext1:
   217                           	callstack 0
   218  007F84                     _configuro:
   219                           	callstack 30
   220  007F84                     
   221                           ;maincode3.c: 5:     OSCCON = 0x52;
   222  007F84  0E52               	movlw	82
   223  007F86  6ED3               	movwf	211,c	;volatile
   224  007F88                     
   225                           ;maincode3.c: 6:     TRISAbits.RA0 = 1;
   226  007F88  8092               	bsf	146,0,c	;volatile
   227  007F8A                     
   228                           ;maincode3.c: 7:     ANSELAbits.ANSA0 = 1;
   229  007F8A  010F               	movlb	15	; () banked
   230  007F8C  815B               	bsf	91,0,b	;volatile
   231  007F8E                     
   232                           ; BSR set to: 15
   233                           ;maincode3.c: 8:     TRISAbits.RA1 = 1;
   234  007F8E  8292               	bsf	146,1,c	;volatile
   235  007F90                     
   236                           ; BSR set to: 15
   237                           ;maincode3.c: 9:     ANSELAbits.ANSA1 = 1;
   238  007F90  835B               	bsf	91,1,b	;volatile
   239                           
   240                           ;maincode3.c: 10:     TRISB = 0x00;
   241  007F92  0E00               	movlw	0
   242  007F94  6E93               	movwf	147,c	;volatile
   243                           
   244                           ;maincode3.c: 11:     TRISD = 0x00;
   245  007F96  0E00               	movlw	0
   246  007F98  6E95               	movwf	149,c	;volatile
   247                           
   248                           ;maincode3.c: 12:     ADCON2 = 0x24;
   249  007F9A  0E24               	movlw	36
   250  007F9C  6EC0               	movwf	192,c	;volatile
   251                           
   252                           ;maincode3.c: 13:     ADCON1 = 0x00;
   253  007F9E  0E00               	movlw	0
   254  007FA0  6EC1               	movwf	193,c	;volatile
   255                           
   256                           ;maincode3.c: 14:     ADCON0 = 0x01;
   257  007FA2  0E01               	movlw	1
   258  007FA4  6EC2               	movwf	194,c	;volatile
   259  007FA6                     
   260                           ; BSR set to: 15
   261  007FA6  0012               	return		;funcret
   262  007FA8                     __end_of_configuro:
   263                           	callstack 0
   264  0000                     
   265                           	psect	rparam
   266  0000                     
   267                           	psect	idloc
   268                           
   269                           ;Config register IDLOC0 @ 0x200000
   270                           ;	unspecified, using default values
   271  200000                     	org	2097152
   272  200000  FF                 	db	255
   273                           
   274                           ;Config register IDLOC1 @ 0x200001
   275                           ;	unspecified, using default values
   276  200001                     	org	2097153
   277  200001  FF                 	db	255
   278                           
   279                           ;Config register IDLOC2 @ 0x200002
   280                           ;	unspecified, using default values
   281  200002                     	org	2097154
   282  200002  FF                 	db	255
   283                           
   284                           ;Config register IDLOC3 @ 0x200003
   285                           ;	unspecified, using default values
   286  200003                     	org	2097155
   287  200003  FF                 	db	255
   288                           
   289                           ;Config register IDLOC4 @ 0x200004
   290                           ;	unspecified, using default values
   291  200004                     	org	2097156
   292  200004  FF                 	db	255
   293                           
   294                           ;Config register IDLOC5 @ 0x200005
   295                           ;	unspecified, using default values
   296  200005                     	org	2097157
   297  200005  FF                 	db	255
   298                           
   299                           ;Config register IDLOC6 @ 0x200006
   300                           ;	unspecified, using default values
   301  200006                     	org	2097158
   302  200006  FF                 	db	255
   303                           
   304                           ;Config register IDLOC7 @ 0x200007
   305                           ;	unspecified, using default values
   306  200007                     	org	2097159
   307  200007  FF                 	db	255
   308                           
   309                           	psect	config
   310                           
   311                           ;Config register CONFIG1L @ 0x300000
   312                           ;	PLL Selection
   313                           ;	PLLSEL = PLL4X, 4x clock multiplier
   314                           ;	PLL Enable Configuration bit
   315                           ;	CFGPLLEN = OFF, PLL Disabled (firmware controlled)
   316                           ;	CPU System Clock Postscaler
   317                           ;	CPUDIV = NOCLKDIV, CPU uses system clock (no divide)
   318                           ;	Low Speed USB mode with 48 MHz system clock
   319                           ;	LS48MHZ = SYS24X4, System clock at 24 MHz, USB clock divider is set to 4
   320  300000                     	org	3145728
   321  300000  00                 	db	0
   322                           
   323                           ;Config register CONFIG1H @ 0x300001
   324                           ;	Oscillator Selection
   325                           ;	FOSC = INTOSCIO, Internal oscillator
   326                           ;	Primary Oscillator Shutdown
   327                           ;	PCLKEN = ON, Primary oscillator enabled
   328                           ;	Fail-Safe Clock Monitor
   329                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   330                           ;	Internal/External Oscillator Switchover
   331                           ;	IESO = OFF, Oscillator Switchover mode disabled
   332  300001                     	org	3145729
   333  300001  28                 	db	40
   334                           
   335                           ;Config register CONFIG2L @ 0x300002
   336                           ;	Power-up Timer Enable
   337                           ;	nPWRTEN = ON, Power up timer enabled
   338                           ;	Brown-out Reset Enable
   339                           ;	BOREN = OFF, BOR disabled in hardware (SBOREN is ignored)
   340                           ;	Brown-out Reset Voltage
   341                           ;	BORV = 190, BOR set to 1.9V nominal
   342                           ;	Low-Power Brown-out Reset
   343                           ;	nLPBOR = OFF, Low-Power Brown-out Reset disabled
   344  300002                     	org	3145730
   345  300002  58                 	db	88
   346                           
   347                           ;Config register CONFIG2H @ 0x300003
   348                           ;	Watchdog Timer Enable bits
   349                           ;	WDTEN = OFF, WDT disabled in hardware (SWDTEN ignored)
   350                           ;	Watchdog Timer Postscaler
   351                           ;	WDTPS = 32768, 1:32768
   352  300003                     	org	3145731
   353  300003  3C                 	db	60
   354                           
   355                           ; Padding undefined space
   356  300004                     	org	3145732
   357  300004  FF                 	db	255
   358                           
   359                           ;Config register CONFIG3H @ 0x300005
   360                           ;	CCP2 MUX bit
   361                           ;	CCP2MX = RC1, CCP2 input/output is multiplexed with RC1
   362                           ;	PORTB A/D Enable bit
   363                           ;	PBADEN = OFF, PORTB<5:0> pins are configured as digital I/O on Reset
   364                           ;	Timer3 Clock Input MUX bit
   365                           ;	T3CMX = RC0, T3CKI function is on RC0
   366                           ;	SDO Output MUX bit
   367                           ;	SDOMX = RB3, SDO function is on RB3
   368                           ;	Master Clear Reset Pin Enable
   369                           ;	MCLRE = OFF, RE3 input pin enabled; external MCLR disabled
   370  300005                     	org	3145733
   371  300005  51                 	db	81
   372                           
   373                           ;Config register CONFIG4L @ 0x300006
   374                           ;	Stack Full/Underflow Reset
   375                           ;	STVREN = ON, Stack full/underflow will cause Reset
   376                           ;	Single-Supply ICSP Enable bit
   377                           ;	LVP = OFF, Single-Supply ICSP disabled
   378                           ;	Dedicated In-Circuit Debug/Programming Port Enable
   379                           ;	ICPRT = OFF, ICPORT disabled
   380                           ;	Extended Instruction Set Enable bit
   381                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled
   382                           ;	Background Debugger Enable bit
   383                           ;	DEBUG = 0x1, unprogrammed default
   384  300006                     	org	3145734
   385  300006  81                 	db	129
   386                           
   387                           ; Padding undefined space
   388  300007                     	org	3145735
   389  300007  FF                 	db	255
   390                           
   391                           ;Config register CONFIG5L @ 0x300008
   392                           ;	Block 0 Code Protect
   393                           ;	CP0 = OFF, Block 0 is not code-protected
   394                           ;	Block 1 Code Protect
   395                           ;	CP1 = OFF, Block 1 is not code-protected
   396                           ;	Block 2 Code Protect
   397                           ;	CP2 = OFF, Block 2 is not code-protected
   398                           ;	Block 3 Code Protect
   399                           ;	CP3 = OFF, Block 3 is not code-protected
   400  300008                     	org	3145736
   401  300008  0F                 	db	15
   402                           
   403                           ;Config register CONFIG5H @ 0x300009
   404                           ;	Boot Block Code Protect
   405                           ;	CPB = OFF, Boot block is not code-protected
   406                           ;	Data EEPROM Code Protect
   407                           ;	CPD = OFF, Data EEPROM is not code-protected
   408  300009                     	org	3145737
   409  300009  C0                 	db	192
   410                           
   411                           ;Config register CONFIG6L @ 0x30000A
   412                           ;	Block 0 Write Protect
   413                           ;	WRT0 = OFF, Block 0 (0800-1FFFh) is not write-protected
   414                           ;	Block 1 Write Protect
   415                           ;	WRT1 = OFF, Block 1 (2000-3FFFh) is not write-protected
   416                           ;	Block 2 Write Protect
   417                           ;	WRT2 = OFF, Block 2 (04000-5FFFh) is not write-protected
   418                           ;	Block 3 Write Protect
   419                           ;	WRT3 = OFF, Block 3 (06000-7FFFh) is not write-protected
   420  30000A                     	org	3145738
   421  30000A  0F                 	db	15
   422                           
   423                           ;Config register CONFIG6H @ 0x30000B
   424                           ;	Configuration Registers Write Protect
   425                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   426                           ;	Boot Block Write Protect
   427                           ;	WRTB = OFF, Boot block (0000-7FFh) is not write-protected
   428                           ;	Data EEPROM Write Protect
   429                           ;	WRTD = OFF, Data EEPROM is not write-protected
   430  30000B                     	org	3145739
   431  30000B  E0                 	db	224
   432                           
   433                           ;Config register CONFIG7L @ 0x30000C
   434                           ;	Block 0 Table Read Protect
   435                           ;	EBTR0 = OFF, Block 0 is not protected from table reads executed in other blocks
   436                           ;	Block 1 Table Read Protect
   437                           ;	EBTR1 = OFF, Block 1 is not protected from table reads executed in other blocks
   438                           ;	Block 2 Table Read Protect
   439                           ;	EBTR2 = OFF, Block 2 is not protected from table reads executed in other blocks
   440                           ;	Block 3 Table Read Protect
   441                           ;	EBTR3 = OFF, Block 3 is not protected from table reads executed in other blocks
   442  30000C                     	org	3145740
   443  30000C  0F                 	db	15
   444                           
   445                           ;Config register CONFIG7H @ 0x30000D
   446                           ;	Boot Block Table Read Protect
   447                           ;	EBTRB = OFF, Boot block is not protected from table reads executed in other blocks
   448  30000D                     	org	3145741
   449  30000D  40                 	db	64
   450                           tosu	equ	0xFFF
   451                           tosh	equ	0xFFE
   452                           tosl	equ	0xFFD
   453                           stkptr	equ	0xFFC
   454                           pclatu	equ	0xFFB
   455                           pclath	equ	0xFFA
   456                           pcl	equ	0xFF9
   457                           tblptru	equ	0xFF8
   458                           tblptrh	equ	0xFF7
   459                           tblptrl	equ	0xFF6
   460                           tablat	equ	0xFF5
   461                           prodh	equ	0xFF4
   462                           prodl	equ	0xFF3
   463                           indf0	equ	0xFEF
   464                           postinc0	equ	0xFEE
   465                           postdec0	equ	0xFED
   466                           preinc0	equ	0xFEC
   467                           plusw0	equ	0xFEB
   468                           fsr0h	equ	0xFEA
   469                           fsr0l	equ	0xFE9
   470                           wreg	equ	0xFE8
   471                           indf1	equ	0xFE7
   472                           postinc1	equ	0xFE6
   473                           postdec1	equ	0xFE5
   474                           preinc1	equ	0xFE4
   475                           plusw1	equ	0xFE3
   476                           fsr1h	equ	0xFE2
   477                           fsr1l	equ	0xFE1
   478                           bsr	equ	0xFE0
   479                           indf2	equ	0xFDF
   480                           postinc2	equ	0xFDE
   481                           postdec2	equ	0xFDD
   482                           preinc2	equ	0xFDC
   483                           plusw2	equ	0xFDB
   484                           fsr2h	equ	0xFDA
   485                           fsr2l	equ	0xFD9
   486                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      1       1
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0       0
                                              0 COMRAM     1     1      0
                          _configuro
 ---------------------------------------------------------------------------------
 (1) _configuro                                            0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _configuro

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      1       1       1        1.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBIGSFRh          2C      0       0      20        0.0%
BITBIGSFRlhhhh       E      0       0      21        0.0%
BITBIGSFRlhhhl       1      0       0      22        0.0%
BITBIGSFRlhhl       2A      0       0      23        0.0%
BITBIGSFRlhl         1      0       0      24        0.0%
BITBIGSFRllhh        5      0       0      25        0.0%
BITBIGSFRllhlh       1      0       0      26        0.0%
BITBIGSFRllhll      2E      0       0      27        0.0%
BITBIGSFRlll         8      0       0      28        0.0%
ABS                  0      0       0      29        0.0%
BIGRAM             7FF      0       0      30        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.36 build 20220127204148 
Symbol Table                                                                                   Tue Jan 31 16:41:04 2023

                     l40 7FE6                       l35 7FB2                       l29 7FA6  
                     l37 7FC0                       l38 7FD8                       u10 7FC0  
                     u11 7FBC                       u20 7FE6                       u21 7FE2  
                     u37 7FCA                       u47 7FF0                      l721 7F88  
                    l723 7F8A                      l731 7FAC                      l725 7F8E  
                    l741 7FEA                      l733 7FB0                      l727 7F90  
                    l719 7F84                      l735 7FC4                      l737 7FD2  
                    l729 7FA8                      l739 7FD6                      wreg 000FE8  
                   _LATB 000F8A                     _LATD 000F8C                     _main 7FA8  
                   start 0000             ___param_bank 000000                    ?_main 0001  
                  _TRISB 000F93                    _TRISD 000F95          __initialization 7F7E  
           __end_of_main 8000                   ??_main 0001            __activetblptr 000000  
                 _ADCON0 000FC2                   _ADCON1 000FC1                   _ADCON2 000FC0  
                 _ADRESH 000FC4                   _OSCCON 000FD3                   isa$std 000001  
             __accesstop 0060  __end_of__initialization 7F7E            ___rparam_used 000001  
         __pcstackCOMRAM 0001                  __Hparam 0000                  __Lparam 0000  
      __end_of_configuro 7FA8                  __pcinit 7F7E                  __ramtop 0800  
                __ptext0 7FA8                  __ptext1 7F84     end_of_initialization 7F7E  
              _TRISAbits 000F92      start_initialization 7F7E                _configuro 7F84  
             ?_configuro 0001               _ADCON0bits 000FC2                 __Hrparam 0000  
               __Lrparam 0000               _ANSELAbits 000F5B                 isa$xinst 000000  
            ??_configuro 0001  
