$date
	Sun May 18 17:27:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_imem $end
$var wire 32 ! instr [31:0] $end
$var reg 32 " pc [31:0] $end
$scope module uut $end
$var wire 32 # instr [31:0] $end
$var wire 32 $ pc [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b100000000000100000000000000101 #
b0 "
b100000000000100000000000000101 !
$end
#10000
b100000000000110000000000001100 !
b100000000000110000000000001100 #
b100 "
b100 $
#20000
b100000000001110000000000000110 !
b100000000001110000000000000110 #
b1000 "
b1000 $
#30000
b100000000001000000000000000111 !
b100000000001000000000000000111 #
b1100 "
b1100 $
#40000
b11000100011000000100010 !
b11000100011000000100010 #
b10000 "
b10000 $
#50000
b1110010100011000000 !
b1110010100011000000 #
b10100 "
b10100 $
#60000
b101001000100000000100010 !
b101001000100000000100010 #
b11000 "
b11000 $
#70000
b10001100010100000100100 !
b10001100010100000100100 #
b11100 "
b11100 $
#80000
b10101100000001000000000000000100 !
b10101100000001000000000000000100 #
b100000 "
b100000 $
#90000
b10001100000000100000000000000100 !
b10001100000000100000000000000100 #
b100100 "
b100100 $
#100000
b1000000100101000000100010 !
b1000000100101000000100010 #
b101000 "
b101000 $
#110000
