Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date             : Tue Jul  9 09:55:22 2019
| Host             : travis-job-d818803d-f667-4a27-9e72-b71dae47347f running 64-bit Ubuntu 14.04.5 LTS
| Command          : report_power -file top_power.rpt
| Design           : top
| Device           : xc7a50tfgg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.489        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.413        |
| Device Static (W)        | 0.075        |
| Total Off-Chip Power (W) | 0.714        |
| Effective TJA (C/W)      | 2.8          |
| Max Ambient (C)          | 83.6         |
| Junction Temperature (C) | 26.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.022 |        9 |       --- |             --- |
| Slice Logic              |     0.013 |     9029 |       --- |             --- |
|   LUT as Logic           |     0.011 |     4176 |     32600 |           12.81 |
|   CARRY4                 |    <0.001 |      238 |      8150 |            2.92 |
|   LUT as Distributed RAM |    <0.001 |      232 |      9600 |            2.42 |
|   Register               |    <0.001 |     3471 |     65200 |            5.32 |
|   F7/F8 Muxes            |    <0.001 |       87 |     32600 |            0.27 |
|   LUT as Shift Register  |    <0.001 |        2 |      9600 |            0.02 |
|   Others                 |     0.000 |       13 |       --- |             --- |
| Signals                  |     0.018 |     7299 |       --- |             --- |
| Block RAM                |     0.049 |     32.5 |        75 |           43.33 |
| PLL                      |     0.134 |        1 |         5 |           20.00 |
| I/O                      |     0.176 |       57 |       250 |           22.80 |
| XADC                     |     0.002 |        1 |       --- |             --- |
| Static Power             |     0.075 |          |           |                 |
| Total                    |     0.489 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.129 |       0.118 |      0.011 |
| Vccaux    |       1.800 |     0.121 |       0.108 |      0.013 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.539 |       0.538 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.004 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------+---------------+-----------------+
| Clock         | Domain        | Constraint (ns) |
+---------------+---------------+-----------------+
| clk100        | clk100        |            10.0 |
| pll_clk200    | pll_clk200    |             5.0 |
| pll_fb        | pll_fb        |            10.0 |
| pll_sys       | pll_sys       |            10.0 |
| pll_sys4x     | pll_sys4x     |             2.5 |
| pll_sys4x_dqs | pll_sys4x_dqs |             2.5 |
| sys_clk       | sys_clk       |            10.0 |
+---------------+---------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| top                           |     0.413 |
|   IOBUF                       |     0.003 |
|   IOBUF_1                     |     0.003 |
|   IOBUF_10                    |     0.003 |
|   IOBUF_11                    |     0.003 |
|   IOBUF_12                    |     0.003 |
|   IOBUF_13                    |     0.003 |
|   IOBUF_14                    |     0.003 |
|   IOBUF_15                    |     0.003 |
|   IOBUF_2                     |     0.003 |
|   IOBUF_3                     |     0.003 |
|   IOBUF_4                     |     0.003 |
|   IOBUF_5                     |     0.003 |
|   IOBUF_6                     |     0.003 |
|   IOBUF_7                     |     0.003 |
|   IOBUF_8                     |     0.003 |
|   IOBUF_9                     |     0.003 |
|   OBUFDS                      |     0.002 |
|   OBUFTDS                     |     0.002 |
|   OBUFTDS_1                   |     0.002 |
|   picorv32                    |     0.019 |
|     cpuregs_reg_r1_0_63_0_2   |    <0.001 |
|     cpuregs_reg_r1_0_63_12_14 |    <0.001 |
|     cpuregs_reg_r1_0_63_15_17 |    <0.001 |
|     cpuregs_reg_r1_0_63_18_20 |    <0.001 |
|     cpuregs_reg_r1_0_63_21_23 |    <0.001 |
|     cpuregs_reg_r1_0_63_24_26 |    <0.001 |
|     cpuregs_reg_r1_0_63_27_29 |    <0.001 |
|     cpuregs_reg_r1_0_63_30_31 |    <0.001 |
|     cpuregs_reg_r1_0_63_3_5   |    <0.001 |
|     cpuregs_reg_r1_0_63_6_8   |    <0.001 |
|     cpuregs_reg_r1_0_63_9_11  |    <0.001 |
|     cpuregs_reg_r2_0_63_0_2   |    <0.001 |
|     cpuregs_reg_r2_0_63_12_14 |    <0.001 |
|     cpuregs_reg_r2_0_63_15_17 |    <0.001 |
|     cpuregs_reg_r2_0_63_18_20 |    <0.001 |
|     cpuregs_reg_r2_0_63_21_23 |    <0.001 |
|     cpuregs_reg_r2_0_63_24_26 |    <0.001 |
|     cpuregs_reg_r2_0_63_27_29 |    <0.001 |
|     cpuregs_reg_r2_0_63_30_31 |    <0.001 |
|     cpuregs_reg_r2_0_63_3_5   |    <0.001 |
|     cpuregs_reg_r2_0_63_6_8   |    <0.001 |
|     cpuregs_reg_r2_0_63_9_11  |    <0.001 |
|     pcpi_div                  |     0.002 |
|     pcpi_mul                  |     0.002 |
|   storage_1_reg_0_15_0_5      |    <0.001 |
|   storage_1_reg_0_15_6_9      |    <0.001 |
|   storage_2_reg_0_7_0_5       |    <0.001 |
|   storage_2_reg_0_7_12_17     |    <0.001 |
|   storage_2_reg_0_7_18_21     |    <0.001 |
|   storage_2_reg_0_7_6_11      |    <0.001 |
|   storage_3_reg_0_7_0_5       |    <0.001 |
|   storage_3_reg_0_7_12_17     |    <0.001 |
|   storage_3_reg_0_7_18_21     |    <0.001 |
|   storage_3_reg_0_7_6_11      |    <0.001 |
|   storage_4_reg_0_7_0_5       |    <0.001 |
|   storage_4_reg_0_7_12_17     |    <0.001 |
|   storage_4_reg_0_7_18_21     |    <0.001 |
|   storage_4_reg_0_7_6_11      |    <0.001 |
|   storage_5_reg_0_7_0_5       |    <0.001 |
|   storage_5_reg_0_7_12_17     |    <0.001 |
|   storage_5_reg_0_7_18_21     |    <0.001 |
|   storage_5_reg_0_7_6_11      |    <0.001 |
|   storage_6_reg_0_7_0_5       |    <0.001 |
|   storage_6_reg_0_7_12_17     |    <0.001 |
|   storage_6_reg_0_7_18_21     |    <0.001 |
|   storage_6_reg_0_7_6_11      |    <0.001 |
|   storage_7_reg_0_7_0_5       |    <0.001 |
|   storage_7_reg_0_7_12_17     |    <0.001 |
|   storage_7_reg_0_7_18_21     |    <0.001 |
|   storage_7_reg_0_7_6_11      |    <0.001 |
|   storage_8_reg_0_7_0_5       |    <0.001 |
|   storage_8_reg_0_7_12_17     |    <0.001 |
|   storage_8_reg_0_7_18_21     |    <0.001 |
|   storage_8_reg_0_7_6_11      |    <0.001 |
|   storage_9_reg_0_7_0_5       |    <0.001 |
|   storage_9_reg_0_7_12_17     |    <0.001 |
|   storage_9_reg_0_7_18_21     |    <0.001 |
|   storage_9_reg_0_7_6_11      |    <0.001 |
|   storage_reg_0_15_0_5        |    <0.001 |
|   storage_reg_0_15_6_9        |    <0.001 |
+-------------------------------+-----------+


