	component memory is
		port (
			clk_clk                                    : in    std_logic                       := 'X';             -- clk
			emif_fm_0_local_reset_req_local_reset_req  : in    std_logic                       := 'X';             -- local_reset_req
			emif_fm_0_pll_ref_clk_clk                  : in    std_logic                       := 'X';             -- clk
			emif_fm_0_oct_oct_rzqin                    : in    std_logic                       := 'X';             -- oct_rzqin
			emif_fm_0_mem_mem_ck                       : out   std_logic_vector(0 downto 0);                       -- mem_ck
			emif_fm_0_mem_mem_ck_n                     : out   std_logic_vector(0 downto 0);                       -- mem_ck_n
			emif_fm_0_mem_mem_a                        : out   std_logic_vector(16 downto 0);                      -- mem_a
			emif_fm_0_mem_mem_act_n                    : out   std_logic_vector(0 downto 0);                       -- mem_act_n
			emif_fm_0_mem_mem_ba                       : out   std_logic_vector(1 downto 0);                       -- mem_ba
			emif_fm_0_mem_mem_bg                       : out   std_logic_vector(1 downto 0);                       -- mem_bg
			emif_fm_0_mem_mem_cke                      : out   std_logic_vector(0 downto 0);                       -- mem_cke
			emif_fm_0_mem_mem_cs_n                     : out   std_logic_vector(0 downto 0);                       -- mem_cs_n
			emif_fm_0_mem_mem_odt                      : out   std_logic_vector(0 downto 0);                       -- mem_odt
			emif_fm_0_mem_mem_reset_n                  : out   std_logic_vector(0 downto 0);                       -- mem_reset_n
			emif_fm_0_mem_mem_par                      : out   std_logic_vector(0 downto 0);                       -- mem_par
			emif_fm_0_mem_mem_alert_n                  : in    std_logic_vector(0 downto 0)    := (others => 'X'); -- mem_alert_n
			emif_fm_0_mem_mem_dqs                      : inout std_logic_vector(7 downto 0)    := (others => 'X'); -- mem_dqs
			emif_fm_0_mem_mem_dqs_n                    : inout std_logic_vector(7 downto 0)    := (others => 'X'); -- mem_dqs_n
			emif_fm_0_mem_mem_dq                       : inout std_logic_vector(63 downto 0)   := (others => 'X'); -- mem_dq
			emif_fm_0_mem_mem_dbi_n                    : inout std_logic_vector(7 downto 0)    := (others => 'X'); -- mem_dbi_n
			emif_fm_0_emif_calbus_calbus_read          : in    std_logic                       := 'X';             -- calbus_read
			emif_fm_0_emif_calbus_calbus_write         : in    std_logic                       := 'X';             -- calbus_write
			emif_fm_0_emif_calbus_calbus_address       : in    std_logic_vector(19 downto 0)   := (others => 'X'); -- calbus_address
			emif_fm_0_emif_calbus_calbus_wdata         : in    std_logic_vector(31 downto 0)   := (others => 'X'); -- calbus_wdata
			emif_fm_0_emif_calbus_calbus_rdata         : out   std_logic_vector(31 downto 0);                      -- calbus_rdata
			emif_fm_0_emif_calbus_calbus_seq_param_tbl : out   std_logic_vector(4095 downto 0);                    -- calbus_seq_param_tbl
			emif_fm_0_emif_calbus_clk_clk              : in    std_logic                       := 'X';             -- clk
			reset_reset                                : in    std_logic                       := 'X'              -- reset
		);
	end component memory;

