

================================================================
== Vitis HLS Report for 'string_copy_16'
================================================================
* Date:           Fri Nov 22 14:47:09 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        lzw_fpga
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.70 ns|  3.560 ns|     1.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        5|      513|  33.500 ns|  3.437 us|    5|  513|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_8_1  |        3|      511|         2|          2|          1|  1 ~ 255|       yes|
        +------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%src_offset_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %src_offset"   --->   Operation 5 'read' 'src_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.48ns)   --->   "%br_ln8 = br void" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 6 'br' 'br_ln8' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i = phi i8 %add_ln8, void, i8 0, void" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 7 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i_cast = zext i8 %i" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 8 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %src_offset_read, i8 %i" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 9 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i17 %tmp" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 10 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%src_addr = getelementptr i8 %src, i64 0, i64 %zext_ln8" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 11 'getelementptr' 'src_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.85ns)   --->   "%icmp_ln8 = icmp_eq  i8 %i, i8 255" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 13 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 255, i64 128"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.90ns)   --->   "%add_ln8 = add i8 %i, i8 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 15 'add' 'add_ln8' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void, void %.thread" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 16 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (1.35ns)   --->   "%src_load = load i17 %src_addr" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 17 'load' 'src_load' <Predicate = (!icmp_ln8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 131072> <RAM>

State 3 <SV = 2> <Delay = 3.56>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 18 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 19 [1/2] (1.35ns)   --->   "%src_load = load i17 %src_addr" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 19 'load' 'src_load' <Predicate = (!icmp_ln8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 131072> <RAM>
ST_3 : Operation 20 [1/1] (0.85ns)   --->   "%icmp_ln8_1 = icmp_eq  i8 %src_load, i8 0" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 20 'icmp' 'icmp_ln8_1' <Predicate = (!icmp_ln8)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%dest_addr = getelementptr i8 %dest, i64 0, i64 %i_cast" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:11]   --->   Operation 21 'getelementptr' 'dest_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8_1, void, void %.thread" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 22 'br' 'br_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.35ns)   --->   "%store_ln9 = store i8 %src_load, i8 %dest_addr" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:9]   --->   Operation 23 'store' 'store_ln9' <Predicate = (!icmp_ln8 & !icmp_ln8_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln8 = br void" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 24 'br' 'br_ln8' <Predicate = (!icmp_ln8 & !icmp_ln8_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%dest_addr_1 = getelementptr i8 %dest, i64 0, i64 %i_cast" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:11]   --->   Operation 25 'getelementptr' 'dest_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (1.35ns)   --->   "%store_ln11 = store i8 0, i8 %dest_addr_1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:11]   --->   Operation 26 'store' 'store_ln11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln12 = ret" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:12]   --->   Operation 27 'ret' 'ret_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dest]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ src]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ src_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_offset_read  (read             ) [ 00110]
br_ln8           (br               ) [ 01110]
i                (phi              ) [ 00100]
i_cast           (zext             ) [ 00011]
tmp              (bitconcatenate   ) [ 00000]
zext_ln8         (zext             ) [ 00000]
src_addr         (getelementptr    ) [ 00010]
specpipeline_ln0 (specpipeline     ) [ 00000]
icmp_ln8         (icmp             ) [ 00110]
empty            (speclooptripcount) [ 00000]
add_ln8          (add              ) [ 01110]
br_ln8           (br               ) [ 00000]
specloopname_ln8 (specloopname     ) [ 00000]
src_load         (load             ) [ 00000]
icmp_ln8_1       (icmp             ) [ 00110]
dest_addr        (getelementptr    ) [ 00000]
br_ln8           (br               ) [ 00000]
store_ln9        (store            ) [ 00000]
br_ln8           (br               ) [ 01110]
dest_addr_1      (getelementptr    ) [ 00000]
store_ln11       (store            ) [ 00000]
ret_ln12         (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dest">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dest"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i9.i8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="src_offset_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="9" slack="0"/>
<pin id="42" dir="0" index="1" bw="9" slack="0"/>
<pin id="43" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_offset_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="src_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="17" slack="0"/>
<pin id="50" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="17" slack="0"/>
<pin id="55" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_load/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="dest_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="8" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="8" slack="1"/>
<pin id="63" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dest_addr/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/3 store_ln11/4 "/>
</bind>
</comp>

<comp id="73" class="1004" name="dest_addr_1_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="8" slack="2"/>
<pin id="77" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dest_addr_1/4 "/>
</bind>
</comp>

<comp id="82" class="1005" name="i_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="1"/>
<pin id="84" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_phi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="1" slack="1"/>
<pin id="90" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="i_cast_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="0"/>
<pin id="95" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="tmp_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="17" slack="0"/>
<pin id="99" dir="0" index="1" bw="9" slack="1"/>
<pin id="100" dir="0" index="2" bw="8" slack="0"/>
<pin id="101" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln8_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="17" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="icmp_ln8_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="add_ln8_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="icmp_ln8_1_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8_1/3 "/>
</bind>
</comp>

<comp id="127" class="1005" name="src_offset_read_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="9" slack="1"/>
<pin id="129" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="src_offset_read "/>
</bind>
</comp>

<comp id="132" class="1005" name="i_cast_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="1"/>
<pin id="134" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="138" class="1005" name="src_addr_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="17" slack="1"/>
<pin id="140" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="src_addr "/>
</bind>
</comp>

<comp id="143" class="1005" name="icmp_ln8_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="147" class="1005" name="add_ln8_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="64"><net_src comp="0" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="53" pin="3"/><net_sink comp="66" pin=1"/></net>

<net id="72"><net_src comp="59" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="80"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="81"><net_src comp="73" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="82" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="96"><net_src comp="86" pin="4"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="86" pin="4"/><net_sink comp="97" pin=2"/></net>

<net id="107"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="113"><net_src comp="86" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="86" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="34" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="53" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="130"><net_src comp="40" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="135"><net_src comp="93" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="141"><net_src comp="46" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="146"><net_src comp="109" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="115" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="86" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dest | {3 4 }
 - Input state : 
	Port: string_copy.16 : src | {2 3 }
	Port: string_copy.16 : src_offset | {1 }
  - Chain level:
	State 1
	State 2
		i_cast : 1
		tmp : 1
		zext_ln8 : 2
		src_addr : 3
		icmp_ln8 : 1
		add_ln8 : 1
		br_ln8 : 2
		src_load : 4
	State 3
		icmp_ln8_1 : 1
		br_ln8 : 2
		store_ln9 : 1
	State 4
		store_ln11 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   icmp   |       icmp_ln8_fu_109      |    0    |    11   |
|          |      icmp_ln8_1_fu_121     |    0    |    11   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln8_fu_115       |    0    |    15   |
|----------|----------------------------|---------|---------|
|   read   | src_offset_read_read_fu_40 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |        i_cast_fu_93        |    0    |    0    |
|          |       zext_ln8_fu_104      |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|          tmp_fu_97         |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    37   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln8_reg_147    |    8   |
|     i_cast_reg_132    |   64   |
|        i_reg_82       |    8   |
|    icmp_ln8_reg_143   |    1   |
|    src_addr_reg_138   |   17   |
|src_offset_read_reg_127|    9   |
+-----------------------+--------+
|         Total         |   107  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_53 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_66 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_66 |  p1  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   66   ||  1.467  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   37   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   107  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   107  |   64   |
+-----------+--------+--------+--------+
