// Seed: 711019905
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = id_4;
  wire id_5;
  assign id_2 = id_3;
endmodule
module module_1 (
    output wire  id_0,
    input  wand  id_1,
    input  tri0  id_2,
    output tri   id_3
    , id_12,
    output uwire id_4,
    input  tri   id_5,
    input  uwire id_6,
    input  tri1  id_7,
    input  tri1  id_8,
    output tri0  id_9,
    output tri1  id_10
);
  wire id_13;
  assign id_4 = id_12;
  integer id_14 = 1'h0;
  logic   id_15;
  assign id_0 = -1;
  module_0 modCall_1 (
      id_14,
      id_12,
      id_12,
      id_14
  );
  assign id_14 = -1'b0;
  wire id_16, id_17;
endmodule
