<stg><name>greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3</name>


<trans_list>

<trans id="60" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %c = alloca i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:1 %mul_ln174_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %mul_ln174

]]></Node>
<StgValue><ssdm name="mul_ln174_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:2 %mul_ln173_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %mul_ln173

]]></Node>
<StgValue><ssdm name="mul_ln173_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:3 %mul_ln177_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %mul_ln177

]]></Node>
<StgValue><ssdm name="mul_ln177_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %colt_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %colt

]]></Node>
<StgValue><ssdm name="colt_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:5 %move_type_2_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %move_type_2

]]></Node>
<StgValue><ssdm name="move_type_2_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:6 %cmp80_i_i431_i_i = icmp_eq  i2 %move_type_2_read, i2 1

]]></Node>
<StgValue><ssdm name="cmp80_i_i431_i_i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:7 %store_ln175 = store i31 0, i31 %c

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.body59.i.i421.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.body59.i.i421.i.i:0 %c_5 = load i31 %c

]]></Node>
<StgValue><ssdm name="c_5"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="31">
<![CDATA[
for.body59.i.i421.i.i:1 %zext_ln175 = zext i31 %c_5

]]></Node>
<StgValue><ssdm name="zext_ln175"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body59.i.i421.i.i:2 %icmp_ln175 = icmp_slt  i32 %zext_ln175, i32 %colt_read

]]></Node>
<StgValue><ssdm name="icmp_ln175"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body59.i.i421.i.i:3 %add_ln175 = add i31 %c_5, i31 1

]]></Node>
<StgValue><ssdm name="add_ln175"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body59.i.i421.i.i:4 %br_ln175 = br i1 %icmp_ln175, void %for.cond.cleanup58.i.i412.i.i.exitStub, void %for.body59.i.i421.i.split.i

]]></Node>
<StgValue><ssdm name="br_ln175"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="17" op_0_bw="31">
<![CDATA[
for.body59.i.i421.i.split.i:0 %trunc_ln177 = trunc i31 %c_5

]]></Node>
<StgValue><ssdm name="trunc_ln177"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body59.i.i421.i.split.i:1 %add_ln177 = add i17 %mul_ln177_read, i17 %trunc_ln177

]]></Node>
<StgValue><ssdm name="add_ln177"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="17">
<![CDATA[
for.body59.i.i421.i.split.i:2 %zext_ln177 = zext i17 %add_ln177

]]></Node>
<StgValue><ssdm name="zext_ln177"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body59.i.i421.i.split.i:3 %M_e_addr = getelementptr i32 %M_e, i64 0, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="M_e_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="17">
<![CDATA[
for.body59.i.i421.i.split.i:12 %v = load i17 %M_e_addr

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
cleanup87.i.i472.i.i:0 %store_ln175 = store i31 %add_ln175, i31 %c

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
cleanup87.i.i472.i.i:1 %br_ln175 = br void %for.body59.i.i421.i.i

]]></Node>
<StgValue><ssdm name="br_ln175"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="17">
<![CDATA[
for.body59.i.i421.i.split.i:12 %v = load i17 %M_e_addr

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body59.i.i421.i.split.i:13 %icmp_ln178 = icmp_eq  i32 %v, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln178"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body59.i.i421.i.split.i:14 %br_ln178 = br i1 %icmp_ln178, void %if.end68.i.i432.i.i, void %cleanup87.i.i472.i.i

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
<literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="0">
<![CDATA[
if.end68.i.i432.i.i:0 %store_ln179 = store i32 0, i17 %M_e_addr

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0">
<![CDATA[
for.cond.cleanup58.i.i412.i.i.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="32" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body59.i.i421.i.split.i:4 %add_ln180 = add i17 %mul_ln173_read, i17 %trunc_ln177

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="17">
<![CDATA[
for.body59.i.i421.i.split.i:5 %zext_ln180 = zext i17 %add_ln180

]]></Node>
<StgValue><ssdm name="zext_ln180"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body59.i.i421.i.split.i:6 %M_e_addr_5 = getelementptr i32 %M_e, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="M_e_addr_5"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body59.i.i421.i.split.i:7 %add_ln182 = add i17 %mul_ln174_read, i17 %trunc_ln177

]]></Node>
<StgValue><ssdm name="add_ln182"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="17">
<![CDATA[
for.body59.i.i421.i.split.i:8 %zext_ln182 = zext i17 %add_ln182

]]></Node>
<StgValue><ssdm name="zext_ln182"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body59.i.i421.i.split.i:9 %M_e_addr_6 = getelementptr i32 %M_e, i64 0, i64 %zext_ln182

]]></Node>
<StgValue><ssdm name="M_e_addr_6"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body59.i.i421.i.split.i:10 %specpipeline_ln176 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln176"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body59.i.i421.i.split.i:11 %specloopname_ln175 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln175"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="0">
<![CDATA[
if.end68.i.i432.i.i:1 %store_ln180 = store i32 %v, i17 %M_e_addr_5

]]></Node>
<StgValue><ssdm name="store_ln180"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
<literal name="cmp80_i_i431_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end68.i.i432.i.i:2 %v2 = sub i32 0, i32 %v

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end68.i.i432.i.i:3 %v2_2 = select i1 %cmp80_i_i431_i_i, i32 %v, i32 %v2

]]></Node>
<StgValue><ssdm name="v2_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="43" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="0">
<![CDATA[
if.end68.i.i432.i.i:4 %store_ln182 = store i32 %v2_2, i17 %M_e_addr_6

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
if.end68.i.i432.i.i:5 %br_ln183 = br void %cleanup87.i.i472.i.i

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
