% SPDX-FileCopyrightText: 2026 IObundle, Lda
%
% SPDX-License-Identifier: MIT
%
% Py2HWSW Version 0.81.0 has generated this code (https://github.com/IObundle/py2hwsw).

iob\_universal\_converter & Convert front-end interface into internal IOb port \\* \nobreakhline
\rowcolor{iob-blue}
front\_end & This IOb interface is connected to a processor or any other processing element that needs a cache buffer to improve the performance of accessing a slower but larger memory \\* \nobreakhline
cache\_memory & This block contains the tag, data storage memories and the Write Through Buffer if the correspeonding write policy is selected; these memories are implemented either with RAM if large enough, or with registers if small enough \\* \nobreakhline
\rowcolor{iob-blue}
back\_end\_axi & Memory-side interface: if the cache is at the last level before the target memory module, the back-end interface connects to the target memory (e.g. DDR) controller; if the cache is not at the last level, the back-end interface connects to the next-level cache. This module implements an AXI4 interface \\
