DECL|DMACCH_NUM_NUMBER|macro|DMACCH_NUM_NUMBER
DECL|DMAC_CFG_AHB_PROT_Msk|macro|DMAC_CFG_AHB_PROT_Msk
DECL|DMAC_CFG_AHB_PROT_Pos|macro|DMAC_CFG_AHB_PROT_Pos
DECL|DMAC_CFG_AHB_PROT|macro|DMAC_CFG_AHB_PROT
DECL|DMAC_CFG_DST_H2SEL_HW|macro|DMAC_CFG_DST_H2SEL_HW
DECL|DMAC_CFG_DST_H2SEL_SW|macro|DMAC_CFG_DST_H2SEL_SW
DECL|DMAC_CFG_DST_H2SEL|macro|DMAC_CFG_DST_H2SEL
DECL|DMAC_CFG_DST_PER_Msk|macro|DMAC_CFG_DST_PER_Msk
DECL|DMAC_CFG_DST_PER_Pos|macro|DMAC_CFG_DST_PER_Pos
DECL|DMAC_CFG_DST_PER|macro|DMAC_CFG_DST_PER
DECL|DMAC_CFG_FIFOCFG_ALAP_CFG|macro|DMAC_CFG_FIFOCFG_ALAP_CFG
DECL|DMAC_CFG_FIFOCFG_ASAP_CFG|macro|DMAC_CFG_FIFOCFG_ASAP_CFG
DECL|DMAC_CFG_FIFOCFG_HALF_CFG|macro|DMAC_CFG_FIFOCFG_HALF_CFG
DECL|DMAC_CFG_FIFOCFG_Msk|macro|DMAC_CFG_FIFOCFG_Msk
DECL|DMAC_CFG_FIFOCFG_Pos|macro|DMAC_CFG_FIFOCFG_Pos
DECL|DMAC_CFG_LOCK_B_DISABLE|macro|DMAC_CFG_LOCK_B_DISABLE
DECL|DMAC_CFG_LOCK_B|macro|DMAC_CFG_LOCK_B
DECL|DMAC_CFG_LOCK_IF_DISABLE|macro|DMAC_CFG_LOCK_IF_DISABLE
DECL|DMAC_CFG_LOCK_IF_ENABLE|macro|DMAC_CFG_LOCK_IF_ENABLE
DECL|DMAC_CFG_LOCK_IF_L_BUFFER|macro|DMAC_CFG_LOCK_IF_L_BUFFER
DECL|DMAC_CFG_LOCK_IF_L_CHUNK|macro|DMAC_CFG_LOCK_IF_L_CHUNK
DECL|DMAC_CFG_LOCK_IF_L|macro|DMAC_CFG_LOCK_IF_L
DECL|DMAC_CFG_LOCK_IF|macro|DMAC_CFG_LOCK_IF
DECL|DMAC_CFG_SOD_DISABLE|macro|DMAC_CFG_SOD_DISABLE
DECL|DMAC_CFG_SOD_ENABLE|macro|DMAC_CFG_SOD_ENABLE
DECL|DMAC_CFG_SOD|macro|DMAC_CFG_SOD
DECL|DMAC_CFG_SRC_H2SEL_HW|macro|DMAC_CFG_SRC_H2SEL_HW
DECL|DMAC_CFG_SRC_H2SEL_SW|macro|DMAC_CFG_SRC_H2SEL_SW
DECL|DMAC_CFG_SRC_H2SEL|macro|DMAC_CFG_SRC_H2SEL
DECL|DMAC_CFG_SRC_PER_Msk|macro|DMAC_CFG_SRC_PER_Msk
DECL|DMAC_CFG_SRC_PER_Pos|macro|DMAC_CFG_SRC_PER_Pos
DECL|DMAC_CFG_SRC_PER|macro|DMAC_CFG_SRC_PER
DECL|DMAC_CFG|member|__IO uint32_t DMAC_CFG; /**< \brief (DmacCh_num Offset: 0x14) DMAC Channel Configuration Register */
DECL|DMAC_CHDR_DIS0|macro|DMAC_CHDR_DIS0
DECL|DMAC_CHDR_DIS1|macro|DMAC_CHDR_DIS1
DECL|DMAC_CHDR_DIS2|macro|DMAC_CHDR_DIS2
DECL|DMAC_CHDR_DIS3|macro|DMAC_CHDR_DIS3
DECL|DMAC_CHDR_DIS4|macro|DMAC_CHDR_DIS4
DECL|DMAC_CHDR_DIS5|macro|DMAC_CHDR_DIS5
DECL|DMAC_CHDR_RES0|macro|DMAC_CHDR_RES0
DECL|DMAC_CHDR_RES1|macro|DMAC_CHDR_RES1
DECL|DMAC_CHDR_RES2|macro|DMAC_CHDR_RES2
DECL|DMAC_CHDR_RES3|macro|DMAC_CHDR_RES3
DECL|DMAC_CHDR_RES4|macro|DMAC_CHDR_RES4
DECL|DMAC_CHDR_RES5|macro|DMAC_CHDR_RES5
DECL|DMAC_CHDR|member|__O uint32_t DMAC_CHDR; /**< \brief (Dmac Offset: 0x02C) DMAC Channel Handler Disable Register */
DECL|DMAC_CHER_ENA0|macro|DMAC_CHER_ENA0
DECL|DMAC_CHER_ENA1|macro|DMAC_CHER_ENA1
DECL|DMAC_CHER_ENA2|macro|DMAC_CHER_ENA2
DECL|DMAC_CHER_ENA3|macro|DMAC_CHER_ENA3
DECL|DMAC_CHER_ENA4|macro|DMAC_CHER_ENA4
DECL|DMAC_CHER_ENA5|macro|DMAC_CHER_ENA5
DECL|DMAC_CHER_KEEP0|macro|DMAC_CHER_KEEP0
DECL|DMAC_CHER_KEEP1|macro|DMAC_CHER_KEEP1
DECL|DMAC_CHER_KEEP2|macro|DMAC_CHER_KEEP2
DECL|DMAC_CHER_KEEP3|macro|DMAC_CHER_KEEP3
DECL|DMAC_CHER_KEEP4|macro|DMAC_CHER_KEEP4
DECL|DMAC_CHER_KEEP5|macro|DMAC_CHER_KEEP5
DECL|DMAC_CHER_SUSP0|macro|DMAC_CHER_SUSP0
DECL|DMAC_CHER_SUSP1|macro|DMAC_CHER_SUSP1
DECL|DMAC_CHER_SUSP2|macro|DMAC_CHER_SUSP2
DECL|DMAC_CHER_SUSP3|macro|DMAC_CHER_SUSP3
DECL|DMAC_CHER_SUSP4|macro|DMAC_CHER_SUSP4
DECL|DMAC_CHER_SUSP5|macro|DMAC_CHER_SUSP5
DECL|DMAC_CHER|member|__O uint32_t DMAC_CHER; /**< \brief (Dmac Offset: 0x028) DMAC Channel Handler Enable Register */
DECL|DMAC_CHSR_EMPT0|macro|DMAC_CHSR_EMPT0
DECL|DMAC_CHSR_EMPT1|macro|DMAC_CHSR_EMPT1
DECL|DMAC_CHSR_EMPT2|macro|DMAC_CHSR_EMPT2
DECL|DMAC_CHSR_EMPT3|macro|DMAC_CHSR_EMPT3
DECL|DMAC_CHSR_EMPT4|macro|DMAC_CHSR_EMPT4
DECL|DMAC_CHSR_EMPT5|macro|DMAC_CHSR_EMPT5
DECL|DMAC_CHSR_ENA0|macro|DMAC_CHSR_ENA0
DECL|DMAC_CHSR_ENA1|macro|DMAC_CHSR_ENA1
DECL|DMAC_CHSR_ENA2|macro|DMAC_CHSR_ENA2
DECL|DMAC_CHSR_ENA3|macro|DMAC_CHSR_ENA3
DECL|DMAC_CHSR_ENA4|macro|DMAC_CHSR_ENA4
DECL|DMAC_CHSR_ENA5|macro|DMAC_CHSR_ENA5
DECL|DMAC_CHSR_STAL0|macro|DMAC_CHSR_STAL0
DECL|DMAC_CHSR_STAL1|macro|DMAC_CHSR_STAL1
DECL|DMAC_CHSR_STAL2|macro|DMAC_CHSR_STAL2
DECL|DMAC_CHSR_STAL3|macro|DMAC_CHSR_STAL3
DECL|DMAC_CHSR_STAL4|macro|DMAC_CHSR_STAL4
DECL|DMAC_CHSR_STAL5|macro|DMAC_CHSR_STAL5
DECL|DMAC_CHSR_SUSP0|macro|DMAC_CHSR_SUSP0
DECL|DMAC_CHSR_SUSP1|macro|DMAC_CHSR_SUSP1
DECL|DMAC_CHSR_SUSP2|macro|DMAC_CHSR_SUSP2
DECL|DMAC_CHSR_SUSP3|macro|DMAC_CHSR_SUSP3
DECL|DMAC_CHSR_SUSP4|macro|DMAC_CHSR_SUSP4
DECL|DMAC_CHSR_SUSP5|macro|DMAC_CHSR_SUSP5
DECL|DMAC_CHSR|member|__I uint32_t DMAC_CHSR; /**< \brief (Dmac Offset: 0x030) DMAC Channel Handler Status Register */
DECL|DMAC_CH_NUM|member|DmacCh_num DMAC_CH_NUM[DMACCH_NUM_NUMBER]; /**< \brief (Dmac Offset: 0x3C) ch_num = 0 .. 5 */
DECL|DMAC_CREQ_DCREQ0|macro|DMAC_CREQ_DCREQ0
DECL|DMAC_CREQ_DCREQ1|macro|DMAC_CREQ_DCREQ1
DECL|DMAC_CREQ_DCREQ2|macro|DMAC_CREQ_DCREQ2
DECL|DMAC_CREQ_DCREQ3|macro|DMAC_CREQ_DCREQ3
DECL|DMAC_CREQ_DCREQ4|macro|DMAC_CREQ_DCREQ4
DECL|DMAC_CREQ_DCREQ5|macro|DMAC_CREQ_DCREQ5
DECL|DMAC_CREQ_SCREQ0|macro|DMAC_CREQ_SCREQ0
DECL|DMAC_CREQ_SCREQ1|macro|DMAC_CREQ_SCREQ1
DECL|DMAC_CREQ_SCREQ2|macro|DMAC_CREQ_SCREQ2
DECL|DMAC_CREQ_SCREQ3|macro|DMAC_CREQ_SCREQ3
DECL|DMAC_CREQ_SCREQ4|macro|DMAC_CREQ_SCREQ4
DECL|DMAC_CREQ_SCREQ5|macro|DMAC_CREQ_SCREQ5
DECL|DMAC_CREQ|member|__IO uint32_t DMAC_CREQ; /**< \brief (Dmac Offset: 0x00C) DMAC Software Chunk Transfer Request Register */
DECL|DMAC_CTRLA_BTSIZE_Msk|macro|DMAC_CTRLA_BTSIZE_Msk
DECL|DMAC_CTRLA_BTSIZE_Pos|macro|DMAC_CTRLA_BTSIZE_Pos
DECL|DMAC_CTRLA_BTSIZE|macro|DMAC_CTRLA_BTSIZE
DECL|DMAC_CTRLA_DCSIZE_CHK_16|macro|DMAC_CTRLA_DCSIZE_CHK_16
DECL|DMAC_CTRLA_DCSIZE_CHK_1|macro|DMAC_CTRLA_DCSIZE_CHK_1
DECL|DMAC_CTRLA_DCSIZE_CHK_4|macro|DMAC_CTRLA_DCSIZE_CHK_4
DECL|DMAC_CTRLA_DCSIZE_CHK_8|macro|DMAC_CTRLA_DCSIZE_CHK_8
DECL|DMAC_CTRLA_DCSIZE_Msk|macro|DMAC_CTRLA_DCSIZE_Msk
DECL|DMAC_CTRLA_DCSIZE_Pos|macro|DMAC_CTRLA_DCSIZE_Pos
DECL|DMAC_CTRLA_DONE|macro|DMAC_CTRLA_DONE
DECL|DMAC_CTRLA_DST_WIDTH_BYTE|macro|DMAC_CTRLA_DST_WIDTH_BYTE
DECL|DMAC_CTRLA_DST_WIDTH_HALF_WORD|macro|DMAC_CTRLA_DST_WIDTH_HALF_WORD
DECL|DMAC_CTRLA_DST_WIDTH_Msk|macro|DMAC_CTRLA_DST_WIDTH_Msk
DECL|DMAC_CTRLA_DST_WIDTH_Pos|macro|DMAC_CTRLA_DST_WIDTH_Pos
DECL|DMAC_CTRLA_DST_WIDTH_WORD|macro|DMAC_CTRLA_DST_WIDTH_WORD
DECL|DMAC_CTRLA_SCSIZE_CHK_16|macro|DMAC_CTRLA_SCSIZE_CHK_16
DECL|DMAC_CTRLA_SCSIZE_CHK_1|macro|DMAC_CTRLA_SCSIZE_CHK_1
DECL|DMAC_CTRLA_SCSIZE_CHK_4|macro|DMAC_CTRLA_SCSIZE_CHK_4
DECL|DMAC_CTRLA_SCSIZE_CHK_8|macro|DMAC_CTRLA_SCSIZE_CHK_8
DECL|DMAC_CTRLA_SCSIZE_Msk|macro|DMAC_CTRLA_SCSIZE_Msk
DECL|DMAC_CTRLA_SCSIZE_Pos|macro|DMAC_CTRLA_SCSIZE_Pos
DECL|DMAC_CTRLA_SRC_WIDTH_BYTE|macro|DMAC_CTRLA_SRC_WIDTH_BYTE
DECL|DMAC_CTRLA_SRC_WIDTH_HALF_WORD|macro|DMAC_CTRLA_SRC_WIDTH_HALF_WORD
DECL|DMAC_CTRLA_SRC_WIDTH_Msk|macro|DMAC_CTRLA_SRC_WIDTH_Msk
DECL|DMAC_CTRLA_SRC_WIDTH_Pos|macro|DMAC_CTRLA_SRC_WIDTH_Pos
DECL|DMAC_CTRLA_SRC_WIDTH_WORD|macro|DMAC_CTRLA_SRC_WIDTH_WORD
DECL|DMAC_CTRLA|member|__IO uint32_t DMAC_CTRLA; /**< \brief (DmacCh_num Offset: 0xC) DMAC Channel Control A Register */
DECL|DMAC_CTRLB_DST_DSCR_FETCH_DISABLE|macro|DMAC_CTRLB_DST_DSCR_FETCH_DISABLE
DECL|DMAC_CTRLB_DST_DSCR_FETCH_FROM_MEM|macro|DMAC_CTRLB_DST_DSCR_FETCH_FROM_MEM
DECL|DMAC_CTRLB_DST_DSCR|macro|DMAC_CTRLB_DST_DSCR
DECL|DMAC_CTRLB_DST_INCR_DECREMENTING|macro|DMAC_CTRLB_DST_INCR_DECREMENTING
DECL|DMAC_CTRLB_DST_INCR_FIXED|macro|DMAC_CTRLB_DST_INCR_FIXED
DECL|DMAC_CTRLB_DST_INCR_INCREMENTING|macro|DMAC_CTRLB_DST_INCR_INCREMENTING
DECL|DMAC_CTRLB_DST_INCR_Msk|macro|DMAC_CTRLB_DST_INCR_Msk
DECL|DMAC_CTRLB_DST_INCR_Pos|macro|DMAC_CTRLB_DST_INCR_Pos
DECL|DMAC_CTRLB_FC_MEM2MEM_DMA_FC|macro|DMAC_CTRLB_FC_MEM2MEM_DMA_FC
DECL|DMAC_CTRLB_FC_MEM2PER_DMA_FC|macro|DMAC_CTRLB_FC_MEM2PER_DMA_FC
DECL|DMAC_CTRLB_FC_Msk|macro|DMAC_CTRLB_FC_Msk
DECL|DMAC_CTRLB_FC_PER2MEM_DMA_FC|macro|DMAC_CTRLB_FC_PER2MEM_DMA_FC
DECL|DMAC_CTRLB_FC_PER2PER_DMA_FC|macro|DMAC_CTRLB_FC_PER2PER_DMA_FC
DECL|DMAC_CTRLB_FC_Pos|macro|DMAC_CTRLB_FC_Pos
DECL|DMAC_CTRLB_IEN|macro|DMAC_CTRLB_IEN
DECL|DMAC_CTRLB_SRC_DSCR_FETCH_DISABLE|macro|DMAC_CTRLB_SRC_DSCR_FETCH_DISABLE
DECL|DMAC_CTRLB_SRC_DSCR_FETCH_FROM_MEM|macro|DMAC_CTRLB_SRC_DSCR_FETCH_FROM_MEM
DECL|DMAC_CTRLB_SRC_DSCR|macro|DMAC_CTRLB_SRC_DSCR
DECL|DMAC_CTRLB_SRC_INCR_DECREMENTING|macro|DMAC_CTRLB_SRC_INCR_DECREMENTING
DECL|DMAC_CTRLB_SRC_INCR_FIXED|macro|DMAC_CTRLB_SRC_INCR_FIXED
DECL|DMAC_CTRLB_SRC_INCR_INCREMENTING|macro|DMAC_CTRLB_SRC_INCR_INCREMENTING
DECL|DMAC_CTRLB_SRC_INCR_Msk|macro|DMAC_CTRLB_SRC_INCR_Msk
DECL|DMAC_CTRLB_SRC_INCR_Pos|macro|DMAC_CTRLB_SRC_INCR_Pos
DECL|DMAC_CTRLB|member|__IO uint32_t DMAC_CTRLB; /**< \brief (DmacCh_num Offset: 0x10) DMAC Channel Control B Register */
DECL|DMAC_DADDR_DADDR_Msk|macro|DMAC_DADDR_DADDR_Msk
DECL|DMAC_DADDR_DADDR_Pos|macro|DMAC_DADDR_DADDR_Pos
DECL|DMAC_DADDR_DADDR|macro|DMAC_DADDR_DADDR
DECL|DMAC_DADDR|member|__IO uint32_t DMAC_DADDR; /**< \brief (DmacCh_num Offset: 0x4) DMAC Channel Destination Address Register */
DECL|DMAC_DSCR_DSCR_Msk|macro|DMAC_DSCR_DSCR_Msk
DECL|DMAC_DSCR_DSCR_Pos|macro|DMAC_DSCR_DSCR_Pos
DECL|DMAC_DSCR_DSCR|macro|DMAC_DSCR_DSCR
DECL|DMAC_DSCR|member|__IO uint32_t DMAC_DSCR; /**< \brief (DmacCh_num Offset: 0x8) DMAC Channel Descriptor Address Register */
DECL|DMAC_EBCIDR_BTC0|macro|DMAC_EBCIDR_BTC0
DECL|DMAC_EBCIDR_BTC1|macro|DMAC_EBCIDR_BTC1
DECL|DMAC_EBCIDR_BTC2|macro|DMAC_EBCIDR_BTC2
DECL|DMAC_EBCIDR_BTC3|macro|DMAC_EBCIDR_BTC3
DECL|DMAC_EBCIDR_BTC4|macro|DMAC_EBCIDR_BTC4
DECL|DMAC_EBCIDR_BTC5|macro|DMAC_EBCIDR_BTC5
DECL|DMAC_EBCIDR_CBTC0|macro|DMAC_EBCIDR_CBTC0
DECL|DMAC_EBCIDR_CBTC1|macro|DMAC_EBCIDR_CBTC1
DECL|DMAC_EBCIDR_CBTC2|macro|DMAC_EBCIDR_CBTC2
DECL|DMAC_EBCIDR_CBTC3|macro|DMAC_EBCIDR_CBTC3
DECL|DMAC_EBCIDR_CBTC4|macro|DMAC_EBCIDR_CBTC4
DECL|DMAC_EBCIDR_CBTC5|macro|DMAC_EBCIDR_CBTC5
DECL|DMAC_EBCIDR_ERR0|macro|DMAC_EBCIDR_ERR0
DECL|DMAC_EBCIDR_ERR1|macro|DMAC_EBCIDR_ERR1
DECL|DMAC_EBCIDR_ERR2|macro|DMAC_EBCIDR_ERR2
DECL|DMAC_EBCIDR_ERR3|macro|DMAC_EBCIDR_ERR3
DECL|DMAC_EBCIDR_ERR4|macro|DMAC_EBCIDR_ERR4
DECL|DMAC_EBCIDR_ERR5|macro|DMAC_EBCIDR_ERR5
DECL|DMAC_EBCIDR|member|__O uint32_t DMAC_EBCIDR; /**< \brief (Dmac Offset: 0x01C) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Completed Interrupt Disable register. */
DECL|DMAC_EBCIER_BTC0|macro|DMAC_EBCIER_BTC0
DECL|DMAC_EBCIER_BTC1|macro|DMAC_EBCIER_BTC1
DECL|DMAC_EBCIER_BTC2|macro|DMAC_EBCIER_BTC2
DECL|DMAC_EBCIER_BTC3|macro|DMAC_EBCIER_BTC3
DECL|DMAC_EBCIER_BTC4|macro|DMAC_EBCIER_BTC4
DECL|DMAC_EBCIER_BTC5|macro|DMAC_EBCIER_BTC5
DECL|DMAC_EBCIER_CBTC0|macro|DMAC_EBCIER_CBTC0
DECL|DMAC_EBCIER_CBTC1|macro|DMAC_EBCIER_CBTC1
DECL|DMAC_EBCIER_CBTC2|macro|DMAC_EBCIER_CBTC2
DECL|DMAC_EBCIER_CBTC3|macro|DMAC_EBCIER_CBTC3
DECL|DMAC_EBCIER_CBTC4|macro|DMAC_EBCIER_CBTC4
DECL|DMAC_EBCIER_CBTC5|macro|DMAC_EBCIER_CBTC5
DECL|DMAC_EBCIER_ERR0|macro|DMAC_EBCIER_ERR0
DECL|DMAC_EBCIER_ERR1|macro|DMAC_EBCIER_ERR1
DECL|DMAC_EBCIER_ERR2|macro|DMAC_EBCIER_ERR2
DECL|DMAC_EBCIER_ERR3|macro|DMAC_EBCIER_ERR3
DECL|DMAC_EBCIER_ERR4|macro|DMAC_EBCIER_ERR4
DECL|DMAC_EBCIER_ERR5|macro|DMAC_EBCIER_ERR5
DECL|DMAC_EBCIER|member|__O uint32_t DMAC_EBCIER; /**< \brief (Dmac Offset: 0x018) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Completed Interrupt Enable register. */
DECL|DMAC_EBCIMR_BTC0|macro|DMAC_EBCIMR_BTC0
DECL|DMAC_EBCIMR_BTC1|macro|DMAC_EBCIMR_BTC1
DECL|DMAC_EBCIMR_BTC2|macro|DMAC_EBCIMR_BTC2
DECL|DMAC_EBCIMR_BTC3|macro|DMAC_EBCIMR_BTC3
DECL|DMAC_EBCIMR_BTC4|macro|DMAC_EBCIMR_BTC4
DECL|DMAC_EBCIMR_BTC5|macro|DMAC_EBCIMR_BTC5
DECL|DMAC_EBCIMR_CBTC0|macro|DMAC_EBCIMR_CBTC0
DECL|DMAC_EBCIMR_CBTC1|macro|DMAC_EBCIMR_CBTC1
DECL|DMAC_EBCIMR_CBTC2|macro|DMAC_EBCIMR_CBTC2
DECL|DMAC_EBCIMR_CBTC3|macro|DMAC_EBCIMR_CBTC3
DECL|DMAC_EBCIMR_CBTC4|macro|DMAC_EBCIMR_CBTC4
DECL|DMAC_EBCIMR_CBTC5|macro|DMAC_EBCIMR_CBTC5
DECL|DMAC_EBCIMR_ERR0|macro|DMAC_EBCIMR_ERR0
DECL|DMAC_EBCIMR_ERR1|macro|DMAC_EBCIMR_ERR1
DECL|DMAC_EBCIMR_ERR2|macro|DMAC_EBCIMR_ERR2
DECL|DMAC_EBCIMR_ERR3|macro|DMAC_EBCIMR_ERR3
DECL|DMAC_EBCIMR_ERR4|macro|DMAC_EBCIMR_ERR4
DECL|DMAC_EBCIMR_ERR5|macro|DMAC_EBCIMR_ERR5
DECL|DMAC_EBCIMR|member|__I uint32_t DMAC_EBCIMR; /**< \brief (Dmac Offset: 0x020) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer completed Mask Register. */
DECL|DMAC_EBCISR_BTC0|macro|DMAC_EBCISR_BTC0
DECL|DMAC_EBCISR_BTC1|macro|DMAC_EBCISR_BTC1
DECL|DMAC_EBCISR_BTC2|macro|DMAC_EBCISR_BTC2
DECL|DMAC_EBCISR_BTC3|macro|DMAC_EBCISR_BTC3
DECL|DMAC_EBCISR_BTC4|macro|DMAC_EBCISR_BTC4
DECL|DMAC_EBCISR_BTC5|macro|DMAC_EBCISR_BTC5
DECL|DMAC_EBCISR_CBTC0|macro|DMAC_EBCISR_CBTC0
DECL|DMAC_EBCISR_CBTC1|macro|DMAC_EBCISR_CBTC1
DECL|DMAC_EBCISR_CBTC2|macro|DMAC_EBCISR_CBTC2
DECL|DMAC_EBCISR_CBTC3|macro|DMAC_EBCISR_CBTC3
DECL|DMAC_EBCISR_CBTC4|macro|DMAC_EBCISR_CBTC4
DECL|DMAC_EBCISR_CBTC5|macro|DMAC_EBCISR_CBTC5
DECL|DMAC_EBCISR_ERR0|macro|DMAC_EBCISR_ERR0
DECL|DMAC_EBCISR_ERR1|macro|DMAC_EBCISR_ERR1
DECL|DMAC_EBCISR_ERR2|macro|DMAC_EBCISR_ERR2
DECL|DMAC_EBCISR_ERR3|macro|DMAC_EBCISR_ERR3
DECL|DMAC_EBCISR_ERR4|macro|DMAC_EBCISR_ERR4
DECL|DMAC_EBCISR_ERR5|macro|DMAC_EBCISR_ERR5
DECL|DMAC_EBCISR|member|__I uint32_t DMAC_EBCISR; /**< \brief (Dmac Offset: 0x024) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer completed Status Register. */
DECL|DMAC_EN_ENABLE|macro|DMAC_EN_ENABLE
DECL|DMAC_EN|member|__IO uint32_t DMAC_EN; /**< \brief (Dmac Offset: 0x004) DMAC Enable Register */
DECL|DMAC_GCFG_ARB_CFG_FIXED|macro|DMAC_GCFG_ARB_CFG_FIXED
DECL|DMAC_GCFG_ARB_CFG_ROUND_ROBIN|macro|DMAC_GCFG_ARB_CFG_ROUND_ROBIN
DECL|DMAC_GCFG_ARB_CFG|macro|DMAC_GCFG_ARB_CFG
DECL|DMAC_GCFG|member|__IO uint32_t DMAC_GCFG; /**< \brief (Dmac Offset: 0x000) DMAC Global Configuration Register */
DECL|DMAC_LAST_DLAST0|macro|DMAC_LAST_DLAST0
DECL|DMAC_LAST_DLAST1|macro|DMAC_LAST_DLAST1
DECL|DMAC_LAST_DLAST2|macro|DMAC_LAST_DLAST2
DECL|DMAC_LAST_DLAST3|macro|DMAC_LAST_DLAST3
DECL|DMAC_LAST_DLAST4|macro|DMAC_LAST_DLAST4
DECL|DMAC_LAST_DLAST5|macro|DMAC_LAST_DLAST5
DECL|DMAC_LAST_SLAST0|macro|DMAC_LAST_SLAST0
DECL|DMAC_LAST_SLAST1|macro|DMAC_LAST_SLAST1
DECL|DMAC_LAST_SLAST2|macro|DMAC_LAST_SLAST2
DECL|DMAC_LAST_SLAST3|macro|DMAC_LAST_SLAST3
DECL|DMAC_LAST_SLAST4|macro|DMAC_LAST_SLAST4
DECL|DMAC_LAST_SLAST5|macro|DMAC_LAST_SLAST5
DECL|DMAC_LAST|member|__IO uint32_t DMAC_LAST; /**< \brief (Dmac Offset: 0x010) DMAC Software Last Transfer Flag Register */
DECL|DMAC_SADDR_SADDR_Msk|macro|DMAC_SADDR_SADDR_Msk
DECL|DMAC_SADDR_SADDR_Pos|macro|DMAC_SADDR_SADDR_Pos
DECL|DMAC_SADDR_SADDR|macro|DMAC_SADDR_SADDR
DECL|DMAC_SADDR|member|__IO uint32_t DMAC_SADDR; /**< \brief (DmacCh_num Offset: 0x0) DMAC Channel Source Address Register */
DECL|DMAC_SREQ_DSREQ0|macro|DMAC_SREQ_DSREQ0
DECL|DMAC_SREQ_DSREQ1|macro|DMAC_SREQ_DSREQ1
DECL|DMAC_SREQ_DSREQ2|macro|DMAC_SREQ_DSREQ2
DECL|DMAC_SREQ_DSREQ3|macro|DMAC_SREQ_DSREQ3
DECL|DMAC_SREQ_DSREQ4|macro|DMAC_SREQ_DSREQ4
DECL|DMAC_SREQ_DSREQ5|macro|DMAC_SREQ_DSREQ5
DECL|DMAC_SREQ_SSREQ0|macro|DMAC_SREQ_SSREQ0
DECL|DMAC_SREQ_SSREQ1|macro|DMAC_SREQ_SSREQ1
DECL|DMAC_SREQ_SSREQ2|macro|DMAC_SREQ_SSREQ2
DECL|DMAC_SREQ_SSREQ3|macro|DMAC_SREQ_SSREQ3
DECL|DMAC_SREQ_SSREQ4|macro|DMAC_SREQ_SSREQ4
DECL|DMAC_SREQ_SSREQ5|macro|DMAC_SREQ_SSREQ5
DECL|DMAC_SREQ|member|__IO uint32_t DMAC_SREQ; /**< \brief (Dmac Offset: 0x008) DMAC Software Single Request Register */
DECL|DMAC_WPMR_WPEN|macro|DMAC_WPMR_WPEN
DECL|DMAC_WPMR_WPKEY_Msk|macro|DMAC_WPMR_WPKEY_Msk
DECL|DMAC_WPMR_WPKEY_PASSWD|macro|DMAC_WPMR_WPKEY_PASSWD
DECL|DMAC_WPMR_WPKEY_Pos|macro|DMAC_WPMR_WPKEY_Pos
DECL|DMAC_WPMR|member|__IO uint32_t DMAC_WPMR; /**< \brief (Dmac Offset: 0x1E4) DMAC Write Protect Mode Register */
DECL|DMAC_WPSR_WPVSRC_Msk|macro|DMAC_WPSR_WPVSRC_Msk
DECL|DMAC_WPSR_WPVSRC_Pos|macro|DMAC_WPSR_WPVSRC_Pos
DECL|DMAC_WPSR_WPVS|macro|DMAC_WPSR_WPVS
DECL|DMAC_WPSR|member|__I uint32_t DMAC_WPSR; /**< \brief (Dmac Offset: 0x1E8) DMAC Write Protect Status Register */
DECL|DmacCh_num|typedef|} DmacCh_num;
DECL|Dmac|typedef|} Dmac;
DECL|Reserved1|member|__I uint32_t Reserved1[1];
DECL|Reserved1|member|__I uint32_t Reserved1[4];
DECL|Reserved2|member|__I uint32_t Reserved2[2];
DECL|Reserved3|member|__I uint32_t Reserved3[46];
DECL|_SAM3XA_DMAC_COMPONENT_|macro|_SAM3XA_DMAC_COMPONENT_
