<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\File\Micky\Github\T-FPGA\example\FPGA\spi-blink\impl\gwsynthesis\spi-blink.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\File\Micky\Github\T-FPGA\example\FPGA\spi-blink\src\spi-blink.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\File\Micky\Github\T-FPGA\example\FPGA\spi-blink\src\spi-blink.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.01</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Feb 23 17:21:25 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2021 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>197</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>99</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>8</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>Base</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT </td>
</tr>
<tr>
<td>rxd_flag_d</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>spi_slaver1/rxd_flag_d_s/F </td>
</tr>
<tr>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>32.000</td>
<td>31.250
<td>0.000</td>
<td>16.000</td>
<td>osc/osc_inst/OSCOUT</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>pll/pllvr_inst/CLKOUT </td>
</tr>
<tr>
<td>pll/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>32.000</td>
<td>31.250
<td>0.000</td>
<td>16.000</td>
<td>osc/osc_inst/OSCOUT</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>pll/pllvr_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>64.000</td>
<td>15.625
<td>0.000</td>
<td>32.000</td>
<td>osc/osc_inst/OSCOUT</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>pll/pllvr_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>96.000</td>
<td>10.417
<td>0.000</td>
<td>48.000</td>
<td>osc/osc_inst/OSCOUT</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>pll/pllvr_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>31.250(MHz)</td>
<td>183.165(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of osc/osc_inst/OSCOUT.default_clk!</h4>
<h4>No timing paths to get frequency of rxd_flag_d!</h4>
<h4>No timing paths to get frequency of pll/pllvr_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll/pllvr_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll/pllvr_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rxd_flag_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rxd_flag_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-1.475</td>
<td>spi_slaver1/rxd_out_7_s0/Q</td>
<td>led_state_s2/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rxd_flag_d:[R]</td>
<td>4.000</td>
<td>0.710</td>
<td>4.335</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-1.341</td>
<td>txd_dat_0_s0/Q</td>
<td>spi_slaver1/n112_s0/D</td>
<td>rxd_flag_d:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.710</td>
<td>5.621</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.463</td>
<td>spi_slaver1/rxd_out_1_s0/Q</td>
<td>txd_dat_7_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rxd_flag_d:[R]</td>
<td>4.000</td>
<td>0.710</td>
<td>3.323</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-0.406</td>
<td>spi_slaver1/rxd_out_1_s0/Q</td>
<td>txd_dat_6_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rxd_flag_d:[R]</td>
<td>4.000</td>
<td>0.710</td>
<td>3.266</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-0.349</td>
<td>spi_slaver1/rxd_out_1_s0/Q</td>
<td>txd_dat_5_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rxd_flag_d:[R]</td>
<td>4.000</td>
<td>0.710</td>
<td>3.209</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-0.292</td>
<td>spi_slaver1/rxd_out_1_s0/Q</td>
<td>txd_dat_4_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rxd_flag_d:[R]</td>
<td>4.000</td>
<td>0.710</td>
<td>3.152</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-0.235</td>
<td>spi_slaver1/rxd_out_1_s0/Q</td>
<td>txd_dat_3_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rxd_flag_d:[R]</td>
<td>4.000</td>
<td>0.710</td>
<td>3.095</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-0.178</td>
<td>spi_slaver1/rxd_out_1_s0/Q</td>
<td>txd_dat_2_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rxd_flag_d:[R]</td>
<td>4.000</td>
<td>0.710</td>
<td>3.038</td>
</tr>
<tr>
<td>9</td>
<td>0.555</td>
<td>spi_slaver1/rxd_out_0_s0/Q</td>
<td>txd_dat_1_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rxd_flag_d:[R]</td>
<td>4.000</td>
<td>0.710</td>
<td>2.305</td>
</tr>
<tr>
<td>10</td>
<td>1.158</td>
<td>spi_slaver1/rxd_out_0_s0/Q</td>
<td>txd_dat_0_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rxd_flag_d:[R]</td>
<td>4.000</td>
<td>0.710</td>
<td>1.702</td>
</tr>
<tr>
<td>11</td>
<td>26.751</td>
<td>spi_slaver1/sck_r0_s0/Q</td>
<td>spi_slaver1/rxd_data_5_s0/CE</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>5.205</td>
</tr>
<tr>
<td>12</td>
<td>26.751</td>
<td>spi_slaver1/sck_r0_s0/Q</td>
<td>spi_slaver1/rxd_data_6_s0/CE</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>5.205</td>
</tr>
<tr>
<td>13</td>
<td>26.751</td>
<td>spi_slaver1/sck_r0_s0/Q</td>
<td>spi_slaver1/rxd_data_7_s0/CE</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>5.205</td>
</tr>
<tr>
<td>14</td>
<td>26.877</td>
<td>spi_slaver1/sck_r0_s0/Q</td>
<td>spi_slaver1/rxd_data_3_s0/CE</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>5.079</td>
</tr>
<tr>
<td>15</td>
<td>27.074</td>
<td>spi_slaver1/sck_r0_s0/Q</td>
<td>spi_slaver1/rxd_out_0_s0/CE</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>4.882</td>
</tr>
<tr>
<td>16</td>
<td>27.074</td>
<td>spi_slaver1/sck_r0_s0/Q</td>
<td>spi_slaver1/rxd_out_1_s0/CE</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>4.882</td>
</tr>
<tr>
<td>17</td>
<td>27.074</td>
<td>spi_slaver1/sck_r0_s0/Q</td>
<td>spi_slaver1/rxd_out_2_s0/CE</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>4.882</td>
</tr>
<tr>
<td>18</td>
<td>27.074</td>
<td>spi_slaver1/sck_r0_s0/Q</td>
<td>spi_slaver1/rxd_out_3_s0/CE</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>4.882</td>
</tr>
<tr>
<td>19</td>
<td>27.074</td>
<td>spi_slaver1/sck_r0_s0/Q</td>
<td>spi_slaver1/rxd_out_4_s0/CE</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>4.882</td>
</tr>
<tr>
<td>20</td>
<td>27.074</td>
<td>spi_slaver1/sck_r0_s0/Q</td>
<td>spi_slaver1/rxd_out_5_s0/CE</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>4.882</td>
</tr>
<tr>
<td>21</td>
<td>27.074</td>
<td>spi_slaver1/sck_r0_s0/Q</td>
<td>spi_slaver1/rxd_out_6_s0/CE</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>4.882</td>
</tr>
<tr>
<td>22</td>
<td>27.074</td>
<td>spi_slaver1/sck_r0_s0/Q</td>
<td>spi_slaver1/rxd_out_7_s0/CE</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>4.882</td>
</tr>
<tr>
<td>23</td>
<td>27.081</td>
<td>spi_slaver1/sck_r0_s0/Q</td>
<td>spi_slaver1/rxd_data_1_s0/CE</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>4.876</td>
</tr>
<tr>
<td>24</td>
<td>27.081</td>
<td>spi_slaver1/sck_r0_s0/Q</td>
<td>spi_slaver1/rxd_data_2_s0/CE</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>4.876</td>
</tr>
<tr>
<td>25</td>
<td>27.245</td>
<td>spi_slaver1/sck_r0_s0/Q</td>
<td>spi_slaver1/rxd_data_4_s0/CE</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>4.712</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.709</td>
<td>spi_slaver1/txd_state_1_s0/Q</td>
<td>spi_slaver1/txd_state_1_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>2</td>
<td>0.710</td>
<td>spi_slaver1/txd_state_0_s2/Q</td>
<td>spi_slaver1/txd_state_0_s2/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>3</td>
<td>0.710</td>
<td>spi_slaver1/rxd_state_0_s2/Q</td>
<td>spi_slaver1/rxd_state_0_s2/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>4</td>
<td>0.711</td>
<td>spi_slaver1/rxd_state_2_s0/Q</td>
<td>spi_slaver1/rxd_state_2_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>5</td>
<td>0.937</td>
<td>spi_slaver1/rxd_flag_r_s0/Q</td>
<td>spi_slaver1/rxd_flag_r0_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>6</td>
<td>0.937</td>
<td>spi_slaver1/rxd_data_3_s0/Q</td>
<td>spi_slaver1/rxd_out_3_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>7</td>
<td>0.937</td>
<td>spi_slaver1/rxd_data_4_s0/Q</td>
<td>spi_slaver1/rxd_out_4_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>8</td>
<td>0.937</td>
<td>spi_slaver1/rxd_data_7_s0/Q</td>
<td>spi_slaver1/rxd_out_7_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>9</td>
<td>0.961</td>
<td>spi_slaver1/rxd_flag_r0_s0/Q</td>
<td>spi_slaver1/rxd_flag_r1_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.961</td>
</tr>
<tr>
<td>10</td>
<td>0.978</td>
<td>spi_slaver1/txd_state_0_s2/Q</td>
<td>spi_slaver1/txd_state_2_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.978</td>
</tr>
<tr>
<td>11</td>
<td>1.062</td>
<td>spi_slaver1/rxd_state_1_s0/Q</td>
<td>spi_slaver1/rxd_state_1_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.062</td>
</tr>
<tr>
<td>12</td>
<td>1.212</td>
<td>spi_slaver1/rxd_state_2_s0/Q</td>
<td>spi_slaver1/rxd_data_5_s0/CE</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.227</td>
</tr>
<tr>
<td>13</td>
<td>1.212</td>
<td>spi_slaver1/rxd_state_2_s0/Q</td>
<td>spi_slaver1/rxd_data_6_s0/CE</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.227</td>
</tr>
<tr>
<td>14</td>
<td>1.212</td>
<td>spi_slaver1/rxd_state_2_s0/Q</td>
<td>spi_slaver1/rxd_data_7_s0/CE</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.227</td>
</tr>
<tr>
<td>15</td>
<td>1.247</td>
<td>spi_slaver1/rxd_data_1_s0/Q</td>
<td>spi_slaver1/rxd_out_1_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.247</td>
</tr>
<tr>
<td>16</td>
<td>1.289</td>
<td>spi_slaver1/rxd_data_2_s0/Q</td>
<td>spi_slaver1/rxd_out_2_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.289</td>
</tr>
<tr>
<td>17</td>
<td>1.289</td>
<td>spi_slaver1/rxd_data_6_s0/Q</td>
<td>spi_slaver1/rxd_out_6_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.289</td>
</tr>
<tr>
<td>18</td>
<td>1.299</td>
<td>spi_slaver1/rxd_state_2_s0/Q</td>
<td>spi_slaver1/rxd_flag_r_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.299</td>
</tr>
<tr>
<td>19</td>
<td>1.480</td>
<td>spi_slaver1/rxd_state_0_s2/Q</td>
<td>spi_slaver1/rxd_data_4_s0/CE</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.495</td>
</tr>
<tr>
<td>20</td>
<td>1.502</td>
<td>spi_slaver1/rxd_state_0_s2/Q</td>
<td>spi_slaver1/rxd_data_1_s0/CE</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.517</td>
</tr>
<tr>
<td>21</td>
<td>1.502</td>
<td>spi_slaver1/rxd_state_0_s2/Q</td>
<td>spi_slaver1/rxd_data_2_s0/CE</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.517</td>
</tr>
<tr>
<td>22</td>
<td>1.524</td>
<td>spi_slaver1/rxd_data_5_s0/Q</td>
<td>spi_slaver1/rxd_out_5_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.524</td>
</tr>
<tr>
<td>23</td>
<td>1.536</td>
<td>spi_slaver1/sck_r0_s0/Q</td>
<td>spi_slaver1/sck_r1_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.536</td>
</tr>
<tr>
<td>24</td>
<td>1.556</td>
<td>spi_slaver1/rxd_state_2_s0/Q</td>
<td>spi_slaver1/rxd_out_0_s0/CE</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.571</td>
</tr>
<tr>
<td>25</td>
<td>1.556</td>
<td>spi_slaver1/rxd_state_2_s0/Q</td>
<td>spi_slaver1/rxd_out_1_s0/CE</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.571</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.356</td>
<td>9.606</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rxd_flag_d</td>
<td>txd_dat_6_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.356</td>
<td>9.606</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rxd_flag_d</td>
<td>txd_dat_5_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.356</td>
<td>9.606</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rxd_flag_d</td>
<td>txd_dat_4_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.356</td>
<td>9.606</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rxd_flag_d</td>
<td>txd_dat_3_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.356</td>
<td>9.606</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rxd_flag_d</td>
<td>txd_dat_2_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.356</td>
<td>9.606</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rxd_flag_d</td>
<td>led_state_s2</td>
</tr>
<tr>
<td>7</td>
<td>8.356</td>
<td>9.606</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rxd_flag_d</td>
<td>txd_dat_7_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.356</td>
<td>9.606</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rxd_flag_d</td>
<td>txd_dat_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.356</td>
<td>9.606</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rxd_flag_d</td>
<td>txd_dat_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.606</td>
<td>9.856</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>rxd_flag_d</td>
<td>txd_dat_6_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>101.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.516</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/rxd_out_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_state_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rxd_flag_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>96.000</td>
<td>96.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>96.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>97.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>97.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][B]</td>
<td>spi_slaver1/rxd_out_7_s0/CLK</td>
</tr>
<tr>
<td>98.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C21[1][B]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_out_7_s0/Q</td>
</tr>
<tr>
<td>100.560</td>
<td>2.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td>n28_s19/I0</td>
</tr>
<tr>
<td>101.186</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" background: #97FFFF;">n28_s19/F</td>
</tr>
<tr>
<td>101.991</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB5[A]</td>
<td style=" font-weight:bold;">led_state_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R11C19[0][B]</td>
<td>spi_slaver1/rxd_flag_d_s/F</td>
</tr>
<tr>
<td>100.946</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB5[A]</td>
<td>led_state_s2/CLK</td>
</tr>
<tr>
<td>100.916</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>led_state_s2</td>
</tr>
<tr>
<td>100.516</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB5[A]</td>
<td>led_state_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.710</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 14.441%; route: 3.251, 74.986%; tC2Q: 0.458, 10.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>txd_dat_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/n112_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rxd_flag_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R11C19[0][B]</td>
<td>spi_slaver1/rxd_flag_d_s/F</td>
</tr>
<tr>
<td>60.946</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>txd_dat_0_s0/CLK</td>
</tr>
<tr>
<td>61.404</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" font-weight:bold;">txd_dat_0_s0/Q</td>
</tr>
<tr>
<td>62.862</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>spi_slaver1/n101_s27/I1</td>
</tr>
<tr>
<td>63.488</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">spi_slaver1/n101_s27/F</td>
</tr>
<tr>
<td>63.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td>spi_slaver1/n101_s23/I1</td>
</tr>
<tr>
<td>63.637</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td style=" background: #97FFFF;">spi_slaver1/n101_s23/O</td>
</tr>
<tr>
<td>63.637</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>spi_slaver1/n101_s21/I1</td>
</tr>
<tr>
<td>63.800</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">spi_slaver1/n101_s21/O</td>
</tr>
<tr>
<td>66.567</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT26[B]</td>
<td style=" font-weight:bold;">spi_slaver1/n112_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>64.000</td>
<td>64.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>65.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>65.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT26[B]</td>
<td>spi_slaver1/n112_s0/CLK</td>
</tr>
<tr>
<td>65.626</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_slaver1/n112_s0</td>
</tr>
<tr>
<td>65.226</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT26[B]</td>
<td>spi_slaver1/n112_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.938, 16.687%; route: 4.225, 75.159%; tC2Q: 0.458, 8.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>100.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.516</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/rxd_out_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>txd_dat_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rxd_flag_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>96.000</td>
<td>96.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>96.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>97.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>97.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][A]</td>
<td>spi_slaver1/rxd_out_1_s0/CLK</td>
</tr>
<tr>
<td>98.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C20[2][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_out_1_s0/Q</td>
</tr>
<tr>
<td>99.086</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[0][B]</td>
<td>n14_s/I0</td>
</tr>
<tr>
<td>100.131</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td style=" background: #97FFFF;">n14_s/COUT</td>
</tr>
<tr>
<td>100.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[1][A]</td>
<td>n13_s/CIN</td>
</tr>
<tr>
<td>100.188</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" background: #97FFFF;">n13_s/COUT</td>
</tr>
<tr>
<td>100.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[1][B]</td>
<td>n12_s/CIN</td>
</tr>
<tr>
<td>100.245</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][B]</td>
<td style=" background: #97FFFF;">n12_s/COUT</td>
</tr>
<tr>
<td>100.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[2][A]</td>
<td>n11_s/CIN</td>
</tr>
<tr>
<td>100.302</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[2][A]</td>
<td style=" background: #97FFFF;">n11_s/COUT</td>
</tr>
<tr>
<td>100.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[2][B]</td>
<td>n10_s/CIN</td>
</tr>
<tr>
<td>100.359</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td style=" background: #97FFFF;">n10_s/COUT</td>
</tr>
<tr>
<td>100.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C14[0][A]</td>
<td>n9_s/CIN</td>
</tr>
<tr>
<td>100.416</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" background: #97FFFF;">n9_s/COUT</td>
</tr>
<tr>
<td>100.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C14[0][B]</td>
<td>n8_s/CIN</td>
</tr>
<tr>
<td>100.979</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td style=" background: #97FFFF;">n8_s/SUM</td>
</tr>
<tr>
<td>100.979</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">txd_dat_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R11C19[0][B]</td>
<td>spi_slaver1/rxd_flag_d_s/F</td>
</tr>
<tr>
<td>100.946</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>txd_dat_7_s0/CLK</td>
</tr>
<tr>
<td>100.916</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>txd_dat_7_s0</td>
</tr>
<tr>
<td>100.516</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>txd_dat_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.710</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.893, 56.967%; route: 0.972, 29.240%; tC2Q: 0.458, 13.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.406</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>100.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.516</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/rxd_out_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>txd_dat_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rxd_flag_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>96.000</td>
<td>96.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>96.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>97.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>97.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][A]</td>
<td>spi_slaver1/rxd_out_1_s0/CLK</td>
</tr>
<tr>
<td>98.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C20[2][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_out_1_s0/Q</td>
</tr>
<tr>
<td>99.086</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[0][B]</td>
<td>n14_s/I0</td>
</tr>
<tr>
<td>100.131</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td style=" background: #97FFFF;">n14_s/COUT</td>
</tr>
<tr>
<td>100.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[1][A]</td>
<td>n13_s/CIN</td>
</tr>
<tr>
<td>100.188</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" background: #97FFFF;">n13_s/COUT</td>
</tr>
<tr>
<td>100.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[1][B]</td>
<td>n12_s/CIN</td>
</tr>
<tr>
<td>100.245</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][B]</td>
<td style=" background: #97FFFF;">n12_s/COUT</td>
</tr>
<tr>
<td>100.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[2][A]</td>
<td>n11_s/CIN</td>
</tr>
<tr>
<td>100.302</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[2][A]</td>
<td style=" background: #97FFFF;">n11_s/COUT</td>
</tr>
<tr>
<td>100.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[2][B]</td>
<td>n10_s/CIN</td>
</tr>
<tr>
<td>100.359</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td style=" background: #97FFFF;">n10_s/COUT</td>
</tr>
<tr>
<td>100.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C14[0][A]</td>
<td>n9_s/CIN</td>
</tr>
<tr>
<td>100.922</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" background: #97FFFF;">n9_s/SUM</td>
</tr>
<tr>
<td>100.922</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" font-weight:bold;">txd_dat_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R11C19[0][B]</td>
<td>spi_slaver1/rxd_flag_d_s/F</td>
</tr>
<tr>
<td>100.946</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>txd_dat_6_s0/CLK</td>
</tr>
<tr>
<td>100.916</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>txd_dat_6_s0</td>
</tr>
<tr>
<td>100.516</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>txd_dat_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.710</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.836, 56.216%; route: 0.972, 29.750%; tC2Q: 0.458, 14.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>100.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.516</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/rxd_out_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>txd_dat_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rxd_flag_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>96.000</td>
<td>96.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>96.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>97.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>97.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][A]</td>
<td>spi_slaver1/rxd_out_1_s0/CLK</td>
</tr>
<tr>
<td>98.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C20[2][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_out_1_s0/Q</td>
</tr>
<tr>
<td>99.086</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[0][B]</td>
<td>n14_s/I0</td>
</tr>
<tr>
<td>100.131</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td style=" background: #97FFFF;">n14_s/COUT</td>
</tr>
<tr>
<td>100.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[1][A]</td>
<td>n13_s/CIN</td>
</tr>
<tr>
<td>100.188</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" background: #97FFFF;">n13_s/COUT</td>
</tr>
<tr>
<td>100.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[1][B]</td>
<td>n12_s/CIN</td>
</tr>
<tr>
<td>100.245</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][B]</td>
<td style=" background: #97FFFF;">n12_s/COUT</td>
</tr>
<tr>
<td>100.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[2][A]</td>
<td>n11_s/CIN</td>
</tr>
<tr>
<td>100.302</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[2][A]</td>
<td style=" background: #97FFFF;">n11_s/COUT</td>
</tr>
<tr>
<td>100.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[2][B]</td>
<td>n10_s/CIN</td>
</tr>
<tr>
<td>100.865</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td style=" background: #97FFFF;">n10_s/SUM</td>
</tr>
<tr>
<td>100.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">txd_dat_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R11C19[0][B]</td>
<td>spi_slaver1/rxd_flag_d_s/F</td>
</tr>
<tr>
<td>100.946</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>txd_dat_5_s0/CLK</td>
</tr>
<tr>
<td>100.916</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>txd_dat_5_s0</td>
</tr>
<tr>
<td>100.516</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>txd_dat_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.710</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.779, 55.439%; route: 0.972, 30.278%; tC2Q: 0.458, 14.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>100.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.516</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/rxd_out_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>txd_dat_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rxd_flag_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>96.000</td>
<td>96.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>96.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>97.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>97.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][A]</td>
<td>spi_slaver1/rxd_out_1_s0/CLK</td>
</tr>
<tr>
<td>98.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C20[2][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_out_1_s0/Q</td>
</tr>
<tr>
<td>99.086</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[0][B]</td>
<td>n14_s/I0</td>
</tr>
<tr>
<td>100.131</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td style=" background: #97FFFF;">n14_s/COUT</td>
</tr>
<tr>
<td>100.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[1][A]</td>
<td>n13_s/CIN</td>
</tr>
<tr>
<td>100.188</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" background: #97FFFF;">n13_s/COUT</td>
</tr>
<tr>
<td>100.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[1][B]</td>
<td>n12_s/CIN</td>
</tr>
<tr>
<td>100.245</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][B]</td>
<td style=" background: #97FFFF;">n12_s/COUT</td>
</tr>
<tr>
<td>100.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[2][A]</td>
<td>n11_s/CIN</td>
</tr>
<tr>
<td>100.808</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[2][A]</td>
<td style=" background: #97FFFF;">n11_s/SUM</td>
</tr>
<tr>
<td>100.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[2][A]</td>
<td style=" font-weight:bold;">txd_dat_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R11C19[0][B]</td>
<td>spi_slaver1/rxd_flag_d_s/F</td>
</tr>
<tr>
<td>100.946</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][A]</td>
<td>txd_dat_4_s0/CLK</td>
</tr>
<tr>
<td>100.916</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>txd_dat_4_s0</td>
</tr>
<tr>
<td>100.516</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C13[2][A]</td>
<td>txd_dat_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.710</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.722, 54.633%; route: 0.972, 30.826%; tC2Q: 0.458, 14.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.235</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>100.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.516</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/rxd_out_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>txd_dat_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rxd_flag_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>96.000</td>
<td>96.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>96.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>97.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>97.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][A]</td>
<td>spi_slaver1/rxd_out_1_s0/CLK</td>
</tr>
<tr>
<td>98.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C20[2][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_out_1_s0/Q</td>
</tr>
<tr>
<td>99.086</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[0][B]</td>
<td>n14_s/I0</td>
</tr>
<tr>
<td>100.131</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td style=" background: #97FFFF;">n14_s/COUT</td>
</tr>
<tr>
<td>100.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[1][A]</td>
<td>n13_s/CIN</td>
</tr>
<tr>
<td>100.188</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" background: #97FFFF;">n13_s/COUT</td>
</tr>
<tr>
<td>100.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[1][B]</td>
<td>n12_s/CIN</td>
</tr>
<tr>
<td>100.751</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][B]</td>
<td style=" background: #97FFFF;">n12_s/SUM</td>
</tr>
<tr>
<td>100.751</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][B]</td>
<td style=" font-weight:bold;">txd_dat_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R11C19[0][B]</td>
<td>spi_slaver1/rxd_flag_d_s/F</td>
</tr>
<tr>
<td>100.946</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][B]</td>
<td>txd_dat_3_s0/CLK</td>
</tr>
<tr>
<td>100.916</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>txd_dat_3_s0</td>
</tr>
<tr>
<td>100.516</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C13[1][B]</td>
<td>txd_dat_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.710</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.665, 53.797%; route: 0.972, 31.394%; tC2Q: 0.458, 14.809%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.178</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>100.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.516</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/rxd_out_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>txd_dat_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rxd_flag_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>96.000</td>
<td>96.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>96.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>97.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>97.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][A]</td>
<td>spi_slaver1/rxd_out_1_s0/CLK</td>
</tr>
<tr>
<td>98.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C20[2][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_out_1_s0/Q</td>
</tr>
<tr>
<td>99.086</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[0][B]</td>
<td>n14_s/I0</td>
</tr>
<tr>
<td>100.131</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td style=" background: #97FFFF;">n14_s/COUT</td>
</tr>
<tr>
<td>100.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[1][A]</td>
<td>n13_s/CIN</td>
</tr>
<tr>
<td>100.694</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" background: #97FFFF;">n13_s/SUM</td>
</tr>
<tr>
<td>100.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" font-weight:bold;">txd_dat_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R11C19[0][B]</td>
<td>spi_slaver1/rxd_flag_d_s/F</td>
</tr>
<tr>
<td>100.946</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>txd_dat_2_s0/CLK</td>
</tr>
<tr>
<td>100.916</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>txd_dat_2_s0</td>
</tr>
<tr>
<td>100.516</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>txd_dat_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.710</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.608, 52.930%; route: 0.972, 31.983%; tC2Q: 0.458, 15.087%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>99.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.516</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/rxd_out_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>txd_dat_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rxd_flag_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>96.000</td>
<td>96.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>96.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>97.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>97.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>spi_slaver1/rxd_out_0_s0/CLK</td>
</tr>
<tr>
<td>98.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C20[1][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_out_0_s0/Q</td>
</tr>
<tr>
<td>99.260</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[0][B]</td>
<td>n14_s/I1</td>
</tr>
<tr>
<td>99.961</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td style=" background: #97FFFF;">n14_s/SUM</td>
</tr>
<tr>
<td>99.961</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td style=" font-weight:bold;">txd_dat_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R11C19[0][B]</td>
<td>spi_slaver1/rxd_flag_d_s/F</td>
</tr>
<tr>
<td>100.946</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td>txd_dat_1_s0/CLK</td>
</tr>
<tr>
<td>100.916</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>txd_dat_1_s0</td>
</tr>
<tr>
<td>100.516</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C13[0][B]</td>
<td>txd_dat_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.710</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.701, 30.408%; route: 1.146, 49.710%; tC2Q: 0.458, 19.882%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>99.358</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.516</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/rxd_out_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>txd_dat_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rxd_flag_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>96.000</td>
<td>96.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>96.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>97.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>97.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>spi_slaver1/rxd_out_0_s0/CLK</td>
</tr>
<tr>
<td>98.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C20[1][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_out_0_s0/Q</td>
</tr>
<tr>
<td>98.536</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>n15_s2/I0</td>
</tr>
<tr>
<td>99.358</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">n15_s2/F</td>
</tr>
<tr>
<td>99.358</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" font-weight:bold;">txd_dat_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R11C19[0][B]</td>
<td>spi_slaver1/rxd_flag_d_s/F</td>
</tr>
<tr>
<td>100.946</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>txd_dat_0_s0/CLK</td>
</tr>
<tr>
<td>100.916</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>txd_dat_0_s0</td>
</tr>
<tr>
<td>100.516</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>txd_dat_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.710</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 48.297%; route: 0.422, 24.774%; tC2Q: 0.458, 26.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/sck_r0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/rxd_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>spi_slaver1/sck_r0_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">spi_slaver1/sck_r0_s0/Q</td>
</tr>
<tr>
<td>3.608</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>spi_slaver1/n19_s1/I2</td>
</tr>
<tr>
<td>4.234</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">spi_slaver1/n19_s1/F</td>
</tr>
<tr>
<td>5.723</td>
<td>1.488</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][B]</td>
<td>spi_slaver1/n50_s2/I3</td>
</tr>
<tr>
<td>6.525</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C22[1][B]</td>
<td style=" background: #97FFFF;">spi_slaver1/n50_s2/F</td>
</tr>
<tr>
<td>6.861</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_data_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>spi_slaver1/rxd_data_5_s0/CLK</td>
</tr>
<tr>
<td>33.612</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>spi_slaver1/rxd_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.428, 27.434%; route: 3.319, 63.761%; tC2Q: 0.458, 8.805%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/sck_r0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/rxd_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>spi_slaver1/sck_r0_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">spi_slaver1/sck_r0_s0/Q</td>
</tr>
<tr>
<td>3.608</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>spi_slaver1/n19_s1/I2</td>
</tr>
<tr>
<td>4.234</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">spi_slaver1/n19_s1/F</td>
</tr>
<tr>
<td>5.723</td>
<td>1.488</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>spi_slaver1/n49_s2/I3</td>
</tr>
<tr>
<td>6.525</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">spi_slaver1/n49_s2/F</td>
</tr>
<tr>
<td>6.861</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_data_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>spi_slaver1/rxd_data_6_s0/CLK</td>
</tr>
<tr>
<td>33.612</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>spi_slaver1/rxd_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.428, 27.434%; route: 3.319, 63.761%; tC2Q: 0.458, 8.805%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/sck_r0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/rxd_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>spi_slaver1/sck_r0_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">spi_slaver1/sck_r0_s0/Q</td>
</tr>
<tr>
<td>3.608</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>spi_slaver1/n19_s1/I2</td>
</tr>
<tr>
<td>4.234</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">spi_slaver1/n19_s1/F</td>
</tr>
<tr>
<td>5.723</td>
<td>1.488</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][A]</td>
<td>spi_slaver1/n48_s2/I3</td>
</tr>
<tr>
<td>6.525</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C22[3][A]</td>
<td style=" background: #97FFFF;">spi_slaver1/n48_s2/F</td>
</tr>
<tr>
<td>6.861</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[2][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_data_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[2][A]</td>
<td>spi_slaver1/rxd_data_7_s0/CLK</td>
</tr>
<tr>
<td>33.612</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[2][A]</td>
<td>spi_slaver1/rxd_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.428, 27.434%; route: 3.319, 63.761%; tC2Q: 0.458, 8.805%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.877</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/sck_r0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/rxd_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>spi_slaver1/sck_r0_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">spi_slaver1/sck_r0_s0/Q</td>
</tr>
<tr>
<td>3.608</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>spi_slaver1/n19_s1/I2</td>
</tr>
<tr>
<td>4.234</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">spi_slaver1/n19_s1/F</td>
</tr>
<tr>
<td>5.229</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td>spi_slaver1/n52_s2/I3</td>
</tr>
<tr>
<td>6.031</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td style=" background: #97FFFF;">spi_slaver1/n52_s2/F</td>
</tr>
<tr>
<td>6.735</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_data_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td>spi_slaver1/rxd_data_3_s0/CLK</td>
</tr>
<tr>
<td>33.612</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C21[0][A]</td>
<td>spi_slaver1/rxd_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.428, 28.115%; route: 3.193, 62.862%; tC2Q: 0.458, 9.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/sck_r0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/rxd_out_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>spi_slaver1/sck_r0_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">spi_slaver1/sck_r0_s0/Q</td>
</tr>
<tr>
<td>3.608</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>spi_slaver1/n19_s1/I2</td>
</tr>
<tr>
<td>4.234</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">spi_slaver1/n19_s1/F</td>
</tr>
<tr>
<td>5.539</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>spi_slaver1/n80_s2/I2</td>
</tr>
<tr>
<td>6.164</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">spi_slaver1/n80_s2/F</td>
</tr>
<tr>
<td>6.538</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_out_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>spi_slaver1/rxd_out_0_s0/CLK</td>
</tr>
<tr>
<td>33.612</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>spi_slaver1/rxd_out_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.251, 25.624%; route: 3.173, 64.988%; tC2Q: 0.458, 9.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/sck_r0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/rxd_out_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>spi_slaver1/sck_r0_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">spi_slaver1/sck_r0_s0/Q</td>
</tr>
<tr>
<td>3.608</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>spi_slaver1/n19_s1/I2</td>
</tr>
<tr>
<td>4.234</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">spi_slaver1/n19_s1/F</td>
</tr>
<tr>
<td>5.539</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>spi_slaver1/n80_s2/I2</td>
</tr>
<tr>
<td>6.164</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">spi_slaver1/n80_s2/F</td>
</tr>
<tr>
<td>6.538</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_out_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][A]</td>
<td>spi_slaver1/rxd_out_1_s0/CLK</td>
</tr>
<tr>
<td>33.612</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C20[2][A]</td>
<td>spi_slaver1/rxd_out_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.251, 25.624%; route: 3.173, 64.988%; tC2Q: 0.458, 9.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/sck_r0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/rxd_out_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>spi_slaver1/sck_r0_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">spi_slaver1/sck_r0_s0/Q</td>
</tr>
<tr>
<td>3.608</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>spi_slaver1/n19_s1/I2</td>
</tr>
<tr>
<td>4.234</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">spi_slaver1/n19_s1/F</td>
</tr>
<tr>
<td>5.539</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>spi_slaver1/n80_s2/I2</td>
</tr>
<tr>
<td>6.164</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">spi_slaver1/n80_s2/F</td>
</tr>
<tr>
<td>6.538</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_out_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>spi_slaver1/rxd_out_2_s0/CLK</td>
</tr>
<tr>
<td>33.612</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>spi_slaver1/rxd_out_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.251, 25.624%; route: 3.173, 64.988%; tC2Q: 0.458, 9.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/sck_r0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/rxd_out_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>spi_slaver1/sck_r0_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">spi_slaver1/sck_r0_s0/Q</td>
</tr>
<tr>
<td>3.608</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>spi_slaver1/n19_s1/I2</td>
</tr>
<tr>
<td>4.234</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">spi_slaver1/n19_s1/F</td>
</tr>
<tr>
<td>5.539</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>spi_slaver1/n80_s2/I2</td>
</tr>
<tr>
<td>6.164</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">spi_slaver1/n80_s2/F</td>
</tr>
<tr>
<td>6.538</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_out_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td>spi_slaver1/rxd_out_3_s0/CLK</td>
</tr>
<tr>
<td>33.612</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C21[0][A]</td>
<td>spi_slaver1/rxd_out_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.251, 25.624%; route: 3.173, 64.988%; tC2Q: 0.458, 9.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/sck_r0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/rxd_out_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>spi_slaver1/sck_r0_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">spi_slaver1/sck_r0_s0/Q</td>
</tr>
<tr>
<td>3.608</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>spi_slaver1/n19_s1/I2</td>
</tr>
<tr>
<td>4.234</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">spi_slaver1/n19_s1/F</td>
</tr>
<tr>
<td>5.539</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>spi_slaver1/n80_s2/I2</td>
</tr>
<tr>
<td>6.164</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">spi_slaver1/n80_s2/F</td>
</tr>
<tr>
<td>6.538</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_out_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>spi_slaver1/rxd_out_4_s0/CLK</td>
</tr>
<tr>
<td>33.612</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>spi_slaver1/rxd_out_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.251, 25.624%; route: 3.173, 64.988%; tC2Q: 0.458, 9.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/sck_r0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/rxd_out_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>spi_slaver1/sck_r0_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">spi_slaver1/sck_r0_s0/Q</td>
</tr>
<tr>
<td>3.608</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>spi_slaver1/n19_s1/I2</td>
</tr>
<tr>
<td>4.234</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">spi_slaver1/n19_s1/F</td>
</tr>
<tr>
<td>5.539</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>spi_slaver1/n80_s2/I2</td>
</tr>
<tr>
<td>6.164</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">spi_slaver1/n80_s2/F</td>
</tr>
<tr>
<td>6.538</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_out_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td>spi_slaver1/rxd_out_5_s0/CLK</td>
</tr>
<tr>
<td>33.612</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C21[0][B]</td>
<td>spi_slaver1/rxd_out_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.251, 25.624%; route: 3.173, 64.988%; tC2Q: 0.458, 9.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/sck_r0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/rxd_out_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>spi_slaver1/sck_r0_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">spi_slaver1/sck_r0_s0/Q</td>
</tr>
<tr>
<td>3.608</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>spi_slaver1/n19_s1/I2</td>
</tr>
<tr>
<td>4.234</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">spi_slaver1/n19_s1/F</td>
</tr>
<tr>
<td>5.539</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>spi_slaver1/n80_s2/I2</td>
</tr>
<tr>
<td>6.164</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">spi_slaver1/n80_s2/F</td>
</tr>
<tr>
<td>6.538</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_out_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>spi_slaver1/rxd_out_6_s0/CLK</td>
</tr>
<tr>
<td>33.612</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>spi_slaver1/rxd_out_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.251, 25.624%; route: 3.173, 64.988%; tC2Q: 0.458, 9.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/sck_r0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/rxd_out_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>spi_slaver1/sck_r0_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">spi_slaver1/sck_r0_s0/Q</td>
</tr>
<tr>
<td>3.608</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>spi_slaver1/n19_s1/I2</td>
</tr>
<tr>
<td>4.234</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">spi_slaver1/n19_s1/F</td>
</tr>
<tr>
<td>5.539</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>spi_slaver1/n80_s2/I2</td>
</tr>
<tr>
<td>6.164</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">spi_slaver1/n80_s2/F</td>
</tr>
<tr>
<td>6.538</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][B]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_out_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][B]</td>
<td>spi_slaver1/rxd_out_7_s0/CLK</td>
</tr>
<tr>
<td>33.612</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C21[1][B]</td>
<td>spi_slaver1/rxd_out_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.251, 25.624%; route: 3.173, 64.988%; tC2Q: 0.458, 9.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/sck_r0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/rxd_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>spi_slaver1/sck_r0_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">spi_slaver1/sck_r0_s0/Q</td>
</tr>
<tr>
<td>3.608</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>spi_slaver1/n19_s1/I2</td>
</tr>
<tr>
<td>4.234</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">spi_slaver1/n19_s1/F</td>
</tr>
<tr>
<td>5.394</td>
<td>1.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td>spi_slaver1/n54_s2/I3</td>
</tr>
<tr>
<td>6.196</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td style=" background: #97FFFF;">spi_slaver1/n54_s2/F</td>
</tr>
<tr>
<td>6.532</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_data_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>spi_slaver1/rxd_data_1_s0/CLK</td>
</tr>
<tr>
<td>33.612</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>spi_slaver1/rxd_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.428, 29.285%; route: 2.990, 61.315%; tC2Q: 0.458, 9.399%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/sck_r0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/rxd_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>spi_slaver1/sck_r0_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">spi_slaver1/sck_r0_s0/Q</td>
</tr>
<tr>
<td>3.608</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>spi_slaver1/n19_s1/I2</td>
</tr>
<tr>
<td>4.234</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">spi_slaver1/n19_s1/F</td>
</tr>
<tr>
<td>5.394</td>
<td>1.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>spi_slaver1/n53_s2/I3</td>
</tr>
<tr>
<td>6.196</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">spi_slaver1/n53_s2/F</td>
</tr>
<tr>
<td>6.532</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[2][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_data_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[2][A]</td>
<td>spi_slaver1/rxd_data_2_s0/CLK</td>
</tr>
<tr>
<td>33.612</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C23[2][A]</td>
<td>spi_slaver1/rxd_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.428, 29.285%; route: 2.990, 61.315%; tC2Q: 0.458, 9.399%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.245</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.367</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/sck_r0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/rxd_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>spi_slaver1/sck_r0_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">spi_slaver1/sck_r0_s0/Q</td>
</tr>
<tr>
<td>3.608</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>spi_slaver1/n19_s1/I2</td>
</tr>
<tr>
<td>4.234</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">spi_slaver1/n19_s1/F</td>
</tr>
<tr>
<td>5.229</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>spi_slaver1/n51_s3/I1</td>
</tr>
<tr>
<td>6.031</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">spi_slaver1/n51_s3/F</td>
</tr>
<tr>
<td>6.367</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_data_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>spi_slaver1/rxd_data_4_s0/CLK</td>
</tr>
<tr>
<td>33.612</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>spi_slaver1/rxd_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.428, 30.308%; route: 2.825, 59.964%; tC2Q: 0.458, 9.728%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/txd_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/txd_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>spi_slaver1/txd_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C17[1][A]</td>
<td style=" font-weight:bold;">spi_slaver1/txd_state_1_s0/Q</td>
</tr>
<tr>
<td>1.933</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>spi_slaver1/n103_s5/I1</td>
</tr>
<tr>
<td>2.305</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" background: #97FFFF;">spi_slaver1/n103_s5/F</td>
</tr>
<tr>
<td>2.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" font-weight:bold;">spi_slaver1/txd_state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>spi_slaver1/txd_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>spi_slaver1/txd_state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/txd_state_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/txd_state_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>spi_slaver1/txd_state_0_s2/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">spi_slaver1/txd_state_0_s2/Q</td>
</tr>
<tr>
<td>1.934</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>spi_slaver1/n108_s3/I3</td>
</tr>
<tr>
<td>2.306</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">spi_slaver1/n108_s3/F</td>
</tr>
<tr>
<td>2.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">spi_slaver1/txd_state_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>spi_slaver1/txd_state_0_s2/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>spi_slaver1/txd_state_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/rxd_state_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/rxd_state_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>spi_slaver1/rxd_state_0_s2/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R11C17[0][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_state_0_s2/Q</td>
</tr>
<tr>
<td>1.934</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>spi_slaver1/n59_s3/I0</td>
</tr>
<tr>
<td>2.306</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" background: #97FFFF;">spi_slaver1/n59_s3/F</td>
</tr>
<tr>
<td>2.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_state_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>spi_slaver1/rxd_state_0_s2/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>spi_slaver1/rxd_state_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/rxd_state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/rxd_state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>spi_slaver1/rxd_state_2_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R11C23[0][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_state_2_s0/Q</td>
</tr>
<tr>
<td>1.936</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>spi_slaver1/n37_s13/I0</td>
</tr>
<tr>
<td>2.308</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" background: #97FFFF;">spi_slaver1/n37_s13/F</td>
</tr>
<tr>
<td>2.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_state_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>spi_slaver1/rxd_state_2_s0/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>spi_slaver1/rxd_state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/rxd_flag_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/rxd_flag_r0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>spi_slaver1/rxd_flag_r_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_flag_r_s0/Q</td>
</tr>
<tr>
<td>2.533</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_flag_r0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td>spi_slaver1/rxd_flag_r0_s0/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[1][B]</td>
<td>spi_slaver1/rxd_flag_r0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/rxd_data_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/rxd_out_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td>spi_slaver1/rxd_data_3_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_data_3_s0/Q</td>
</tr>
<tr>
<td>2.533</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_out_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td>spi_slaver1/rxd_out_3_s0/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C21[0][A]</td>
<td>spi_slaver1/rxd_out_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/rxd_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/rxd_out_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>spi_slaver1/rxd_data_4_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_data_4_s0/Q</td>
</tr>
<tr>
<td>2.533</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_out_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>spi_slaver1/rxd_out_4_s0/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>spi_slaver1/rxd_out_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/rxd_data_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/rxd_out_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[2][A]</td>
<td>spi_slaver1/rxd_data_7_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C22[2][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_data_7_s0/Q</td>
</tr>
<tr>
<td>2.533</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][B]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_out_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][B]</td>
<td>spi_slaver1/rxd_out_7_s0/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C21[1][B]</td>
<td>spi_slaver1/rxd_out_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/rxd_flag_r0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/rxd_flag_r1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td>spi_slaver1/rxd_flag_r0_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C19[1][B]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_flag_r0_s0/Q</td>
</tr>
<tr>
<td>2.557</td>
<td>0.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_flag_r1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>spi_slaver1/rxd_flag_r1_s0/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>spi_slaver1/rxd_flag_r1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.628, 65.312%; tC2Q: 0.333, 34.688%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/txd_state_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/txd_state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>spi_slaver1/txd_state_0_s2/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">spi_slaver1/txd_state_0_s2/Q</td>
</tr>
<tr>
<td>2.202</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][B]</td>
<td>spi_slaver1/n102_s11/I0</td>
</tr>
<tr>
<td>2.574</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C17[1][B]</td>
<td style=" background: #97FFFF;">spi_slaver1/n102_s11/F</td>
</tr>
<tr>
<td>2.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][B]</td>
<td style=" font-weight:bold;">spi_slaver1/txd_state_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][B]</td>
<td>spi_slaver1/txd_state_2_s0/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C17[1][B]</td>
<td>spi_slaver1/txd_state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.054%; route: 0.272, 27.847%; tC2Q: 0.333, 34.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/rxd_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/rxd_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>spi_slaver1/rxd_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R11C23[0][B]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_state_1_s0/Q</td>
</tr>
<tr>
<td>1.934</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>spi_slaver1/n38_s5/I1</td>
</tr>
<tr>
<td>2.658</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td style=" background: #97FFFF;">spi_slaver1/n38_s5/F</td>
</tr>
<tr>
<td>2.658</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>spi_slaver1/rxd_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>spi_slaver1/rxd_state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.170%; route: 0.005, 0.445%; tC2Q: 0.333, 31.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/rxd_state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/rxd_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>spi_slaver1/rxd_state_2_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R11C23[0][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_state_2_s0/Q</td>
</tr>
<tr>
<td>2.202</td>
<td>0.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][B]</td>
<td>spi_slaver1/n50_s2/I0</td>
</tr>
<tr>
<td>2.587</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C22[1][B]</td>
<td style=" background: #97FFFF;">spi_slaver1/n50_s2/F</td>
</tr>
<tr>
<td>2.824</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_data_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>spi_slaver1/rxd_data_5_s0/CLK</td>
</tr>
<tr>
<td>1.611</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>spi_slaver1/rxd_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 31.367%; route: 0.509, 41.475%; tC2Q: 0.333, 27.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/rxd_state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/rxd_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>spi_slaver1/rxd_state_2_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R11C23[0][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_state_2_s0/Q</td>
</tr>
<tr>
<td>2.202</td>
<td>0.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>spi_slaver1/n49_s2/I0</td>
</tr>
<tr>
<td>2.587</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">spi_slaver1/n49_s2/F</td>
</tr>
<tr>
<td>2.824</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_data_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>spi_slaver1/rxd_data_6_s0/CLK</td>
</tr>
<tr>
<td>1.611</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>spi_slaver1/rxd_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 31.367%; route: 0.509, 41.475%; tC2Q: 0.333, 27.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/rxd_state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/rxd_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>spi_slaver1/rxd_state_2_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R11C23[0][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_state_2_s0/Q</td>
</tr>
<tr>
<td>2.202</td>
<td>0.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][A]</td>
<td>spi_slaver1/n48_s2/I0</td>
</tr>
<tr>
<td>2.587</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C22[3][A]</td>
<td style=" background: #97FFFF;">spi_slaver1/n48_s2/F</td>
</tr>
<tr>
<td>2.824</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[2][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_data_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[2][A]</td>
<td>spi_slaver1/rxd_data_7_s0/CLK</td>
</tr>
<tr>
<td>1.611</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C22[2][A]</td>
<td>spi_slaver1/rxd_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 31.367%; route: 0.509, 41.475%; tC2Q: 0.333, 27.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/rxd_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/rxd_out_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>spi_slaver1/rxd_data_1_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_data_1_s0/Q</td>
</tr>
<tr>
<td>2.843</td>
<td>0.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_out_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][A]</td>
<td>spi_slaver1/rxd_out_1_s0/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C20[2][A]</td>
<td>spi_slaver1/rxd_out_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.914, 73.269%; tC2Q: 0.333, 26.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/rxd_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/rxd_out_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[2][A]</td>
<td>spi_slaver1/rxd_data_2_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C23[2][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_data_2_s0/Q</td>
</tr>
<tr>
<td>2.885</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_out_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>spi_slaver1/rxd_out_2_s0/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>spi_slaver1/rxd_out_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.955, 74.135%; tC2Q: 0.333, 25.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/rxd_data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/rxd_out_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>spi_slaver1/rxd_data_6_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_data_6_s0/Q</td>
</tr>
<tr>
<td>2.885</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_out_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>spi_slaver1/rxd_out_6_s0/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>spi_slaver1/rxd_out_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.955, 74.135%; tC2Q: 0.333, 25.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/rxd_state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/rxd_flag_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>spi_slaver1/rxd_state_2_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R11C23[0][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_state_2_s0/Q</td>
</tr>
<tr>
<td>2.896</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_flag_r_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>spi_slaver1/rxd_flag_r_s0/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>spi_slaver1/rxd_flag_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 74.345%; tC2Q: 0.333, 25.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/rxd_state_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/rxd_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>spi_slaver1/rxd_state_0_s2/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R11C17[0][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_state_0_s2/Q</td>
</tr>
<tr>
<td>2.469</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>spi_slaver1/n51_s3/I2</td>
</tr>
<tr>
<td>2.854</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">spi_slaver1/n51_s3/F</td>
</tr>
<tr>
<td>3.091</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_data_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>spi_slaver1/rxd_data_4_s0/CLK</td>
</tr>
<tr>
<td>1.611</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>spi_slaver1/rxd_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 25.755%; route: 0.777, 51.946%; tC2Q: 0.333, 22.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/rxd_state_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/rxd_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>spi_slaver1/rxd_state_0_s2/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R11C17[0][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_state_0_s2/Q</td>
</tr>
<tr>
<td>2.491</td>
<td>0.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td>spi_slaver1/n54_s2/I0</td>
</tr>
<tr>
<td>2.876</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td style=" background: #97FFFF;">spi_slaver1/n54_s2/F</td>
</tr>
<tr>
<td>3.113</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_data_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>spi_slaver1/rxd_data_1_s0/CLK</td>
</tr>
<tr>
<td>1.611</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>spi_slaver1/rxd_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 25.383%; route: 0.798, 52.640%; tC2Q: 0.333, 21.977%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/rxd_state_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/rxd_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>spi_slaver1/rxd_state_0_s2/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R11C17[0][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_state_0_s2/Q</td>
</tr>
<tr>
<td>2.491</td>
<td>0.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>spi_slaver1/n53_s2/I1</td>
</tr>
<tr>
<td>2.876</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">spi_slaver1/n53_s2/F</td>
</tr>
<tr>
<td>3.113</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[2][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_data_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[2][A]</td>
<td>spi_slaver1/rxd_data_2_s0/CLK</td>
</tr>
<tr>
<td>1.611</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C23[2][A]</td>
<td>spi_slaver1/rxd_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 25.383%; route: 0.798, 52.640%; tC2Q: 0.333, 21.977%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/rxd_data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/rxd_out_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>spi_slaver1/rxd_data_5_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_data_5_s0/Q</td>
</tr>
<tr>
<td>3.120</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_out_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td>spi_slaver1/rxd_out_5_s0/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C21[0][B]</td>
<td>spi_slaver1/rxd_out_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.191, 78.127%; tC2Q: 0.333, 21.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/sck_r0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/sck_r1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>spi_slaver1/sck_r0_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">spi_slaver1/sck_r0_s0/Q</td>
</tr>
<tr>
<td>3.133</td>
<td>1.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td style=" font-weight:bold;">spi_slaver1/sck_r1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>spi_slaver1/sck_r1_s0/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>spi_slaver1/sck_r1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.203, 78.304%; tC2Q: 0.333, 21.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/rxd_state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/rxd_out_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>spi_slaver1/rxd_state_2_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R11C23[0][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_state_2_s0/Q</td>
</tr>
<tr>
<td>2.174</td>
<td>0.244</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>spi_slaver1/n80_s2/I1</td>
</tr>
<tr>
<td>2.898</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">spi_slaver1/n80_s2/F</td>
</tr>
<tr>
<td>3.167</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_out_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>spi_slaver1/rxd_out_0_s0/CLK</td>
</tr>
<tr>
<td>1.611</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>spi_slaver1/rxd_out_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 46.097%; route: 0.513, 32.679%; tC2Q: 0.333, 21.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver1/rxd_state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver1/rxd_out_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>spi_slaver1/rxd_state_2_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R11C23[0][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_state_2_s0/Q</td>
</tr>
<tr>
<td>2.174</td>
<td>0.244</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>spi_slaver1/n80_s2/I1</td>
</tr>
<tr>
<td>2.898</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">spi_slaver1/n80_s2/F</td>
</tr>
<tr>
<td>3.167</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][A]</td>
<td style=" font-weight:bold;">spi_slaver1/rxd_out_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][A]</td>
<td>spi_slaver1/rxd_out_1_s0/CLK</td>
</tr>
<tr>
<td>1.611</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C20[2][A]</td>
<td>spi_slaver1/rxd_out_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 46.097%; route: 0.513, 32.679%; tC2Q: 0.333, 21.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.356</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.606</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>txd_dat_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spi_slaver1/rxd_flag_d_s/F</td>
</tr>
<tr>
<td>11.078</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>txd_dat_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spi_slaver1/rxd_flag_d_s/F</td>
</tr>
<tr>
<td>20.684</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>txd_dat_6_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.356</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.606</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>txd_dat_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spi_slaver1/rxd_flag_d_s/F</td>
</tr>
<tr>
<td>11.078</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>txd_dat_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spi_slaver1/rxd_flag_d_s/F</td>
</tr>
<tr>
<td>20.684</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>txd_dat_5_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.356</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.606</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>txd_dat_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spi_slaver1/rxd_flag_d_s/F</td>
</tr>
<tr>
<td>11.078</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>txd_dat_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spi_slaver1/rxd_flag_d_s/F</td>
</tr>
<tr>
<td>20.684</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>txd_dat_4_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.356</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.606</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>txd_dat_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spi_slaver1/rxd_flag_d_s/F</td>
</tr>
<tr>
<td>11.078</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>txd_dat_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spi_slaver1/rxd_flag_d_s/F</td>
</tr>
<tr>
<td>20.684</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>txd_dat_3_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.356</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.606</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>txd_dat_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spi_slaver1/rxd_flag_d_s/F</td>
</tr>
<tr>
<td>11.078</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>txd_dat_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spi_slaver1/rxd_flag_d_s/F</td>
</tr>
<tr>
<td>20.684</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>txd_dat_2_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.356</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.606</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_state_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spi_slaver1/rxd_flag_d_s/F</td>
</tr>
<tr>
<td>11.078</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>led_state_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spi_slaver1/rxd_flag_d_s/F</td>
</tr>
<tr>
<td>20.684</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>led_state_s2/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.356</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.606</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>txd_dat_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spi_slaver1/rxd_flag_d_s/F</td>
</tr>
<tr>
<td>11.078</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>txd_dat_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spi_slaver1/rxd_flag_d_s/F</td>
</tr>
<tr>
<td>20.684</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>txd_dat_7_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.356</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.606</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>txd_dat_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spi_slaver1/rxd_flag_d_s/F</td>
</tr>
<tr>
<td>11.078</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>txd_dat_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spi_slaver1/rxd_flag_d_s/F</td>
</tr>
<tr>
<td>20.684</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>txd_dat_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.356</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.606</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>txd_dat_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spi_slaver1/rxd_flag_d_s/F</td>
</tr>
<tr>
<td>11.078</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>txd_dat_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spi_slaver1/rxd_flag_d_s/F</td>
</tr>
<tr>
<td>20.684</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>txd_dat_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.606</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.856</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>txd_dat_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spi_slaver1/rxd_flag_d_s/F</td>
</tr>
<tr>
<td>0.946</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>txd_dat_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rxd_flag_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spi_slaver1/rxd_flag_d_s/F</td>
</tr>
<tr>
<td>10.801</td>
<td>0.801</td>
<td>tNET</td>
<td>FF</td>
<td>txd_dat_6_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>28</td>
<td>clk_30M</td>
<td>-1.475</td>
<td>0.262</td>
</tr>
<tr>
<td>12</td>
<td>rxd_state_0_6</td>
<td>27.501</td>
<td>1.493</td>
</tr>
<tr>
<td>11</td>
<td>rxd_state[1]</td>
<td>28.622</td>
<td>0.860</td>
</tr>
<tr>
<td>11</td>
<td>rxd_state[2]</td>
<td>28.933</td>
<td>1.491</td>
</tr>
<tr>
<td>11</td>
<td>n19_6</td>
<td>26.751</td>
<td>1.490</td>
</tr>
<tr>
<td>10</td>
<td>rxd_flag_d</td>
<td>-1.341</td>
<td>1.392</td>
</tr>
<tr>
<td>8</td>
<td>n80_5</td>
<td>27.074</td>
<td>0.495</td>
</tr>
<tr>
<td>7</td>
<td>txd_state_0_6</td>
<td>26.540</td>
<td>0.836</td>
</tr>
<tr>
<td>5</td>
<td>sck_r0</td>
<td>26.751</td>
<td>2.259</td>
</tr>
<tr>
<td>4</td>
<td>txd_state[1]</td>
<td>26.623</td>
<td>1.152</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R11C21</td>
<td>26.39%</td>
</tr>
<tr>
<td>R11C22</td>
<td>25.00%</td>
</tr>
<tr>
<td>R11C17</td>
<td>20.83%</td>
</tr>
<tr>
<td>R11C20</td>
<td>20.83%</td>
</tr>
<tr>
<td>R11C23</td>
<td>19.44%</td>
</tr>
<tr>
<td>R11C13</td>
<td>15.28%</td>
</tr>
<tr>
<td>R11C19</td>
<td>11.11%</td>
</tr>
<tr>
<td>R1C28</td>
<td>11.11%</td>
</tr>
<tr>
<td>R11C14</td>
<td>11.11%</td>
</tr>
<tr>
<td>R11C15</td>
<td>9.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
