// Seed: 1001400259
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_11;
endmodule
module module_1 #(
    parameter id_31 = 32'd90,
    parameter id_32 = 32'd35,
    parameter id_4  = 32'd75
) (
    output tri1 id_0,
    output tri id_1,
    input wire id_2,
    output wire id_3,
    input supply0 _id_4,
    input tri id_5,
    input tri0 id_6,
    input tri0 id_7,
    input wor id_8,
    input uwire id_9,
    input tri id_10,
    output wire id_11,
    input tri0 id_12,
    input tri id_13,
    output tri1 id_14,
    output tri0 id_15,
    input tri id_16,
    input tri1 id_17,
    output supply1 id_18,
    input supply0 id_19
    , id_36,
    input wand id_20,
    input uwire id_21,
    input supply1 id_22,
    input supply1 id_23,
    input wor id_24,
    input tri0 id_25,
    input wor id_26,
    input wor id_27,
    input tri id_28,
    input tri id_29,
    output supply1 id_30,
    input supply0 _id_31,
    input tri _id_32,
    output wand id_33,
    output tri0 id_34
);
  assign id_3 = -1;
  wire id_37 = id_22;
  wire [id_31  ===  1 : id_4] id_38 = ~id_24;
  module_0 modCall_1 (
      id_36,
      id_38,
      id_37,
      id_38,
      id_38,
      id_37,
      id_38,
      id_38,
      id_38,
      id_36
  );
  logic [1 : id_32] id_39;
  ;
endmodule
