0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/pearlstl/Documents/_Teaching/ELC470-VLSI_for_Signal_and_Image_Processing/vlsi_for_sig_img_vid/dot_box/dot_box.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/pearlstl/Documents/_Teaching/ELC470-VLSI_for_Signal_and_Image_Processing/vlsi_for_sig_img_vid/dot_box/dot_box.srcs/sim_1/new/tb.sv,1598822033,systemVerilog,,,,tb,,,,,,,,
C:/Users/pearlstl/Documents/_Teaching/ELC470-VLSI_for_Signal_and_Image_Processing/vlsi_for_sig_img_vid/dot_box/dot_box.srcs/sources_1/new/dot_box_top.v,1598832992,verilog,,,,dot_box_top,,,,,,,,
