library IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

entity led1 is
	Port ( SW1 : in STD_LOGIC;
			 SW2 : in STD_LOGIC;
			 LED : out STD_LOGIC);
end led1;

architecture Behavioral of led1 is

begin
LED <= not ( SW1 and SW2); 

end Behavioral;
