{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.368182",
   "Default View_TopLeft":"-668,-22",
   "ExpandedHierarchyInLayout":"",
   "comment_0":"Clock source for IDELAYE2 blocks",
   "commentid":"comment_0|",
   "fillcolor_comment_0":"",
   "font_comment_0":"14",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 10 -x 4120 -y 2420 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 10 -x 4120 -y 2440 -defaultsOSRD
preplace port FCLK_CLK0 -pg 1 -lvl 10 -x 4120 -y 2460 -defaultsOSRD
preplace port TRIGGER_OUT -pg 1 -lvl 10 -x 4120 -y 370 -defaultsOSRD
preplace port CLKWIZ0_CLKOUT1 -pg 1 -lvl 10 -x 4120 -y 2090 -defaultsOSRD
preplace port CLKWIZ0_CLKOUT2 -pg 1 -lvl 10 -x 4120 -y 2110 -defaultsOSRD
preplace port CSI_SLEEP -pg 1 -lvl 0 -x 0 -y 1750 -defaultsOSRD
preplace port CSI_START_LINES -pg 1 -lvl 0 -x 0 -y 1770 -defaultsOSRD
preplace port CSI_START_FRAME -pg 1 -lvl 0 -x 0 -y 1790 -defaultsOSRD
preplace port CSI_STOP -pg 1 -lvl 0 -x 0 -y 2140 -defaultsOSRD
preplace port CSI_END_FRAME -pg 1 -lvl 0 -x 0 -y 1810 -defaultsOSRD
preplace port CSI_CLK_P -pg 1 -lvl 10 -x 4120 -y 1450 -defaultsOSRD
preplace port CSI_CLK_N -pg 1 -lvl 10 -x 4120 -y 1470 -defaultsOSRD
preplace port CSI_D0_P -pg 1 -lvl 10 -x 4120 -y 1490 -defaultsOSRD
preplace port CSI_D0_N -pg 1 -lvl 10 -x 4120 -y 1510 -defaultsOSRD
preplace port CSI_D1_P -pg 1 -lvl 10 -x 4120 -y 1530 -defaultsOSRD
preplace port CSI_D1_N -pg 1 -lvl 10 -x 4120 -y 1550 -defaultsOSRD
preplace port CSI_LPD0_P -pg 1 -lvl 10 -x 4120 -y 1570 -defaultsOSRD
preplace port CSI_LPD0_N -pg 1 -lvl 10 -x 4120 -y 1590 -defaultsOSRD
preplace port CSI_LPD1_P -pg 1 -lvl 10 -x 4120 -y 1610 -defaultsOSRD
preplace port CSI_LPD1_N -pg 1 -lvl 10 -x 4120 -y 1630 -defaultsOSRD
preplace port CSI_LPCLK_P -pg 1 -lvl 10 -x 4120 -y 1650 -defaultsOSRD
preplace port CSI_LPCLK_N -pg 1 -lvl 10 -x 4120 -y 1670 -defaultsOSRD
preplace port CSI_DONE -pg 1 -lvl 10 -x 4120 -y 1690 -defaultsOSRD
preplace port ADC_L1A_P -pg 1 -lvl 0 -x 0 -y 510 -defaultsOSRD
preplace port ADC_L1A_N -pg 1 -lvl 0 -x 0 -y 530 -defaultsOSRD
preplace port ADC_L1B_P -pg 1 -lvl 0 -x 0 -y 550 -defaultsOSRD
preplace port ADC_L1B_N -pg 1 -lvl 0 -x 0 -y 570 -defaultsOSRD
preplace port ADC_L2A_P -pg 1 -lvl 0 -x 0 -y 590 -defaultsOSRD
preplace port ADC_L2B_P -pg 1 -lvl 0 -x 0 -y 630 -defaultsOSRD
preplace port ADC_L2A_N -pg 1 -lvl 0 -x 0 -y 610 -defaultsOSRD
preplace port ADC_L2B_N -pg 1 -lvl 0 -x 0 -y 650 -defaultsOSRD
preplace port ADC_L3A_P -pg 1 -lvl 0 -x 0 -y 670 -defaultsOSRD
preplace port ADC_L3A_N -pg 1 -lvl 0 -x 0 -y 690 -defaultsOSRD
preplace port ADC_L3B_P -pg 1 -lvl 0 -x 0 -y 710 -defaultsOSRD
preplace port ADC_L3B_N -pg 1 -lvl 0 -x 0 -y 730 -defaultsOSRD
preplace port ADC_L4A_P -pg 1 -lvl 0 -x 0 -y 750 -defaultsOSRD
preplace port ADC_L4B_P -pg 1 -lvl 0 -x 0 -y 790 -defaultsOSRD
preplace port ADC_L4A_N -pg 1 -lvl 0 -x 0 -y 770 -defaultsOSRD
preplace port ADC_L4B_N -pg 1 -lvl 0 -x 0 -y 810 -defaultsOSRD
preplace port ADC_LCLK_P -pg 1 -lvl 0 -x 0 -y 830 -defaultsOSRD
preplace port ADC_LCLK_N -pg 1 -lvl 0 -x 0 -y 850 -defaultsOSRD
preplace port ADC_FCLK_P -pg 1 -lvl 0 -x 0 -y 870 -defaultsOSRD
preplace port ADC_FCLK_N -pg 1 -lvl 0 -x 0 -y 890 -defaultsOSRD
preplace portBus EMIO_I -pg 1 -lvl 0 -x 0 -y 2280 -defaultsOSRD
preplace portBus EMIO_O -pg 1 -lvl 10 -x 4120 -y 2400 -defaultsOSRD
preplace portBus GPIO_TEST -pg 1 -lvl 10 -x 4120 -y 60 -defaultsOSRD
preplace inst rst_ps7_0_20M -pg 1 -lvl 5 -x 1190 -y 1480 -defaultsOSRD
preplace inst zynq_ps -pg 1 -lvl 9 -x 3830 -y 2470 -defaultsOSRD
preplace inst adc_dma -pg 1 -lvl 7 -x 2510 -y 1280 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 8 -x 3100 -y 1310 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 9 -x 3830 -y 2190 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 6 -x 1740 -y 1580 -defaultsOSRD
preplace inst mipi_dma -pg 1 -lvl 7 -x 2510 -y 1530 -defaultsOSRD
preplace inst axi_interconnect_2 -pg 1 -lvl 8 -x 3100 -y 1920 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 6 -x 1740 -y 240 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 8 -x 3100 -y 2080 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 9 -x 3830 -y 880 -defaultsOSRD
preplace inst simple_reset_control_0 -pg 1 -lvl 2 -x 290 -y 1060 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 1 -x 100 -y 1070 -defaultsOSRD
preplace inst adc_receiver_core_0 -pg 1 -lvl 4 -x 760 -y 740 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 3 -x 500 -y 980 -defaultsOSRD
preplace inst adc_axi_streamer -pg 1 -lvl 6 -x 1740 -y 1030 -defaultsOSRD
preplace inst csi_gearbox_dma_0 -pg 1 -lvl 9 -x 3830 -y 1740 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 8 -x 3100 -y 1630 -defaultsOSRD
preplace inst FabCfg_NextGen_0 -pg 1 -lvl 7 -x 2510 -y 220 -defaultsOSRD
preplace inst adc_trigger_0 -pg 1 -lvl 5 -x 1190 -y 780 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 1 9 180 990 400 1050 590 1060 960 1060 1440 410 2170 1660 2930 1450 3420 2300 4100
preplace netloc rst_ps7_0_20M_peripheral_aresetn 1 5 4 1370 420 2180 1670 2750 1470 3310
preplace netloc processing_system7_0_FCLK_RESET0_N 1 4 6 1010 2290 NJ 2290 NJ 2290 NJ 2290 NJ 2290 4070
preplace netloc EMIO_I_1 1 0 10 NJ 2280 NJ 2280 NJ 2280 NJ 2280 NJ 2280 NJ 2280 NJ 2280 NJ 2280 NJ 2280 4060
preplace netloc processing_system7_0_GPIO_O 1 9 1 NJ 2400
preplace netloc xlconcat_1_dout 1 8 1 3300 1310n
preplace netloc axi_dma_s2mm_introut 1 7 2 2940 1070 NJ
preplace netloc ADC_DATA_CLK_2 1 4 5 920 1040 1410 520 NJ 520 2760J 530 3290J
preplace netloc ACQ_TRIGGER_IN_1 1 5 4 1460 510 NJ 510 2790J 520 3550J
preplace netloc ACQ_TRIG_WORD_1 1 5 4 1480 580 2190J 590 NJ 590 3270J
preplace netloc adc_axi_streamer_trigger_out 1 6 4 2150 720 NJ 720 3350 360 4100J
preplace netloc axi_dma_s_axis_s2mm_tready 1 6 3 2260 790 NJ 790 NJ
preplace netloc adc_axi_streamer_m00_axis_tdata 1 6 3 2240 730 NJ 730 NJ
preplace netloc adc_axi_streamer_m00_axis_tlast 1 6 3 2250 750 NJ 750 NJ
preplace netloc adc_axi_streamer_m00_axis_tvalid 1 6 3 1970 770 NJ 770 NJ
preplace netloc clk_wiz_0_clk_out1 1 8 2 3540 2090 4100
preplace netloc clk_wiz_0_clk_out2 1 8 2 3550 2100 4090
preplace netloc Net 1 7 2 NJ 1500 3340
preplace netloc Net1 1 7 2 2860J 1490 3330
preplace netloc csi_gearbox_dma_0_s00_axis_tready 1 7 2 2900J 1510 3320
preplace netloc mipi_dma_m_axis_mm2s_tlast 1 7 2 2830J 1460 3360
preplace netloc adc_axi_streamer_trigger_pos 1 6 3 1950 700 NJ 700 3460J
preplace netloc FabCfg_NextGen_0_R_acq_size_a 1 5 3 1530 560 NJ 560 2800
preplace netloc FabCfg_NextGen_0_R_acq_size_b 1 5 3 1500 490 1990J 470 2790
preplace netloc FabCfg_NextGen_0_R_csi_control_flags 1 7 2 NJ 380 3410
preplace netloc FabCfg_NextGen_0_R_csi_line_count 1 7 2 NJ 320 3500
preplace netloc FabCfg_NextGen_0_R_csi_line_byte_count 1 7 2 NJ 340 3470
preplace netloc FabCfg_NextGen_0_R_csi_data_type 1 7 2 NJ 360 3260
preplace netloc xlconstant_0_dout 1 6 1 NJ 240
preplace netloc CSI_START_FRAME_1 1 0 9 NJ 1790 NJ 1790 NJ 1790 610J 1780 NJ 1780 NJ 1780 NJ 1780 NJ 1780 3520J
preplace netloc CSI_SLEEP_1 1 0 9 NJ 1750 NJ 1750 NJ 1750 NJ 1750 NJ 1750 1450J 1760 1950J 1750 2710J 1760 3510J
preplace netloc CSI_START_LINES_1 1 0 9 NJ 1770 NJ 1770 NJ 1770 590J 1790 NJ 1790 NJ 1790 NJ 1790 NJ 1790 3290J
preplace netloc CSI_END_FRAME_1 1 0 9 20J 1780 NJ 1780 NJ 1780 600J 1770 NJ 1770 NJ 1770 1960J 1760 2950J 1750 NJ
preplace netloc csi_gearbox_dma_0_csi_clk_p 1 9 1 NJ 1450
preplace netloc csi_gearbox_dma_0_csi_clk_n 1 9 1 NJ 1470
preplace netloc csi_gearbox_dma_0_csi_d0_n 1 9 1 NJ 1510
preplace netloc csi_gearbox_dma_0_csi_d0_p 1 9 1 NJ 1490
preplace netloc csi_gearbox_dma_0_csi_d1_p 1 9 1 NJ 1530
preplace netloc csi_gearbox_dma_0_csi_d1_n 1 9 1 NJ 1550
preplace netloc csi_gearbox_dma_0_csi_lpd0_p 1 9 1 NJ 1570
preplace netloc csi_gearbox_dma_0_csi_lpd0_n 1 9 1 NJ 1590
preplace netloc csi_gearbox_dma_0_csi_lpd1_p 1 9 1 NJ 1610
preplace netloc csi_gearbox_dma_0_csi_lpd1_n 1 9 1 NJ 1630
preplace netloc csi_gearbox_dma_0_csi_lpclk_p 1 9 1 NJ 1650
preplace netloc csi_gearbox_dma_0_csi_lpclk_n 1 9 1 NJ 1670
preplace netloc csi_gearbox_dma_0_csi_done 1 9 1 NJ 1690
preplace netloc xlconstant_1_dout 1 8 1 3520J 1850n
preplace netloc FabCfg_NextGen_0_R_gpio_test 1 7 3 NJ 60 NJ 60 NJ
preplace netloc CSI_STOP_1 1 0 9 NJ 2140 NJ 2140 NJ 2140 NJ 2140 NJ 2140 NJ 2140 2110J 1800 NJ 1800 3530J
preplace netloc adc_axi_streamer_dbg_adcstream_state 1 6 3 2000 800 2820J 450 NJ
preplace netloc adc_axi_streamer_dbg_axi_rdy 1 6 3 N 860 2830J 470 NJ
preplace netloc adc_axi_streamer_dbg_acq_axi_running 1 6 3 N 880 NJ 880 3380J
preplace netloc adc_axi_streamer_dbg_acq_axi_upcounter 1 6 3 N 900 2860J 540 3300J
preplace netloc adc_axi_streamer_dbg_acq_axi_downcounter 1 6 3 1990 630 2850J 550 3320J
preplace netloc adc_axi_streamer_dbg_acq_trigger_out_ctr 1 6 3 2070 920 2870J 570 3330J
preplace netloc adc_axi_streamer_dbg_rd_data_count 1 6 3 2100 940 2880J 580 3340J
preplace netloc adc_axi_streamer_dbg_wr_data_count 1 6 3 2090 930 2890J 610 3370J
preplace netloc adc_axi_streamer_dbg_trig_post_fifo 1 6 3 2230 1070 2920J 630 3390J
preplace netloc simple_reset_control_0_g_rst_gen 1 2 7 410 910 590 450 NJ 450 NJ 450 2260J 650 NJ 650 3370
preplace netloc xlconstant_2_dout 1 1 1 NJ 1070
preplace netloc ADC_BUS_1 1 4 5 910 1030 1490 680 NJ 680 2900J 690 3250J
preplace netloc ADC_L1A_P_1 1 0 4 NJ 510 NJ 510 NJ 510 NJ
preplace netloc ADC_L1A_N_1 1 0 4 NJ 530 NJ 530 NJ 530 NJ
preplace netloc ADC_L1B_P_1 1 0 4 NJ 550 NJ 550 NJ 550 NJ
preplace netloc ADC_L1B_N_1 1 0 4 NJ 570 NJ 570 NJ 570 NJ
preplace netloc ADC_L2A_P_1 1 0 4 NJ 590 NJ 590 NJ 590 NJ
preplace netloc ADC_L2A_N_1 1 0 4 NJ 610 NJ 610 NJ 610 NJ
preplace netloc ADC_L2B_P_1 1 0 4 NJ 630 NJ 630 NJ 630 NJ
preplace netloc ADC_L2B_N_1 1 0 4 NJ 650 NJ 650 NJ 650 NJ
preplace netloc ADC_L3A_N_1 1 0 4 NJ 690 NJ 690 NJ 690 NJ
preplace netloc ADC_L3A_P_1 1 0 4 NJ 670 NJ 670 NJ 670 NJ
preplace netloc ADC_L3B_P_1 1 0 4 NJ 710 NJ 710 NJ 710 NJ
preplace netloc ADC_L3B_N_1 1 0 4 NJ 730 NJ 730 NJ 730 NJ
preplace netloc ADC_L4A_N_1 1 0 4 NJ 770 NJ 770 NJ 770 NJ
preplace netloc ADC_L4A_P_1 1 0 4 NJ 750 NJ 750 NJ 750 NJ
preplace netloc ADC_L4B_P_1 1 0 4 NJ 790 NJ 790 NJ 790 NJ
preplace netloc ADC_L4B_N_1 1 0 4 NJ 810 NJ 810 NJ 810 NJ
preplace netloc ADC_LCLK_P_1 1 0 4 NJ 830 NJ 830 NJ 830 NJ
preplace netloc ADC_LCLK_N_1 1 0 4 NJ 850 NJ 850 NJ 850 NJ
preplace netloc ADC_FCLK_P_1 1 0 4 NJ 870 NJ 870 NJ 870 NJ
preplace netloc ADC_FCLK_N_1 1 0 4 NJ 890 NJ 890 NJ 890 NJ
preplace netloc clk_wiz_1_clk_out1 1 3 1 N 970
preplace netloc adc_axi_streamer_dbg_acq_run 1 6 3 2060 850 NJ 850 NJ
preplace netloc adc_axi_streamer_dbg_acq_axi_run 1 6 3 1960 870 NJ 870 NJ
preplace netloc adc_axi_streamer_dbg_acq_trig_mask 1 6 3 2050 890 NJ 890 NJ
preplace netloc adc_axi_streamer_dbg_acq_trig_rst 1 6 3 1940 910 NJ 910 NJ
preplace netloc adc_axi_streamer_dbg_acq_depth_mux 1 6 3 N 1080 NJ 1080 3480J
preplace netloc adc_axi_streamer_dbg_acq_fifo_reset 1 6 3 N 1100 NJ 1100 3520J
preplace netloc adc_axi_streamer_dbg_acq_abort 1 6 3 2070 970 NJ 970 NJ
preplace netloc adc_axi_streamer_dbg_acq_eof 1 6 3 2190 990 NJ 990 NJ
preplace netloc adc_axi_streamer_dbg_acq_data_valid 1 6 3 2200 1000 NJ 1000 3540J
preplace netloc adc_axi_streamer_acq_status_a 1 6 3 2010 1090 NJ 1090 NJ
preplace netloc adc_axi_streamer_acq_status_b 1 6 3 2030 1110 NJ 1110 NJ
preplace netloc FabCfg_NextGen_0_R_acq_ctrl_a 1 5 4 1520 530 NJ 530 2810 510 3280J
preplace netloc adc_axi_streamer_dbg_acq_have_trig 1 6 3 2220 1050 2910J 640 3400J
preplace netloc adc_axi_streamer_dbg_acq_tvalid_mask 1 6 3 1960 1060 2940J 660 3400J
preplace netloc adc_axi_streamer_acq_reset_irq_gen 1 6 3 2210 1140 2950 680 3400J
preplace netloc clk_wiz_1_locked 1 3 3 610 1050 NJ 1050 1500J
preplace netloc FabCfg_NextGen_0_R_trig_level_0 1 4 4 950 430 NJ 430 2280J 450 2760
preplace netloc FabCfg_NextGen_0_R_trig_level_1 1 4 4 960 440 NJ 440 NJ 440 2720
preplace netloc FabCfg_NextGen_0_R_trig_level_2 1 4 4 970 460 NJ 460 1970J 490 2780
preplace netloc FabCfg_NextGen_0_R_trig_level_3 1 4 4 980 470 NJ 470 1980J 460 2710
preplace netloc FabCfg_NextGen_0_R_trig_level_4 1 4 4 990 480 NJ 480 NJ 480 2730
preplace netloc FabCfg_NextGen_0_R_trig_level_5 1 4 4 1010 520 1380J 540 NJ 540 2750
preplace netloc FabCfg_NextGen_0_R_trig_level_6 1 4 4 940 500 NJ 500 2240J 580 2770
preplace netloc FabCfg_NextGen_0_R_trig_level_7 1 4 4 1000 530 1450J 550 2190J 570 2740
preplace netloc FabCfg_NextGen_0_R_trig_config_a 1 4 5 930 400 NJ 400 2270J 550 2840 560 3490
preplace netloc adc_trigger_0_dbg_trig_sig_a 1 5 4 1390 610 2110J 1120 NJ 1120 3440J
preplace netloc adc_trigger_0_dbg_comp_state_1_0123a 1 5 4 1400 640 2080J 1040 NJ 1040 3450J
preplace netloc adc_trigger_0_dbg_comp_state_2_0123a 1 5 4 N 650 2140J 1010 NJ 1010 3460J
preplace netloc adc_trigger_0_dbg_comp_state_1_4567a 1 5 4 1380 570 2160J 1030 NJ 1030 3430J
preplace netloc adc_trigger_0_dbg_comp_state_2_4567a 1 5 4 1390 620 NJ 620 NJ 620 3530J
preplace netloc adc_trigger_0_dbg_ev_counter_1_0123a 1 5 4 1430J 630 1980J 1020 NJ 1020 3380
preplace netloc adc_trigger_0_dbg_ev_counter_2_0123a 1 5 4 1450J 660 NJ 660 2930J 670 3330
preplace netloc adc_trigger_0_dbg_ev_counter_1_4567a 1 5 4 1420J 590 2120J 1130 NJ 1130 3250
preplace netloc adc_trigger_0_dbg_ev_counter_2_4567a 1 5 4 1470J 670 2130J 740 NJ 740 3400
preplace netloc S00_AXI_2 1 7 1 2730 1460n
preplace netloc processing_system7_0_DDR 1 9 1 NJ 2420
preplace netloc S00_AXI_1 1 5 5 1510 600 NJ 600 NJ 600 3310J 370 4080
preplace netloc processing_system7_0_FIXED_IO 1 9 1 NJ 2440
preplace netloc axi_interconnect_1_M01_AXI 1 6 1 2040 160n
preplace netloc axi_interconnect_1_M03_AXI 1 6 1 2270 1200n
preplace netloc axi_interconnect_2_M00_AXI 1 8 1 3250 1920n
preplace netloc S00_AXI_3 1 7 1 2800 1260n
preplace netloc adc_axi_streamer_M00_AXIS 1 6 1 2020 740n
preplace netloc axi_interconnect_1_M00_AXI 1 6 3 1980 1770 NJ 1770 3280J
preplace netloc axi_dma1_M_AXIS_MM2S 1 7 2 NJ 1480 3350
preplace netloc axi_interconnect_0_M00_AXI 1 8 1 3270 1630n
preplace netloc axi_interconnect_1_M02_AXI 1 6 1 2280 1500n
preplace cgraphic comment_0 place left -136 102 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 0 100 290 500 760 1190 1740 2510 3100 3830 4120
pagesize -pg 1 -db -bbox -sgen -190 0 4310 2640
",
   "linecolor_comment_0":"",
   "linktoobj_comment_0":"/clk_wiz_1",
   "linktotype_comment_0":"bd_cell",
   "textcolor_comment_0":""
}
{
   """""""""""""""""""""""""""""""""""da_axi4_cnt""""""""""""""""""""""""""""""""""":"21",
   """""""""""""""""""""""""""""""""""da_axi4_s2mm_cnt""""""""""""""""""""""""""""""""""":"1",
   """""""""""""""""""""""""""""""""""da_board_cnt""""""""""""""""""""""""""""""""""":"1",
   """""""""""""""""""""""""""""""""""da_bram_cntlr_cnt""""""""""""""""""""""""""""""""""":"2",
   """""""""""""""""""""""""""""""""""da_clkrst_cnt""""""""""""""""""""""""""""""""""":"25",
   """""""""""""""""""""""""""""""""""da_ps7_cnt""""""""""""""""""""""""""""""""""":"1",
   """""""""""""""""""""""""""""""""da_axi4_cnt""""""""""""""""""""""""""""""""":"4",
   """""""""""""""""""""""""""""""""da_clkrst_cnt""""""""""""""""""""""""""""""""":"4",
   """"""""""""""""""""""""""""""""da_clkrst_cnt"""""""""""""""""""""""""""""""":"1",
   """"""""""""""""""""da_axi4_cnt"""""""""""""""""""":"1",
   """"""""""""""""""""da_clkrst_cnt"""""""""""""""""""":"1",
   """"""""""""""""""da_axi4_cnt"""""""""""""""""":"5",
   """"""""""""""""""da_clkrst_cnt"""""""""""""""""":"6",
   """"da_clkrst_cnt"""":"4",
   """da_axi4_cnt""":"1",
   """da_clkrst_cnt""":"3"
}
{
   "/clk_wiz_1/comment_0":"comment_0"
}