#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26a16f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26a1880 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x26932d0 .functor NOT 1, L_0x26fb190, C4<0>, C4<0>, C4<0>;
L_0x26fa3b0 .functor XOR 2, L_0x26faf10, L_0x26fafb0, C4<00>, C4<00>;
L_0x26fa850 .functor XOR 2, L_0x26fa3b0, L_0x26fb050, C4<00>, C4<00>;
v0x26f42f0_0 .net *"_ivl_10", 1 0, L_0x26fb050;  1 drivers
v0x26f43f0_0 .net *"_ivl_12", 1 0, L_0x26fa850;  1 drivers
v0x26f44d0_0 .net *"_ivl_2", 1 0, L_0x26fae70;  1 drivers
v0x26f4590_0 .net *"_ivl_4", 1 0, L_0x26faf10;  1 drivers
v0x26f4670_0 .net *"_ivl_6", 1 0, L_0x26fafb0;  1 drivers
v0x26f47a0_0 .net *"_ivl_8", 1 0, L_0x26fa3b0;  1 drivers
v0x26f4880_0 .net "a", 0 0, v0x26ef5d0_0;  1 drivers
v0x26f4920_0 .net "b", 0 0, v0x26ef670_0;  1 drivers
v0x26f49c0_0 .net "c", 0 0, v0x26ef710_0;  1 drivers
v0x26f4a60_0 .var "clk", 0 0;
v0x26f4b00_0 .net "d", 0 0, v0x26ef850_0;  1 drivers
v0x26f4ba0_0 .net "out_pos_dut", 0 0, L_0x26face0;  1 drivers
v0x26f4c40_0 .net "out_pos_ref", 0 0, L_0x26f6170;  1 drivers
v0x26f4ce0_0 .net "out_sop_dut", 0 0, L_0x26f8b50;  1 drivers
v0x26f4d80_0 .net "out_sop_ref", 0 0, L_0x26c9d80;  1 drivers
v0x26f4e20_0 .var/2u "stats1", 223 0;
v0x26f4ec0_0 .var/2u "strobe", 0 0;
v0x26f4f60_0 .net "tb_match", 0 0, L_0x26fb190;  1 drivers
v0x26f5030_0 .net "tb_mismatch", 0 0, L_0x26932d0;  1 drivers
v0x26f50d0_0 .net "wavedrom_enable", 0 0, v0x26efb20_0;  1 drivers
v0x26f51a0_0 .net "wavedrom_title", 511 0, v0x26efbc0_0;  1 drivers
L_0x26fae70 .concat [ 1 1 0 0], L_0x26f6170, L_0x26c9d80;
L_0x26faf10 .concat [ 1 1 0 0], L_0x26f6170, L_0x26c9d80;
L_0x26fafb0 .concat [ 1 1 0 0], L_0x26face0, L_0x26f8b50;
L_0x26fb050 .concat [ 1 1 0 0], L_0x26f6170, L_0x26c9d80;
L_0x26fb190 .cmp/eeq 2, L_0x26fae70, L_0x26fa850;
S_0x26a1a10 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x26a1880;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x26936b0 .functor AND 1, v0x26ef710_0, v0x26ef850_0, C4<1>, C4<1>;
L_0x2693a90 .functor NOT 1, v0x26ef5d0_0, C4<0>, C4<0>, C4<0>;
L_0x2693e70 .functor NOT 1, v0x26ef670_0, C4<0>, C4<0>, C4<0>;
L_0x26940f0 .functor AND 1, L_0x2693a90, L_0x2693e70, C4<1>, C4<1>;
L_0x26ac280 .functor AND 1, L_0x26940f0, v0x26ef710_0, C4<1>, C4<1>;
L_0x26c9d80 .functor OR 1, L_0x26936b0, L_0x26ac280, C4<0>, C4<0>;
L_0x26f55f0 .functor NOT 1, v0x26ef670_0, C4<0>, C4<0>, C4<0>;
L_0x26f5660 .functor OR 1, L_0x26f55f0, v0x26ef850_0, C4<0>, C4<0>;
L_0x26f5770 .functor AND 1, v0x26ef710_0, L_0x26f5660, C4<1>, C4<1>;
L_0x26f5830 .functor NOT 1, v0x26ef5d0_0, C4<0>, C4<0>, C4<0>;
L_0x26f5900 .functor OR 1, L_0x26f5830, v0x26ef670_0, C4<0>, C4<0>;
L_0x26f5970 .functor AND 1, L_0x26f5770, L_0x26f5900, C4<1>, C4<1>;
L_0x26f5af0 .functor NOT 1, v0x26ef670_0, C4<0>, C4<0>, C4<0>;
L_0x26f5b60 .functor OR 1, L_0x26f5af0, v0x26ef850_0, C4<0>, C4<0>;
L_0x26f5a80 .functor AND 1, v0x26ef710_0, L_0x26f5b60, C4<1>, C4<1>;
L_0x26f5cf0 .functor NOT 1, v0x26ef5d0_0, C4<0>, C4<0>, C4<0>;
L_0x26f5df0 .functor OR 1, L_0x26f5cf0, v0x26ef850_0, C4<0>, C4<0>;
L_0x26f5eb0 .functor AND 1, L_0x26f5a80, L_0x26f5df0, C4<1>, C4<1>;
L_0x26f6060 .functor XNOR 1, L_0x26f5970, L_0x26f5eb0, C4<0>, C4<0>;
v0x2692c00_0 .net *"_ivl_0", 0 0, L_0x26936b0;  1 drivers
v0x2693000_0 .net *"_ivl_12", 0 0, L_0x26f55f0;  1 drivers
v0x26933e0_0 .net *"_ivl_14", 0 0, L_0x26f5660;  1 drivers
v0x26937c0_0 .net *"_ivl_16", 0 0, L_0x26f5770;  1 drivers
v0x2693ba0_0 .net *"_ivl_18", 0 0, L_0x26f5830;  1 drivers
v0x2693f80_0 .net *"_ivl_2", 0 0, L_0x2693a90;  1 drivers
v0x2694200_0 .net *"_ivl_20", 0 0, L_0x26f5900;  1 drivers
v0x26edb40_0 .net *"_ivl_24", 0 0, L_0x26f5af0;  1 drivers
v0x26edc20_0 .net *"_ivl_26", 0 0, L_0x26f5b60;  1 drivers
v0x26edd00_0 .net *"_ivl_28", 0 0, L_0x26f5a80;  1 drivers
v0x26edde0_0 .net *"_ivl_30", 0 0, L_0x26f5cf0;  1 drivers
v0x26edec0_0 .net *"_ivl_32", 0 0, L_0x26f5df0;  1 drivers
v0x26edfa0_0 .net *"_ivl_36", 0 0, L_0x26f6060;  1 drivers
L_0x7f47a678a018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x26ee060_0 .net *"_ivl_38", 0 0, L_0x7f47a678a018;  1 drivers
v0x26ee140_0 .net *"_ivl_4", 0 0, L_0x2693e70;  1 drivers
v0x26ee220_0 .net *"_ivl_6", 0 0, L_0x26940f0;  1 drivers
v0x26ee300_0 .net *"_ivl_8", 0 0, L_0x26ac280;  1 drivers
v0x26ee3e0_0 .net "a", 0 0, v0x26ef5d0_0;  alias, 1 drivers
v0x26ee4a0_0 .net "b", 0 0, v0x26ef670_0;  alias, 1 drivers
v0x26ee560_0 .net "c", 0 0, v0x26ef710_0;  alias, 1 drivers
v0x26ee620_0 .net "d", 0 0, v0x26ef850_0;  alias, 1 drivers
v0x26ee6e0_0 .net "out_pos", 0 0, L_0x26f6170;  alias, 1 drivers
v0x26ee7a0_0 .net "out_sop", 0 0, L_0x26c9d80;  alias, 1 drivers
v0x26ee860_0 .net "pos0", 0 0, L_0x26f5970;  1 drivers
v0x26ee920_0 .net "pos1", 0 0, L_0x26f5eb0;  1 drivers
L_0x26f6170 .functor MUXZ 1, L_0x7f47a678a018, L_0x26f5970, L_0x26f6060, C4<>;
S_0x26eeaa0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x26a1880;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x26ef5d0_0 .var "a", 0 0;
v0x26ef670_0 .var "b", 0 0;
v0x26ef710_0 .var "c", 0 0;
v0x26ef7b0_0 .net "clk", 0 0, v0x26f4a60_0;  1 drivers
v0x26ef850_0 .var "d", 0 0;
v0x26ef940_0 .var/2u "fail", 0 0;
v0x26ef9e0_0 .var/2u "fail1", 0 0;
v0x26efa80_0 .net "tb_match", 0 0, L_0x26fb190;  alias, 1 drivers
v0x26efb20_0 .var "wavedrom_enable", 0 0;
v0x26efbc0_0 .var "wavedrom_title", 511 0;
E_0x26a0060/0 .event negedge, v0x26ef7b0_0;
E_0x26a0060/1 .event posedge, v0x26ef7b0_0;
E_0x26a0060 .event/or E_0x26a0060/0, E_0x26a0060/1;
S_0x26eedd0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x26eeaa0;
 .timescale -12 -12;
v0x26ef010_0 .var/2s "i", 31 0;
E_0x269ff00 .event posedge, v0x26ef7b0_0;
S_0x26ef110 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x26eeaa0;
 .timescale -12 -12;
v0x26ef310_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x26ef3f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x26eeaa0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x26efda0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x26a1880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x26f6320 .functor NOT 1, v0x26ef5d0_0, C4<0>, C4<0>, C4<0>;
L_0x26f63b0 .functor NOT 1, v0x26ef670_0, C4<0>, C4<0>, C4<0>;
L_0x26f6550 .functor AND 1, L_0x26f6320, L_0x26f63b0, C4<1>, C4<1>;
L_0x26f6660 .functor NOT 1, v0x26ef710_0, C4<0>, C4<0>, C4<0>;
L_0x26f6810 .functor AND 1, L_0x26f6550, L_0x26f6660, C4<1>, C4<1>;
L_0x26f6920 .functor NOT 1, v0x26ef850_0, C4<0>, C4<0>, C4<0>;
L_0x26f6ae0 .functor AND 1, L_0x26f6810, L_0x26f6920, C4<1>, C4<1>;
L_0x26f6bf0 .functor NOT 1, v0x26ef670_0, C4<0>, C4<0>, C4<0>;
L_0x26f6cb0 .functor AND 1, v0x26ef5d0_0, L_0x26f6bf0, C4<1>, C4<1>;
L_0x26f6e80 .functor NOT 1, v0x26ef710_0, C4<0>, C4<0>, C4<0>;
L_0x26f6f50 .functor AND 1, L_0x26f6cb0, L_0x26f6e80, C4<1>, C4<1>;
L_0x26f7010 .functor NOT 1, v0x26ef850_0, C4<0>, C4<0>, C4<0>;
L_0x26f70f0 .functor AND 1, L_0x26f6f50, L_0x26f7010, C4<1>, C4<1>;
L_0x26f7200 .functor OR 1, L_0x26f6ae0, L_0x26f70f0, C4<0>, C4<0>;
L_0x26f7080 .functor NOT 1, v0x26ef5d0_0, C4<0>, C4<0>, C4<0>;
L_0x26f7390 .functor AND 1, L_0x26f7080, v0x26ef670_0, C4<1>, C4<1>;
L_0x26f74e0 .functor NOT 1, v0x26ef710_0, C4<0>, C4<0>, C4<0>;
L_0x26f7550 .functor AND 1, L_0x26f7390, L_0x26f74e0, C4<1>, C4<1>;
L_0x26f7700 .functor NOT 1, v0x26ef850_0, C4<0>, C4<0>, C4<0>;
L_0x26f7770 .functor AND 1, L_0x26f7550, L_0x26f7700, C4<1>, C4<1>;
L_0x26f7930 .functor OR 1, L_0x26f7200, L_0x26f7770, C4<0>, C4<0>;
L_0x26f7a40 .functor NOT 1, v0x26ef5d0_0, C4<0>, C4<0>, C4<0>;
L_0x26f7b70 .functor NOT 1, v0x26ef670_0, C4<0>, C4<0>, C4<0>;
L_0x26f7be0 .functor AND 1, L_0x26f7a40, L_0x26f7b70, C4<1>, C4<1>;
L_0x26f7dc0 .functor AND 1, L_0x26f7be0, v0x26ef710_0, C4<1>, C4<1>;
L_0x26f7e80 .functor NOT 1, v0x26ef850_0, C4<0>, C4<0>, C4<0>;
L_0x26f7fd0 .functor AND 1, L_0x26f7dc0, L_0x26f7e80, C4<1>, C4<1>;
L_0x26f80e0 .functor OR 1, L_0x26f7930, L_0x26f7fd0, C4<0>, C4<0>;
L_0x26f82e0 .functor NOT 1, v0x26ef5d0_0, C4<0>, C4<0>, C4<0>;
L_0x26f8350 .functor NOT 1, v0x26ef670_0, C4<0>, C4<0>, C4<0>;
L_0x26f84c0 .functor AND 1, L_0x26f82e0, L_0x26f8350, C4<1>, C4<1>;
L_0x26f85d0 .functor NOT 1, v0x26ef710_0, C4<0>, C4<0>, C4<0>;
L_0x26f8750 .functor AND 1, L_0x26f84c0, L_0x26f85d0, C4<1>, C4<1>;
L_0x26f8860 .functor AND 1, L_0x26f8750, v0x26ef850_0, C4<1>, C4<1>;
L_0x26f8a40 .functor OR 1, L_0x26f80e0, L_0x26f8860, C4<0>, C4<0>;
L_0x26f8b50 .functor NOT 1, L_0x26f8a40, C4<0>, C4<0>, C4<0>;
L_0x26f8d90 .functor NOT 1, v0x26ef670_0, C4<0>, C4<0>, C4<0>;
L_0x26f8e00 .functor NOT 1, v0x26ef710_0, C4<0>, C4<0>, C4<0>;
L_0x26f8d00 .functor NOT 1, v0x26ef850_0, C4<0>, C4<0>, C4<0>;
L_0x26f9140 .functor NOT 1, v0x26ef5d0_0, C4<0>, C4<0>, C4<0>;
L_0x26f9440 .functor NOT 1, v0x26ef5d0_0, C4<0>, C4<0>, C4<0>;
L_0x26f9860 .functor NOT 1, v0x26ef670_0, C4<0>, C4<0>, C4<0>;
L_0x26f9ad0 .functor NOT 1, v0x26ef850_0, C4<0>, C4<0>, C4<0>;
L_0x26f9dc0 .functor NOT 1, v0x26ef5d0_0, C4<0>, C4<0>, C4<0>;
L_0x26fa190 .functor NOT 1, v0x26ef670_0, C4<0>, C4<0>, C4<0>;
L_0x26fa2a0 .functor NOT 1, v0x26ef710_0, C4<0>, C4<0>, C4<0>;
v0x26eff60_0 .net *"_ivl_0", 0 0, L_0x26f6320;  1 drivers
v0x26f0040_0 .net *"_ivl_10", 0 0, L_0x26f6920;  1 drivers
v0x26f0120_0 .net *"_ivl_100", 0 0, L_0x26f9c30;  1 drivers
v0x26f0210_0 .net *"_ivl_102", 0 0, L_0x26f9ad0;  1 drivers
v0x26f02f0_0 .net *"_ivl_104", 0 0, L_0x26f9d20;  1 drivers
v0x26f0420_0 .net *"_ivl_107", 0 0, L_0x26f9f30;  1 drivers
v0x26f0500_0 .net *"_ivl_108", 0 0, L_0x26f9dc0;  1 drivers
v0x26f05e0_0 .net *"_ivl_110", 0 0, L_0x26fa190;  1 drivers
v0x26f06c0_0 .net *"_ivl_112", 0 0, L_0x26fa200;  1 drivers
v0x26f0830_0 .net *"_ivl_114", 0 0, L_0x26fa2a0;  1 drivers
v0x26f0910_0 .net *"_ivl_116", 0 0, L_0x26fa7b0;  1 drivers
v0x26f09f0_0 .net *"_ivl_118", 0 0, L_0x26fa960;  1 drivers
v0x26f0ad0_0 .net *"_ivl_12", 0 0, L_0x26f6ae0;  1 drivers
v0x26f0bb0_0 .net *"_ivl_14", 0 0, L_0x26f6bf0;  1 drivers
v0x26f0c90_0 .net *"_ivl_16", 0 0, L_0x26f6cb0;  1 drivers
v0x26f0d70_0 .net *"_ivl_18", 0 0, L_0x26f6e80;  1 drivers
v0x26f0e50_0 .net *"_ivl_2", 0 0, L_0x26f63b0;  1 drivers
v0x26f1040_0 .net *"_ivl_20", 0 0, L_0x26f6f50;  1 drivers
v0x26f1120_0 .net *"_ivl_22", 0 0, L_0x26f7010;  1 drivers
v0x26f1200_0 .net *"_ivl_24", 0 0, L_0x26f70f0;  1 drivers
v0x26f12e0_0 .net *"_ivl_26", 0 0, L_0x26f7200;  1 drivers
v0x26f13c0_0 .net *"_ivl_28", 0 0, L_0x26f7080;  1 drivers
v0x26f14a0_0 .net *"_ivl_30", 0 0, L_0x26f7390;  1 drivers
v0x26f1580_0 .net *"_ivl_32", 0 0, L_0x26f74e0;  1 drivers
v0x26f1660_0 .net *"_ivl_34", 0 0, L_0x26f7550;  1 drivers
v0x26f1740_0 .net *"_ivl_36", 0 0, L_0x26f7700;  1 drivers
v0x26f1820_0 .net *"_ivl_38", 0 0, L_0x26f7770;  1 drivers
v0x26f1900_0 .net *"_ivl_4", 0 0, L_0x26f6550;  1 drivers
v0x26f19e0_0 .net *"_ivl_40", 0 0, L_0x26f7930;  1 drivers
v0x26f1ac0_0 .net *"_ivl_42", 0 0, L_0x26f7a40;  1 drivers
v0x26f1ba0_0 .net *"_ivl_44", 0 0, L_0x26f7b70;  1 drivers
v0x26f1c80_0 .net *"_ivl_46", 0 0, L_0x26f7be0;  1 drivers
v0x26f1d60_0 .net *"_ivl_48", 0 0, L_0x26f7dc0;  1 drivers
v0x26f2050_0 .net *"_ivl_50", 0 0, L_0x26f7e80;  1 drivers
v0x26f2130_0 .net *"_ivl_52", 0 0, L_0x26f7fd0;  1 drivers
v0x26f2210_0 .net *"_ivl_54", 0 0, L_0x26f80e0;  1 drivers
v0x26f22f0_0 .net *"_ivl_56", 0 0, L_0x26f82e0;  1 drivers
v0x26f23d0_0 .net *"_ivl_58", 0 0, L_0x26f8350;  1 drivers
v0x26f24b0_0 .net *"_ivl_6", 0 0, L_0x26f6660;  1 drivers
v0x26f2590_0 .net *"_ivl_60", 0 0, L_0x26f84c0;  1 drivers
v0x26f2670_0 .net *"_ivl_62", 0 0, L_0x26f85d0;  1 drivers
v0x26f2750_0 .net *"_ivl_64", 0 0, L_0x26f8750;  1 drivers
v0x26f2830_0 .net *"_ivl_66", 0 0, L_0x26f8860;  1 drivers
v0x26f2910_0 .net *"_ivl_68", 0 0, L_0x26f8a40;  1 drivers
v0x26f29f0_0 .net *"_ivl_72", 0 0, L_0x26f8d90;  1 drivers
v0x26f2ad0_0 .net *"_ivl_74", 0 0, L_0x26f7660;  1 drivers
v0x26f2bb0_0 .net *"_ivl_76", 0 0, L_0x26f8e00;  1 drivers
v0x26f2c90_0 .net *"_ivl_78", 0 0, L_0x26f8c60;  1 drivers
v0x26f2d70_0 .net *"_ivl_8", 0 0, L_0x26f6810;  1 drivers
v0x26f2e50_0 .net *"_ivl_80", 0 0, L_0x26f8d00;  1 drivers
v0x26f2f30_0 .net *"_ivl_82", 0 0, L_0x26f90a0;  1 drivers
v0x26f3010_0 .net *"_ivl_84", 0 0, L_0x26f9140;  1 drivers
v0x26f30f0_0 .net *"_ivl_86", 0 0, L_0x26f93a0;  1 drivers
v0x26f31d0_0 .net *"_ivl_88", 0 0, L_0x26f9500;  1 drivers
v0x26f32b0_0 .net *"_ivl_90", 0 0, L_0x26f95f0;  1 drivers
v0x26f3390_0 .net *"_ivl_93", 0 0, L_0x26f9720;  1 drivers
v0x26f3470_0 .net *"_ivl_94", 0 0, L_0x26f9440;  1 drivers
v0x26f3550_0 .net *"_ivl_96", 0 0, L_0x26f9860;  1 drivers
v0x26f3630_0 .net *"_ivl_98", 0 0, L_0x26f9a30;  1 drivers
v0x26f3710_0 .net "a", 0 0, v0x26ef5d0_0;  alias, 1 drivers
v0x26f37b0_0 .net "b", 0 0, v0x26ef670_0;  alias, 1 drivers
v0x26f38a0_0 .net "c", 0 0, v0x26ef710_0;  alias, 1 drivers
v0x26f3990_0 .net "d", 0 0, v0x26ef850_0;  alias, 1 drivers
v0x26f3a80_0 .net "out_pos", 0 0, L_0x26face0;  alias, 1 drivers
v0x26f3b40_0 .net "out_sop", 0 0, L_0x26f8b50;  alias, 1 drivers
L_0x26f7660 .arith/sum 1, v0x26ef5d0_0, L_0x26f8d90;
L_0x26f8c60 .arith/sum 1, L_0x26f7660, L_0x26f8e00;
L_0x26f90a0 .arith/sum 1, L_0x26f8c60, L_0x26f8d00;
L_0x26f93a0 .arith/sum 1, L_0x26f9140, v0x26ef670_0;
L_0x26f9500 .arith/sum 1, L_0x26f93a0, v0x26ef710_0;
L_0x26f95f0 .arith/sum 1, L_0x26f9500, v0x26ef850_0;
L_0x26f9720 .arith/mult 1, L_0x26f90a0, L_0x26f95f0;
L_0x26f9a30 .arith/sum 1, L_0x26f9440, L_0x26f9860;
L_0x26f9c30 .arith/sum 1, L_0x26f9a30, v0x26ef710_0;
L_0x26f9d20 .arith/sum 1, L_0x26f9c30, L_0x26f9ad0;
L_0x26f9f30 .arith/mult 1, L_0x26f9720, L_0x26f9d20;
L_0x26fa200 .arith/sum 1, L_0x26f9dc0, L_0x26fa190;
L_0x26fa7b0 .arith/sum 1, L_0x26fa200, L_0x26fa2a0;
L_0x26fa960 .arith/sum 1, L_0x26fa7b0, v0x26ef850_0;
L_0x26face0 .arith/mult 1, L_0x26f9f30, L_0x26fa960;
S_0x26f40d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x26a1880;
 .timescale -12 -12;
E_0x26889f0 .event anyedge, v0x26f4ec0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x26f4ec0_0;
    %nor/r;
    %assign/vec4 v0x26f4ec0_0, 0;
    %wait E_0x26889f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x26eeaa0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ef940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ef9e0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x26eeaa0;
T_4 ;
    %wait E_0x26a0060;
    %load/vec4 v0x26efa80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26ef940_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x26eeaa0;
T_5 ;
    %wait E_0x269ff00;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26ef850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26ef710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26ef670_0, 0;
    %assign/vec4 v0x26ef5d0_0, 0;
    %wait E_0x269ff00;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26ef850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26ef710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26ef670_0, 0;
    %assign/vec4 v0x26ef5d0_0, 0;
    %wait E_0x269ff00;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26ef850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26ef710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26ef670_0, 0;
    %assign/vec4 v0x26ef5d0_0, 0;
    %wait E_0x269ff00;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26ef850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26ef710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26ef670_0, 0;
    %assign/vec4 v0x26ef5d0_0, 0;
    %wait E_0x269ff00;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26ef850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26ef710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26ef670_0, 0;
    %assign/vec4 v0x26ef5d0_0, 0;
    %wait E_0x269ff00;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26ef850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26ef710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26ef670_0, 0;
    %assign/vec4 v0x26ef5d0_0, 0;
    %wait E_0x269ff00;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26ef850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26ef710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26ef670_0, 0;
    %assign/vec4 v0x26ef5d0_0, 0;
    %wait E_0x269ff00;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26ef850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26ef710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26ef670_0, 0;
    %assign/vec4 v0x26ef5d0_0, 0;
    %wait E_0x269ff00;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26ef850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26ef710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26ef670_0, 0;
    %assign/vec4 v0x26ef5d0_0, 0;
    %wait E_0x269ff00;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26ef850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26ef710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26ef670_0, 0;
    %assign/vec4 v0x26ef5d0_0, 0;
    %wait E_0x269ff00;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26ef850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26ef710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26ef670_0, 0;
    %assign/vec4 v0x26ef5d0_0, 0;
    %wait E_0x269ff00;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26ef850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26ef710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26ef670_0, 0;
    %assign/vec4 v0x26ef5d0_0, 0;
    %wait E_0x269ff00;
    %load/vec4 v0x26ef940_0;
    %store/vec4 v0x26ef9e0_0, 0, 1;
    %fork t_1, S_0x26eedd0;
    %jmp t_0;
    .scope S_0x26eedd0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26ef010_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x26ef010_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x269ff00;
    %load/vec4 v0x26ef010_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x26ef850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26ef710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26ef670_0, 0;
    %assign/vec4 v0x26ef5d0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26ef010_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x26ef010_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x26eeaa0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26a0060;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x26ef850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26ef710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26ef670_0, 0;
    %assign/vec4 v0x26ef5d0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x26ef940_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x26ef9e0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x26a1880;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f4a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f4ec0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x26a1880;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x26f4a60_0;
    %inv;
    %store/vec4 v0x26f4a60_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x26a1880;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x26ef7b0_0, v0x26f5030_0, v0x26f4880_0, v0x26f4920_0, v0x26f49c0_0, v0x26f4b00_0, v0x26f4d80_0, v0x26f4ce0_0, v0x26f4c40_0, v0x26f4ba0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x26a1880;
T_9 ;
    %load/vec4 v0x26f4e20_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x26f4e20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x26f4e20_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x26f4e20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x26f4e20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x26f4e20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x26f4e20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x26f4e20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x26f4e20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x26f4e20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x26a1880;
T_10 ;
    %wait E_0x26a0060;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26f4e20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26f4e20_0, 4, 32;
    %load/vec4 v0x26f4f60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x26f4e20_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26f4e20_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26f4e20_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26f4e20_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x26f4d80_0;
    %load/vec4 v0x26f4d80_0;
    %load/vec4 v0x26f4ce0_0;
    %xor;
    %load/vec4 v0x26f4d80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x26f4e20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26f4e20_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x26f4e20_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26f4e20_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x26f4c40_0;
    %load/vec4 v0x26f4c40_0;
    %load/vec4 v0x26f4ba0_0;
    %xor;
    %load/vec4 v0x26f4c40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x26f4e20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26f4e20_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x26f4e20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26f4e20_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/ece241_2013_q2/iter0/response5/top_module.sv";
