Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Oct 31 19:24:55 2023
| Host         : DESKTOP-NOHGJAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_basicIO_mems_timing_summary_routed.rpt -pb fpga_basicIO_mems_timing_summary_routed.pb -rpx fpga_basicIO_mems_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_basicIO_mems
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  46          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.498        0.000                      0                  769        0.103        0.000                      0                  769        4.500        0.000                       0                   264  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.498        0.000                      0                  769        0.103        0.000                      0                  769        4.500        0.000                       0                   264  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.498ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.689ns  (logic 6.034ns (44.078%)  route 7.655ns (55.922%))
  Logic Levels:           14  (CARRY4=5 LUT2=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 19.822 - 15.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.601     5.122    inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.576 f  inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=3, routed)           1.470     9.045    inst_circuito/instance_mems/im_row0[3]
    SLICE_X11Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.169 f  inst_circuito/instance_mems/neuron_part__4_carry_i_66/O
                         net (fo=2, routed)           0.881    10.050    inst_circuito/instance_mems/neuron_part__4_carry_i_66_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124    10.174 r  inst_circuito/instance_mems/neuron_part__4_carry_i_49/O
                         net (fo=1, routed)           0.670    10.844    inst_circuito/instance_mems/neuron_part__4_carry_i_49_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124    10.968 f  inst_circuito/instance_mems/neuron_part__4_carry_i_16/O
                         net (fo=2, routed)           0.814    11.783    inst_circuito/instance_mems/neuron_part__4_carry_i_16_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I1_O)        0.124    11.907 r  inst_circuito/instance_mems/neuron_part__4_carry_i_9/O
                         net (fo=4, routed)           0.458    12.365    inst_circuito/instance_mems/neuron_part__4_carry_i_9_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I2_O)        0.124    12.489 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_2/O
                         net (fo=2, routed)           0.818    13.307    inst_circuito/instance_mems/neuron_part__4_carry_i_11_0[0]
    SLICE_X9Y19          LUT6 (Prop_lut6_I3_O)        0.124    13.431 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.431    inst_circuito/instance_datapath/accum_out_reg[7]_1[0]
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    13.967 r  inst_circuito/instance_datapath/neuron_part__4_carry__0/CO[2]
                         net (fo=2, routed)           0.733    14.700    inst_circuito/instance_datapath/neuron_part__4_carry__0_n_1
    SLICE_X9Y23          LUT2 (Prop_lut2_I1_O)        0.313    15.013 r  inst_circuito/instance_datapath/neuron_part__22_carry__0_i_2/O
                         net (fo=1, routed)           0.000    15.013    inst_circuito/instance_datapath/neuron_part__22_carry__0_i_2_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.411 r  inst_circuito/instance_datapath/neuron_part__22_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.411    inst_circuito/instance_datapath/neuron_part__22_carry__0_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.525 r  inst_circuito/instance_datapath/neuron_part__22_carry__1/CO[3]
                         net (fo=1, routed)           0.009    15.534    inst_circuito/instance_datapath/neuron_part__22_carry__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    15.882 f  inst_circuito/instance_datapath/neuron_part__22_carry__2/O[1]
                         net (fo=4, routed)           0.681    16.563    inst_circuito/instance_datapath/neuron_part[13]
    SLICE_X8Y25          LUT2 (Prop_lut2_I0_O)        0.303    16.866 r  inst_circuito/instance_datapath/neuron1_in1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.866    inst_circuito/instance_datapath/neuron1_in1_carry__0_i_3_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    17.358 r  inst_circuito/instance_datapath/neuron1_in1_carry__0/CO[1]
                         net (fo=14, routed)          0.676    18.034    inst_circuito/instance_datapath/neuron1_in1
    SLICE_X10Y25         LUT2 (Prop_lut2_I0_O)        0.332    18.366 r  inst_circuito/instance_datapath/instance_middle_i_11/O
                         net (fo=1, routed)           0.445    18.811    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[8]
    RAMB18_X0Y10         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.481    19.822    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    20.082    
                         clock uncertainty           -0.035    20.046    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[9])
                                                     -0.737    19.309    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         19.309    
                         arrival time                         -18.811    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.657ns  (logic 6.034ns (44.183%)  route 7.623ns (55.817%))
  Logic Levels:           14  (CARRY4=5 LUT2=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 19.822 - 15.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.601     5.122    inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.576 f  inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=3, routed)           1.470     9.045    inst_circuito/instance_mems/im_row0[3]
    SLICE_X11Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.169 f  inst_circuito/instance_mems/neuron_part__4_carry_i_66/O
                         net (fo=2, routed)           0.881    10.050    inst_circuito/instance_mems/neuron_part__4_carry_i_66_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124    10.174 r  inst_circuito/instance_mems/neuron_part__4_carry_i_49/O
                         net (fo=1, routed)           0.670    10.844    inst_circuito/instance_mems/neuron_part__4_carry_i_49_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124    10.968 f  inst_circuito/instance_mems/neuron_part__4_carry_i_16/O
                         net (fo=2, routed)           0.814    11.783    inst_circuito/instance_mems/neuron_part__4_carry_i_16_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I1_O)        0.124    11.907 r  inst_circuito/instance_mems/neuron_part__4_carry_i_9/O
                         net (fo=4, routed)           0.458    12.365    inst_circuito/instance_mems/neuron_part__4_carry_i_9_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I2_O)        0.124    12.489 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_2/O
                         net (fo=2, routed)           0.818    13.307    inst_circuito/instance_mems/neuron_part__4_carry_i_11_0[0]
    SLICE_X9Y19          LUT6 (Prop_lut6_I3_O)        0.124    13.431 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.431    inst_circuito/instance_datapath/accum_out_reg[7]_1[0]
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    13.967 r  inst_circuito/instance_datapath/neuron_part__4_carry__0/CO[2]
                         net (fo=2, routed)           0.733    14.700    inst_circuito/instance_datapath/neuron_part__4_carry__0_n_1
    SLICE_X9Y23          LUT2 (Prop_lut2_I1_O)        0.313    15.013 r  inst_circuito/instance_datapath/neuron_part__22_carry__0_i_2/O
                         net (fo=1, routed)           0.000    15.013    inst_circuito/instance_datapath/neuron_part__22_carry__0_i_2_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.411 r  inst_circuito/instance_datapath/neuron_part__22_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.411    inst_circuito/instance_datapath/neuron_part__22_carry__0_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.525 r  inst_circuito/instance_datapath/neuron_part__22_carry__1/CO[3]
                         net (fo=1, routed)           0.009    15.534    inst_circuito/instance_datapath/neuron_part__22_carry__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    15.882 f  inst_circuito/instance_datapath/neuron_part__22_carry__2/O[1]
                         net (fo=4, routed)           0.681    16.563    inst_circuito/instance_datapath/neuron_part[13]
    SLICE_X8Y25          LUT2 (Prop_lut2_I0_O)        0.303    16.866 r  inst_circuito/instance_datapath/neuron1_in1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.866    inst_circuito/instance_datapath/neuron1_in1_carry__0_i_3_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    17.358 r  inst_circuito/instance_datapath/neuron1_in1_carry__0/CO[1]
                         net (fo=14, routed)          0.583    17.941    inst_circuito/instance_datapath/neuron1_in1
    SLICE_X10Y26         LUT2 (Prop_lut2_I0_O)        0.332    18.273 r  inst_circuito/instance_datapath/instance_middle_i_14/O
                         net (fo=1, routed)           0.506    18.779    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB18_X0Y10         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.481    19.822    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    20.082    
                         clock uncertainty           -0.035    20.046    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.737    19.309    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         19.309    
                         arrival time                         -18.779    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.603ns  (logic 6.034ns (44.357%)  route 7.569ns (55.643%))
  Logic Levels:           14  (CARRY4=5 LUT2=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 19.822 - 15.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.601     5.122    inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.576 f  inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=3, routed)           1.470     9.045    inst_circuito/instance_mems/im_row0[3]
    SLICE_X11Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.169 f  inst_circuito/instance_mems/neuron_part__4_carry_i_66/O
                         net (fo=2, routed)           0.881    10.050    inst_circuito/instance_mems/neuron_part__4_carry_i_66_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124    10.174 r  inst_circuito/instance_mems/neuron_part__4_carry_i_49/O
                         net (fo=1, routed)           0.670    10.844    inst_circuito/instance_mems/neuron_part__4_carry_i_49_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124    10.968 f  inst_circuito/instance_mems/neuron_part__4_carry_i_16/O
                         net (fo=2, routed)           0.814    11.783    inst_circuito/instance_mems/neuron_part__4_carry_i_16_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I1_O)        0.124    11.907 r  inst_circuito/instance_mems/neuron_part__4_carry_i_9/O
                         net (fo=4, routed)           0.458    12.365    inst_circuito/instance_mems/neuron_part__4_carry_i_9_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I2_O)        0.124    12.489 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_2/O
                         net (fo=2, routed)           0.818    13.307    inst_circuito/instance_mems/neuron_part__4_carry_i_11_0[0]
    SLICE_X9Y19          LUT6 (Prop_lut6_I3_O)        0.124    13.431 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.431    inst_circuito/instance_datapath/accum_out_reg[7]_1[0]
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    13.967 r  inst_circuito/instance_datapath/neuron_part__4_carry__0/CO[2]
                         net (fo=2, routed)           0.733    14.700    inst_circuito/instance_datapath/neuron_part__4_carry__0_n_1
    SLICE_X9Y23          LUT2 (Prop_lut2_I1_O)        0.313    15.013 r  inst_circuito/instance_datapath/neuron_part__22_carry__0_i_2/O
                         net (fo=1, routed)           0.000    15.013    inst_circuito/instance_datapath/neuron_part__22_carry__0_i_2_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.411 r  inst_circuito/instance_datapath/neuron_part__22_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.411    inst_circuito/instance_datapath/neuron_part__22_carry__0_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.525 r  inst_circuito/instance_datapath/neuron_part__22_carry__1/CO[3]
                         net (fo=1, routed)           0.009    15.534    inst_circuito/instance_datapath/neuron_part__22_carry__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    15.882 f  inst_circuito/instance_datapath/neuron_part__22_carry__2/O[1]
                         net (fo=4, routed)           0.681    16.563    inst_circuito/instance_datapath/neuron_part[13]
    SLICE_X8Y25          LUT2 (Prop_lut2_I0_O)        0.303    16.866 r  inst_circuito/instance_datapath/neuron1_in1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.866    inst_circuito/instance_datapath/neuron1_in1_carry__0_i_3_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    17.358 r  inst_circuito/instance_datapath/neuron1_in1_carry__0/CO[1]
                         net (fo=14, routed)          0.542    17.900    inst_circuito/instance_datapath/neuron1_in1
    SLICE_X8Y23          LUT2 (Prop_lut2_I0_O)        0.332    18.232 r  inst_circuito/instance_datapath/instance_middle_i_19/O
                         net (fo=1, routed)           0.493    18.725    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[0]
    RAMB18_X0Y10         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.481    19.822    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    20.082    
                         clock uncertainty           -0.035    20.046    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737    19.309    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         19.309    
                         arrival time                         -18.725    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.592ns  (logic 6.034ns (44.392%)  route 7.558ns (55.608%))
  Logic Levels:           14  (CARRY4=5 LUT2=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 19.822 - 15.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.601     5.122    inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.576 f  inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=3, routed)           1.470     9.045    inst_circuito/instance_mems/im_row0[3]
    SLICE_X11Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.169 f  inst_circuito/instance_mems/neuron_part__4_carry_i_66/O
                         net (fo=2, routed)           0.881    10.050    inst_circuito/instance_mems/neuron_part__4_carry_i_66_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124    10.174 r  inst_circuito/instance_mems/neuron_part__4_carry_i_49/O
                         net (fo=1, routed)           0.670    10.844    inst_circuito/instance_mems/neuron_part__4_carry_i_49_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124    10.968 f  inst_circuito/instance_mems/neuron_part__4_carry_i_16/O
                         net (fo=2, routed)           0.814    11.783    inst_circuito/instance_mems/neuron_part__4_carry_i_16_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I1_O)        0.124    11.907 r  inst_circuito/instance_mems/neuron_part__4_carry_i_9/O
                         net (fo=4, routed)           0.458    12.365    inst_circuito/instance_mems/neuron_part__4_carry_i_9_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I2_O)        0.124    12.489 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_2/O
                         net (fo=2, routed)           0.818    13.307    inst_circuito/instance_mems/neuron_part__4_carry_i_11_0[0]
    SLICE_X9Y19          LUT6 (Prop_lut6_I3_O)        0.124    13.431 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.431    inst_circuito/instance_datapath/accum_out_reg[7]_1[0]
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    13.967 r  inst_circuito/instance_datapath/neuron_part__4_carry__0/CO[2]
                         net (fo=2, routed)           0.733    14.700    inst_circuito/instance_datapath/neuron_part__4_carry__0_n_1
    SLICE_X9Y23          LUT2 (Prop_lut2_I1_O)        0.313    15.013 r  inst_circuito/instance_datapath/neuron_part__22_carry__0_i_2/O
                         net (fo=1, routed)           0.000    15.013    inst_circuito/instance_datapath/neuron_part__22_carry__0_i_2_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.411 r  inst_circuito/instance_datapath/neuron_part__22_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.411    inst_circuito/instance_datapath/neuron_part__22_carry__0_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.525 r  inst_circuito/instance_datapath/neuron_part__22_carry__1/CO[3]
                         net (fo=1, routed)           0.009    15.534    inst_circuito/instance_datapath/neuron_part__22_carry__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    15.882 f  inst_circuito/instance_datapath/neuron_part__22_carry__2/O[1]
                         net (fo=4, routed)           0.681    16.563    inst_circuito/instance_datapath/neuron_part[13]
    SLICE_X8Y25          LUT2 (Prop_lut2_I0_O)        0.303    16.866 r  inst_circuito/instance_datapath/neuron1_in1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.866    inst_circuito/instance_datapath/neuron1_in1_carry__0_i_3_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    17.358 r  inst_circuito/instance_datapath/neuron1_in1_carry__0/CO[1]
                         net (fo=14, routed)          0.580    17.938    inst_circuito/instance_datapath/neuron1_in1
    SLICE_X10Y26         LUT2 (Prop_lut2_I0_O)        0.332    18.270 r  inst_circuito/instance_datapath/instance_middle_i_6/O
                         net (fo=1, routed)           0.444    18.714    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[13]
    RAMB18_X0Y10         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.481    19.822    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    20.082    
                         clock uncertainty           -0.035    20.046    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[14])
                                                     -0.737    19.309    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         19.309    
                         arrival time                         -18.714    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.557ns  (logic 6.034ns (44.509%)  route 7.523ns (55.491%))
  Logic Levels:           14  (CARRY4=5 LUT2=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 19.822 - 15.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.601     5.122    inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.576 f  inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=3, routed)           1.470     9.045    inst_circuito/instance_mems/im_row0[3]
    SLICE_X11Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.169 f  inst_circuito/instance_mems/neuron_part__4_carry_i_66/O
                         net (fo=2, routed)           0.881    10.050    inst_circuito/instance_mems/neuron_part__4_carry_i_66_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124    10.174 r  inst_circuito/instance_mems/neuron_part__4_carry_i_49/O
                         net (fo=1, routed)           0.670    10.844    inst_circuito/instance_mems/neuron_part__4_carry_i_49_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124    10.968 f  inst_circuito/instance_mems/neuron_part__4_carry_i_16/O
                         net (fo=2, routed)           0.814    11.783    inst_circuito/instance_mems/neuron_part__4_carry_i_16_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I1_O)        0.124    11.907 r  inst_circuito/instance_mems/neuron_part__4_carry_i_9/O
                         net (fo=4, routed)           0.458    12.365    inst_circuito/instance_mems/neuron_part__4_carry_i_9_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I2_O)        0.124    12.489 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_2/O
                         net (fo=2, routed)           0.818    13.307    inst_circuito/instance_mems/neuron_part__4_carry_i_11_0[0]
    SLICE_X9Y19          LUT6 (Prop_lut6_I3_O)        0.124    13.431 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.431    inst_circuito/instance_datapath/accum_out_reg[7]_1[0]
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    13.967 r  inst_circuito/instance_datapath/neuron_part__4_carry__0/CO[2]
                         net (fo=2, routed)           0.733    14.700    inst_circuito/instance_datapath/neuron_part__4_carry__0_n_1
    SLICE_X9Y23          LUT2 (Prop_lut2_I1_O)        0.313    15.013 r  inst_circuito/instance_datapath/neuron_part__22_carry__0_i_2/O
                         net (fo=1, routed)           0.000    15.013    inst_circuito/instance_datapath/neuron_part__22_carry__0_i_2_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.411 r  inst_circuito/instance_datapath/neuron_part__22_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.411    inst_circuito/instance_datapath/neuron_part__22_carry__0_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.525 r  inst_circuito/instance_datapath/neuron_part__22_carry__1/CO[3]
                         net (fo=1, routed)           0.009    15.534    inst_circuito/instance_datapath/neuron_part__22_carry__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    15.882 f  inst_circuito/instance_datapath/neuron_part__22_carry__2/O[1]
                         net (fo=4, routed)           0.681    16.563    inst_circuito/instance_datapath/neuron_part[13]
    SLICE_X8Y25          LUT2 (Prop_lut2_I0_O)        0.303    16.866 r  inst_circuito/instance_datapath/neuron1_in1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.866    inst_circuito/instance_datapath/neuron1_in1_carry__0_i_3_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    17.358 r  inst_circuito/instance_datapath/neuron1_in1_carry__0/CO[1]
                         net (fo=14, routed)          0.693    18.051    inst_circuito/instance_datapath/neuron1_in1
    SLICE_X8Y26          LUT2 (Prop_lut2_I0_O)        0.332    18.383 r  inst_circuito/instance_datapath/instance_middle_i_7/O
                         net (fo=1, routed)           0.296    18.678    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[12]
    RAMB18_X0Y10         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.481    19.822    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    20.082    
                         clock uncertainty           -0.035    20.046    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[13])
                                                     -0.737    19.309    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         19.309    
                         arrival time                         -18.678    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.512ns  (logic 6.034ns (44.657%)  route 7.478ns (55.343%))
  Logic Levels:           14  (CARRY4=5 LUT2=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 19.822 - 15.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.601     5.122    inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.576 f  inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=3, routed)           1.470     9.045    inst_circuito/instance_mems/im_row0[3]
    SLICE_X11Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.169 f  inst_circuito/instance_mems/neuron_part__4_carry_i_66/O
                         net (fo=2, routed)           0.881    10.050    inst_circuito/instance_mems/neuron_part__4_carry_i_66_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124    10.174 r  inst_circuito/instance_mems/neuron_part__4_carry_i_49/O
                         net (fo=1, routed)           0.670    10.844    inst_circuito/instance_mems/neuron_part__4_carry_i_49_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124    10.968 f  inst_circuito/instance_mems/neuron_part__4_carry_i_16/O
                         net (fo=2, routed)           0.814    11.783    inst_circuito/instance_mems/neuron_part__4_carry_i_16_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I1_O)        0.124    11.907 r  inst_circuito/instance_mems/neuron_part__4_carry_i_9/O
                         net (fo=4, routed)           0.458    12.365    inst_circuito/instance_mems/neuron_part__4_carry_i_9_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I2_O)        0.124    12.489 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_2/O
                         net (fo=2, routed)           0.818    13.307    inst_circuito/instance_mems/neuron_part__4_carry_i_11_0[0]
    SLICE_X9Y19          LUT6 (Prop_lut6_I3_O)        0.124    13.431 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.431    inst_circuito/instance_datapath/accum_out_reg[7]_1[0]
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    13.967 r  inst_circuito/instance_datapath/neuron_part__4_carry__0/CO[2]
                         net (fo=2, routed)           0.733    14.700    inst_circuito/instance_datapath/neuron_part__4_carry__0_n_1
    SLICE_X9Y23          LUT2 (Prop_lut2_I1_O)        0.313    15.013 r  inst_circuito/instance_datapath/neuron_part__22_carry__0_i_2/O
                         net (fo=1, routed)           0.000    15.013    inst_circuito/instance_datapath/neuron_part__22_carry__0_i_2_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.411 r  inst_circuito/instance_datapath/neuron_part__22_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.411    inst_circuito/instance_datapath/neuron_part__22_carry__0_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.525 r  inst_circuito/instance_datapath/neuron_part__22_carry__1/CO[3]
                         net (fo=1, routed)           0.009    15.534    inst_circuito/instance_datapath/neuron_part__22_carry__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    15.882 f  inst_circuito/instance_datapath/neuron_part__22_carry__2/O[1]
                         net (fo=4, routed)           0.681    16.563    inst_circuito/instance_datapath/neuron_part[13]
    SLICE_X8Y25          LUT2 (Prop_lut2_I0_O)        0.303    16.866 r  inst_circuito/instance_datapath/neuron1_in1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.866    inst_circuito/instance_datapath/neuron1_in1_carry__0_i_3_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    17.358 r  inst_circuito/instance_datapath/neuron1_in1_carry__0/CO[1]
                         net (fo=14, routed)          0.498    17.856    inst_circuito/instance_datapath/neuron1_in1
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.332    18.188 r  inst_circuito/instance_datapath/instance_middle_i_16/O
                         net (fo=1, routed)           0.446    18.634    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[3]
    RAMB18_X0Y10         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.481    19.822    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    20.082    
                         clock uncertainty           -0.035    20.046    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.737    19.309    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         19.309    
                         arrival time                         -18.634    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.502ns  (logic 6.034ns (44.689%)  route 7.468ns (55.311%))
  Logic Levels:           14  (CARRY4=5 LUT2=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 19.822 - 15.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.601     5.122    inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.576 f  inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=3, routed)           1.470     9.045    inst_circuito/instance_mems/im_row0[3]
    SLICE_X11Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.169 f  inst_circuito/instance_mems/neuron_part__4_carry_i_66/O
                         net (fo=2, routed)           0.881    10.050    inst_circuito/instance_mems/neuron_part__4_carry_i_66_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124    10.174 r  inst_circuito/instance_mems/neuron_part__4_carry_i_49/O
                         net (fo=1, routed)           0.670    10.844    inst_circuito/instance_mems/neuron_part__4_carry_i_49_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124    10.968 f  inst_circuito/instance_mems/neuron_part__4_carry_i_16/O
                         net (fo=2, routed)           0.814    11.783    inst_circuito/instance_mems/neuron_part__4_carry_i_16_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I1_O)        0.124    11.907 r  inst_circuito/instance_mems/neuron_part__4_carry_i_9/O
                         net (fo=4, routed)           0.458    12.365    inst_circuito/instance_mems/neuron_part__4_carry_i_9_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I2_O)        0.124    12.489 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_2/O
                         net (fo=2, routed)           0.818    13.307    inst_circuito/instance_mems/neuron_part__4_carry_i_11_0[0]
    SLICE_X9Y19          LUT6 (Prop_lut6_I3_O)        0.124    13.431 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.431    inst_circuito/instance_datapath/accum_out_reg[7]_1[0]
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    13.967 r  inst_circuito/instance_datapath/neuron_part__4_carry__0/CO[2]
                         net (fo=2, routed)           0.733    14.700    inst_circuito/instance_datapath/neuron_part__4_carry__0_n_1
    SLICE_X9Y23          LUT2 (Prop_lut2_I1_O)        0.313    15.013 r  inst_circuito/instance_datapath/neuron_part__22_carry__0_i_2/O
                         net (fo=1, routed)           0.000    15.013    inst_circuito/instance_datapath/neuron_part__22_carry__0_i_2_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.411 r  inst_circuito/instance_datapath/neuron_part__22_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.411    inst_circuito/instance_datapath/neuron_part__22_carry__0_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.525 r  inst_circuito/instance_datapath/neuron_part__22_carry__1/CO[3]
                         net (fo=1, routed)           0.009    15.534    inst_circuito/instance_datapath/neuron_part__22_carry__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    15.882 f  inst_circuito/instance_datapath/neuron_part__22_carry__2/O[1]
                         net (fo=4, routed)           0.681    16.563    inst_circuito/instance_datapath/neuron_part[13]
    SLICE_X8Y25          LUT2 (Prop_lut2_I0_O)        0.303    16.866 r  inst_circuito/instance_datapath/neuron1_in1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.866    inst_circuito/instance_datapath/neuron1_in1_carry__0_i_3_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    17.358 r  inst_circuito/instance_datapath/neuron1_in1_carry__0/CO[1]
                         net (fo=14, routed)          0.430    17.788    inst_circuito/instance_datapath/neuron1_in1
    SLICE_X10Y25         LUT2 (Prop_lut2_I0_O)        0.332    18.120 r  inst_circuito/instance_datapath/instance_middle_i_9/O
                         net (fo=1, routed)           0.504    18.624    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[10]
    RAMB18_X0Y10         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.481    19.822    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    20.082    
                         clock uncertainty           -0.035    20.046    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[11])
                                                     -0.737    19.309    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         19.309    
                         arrival time                         -18.624    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.450ns  (logic 6.034ns (44.861%)  route 7.416ns (55.139%))
  Logic Levels:           14  (CARRY4=5 LUT2=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 19.822 - 15.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.601     5.122    inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.576 f  inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=3, routed)           1.470     9.045    inst_circuito/instance_mems/im_row0[3]
    SLICE_X11Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.169 f  inst_circuito/instance_mems/neuron_part__4_carry_i_66/O
                         net (fo=2, routed)           0.881    10.050    inst_circuito/instance_mems/neuron_part__4_carry_i_66_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124    10.174 r  inst_circuito/instance_mems/neuron_part__4_carry_i_49/O
                         net (fo=1, routed)           0.670    10.844    inst_circuito/instance_mems/neuron_part__4_carry_i_49_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124    10.968 f  inst_circuito/instance_mems/neuron_part__4_carry_i_16/O
                         net (fo=2, routed)           0.814    11.783    inst_circuito/instance_mems/neuron_part__4_carry_i_16_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I1_O)        0.124    11.907 r  inst_circuito/instance_mems/neuron_part__4_carry_i_9/O
                         net (fo=4, routed)           0.458    12.365    inst_circuito/instance_mems/neuron_part__4_carry_i_9_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I2_O)        0.124    12.489 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_2/O
                         net (fo=2, routed)           0.818    13.307    inst_circuito/instance_mems/neuron_part__4_carry_i_11_0[0]
    SLICE_X9Y19          LUT6 (Prop_lut6_I3_O)        0.124    13.431 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.431    inst_circuito/instance_datapath/accum_out_reg[7]_1[0]
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    13.967 r  inst_circuito/instance_datapath/neuron_part__4_carry__0/CO[2]
                         net (fo=2, routed)           0.733    14.700    inst_circuito/instance_datapath/neuron_part__4_carry__0_n_1
    SLICE_X9Y23          LUT2 (Prop_lut2_I1_O)        0.313    15.013 r  inst_circuito/instance_datapath/neuron_part__22_carry__0_i_2/O
                         net (fo=1, routed)           0.000    15.013    inst_circuito/instance_datapath/neuron_part__22_carry__0_i_2_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.411 r  inst_circuito/instance_datapath/neuron_part__22_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.411    inst_circuito/instance_datapath/neuron_part__22_carry__0_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.525 r  inst_circuito/instance_datapath/neuron_part__22_carry__1/CO[3]
                         net (fo=1, routed)           0.009    15.534    inst_circuito/instance_datapath/neuron_part__22_carry__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    15.882 f  inst_circuito/instance_datapath/neuron_part__22_carry__2/O[1]
                         net (fo=4, routed)           0.681    16.563    inst_circuito/instance_datapath/neuron_part[13]
    SLICE_X8Y25          LUT2 (Prop_lut2_I0_O)        0.303    16.866 r  inst_circuito/instance_datapath/neuron1_in1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.866    inst_circuito/instance_datapath/neuron1_in1_carry__0_i_3_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    17.358 r  inst_circuito/instance_datapath/neuron1_in1_carry__0/CO[1]
                         net (fo=14, routed)          0.423    17.781    inst_circuito/instance_datapath/neuron1_in1
    SLICE_X11Y25         LUT2 (Prop_lut2_I0_O)        0.332    18.113 r  inst_circuito/instance_datapath/instance_middle_i_8/O
                         net (fo=1, routed)           0.459    18.572    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[11]
    RAMB18_X0Y10         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.481    19.822    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    20.082    
                         clock uncertainty           -0.035    20.046    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[12])
                                                     -0.737    19.309    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         19.309    
                         arrival time                         -18.572    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.443ns  (logic 6.034ns (44.885%)  route 7.409ns (55.115%))
  Logic Levels:           14  (CARRY4=5 LUT2=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 19.822 - 15.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.601     5.122    inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.576 f  inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=3, routed)           1.470     9.045    inst_circuito/instance_mems/im_row0[3]
    SLICE_X11Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.169 f  inst_circuito/instance_mems/neuron_part__4_carry_i_66/O
                         net (fo=2, routed)           0.881    10.050    inst_circuito/instance_mems/neuron_part__4_carry_i_66_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124    10.174 r  inst_circuito/instance_mems/neuron_part__4_carry_i_49/O
                         net (fo=1, routed)           0.670    10.844    inst_circuito/instance_mems/neuron_part__4_carry_i_49_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124    10.968 f  inst_circuito/instance_mems/neuron_part__4_carry_i_16/O
                         net (fo=2, routed)           0.814    11.783    inst_circuito/instance_mems/neuron_part__4_carry_i_16_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I1_O)        0.124    11.907 r  inst_circuito/instance_mems/neuron_part__4_carry_i_9/O
                         net (fo=4, routed)           0.458    12.365    inst_circuito/instance_mems/neuron_part__4_carry_i_9_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I2_O)        0.124    12.489 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_2/O
                         net (fo=2, routed)           0.818    13.307    inst_circuito/instance_mems/neuron_part__4_carry_i_11_0[0]
    SLICE_X9Y19          LUT6 (Prop_lut6_I3_O)        0.124    13.431 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.431    inst_circuito/instance_datapath/accum_out_reg[7]_1[0]
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    13.967 r  inst_circuito/instance_datapath/neuron_part__4_carry__0/CO[2]
                         net (fo=2, routed)           0.733    14.700    inst_circuito/instance_datapath/neuron_part__4_carry__0_n_1
    SLICE_X9Y23          LUT2 (Prop_lut2_I1_O)        0.313    15.013 r  inst_circuito/instance_datapath/neuron_part__22_carry__0_i_2/O
                         net (fo=1, routed)           0.000    15.013    inst_circuito/instance_datapath/neuron_part__22_carry__0_i_2_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.411 r  inst_circuito/instance_datapath/neuron_part__22_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.411    inst_circuito/instance_datapath/neuron_part__22_carry__0_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.525 r  inst_circuito/instance_datapath/neuron_part__22_carry__1/CO[3]
                         net (fo=1, routed)           0.009    15.534    inst_circuito/instance_datapath/neuron_part__22_carry__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    15.882 f  inst_circuito/instance_datapath/neuron_part__22_carry__2/O[1]
                         net (fo=4, routed)           0.681    16.563    inst_circuito/instance_datapath/neuron_part[13]
    SLICE_X8Y25          LUT2 (Prop_lut2_I0_O)        0.303    16.866 r  inst_circuito/instance_datapath/neuron1_in1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.866    inst_circuito/instance_datapath/neuron1_in1_carry__0_i_3_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    17.358 r  inst_circuito/instance_datapath/neuron1_in1_carry__0/CO[1]
                         net (fo=14, routed)          0.431    17.789    inst_circuito/instance_datapath/neuron1_in1
    SLICE_X10Y25         LUT2 (Prop_lut2_I0_O)        0.332    18.121 r  inst_circuito/instance_datapath/instance_middle_i_12/O
                         net (fo=1, routed)           0.444    18.565    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[7]
    RAMB18_X0Y10         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.481    19.822    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    20.082    
                         clock uncertainty           -0.035    20.046    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[8])
                                                     -0.737    19.309    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         19.309    
                         arrival time                         -18.565    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.421ns  (logic 6.034ns (44.961%)  route 7.387ns (55.039%))
  Logic Levels:           14  (CARRY4=5 LUT2=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 19.822 - 15.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.601     5.122    inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.576 f  inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=3, routed)           1.470     9.045    inst_circuito/instance_mems/im_row0[3]
    SLICE_X11Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.169 f  inst_circuito/instance_mems/neuron_part__4_carry_i_66/O
                         net (fo=2, routed)           0.881    10.050    inst_circuito/instance_mems/neuron_part__4_carry_i_66_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124    10.174 r  inst_circuito/instance_mems/neuron_part__4_carry_i_49/O
                         net (fo=1, routed)           0.670    10.844    inst_circuito/instance_mems/neuron_part__4_carry_i_49_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124    10.968 f  inst_circuito/instance_mems/neuron_part__4_carry_i_16/O
                         net (fo=2, routed)           0.814    11.783    inst_circuito/instance_mems/neuron_part__4_carry_i_16_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I1_O)        0.124    11.907 r  inst_circuito/instance_mems/neuron_part__4_carry_i_9/O
                         net (fo=4, routed)           0.458    12.365    inst_circuito/instance_mems/neuron_part__4_carry_i_9_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I2_O)        0.124    12.489 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_2/O
                         net (fo=2, routed)           0.818    13.307    inst_circuito/instance_mems/neuron_part__4_carry_i_11_0[0]
    SLICE_X9Y19          LUT6 (Prop_lut6_I3_O)        0.124    13.431 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.431    inst_circuito/instance_datapath/accum_out_reg[7]_1[0]
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    13.967 r  inst_circuito/instance_datapath/neuron_part__4_carry__0/CO[2]
                         net (fo=2, routed)           0.733    14.700    inst_circuito/instance_datapath/neuron_part__4_carry__0_n_1
    SLICE_X9Y23          LUT2 (Prop_lut2_I1_O)        0.313    15.013 r  inst_circuito/instance_datapath/neuron_part__22_carry__0_i_2/O
                         net (fo=1, routed)           0.000    15.013    inst_circuito/instance_datapath/neuron_part__22_carry__0_i_2_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.411 r  inst_circuito/instance_datapath/neuron_part__22_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.411    inst_circuito/instance_datapath/neuron_part__22_carry__0_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.525 r  inst_circuito/instance_datapath/neuron_part__22_carry__1/CO[3]
                         net (fo=1, routed)           0.009    15.534    inst_circuito/instance_datapath/neuron_part__22_carry__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    15.882 f  inst_circuito/instance_datapath/neuron_part__22_carry__2/O[1]
                         net (fo=4, routed)           0.681    16.563    inst_circuito/instance_datapath/neuron_part[13]
    SLICE_X8Y25          LUT2 (Prop_lut2_I0_O)        0.303    16.866 r  inst_circuito/instance_datapath/neuron1_in1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.866    inst_circuito/instance_datapath/neuron1_in1_carry__0_i_3_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    17.358 r  inst_circuito/instance_datapath/neuron1_in1_carry__0/CO[1]
                         net (fo=14, routed)          0.415    17.773    inst_circuito/instance_datapath/neuron1_in1
    SLICE_X8Y26          LUT2 (Prop_lut2_I0_O)        0.332    18.105 r  inst_circuito/instance_datapath/instance_middle_i_17/O
                         net (fo=1, routed)           0.438    18.542    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[2]
    RAMB18_X0Y10         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.481    19.822    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    20.082    
                         clock uncertainty           -0.035    20.046    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737    19.309    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         19.309    
                         arrival time                         -18.542    
  -------------------------------------------------------------------
                         slack                                  0.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 inst_circuito/instance_datapath/w1Addr2_aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.534%)  route 0.181ns (52.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.565     1.448    inst_circuito/instance_datapath/CLK
    SLICE_X8Y8           FDRE                                         r  inst_circuito/instance_datapath/w1Addr2_aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.164     1.612 r  inst_circuito/instance_datapath/w1Addr2_aux_reg[0]/Q
                         net (fo=5, routed)           0.181     1.793    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[0]
    RAMB36_X0Y1          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.878     2.006    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.691    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 inst_circuito/instance_datapath/w1Addr2_aux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.453%)  route 0.182ns (52.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.565     1.448    inst_circuito/instance_datapath/CLK
    SLICE_X8Y9           FDRE                                         r  inst_circuito/instance_datapath/w1Addr2_aux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164     1.612 r  inst_circuito/instance_datapath/w1Addr2_aux_reg[4]/Q
                         net (fo=5, routed)           0.182     1.794    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[4]
    RAMB36_X0Y1          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.878     2.006    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.691    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 inst_circuito/instance_datapath/w1Addr_aux_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.530%)  route 0.181ns (52.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.566     1.449    inst_circuito/instance_datapath/CLK
    SLICE_X8Y6           FDRE                                         r  inst_circuito/instance_datapath/w1Addr_aux_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  inst_circuito/instance_datapath/w1Addr_aux_reg[8]/Q
                         net (fo=6, routed)           0.181     1.794    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y1          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.877     2.005    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.690    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 inst_circuito/instance_datapath/w2Addr2_aux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.470%)  route 0.166ns (56.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.557     1.440    inst_circuito/instance_datapath/CLK
    SLICE_X48Y20         FDRE                                         r  inst_circuito/instance_datapath/w2Addr2_aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.128     1.568 r  inst_circuito/instance_datapath/w2Addr2_aux_reg[6]/Q
                         net (fo=1, routed)           0.166     1.735    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB36_X1Y4          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.866     1.994    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.496    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.130     1.626    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 inst_circuito/instance_datapath/w1Addr_aux_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.872%)  route 0.194ns (54.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.566     1.449    inst_circuito/instance_datapath/CLK
    SLICE_X8Y6           FDRE                                         r  inst_circuito/instance_datapath/w1Addr_aux_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  inst_circuito/instance_datapath/w1Addr_aux_reg[7]/Q
                         net (fo=6, routed)           0.194     1.807    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y1          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.877     2.005    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.690    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 inst_circuito/instance_datapath/imgAddr_aux_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.281%)  route 0.237ns (62.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.556     1.439    inst_circuito/instance_datapath/CLK
    SLICE_X11Y22         FDRE                                         r  inst_circuito/instance_datapath/imgAddr_aux_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  inst_circuito/instance_datapath/imgAddr_aux_reg[7]/Q
                         net (fo=5, routed)           0.237     1.817    inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y4          RAMB36E1                                     r  inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.863     1.991    inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.513    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.696    inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 inst_circuito/instance_datapath/w2Addr2_aux_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.077%)  route 0.220ns (60.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.557     1.440    inst_circuito/instance_datapath/CLK
    SLICE_X48Y20         FDRE                                         r  inst_circuito/instance_datapath/w2Addr2_aux_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  inst_circuito/instance_datapath/w2Addr2_aux_reg[5]/Q
                         net (fo=1, routed)           0.220     1.801    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y4          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.866     1.994    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.496    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.679    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 inst_circuito/instance_datapath/w2Addr2_aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.076%)  route 0.220ns (60.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.557     1.440    inst_circuito/instance_datapath/CLK
    SLICE_X48Y20         FDRE                                         r  inst_circuito/instance_datapath/w2Addr2_aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  inst_circuito/instance_datapath/w2Addr2_aux_reg[1]/Q
                         net (fo=1, routed)           0.220     1.801    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB36_X1Y4          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.866     1.994    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.496    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.679    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 inst_circuito/instance_datapath/w2Addr2_aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.939%)  route 0.221ns (61.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.557     1.440    inst_circuito/instance_datapath/CLK
    SLICE_X48Y20         FDRE                                         r  inst_circuito/instance_datapath/w2Addr2_aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  inst_circuito/instance_datapath/w2Addr2_aux_reg[0]/Q
                         net (fo=1, routed)           0.221     1.802    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB36_X1Y4          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.866     1.994    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.496    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.679    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 inst_circuito/instance_datapath/imgAddr_aux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.042%)  route 0.240ns (62.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.556     1.439    inst_circuito/instance_datapath/CLK
    SLICE_X11Y22         FDRE                                         r  inst_circuito/instance_datapath/imgAddr_aux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  inst_circuito/instance_datapath/imgAddr_aux_reg[4]/Q
                         net (fo=5, routed)           0.240     1.820    inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y4          RAMB36E1                                     r  inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.863     1.991    inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.513    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.696    inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         15.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.000      12.424     RAMB36_X0Y3   inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.000      12.424     RAMB36_X0Y3   inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.000      12.424     RAMB36_X0Y4   inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.000      12.424     RAMB36_X0Y4   inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.000      12.424     RAMB36_X0Y2   inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.000      12.424     RAMB36_X0Y2   inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.000      12.424     RAMB36_X0Y7   inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.000      12.424     RAMB36_X0Y7   inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.000      12.424     RAMB18_X0Y10  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.000      12.424     RAMB18_X0Y10  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y17   btnCreg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y17   btnCreg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y18   btnUreg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y18   btnUreg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y11   sw_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y11   sw_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y41  sw_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y41  sw_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y38  sw_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y38  sw_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y17   btnCreg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y17   btnCreg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y18   btnUreg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y18   btnUreg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y11   sw_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y11   sw_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y41  sw_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y41  sw_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y38  sw_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y38  sw_reg_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.116ns  (logic 4.473ns (36.915%)  route 7.643ns (63.085%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  sw_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456     5.616 r  sw_reg_reg[15]/Q
                         net (fo=5, routed)           3.502     9.119    inst_disp7m/Q[7]
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.243 r  inst_disp7m/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.985    10.227    inst_disp7m/ddigit__9[0]
    SLICE_X15Y21         LUT4 (Prop_lut4_I0_O)        0.154    10.381 r  inst_disp7m/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.156    13.538    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.739    17.276 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.276    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.077ns  (logic 4.463ns (36.955%)  route 7.614ns (63.045%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  sw_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456     5.616 r  sw_reg_reg[15]/Q
                         net (fo=5, routed)           3.502     9.119    inst_disp7m/Q[7]
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.243 r  inst_disp7m/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.960    10.203    inst_disp7m/ddigit__9[0]
    SLICE_X15Y22         LUT4 (Prop_lut4_I2_O)        0.152    10.355 r  inst_disp7m/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.151    13.506    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731    17.238 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.238    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.987ns  (logic 4.404ns (36.744%)  route 7.582ns (63.256%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  sw_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456     5.616 r  sw_reg_reg[15]/Q
                         net (fo=5, routed)           3.502     9.119    inst_disp7m/Q[7]
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.243 r  inst_disp7m/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.928    10.171    inst_disp7m/ddigit__9[0]
    SLICE_X15Y19         LUT4 (Prop_lut4_I0_O)        0.118    10.289 r  inst_disp7m/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.151    13.440    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706    17.147 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.147    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.874ns  (logic 4.239ns (35.702%)  route 7.635ns (64.298%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  sw_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456     5.616 r  sw_reg_reg[15]/Q
                         net (fo=5, routed)           3.502     9.119    inst_disp7m/Q[7]
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.243 f  inst_disp7m/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.985    10.227    inst_disp7m/ddigit__9[0]
    SLICE_X15Y21         LUT4 (Prop_lut4_I1_O)        0.124    10.351 r  inst_disp7m/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.148    13.499    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    17.034 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.034    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.818ns  (logic 4.215ns (35.663%)  route 7.603ns (64.337%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  sw_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456     5.616 r  sw_reg_reg[15]/Q
                         net (fo=5, routed)           3.502     9.119    inst_disp7m/Q[7]
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.243 r  inst_disp7m/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.960    10.203    inst_disp7m/ddigit__9[0]
    SLICE_X15Y22         LUT4 (Prop_lut4_I0_O)        0.124    10.327 r  inst_disp7m/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.141    13.468    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    16.978 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.978    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.794ns  (logic 4.224ns (35.814%)  route 7.570ns (64.186%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  sw_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456     5.616 r  sw_reg_reg[15]/Q
                         net (fo=5, routed)           3.502     9.119    inst_disp7m/Q[7]
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.243 r  inst_disp7m/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.928    10.171    inst_disp7m/ddigit__9[0]
    SLICE_X15Y19         LUT4 (Prop_lut4_I3_O)        0.124    10.295 r  inst_disp7m/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.139    13.434    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    16.954 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.954    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.787ns  (logic 4.235ns (35.932%)  route 7.552ns (64.068%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  sw_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456     5.616 r  sw_reg_reg[15]/Q
                         net (fo=5, routed)           3.064     8.680    inst_disp7m/Q[7]
    SLICE_X10Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.804 r  inst_disp7m/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.282    10.086    inst_disp7m/ddigit__9[1]
    SLICE_X15Y19         LUT4 (Prop_lut4_I3_O)        0.124    10.210 r  inst_disp7m/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.206    13.416    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    16.948 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.948    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnCreg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.051ns  (logic 4.078ns (45.053%)  route 4.973ns (54.947%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.560     5.081    clk_IBUF_BUFG
    SLICE_X9Y17          FDRE                                         r  btnCreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.456     5.537 f  btnCreg_reg/Q
                         net (fo=6, routed)           1.711     7.249    inst_disp7m/btnCreg
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.373 r  inst_disp7m/dp_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.262    10.634    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498    14.132 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000    14.132    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_disp7m/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.967ns  (logic 4.348ns (48.492%)  route 4.619ns (51.508%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.557     5.078    inst_disp7m/CLK
    SLICE_X10Y19         FDRE                                         r  inst_disp7m/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  inst_disp7m/clkdiv_reg[19]/Q
                         net (fo=10, routed)          1.286     6.882    inst_disp7m/ndisp[1]
    SLICE_X10Y23         LUT2 (Prop_lut2_I1_O)        0.116     6.998 r  inst_disp7m/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.333    10.331    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.714    14.045 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.045    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_disp7m/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.941ns  (logic 4.395ns (49.158%)  route 4.546ns (50.842%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.557     5.078    inst_disp7m/CLK
    SLICE_X10Y19         FDRE                                         r  inst_disp7m/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  inst_disp7m/clkdiv_reg[19]/Q
                         net (fo=10, routed)          1.311     6.907    inst_disp7m/ndisp[1]
    SLICE_X13Y21         LUT2 (Prop_lut2_I1_O)        0.152     7.059 r  inst_disp7m/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.235    10.294    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725    14.019 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.019    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 1.343ns (79.797%)  route 0.340ns (20.203%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.596     1.479    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  sw_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  sw_reg_reg[7]/Q
                         net (fo=1, routed)           0.340     1.960    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.162 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.162    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.706ns  (logic 1.351ns (79.211%)  route 0.355ns (20.789%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  sw_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  sw_reg_reg[3]/Q
                         net (fo=3, routed)           0.355     1.968    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.178 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.178    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 1.350ns (79.015%)  route 0.359ns (20.985%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  sw_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  sw_reg_reg[9]/Q
                         net (fo=1, routed)           0.359     1.977    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     3.186 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.186    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.351ns (78.767%)  route 0.364ns (21.233%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  sw_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  sw_reg_reg[4]/Q
                         net (fo=3, routed)           0.364     1.977    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.187 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.187    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.718ns  (logic 1.343ns (78.186%)  route 0.375ns (21.814%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  sw_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  sw_reg_reg[2]/Q
                         net (fo=3, routed)           0.375     1.988    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.190 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.190    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.721ns  (logic 1.367ns (79.427%)  route 0.354ns (20.573%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  sw_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  sw_reg_reg[10]/Q
                         net (fo=1, routed)           0.354     1.972    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.199 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.199    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.764ns  (logic 1.346ns (76.302%)  route 0.418ns (23.698%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  sw_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  sw_reg_reg[11]/Q
                         net (fo=1, routed)           0.418     2.035    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.240 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.240    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.779ns  (logic 1.357ns (76.262%)  route 0.422ns (23.738%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  sw_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  sw_reg_reg[5]/Q
                         net (fo=3, routed)           0.422     2.040    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.256 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.256    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.782ns  (logic 1.348ns (75.666%)  route 0.434ns (24.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  sw_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  sw_reg_reg[6]/Q
                         net (fo=3, routed)           0.434     2.053    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.260 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.260    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.793ns  (logic 1.347ns (75.127%)  route 0.446ns (24.873%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  sw_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  sw_reg_reg[0]/Q
                         net (fo=3, routed)           0.446     2.063    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.269 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.269    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            sw_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.738ns  (logic 1.454ns (30.701%)  route 3.283ns (69.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           3.283     4.738    sw_IBUF[8]
    SLICE_X0Y30          FDRE                                         r  sw_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.508     4.849    clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  sw_reg_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.765ns  (logic 1.565ns (41.575%)  route 2.200ns (58.425%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.549     2.990    Inst_btn_debounce/btnC_IBUF
    SLICE_X7Y17          LUT3 (Prop_lut3_I1_O)        0.124     3.114 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=20, routed)          0.651     3.765    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X6Y17          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.509     4.850    Inst_btn_debounce/CLK
    SLICE_X6Y17          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.765ns  (logic 1.565ns (41.575%)  route 2.200ns (58.425%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.549     2.990    Inst_btn_debounce/btnC_IBUF
    SLICE_X7Y17          LUT3 (Prop_lut3_I1_O)        0.124     3.114 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=20, routed)          0.651     3.765    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X6Y17          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.509     4.850    Inst_btn_debounce/CLK
    SLICE_X6Y17          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.765ns  (logic 1.565ns (41.575%)  route 2.200ns (58.425%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.549     2.990    Inst_btn_debounce/btnC_IBUF
    SLICE_X7Y17          LUT3 (Prop_lut3_I1_O)        0.124     3.114 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=20, routed)          0.651     3.765    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X6Y17          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.509     4.850    Inst_btn_debounce/CLK
    SLICE_X6Y17          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.765ns  (logic 1.565ns (41.575%)  route 2.200ns (58.425%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.549     2.990    Inst_btn_debounce/btnC_IBUF
    SLICE_X7Y17          LUT3 (Prop_lut3_I1_O)        0.124     3.114 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=20, routed)          0.651     3.765    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X6Y17          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.509     4.850    Inst_btn_debounce/CLK
    SLICE_X6Y17          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.666ns  (logic 1.565ns (42.701%)  route 2.100ns (57.299%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.549     2.990    Inst_btn_debounce/btnC_IBUF
    SLICE_X7Y17          LUT3 (Prop_lut3_I1_O)        0.124     3.114 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=20, routed)          0.551     3.666    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X6Y15          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.511     4.852    Inst_btn_debounce/CLK
    SLICE_X6Y15          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.666ns  (logic 1.565ns (42.701%)  route 2.100ns (57.299%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.549     2.990    Inst_btn_debounce/btnC_IBUF
    SLICE_X7Y17          LUT3 (Prop_lut3_I1_O)        0.124     3.114 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=20, routed)          0.551     3.666    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X6Y15          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.511     4.852    Inst_btn_debounce/CLK
    SLICE_X6Y15          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.666ns  (logic 1.565ns (42.701%)  route 2.100ns (57.299%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.549     2.990    Inst_btn_debounce/btnC_IBUF
    SLICE_X7Y17          LUT3 (Prop_lut3_I1_O)        0.124     3.114 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=20, routed)          0.551     3.666    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X6Y15          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.511     4.852    Inst_btn_debounce/CLK
    SLICE_X6Y15          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.666ns  (logic 1.565ns (42.701%)  route 2.100ns (57.299%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.549     2.990    Inst_btn_debounce/btnC_IBUF
    SLICE_X7Y17          LUT3 (Prop_lut3_I1_O)        0.124     3.114 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=20, routed)          0.551     3.666    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X6Y15          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.511     4.852    Inst_btn_debounce/CLK
    SLICE_X6Y15          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.636ns  (logic 1.578ns (43.397%)  route 2.058ns (56.603%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           1.405     2.859    Inst_btn_debounce/btnU_IBUF
    SLICE_X5Y17          LUT3 (Prop_lut3_I1_O)        0.124     2.983 r  Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=20, routed)          0.653     3.636    Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X4Y20          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.506     4.847    Inst_btn_debounce/CLK
    SLICE_X4Y20          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            sw_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.517ns  (logic 0.218ns (42.107%)  route 0.300ns (57.893%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           0.300     0.517    sw_IBUF[6]
    SLICE_X0Y5           FDRE                                         r  sw_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  sw_reg_reg[6]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            sw_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.521ns  (logic 0.221ns (42.448%)  route 0.300ns (57.552%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.300     0.521    sw_IBUF[0]
    SLICE_X0Y11          FDRE                                         r  sw_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  sw_reg_reg[0]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            sw_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.234ns (43.859%)  route 0.300ns (56.141%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           0.300     0.534    sw_IBUF[5]
    SLICE_X0Y8           FDRE                                         r  sw_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.865     1.992    clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  sw_reg_reg[5]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            sw_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.224ns (39.234%)  route 0.347ns (60.766%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           0.347     0.572    sw_IBUF[15]
    SLICE_X65Y48         FDRE                                         r  sw_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.867     1.994    clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  sw_reg_reg[15]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            sw_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.226ns (37.472%)  route 0.377ns (62.528%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           0.377     0.603    sw_IBUF[10]
    SLICE_X65Y41         FDRE                                         r  sw_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.865     1.992    clk_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  sw_reg_reg[10]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            sw_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.220ns (33.887%)  route 0.430ns (66.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           0.430     0.650    sw_IBUF[9]
    SLICE_X65Y41         FDRE                                         r  sw_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.865     1.992    clk_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  sw_reg_reg[9]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            sw_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.659ns  (logic 0.227ns (34.450%)  route 0.432ns (65.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           0.432     0.659    sw_IBUF[7]
    SLICE_X0Y2           FDRE                                         r  sw_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.867     1.994    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  sw_reg_reg[7]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            sw_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.217ns (32.735%)  route 0.445ns (67.265%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.445     0.662    sw_IBUF[3]
    SLICE_X0Y17          FDRE                                         r  sw_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.858     1.985    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  sw_reg_reg[3]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            sw_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.223ns (33.723%)  route 0.439ns (66.277%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.439     0.662    sw_IBUF[14]
    SLICE_X65Y52         FDRE                                         r  sw_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.864     1.992    clk_IBUF_BUFG
    SLICE_X65Y52         FDRE                                         r  sw_reg_reg[14]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            sw_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.232ns (34.663%)  route 0.437ns (65.337%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           0.437     0.669    sw_IBUF[11]
    SLICE_X65Y38         FDRE                                         r  sw_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  sw_reg_reg[11]/C





