/*
 * Header providing constants for i.MX23 pinctrl bindings.
 *
 * Copyright (C) 2013 Lothar Wa√ümann <LW@KARO-electronics.de>
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

#ifndef __DT_BINDINGS_N32905_PINCTRL_H__
#define __DT_BINDINGS_N32905_PINCTRL_H__

#include "n329-pinfunc.h"

#define N32905_PAD_GPA00__GPIOA_D00			0x0000
#define N32905_PAD_GPA01__GPIOA_D01			0x0010
#define N32905_PAD_GPA02__GPIOA_D02			0x0020
#define N32905_PAD_GPA03__GPIOA_D03			0x0030
#define N32905_PAD_GPA04__GPIOA_D04			0x0040
#define N32905_PAD_GPA05__GPIOA_D05			0x0050
#define N32905_PAD_GPA06__GPIOA_D06			0x0060
#define N32905_PAD_GPA07__GPIOA_D07			0x0070
#define N32905_PAD_GPA08__GPIOA_D08			0x0080
#define N32905_PAD_GPA09__GPIOA_D09			0x0090
#define N32905_PAD_GPA10__GPIOA_D10			0x00a0
#define N32905_PAD_GPA11__GPIOA_D11			0x00b0

#define N32905_PAD_GPB00__GPIOB_D00			0x1000
#define N32905_PAD_GPB01__GPIOB_D01			0x1010
#define N32905_PAD_GPB02__GPIOB_D02			0x1020
#define N32905_PAD_GPB03__GPIOB_D03			0x1030
#define N32905_PAD_GPB04__GPIOB_D04			0x1040
#define N32905_PAD_GPB05__GPIOB_D05			0x1050
#define N32905_PAD_GPB06__GPIOB_D06			0x1060
#define N32905_PAD_GPB07__GPIOB_D07			0x1070
#define N32905_PAD_GPB08__GPIOB_D08			0x1080
#define N32905_PAD_GPB09__GPIOB_D09			0x1090
#define N32905_PAD_GPB10__GPIOB_D10			0x10a0
#define N32905_PAD_GPB11__GPIOB_D11			0x10b0
#define N32905_PAD_GPB12__GPIOB_D12			0x1080
#define N32905_PAD_GPB13__GPIOB_D13			0x1090
#define N32905_PAD_GPB14__GPIOB_D14			0x10a0
#define N32905_PAD_GPB15__GPIOB_D15			0x10b0

#define N32905_PAD_GPC00__GPIOC_D00			0x2000
#define N32905_PAD_GPC01__GPIOC_D01			0x2010
#define N32905_PAD_GPC02__GPIOC_D02			0x2020
#define N32905_PAD_GPC03__GPIOC_D03			0x2030
#define N32905_PAD_GPC04__GPIOC_D04			0x2040
#define N32905_PAD_GPC05__GPIOC_D05			0x2050
#define N32905_PAD_GPC06__GPIOC_D06			0x2060
#define N32905_PAD_GPC07__GPIOC_D07			0x2070
#define N32905_PAD_GPC08__GPIOC_D08			0x2080
#define N32905_PAD_GPC09__GPIOC_D09			0x2090
#define N32905_PAD_GPC10__GPIOC_D10			0x20a0
#define N32905_PAD_GPC11__GPIOC_D11			0x20b0
#define N32905_PAD_GPC12__GPIOC_D12			0x2080
#define N32905_PAD_GPC13__GPIOC_D13			0x2090
#define N32905_PAD_GPC14__GPIOC_D14			0x20a0
#define N32905_PAD_GPC15__GPIOC_D15			0x20b0

#define N32905_PAD_GPD00__GPIOD_D00			0x3000
#define N32905_PAD_GPD01__GPIOD_D01			0x3010
#define N32905_PAD_GPD02__GPIOD_D02			0x3020
#define N32905_PAD_GPD03__GPIOD_D03			0x3030
#define N32905_PAD_GPD04__GPIOD_D04			0x3040
#define N32905_PAD_GPD05__GPIOD_D05			0x3050
#define N32905_PAD_GPD06__GPIOD_D06			0x3060
#define N32905_PAD_GPD07__GPIOD_D07			0x3070
#define N32905_PAD_GPD08__GPIOD_D08			0x3080
#define N32905_PAD_GPD09__GPIOD_D09			0x3090
#define N32905_PAD_GPD10__GPIOD_D10			0x30a0
#define N32905_PAD_GPD11__GPIOD_D11			0x30b0
#define N32905_PAD_GPD12__GPIOD_D12			0x3080
#define N32905_PAD_GPD13__GPIOD_D13			0x3090
#define N32905_PAD_GPD14__GPIOD_D14			0x30a0
#define N32905_PAD_GPD15__GPIOD_D15			0x30b0

#define N32905_PAD_GPE00__GPIOE_D00			0x4000
#define N32905_PAD_GPE01__GPIOE_D01			0x4010
#define N32905_PAD_GPE02__GPIOE_D02			0x4020
#define N32905_PAD_GPE03__GPIOE_D03			0x4030
#define N32905_PAD_GPE04__GPIOE_D04			0x4040
#define N32905_PAD_GPE05__GPIOE_D05			0x4050
#define N32905_PAD_GPE06__GPIOE_D06			0x4060
#define N32905_PAD_GPE07__GPIOE_D07			0x4070
#define N32905_PAD_GPE08__GPIOE_D08			0x4080
#define N32905_PAD_GPE09__GPIOE_D09			0x4090
#define N32905_PAD_GPE10__GPIOE_D10			0x40a0
#define N32905_PAD_GPE11__GPIOE_D11			0x40b0


#define N32905_PAD_GPA02__KPI_SO_00			0x0021
#define N32905_PAD_GPA03__KPI_SO_01			0x0031
#define N32905_PAD_GPA04__KPI_SO_02			0x0041
#define N32905_PAD_GPA05__KPI_SO_03			0x0051
#define N32905_PAD_GPA06__KPI_SO_04			0x0061
#define N32905_PAD_GPA07__KPI_SO_05			0x0071
#define N32905_PAD_GPA08__KPI_SO_06			0x0081
#define N32905_PAD_GPA09__KPI_SO_07			0x0091
#define N32905_PAD_GPA10__SPI1_CS1			0x00a1
#define N32905_PAD_GPA11__LMVSYNC			0x00b1

#define N32905_PAD_GPB00__UHL_DP1			0x1001
#define N32905_PAD_GPB01__UHL_DM1			0x1011
#define N32905_PAD_GPB02__I2S_MCLK			0x1021
#define N32905_PAD_GPB03__I2S_BCLK			0x1031
#define N32905_PAD_GPB04__I2S_WS			0x1041
#define N32905_PAD_GPB05__I2S_DOUT			0x1051
#define N32905_PAD_GPB06__I2S_DIN			0x1061
#define N32905_PAD_GPB09__SPI1_CLK			0x1091
#define N32905_PAD_GPB10__SPI1_CS0			0x10a1
#define N32905_PAD_GPB11__SPI1_DI			0x10b1
#define N32905_PAD_GPB12__SPI1_DO			0x1081
#define N32905_PAD_GPB14__LMVSYNC			0x10a1

#define N32905_PAD_GPC08__SPDATA_00			0x2081
#define N32905_PAD_GPC09__SPDATA_01			0x2091
#define N32905_PAD_GPC10__SPDATA_02			0x20a1
#define N32905_PAD_GPC11__SPDATA_03			0x20b1
#define N32905_PAD_GPC12__SPDATA_04			0x2081
#define N32905_PAD_GPC13__SPDATA_05			0x2091
#define N32905_PAD_GPC14__SPDATA_06			0x20a1
#define N32905_PAD_GPC15__SPDATA_07			0x20b1

#define N32905_PAD_GPD00__SPI1_CS1			0x3001
#define N32905_PAD_GPD01__HUR_TXD			0x3011
#define N32905_PAD_GPD02__HUR_RXD			0x3021
#define N32905_PAD_GPD03__HUR_CTS			0x3031
#define N32905_PAD_GPD04__HUR_RTS			0x3041
#define N32905_PAD_GPD05__SDDAT2_03			0x3051
#define N32905_PAD_GPD06__SDDAT2_02			0x3061
#define N32905_PAD_GPD07__SDCLK2			0x3071
#define N32905_PAD_GPD08__SDCMD2			0x3081

#define N32905_PAD_GPE00__GPIOE_SHSYNC			0x4001
#define N32905_PAD_GPE01__GPIOE_SVSYNC			0x4011
#define N32905_PAD_GPE08__GPIOE_SDDAT2_01		0x4081
#define N32905_PAD_GPE09__GPIOE_SDDAT2_00		0x4091


#define N32905_PAD_GPB00__SDDAT1_01			0x1002
#define N32905_PAD_GPB01__SDDAT1_00			0x1012
#define N32905_PAD_GPB02__SDCLK1			0x1022
#define N32905_PAD_GPB03__SDCMD1			0x1032
#define N32905_PAD_GPB04__SDDAT1_03			0x1042
#define N32905_PAD_GPB05__SDDAT1_02			0x1052
#define N32905_PAD_GPB07__LVDATA_18			0x1072
#define N32905_PAD_GPB08__LVDATA_19			0x1082
#define N32905_PAD_GPB09__LVDATA_20			0x1092
#define N32905_PAD_GPB10__LVDATA_21			0x10a2
#define N32905_PAD_GPB11__LVDATA_22			0x10b2
#define N32905_PAD_GPB12__LVDATA_23			0x1082

#define N32905_PAD_GPC08__KPI_SI_00			0x2082
#define N32905_PAD_GPC09__KPI_SI_01			0x2092
#define N32905_PAD_GPC10__KPI_SI_02			0x20a2
#define N32905_PAD_GPC11__KPI_SI_03			0x20b2
#define N32905_PAD_GPC12__KPI_SI_04			0x2082
#define N32905_PAD_GPC13__KPI_SI_05			0x2092
#define N32905_PAD_GPC14__KPI_SI_06			0x20a2
#define N32905_PAD_GPC15__KPI_SI_07			0x20b2

#define N32905_PAD_GPD00__PWM0				0x3002
#define N32905_PAD_GPD01__PWM1				0x3012
#define N32905_PAD_GPD02__PWM2				0x3022
#define N32905_PAD_GPD03__PWM3				0x3032
#define N32905_PAD_GPD04__SPIO_CS1			0x3042


#define N32905_PAD_GPA01__SD_CD				0x0013
#define N32905_PAD_GPA02__LMVSYNC			0x0023
#define N32905_PAD_GPA03__UHL_DP1			0x0033
#define N32905_PAD_GPA04__UHL_DM1			0x0043
#define N32905_PAD_GPA05__SPIO_CS1			0x0053
#define N32905_PAD_GPA06__SPI1_CS1			0x0063
#define N32905_PAD_GPA10__URTXD				0x00a3
#define N32905_PAD_GPA11__URRXD				0x00b3

#define N32905_PAD_GPB00__SCLK0				0x1003
#define N32905_PAD_GPB01__SPCLK				0x1013
#define N32905_PAD_GPB02__SHSYNC			0x1023
#define N32905_PAD_GPB03__SVSYNC			0x1033
#define N32905_PAD_GPB04__SFIELD			0x1043
#define N32905_PAD_GPB05__SPDATA_00			0x1053
#define N32905_PAD_GPB06__SPDATA_01			0x1063
#define N32905_PAD_GPB07__SPDATA_02			0x1073
#define N32905_PAD_GPB08__SPDATA_03			0x1083
#define N32905_PAD_GPB09__SPDATA_04			0x1093
#define N32905_PAD_GPB10__SPDATA_05			0x10a3
#define N32905_PAD_GPB11__SPDATA_06			0x10b3
#define N32905_PAD_GPB12__SPDATA_07			0x1083
#define N32905_PAD_GPB13__ISCK				0x1093
#define N32905_PAD_GPB14__ISDA				0x10a3
#define N32905_PAD_GPB15__LPCLK				0x10b3

#define N32905_PAD_GPC00__LVDATA_00			0x2003
#define N32905_PAD_GPC01__LVDATA_01			0x2013
#define N32905_PAD_GPC02__LVDATA_02			0x2023
#define N32905_PAD_GPC03__LVDATA_03			0x2033
#define N32905_PAD_GPC04__LVDATA_04			0x2043
#define N32905_PAD_GPC05__LVDATA_05			0x2053
#define N32905_PAD_GPC06__LVDATA_06			0x2063
#define N32905_PAD_GPC07__LVDATA_07			0x2073
#define N32905_PAD_GPC08__LVDATA_08			0x2083
#define N32905_PAD_GPC09__LVDATA_09			0x2093
#define N32905_PAD_GPC10__LVDATA_10			0x20a3
#define N32905_PAD_GPC11__LVDATA_11			0x20b3
#define N32905_PAD_GPC12__LVDATA_12			0x2083
#define N32905_PAD_GPC13__LVDATA_13			0x2093
#define N32905_PAD_GPC14__LVDATA_14			0x20a3
#define N32905_PAD_GPC15__LVDATA_15			0x20b3

#define N32905_PAD_GPD00__TCK				0x3003
#define N32905_PAD_GPD01__TMS				0x3013
#define N32905_PAD_GPD02__TDI				0x3023
#define N32905_PAD_GPD03__TDO				0x3033
#define N32905_PAD_GPD04__TRST				0x3043
#define N32905_PAD_GPD05__NBUSY0			0x3053
#define N32905_PAD_GPD06__NBUSY1			0x3063
#define N32905_PAD_GPD07__NRE				0x3073
#define N32905_PAD_GPD08__NWR				0x3083
#define N32905_PAD_GPD09__LHSYNC			0x3093
#define N32905_PAD_GPD10__LVSYNC			0x30a3
#define N32905_PAD_GPD11__LVDE				0x30b3
#define N32905_PAD_GPD12__SPI0_CLK			0x3083
#define N32905_PAD_GPD13__SPI0_CS0			0x3093
#define N32905_PAD_GPD14__SPI0_DI			0x30a3
#define N32905_PAD_GPD15__SPI0_DO			0x30b3

#define N32905_PAD_GPE00__LVDATA_16			0x4003
#define N32905_PAD_GPE01__LVDATA_17			0x4013
#define N32905_PAD_GPE02__SDDAT_00			0x4023
#define N32905_PAD_GPE03__SDDAT_01			0x4033
#define N32905_PAD_GPE04__SDDAT_02			0x4043
#define N32905_PAD_GPE05__SDDAT_03			0x4053
#define N32905_PAD_GPE06__SDCMD				0x4063
#define N32905_PAD_GPE07__SDCLK				0x4073
#define N32905_PAD_GPE08__NCS0				0x4083
#define N32905_PAD_GPE09__NCS1				0x4093
#define N32905_PAD_GPE10__NALE				0x40a3
#define N32905_PAD_GPE11__NCLE				0x40b3

#endif /* __DT_BINDINGS_N32905_PINCTRL_H__ */
