{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "cell-0",
   "metadata": {},
   "source": [
    "# 06 - Registers: Fast CPU Storage\n",
    "\n",
    "## Introduction\n",
    "\n",
    "**Registers** are small, fast storage locations inside the CPU. They're built from D flip-flops and are used to:\n",
    "\n",
    "- Hold operands for ALU operations\n",
    "- Store intermediate results\n",
    "- Keep track of memory addresses\n",
    "\n",
    "In this notebook, we'll build:\n",
    "\n",
    "1. **8-bit Register** - Holds a single byte\n",
    "2. **Register File** - A collection of registers with addressing\n",
    "\n",
    "## Learning Objectives\n",
    "\n",
    "1. Understand how registers are built from flip-flops\n",
    "2. Learn about register enable signals\n",
    "3. Build a register file with read/write ports"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-1",
   "metadata": {},
   "outputs": [],
   "source": [
    "import sys\n",
    "from pathlib import Path\n",
    "\n",
    "project_root = Path.cwd().parent\n",
    "sys.path.insert(0, str(project_root / \"src\"))\n",
    "sys.path.insert(0, str(project_root))\n",
    "\n",
    "from computer.sequential import DFlipFlop\n",
    "from computer import int_to_bits, bits_to_int\n",
    "from typing import List\n",
    "\n",
    "print(\"Setup complete!\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-2",
   "metadata": {},
   "source": "## Register Architecture\n\nAn 8-bit register is simply 8 D flip-flops sharing the same clock:\n\n```mermaid\nflowchart TB\n    subgraph Data Input\n        D0((D0)) --> DFF0[DFF]\n        D1((D1)) --> DFF1[DFF]\n        D2((D2)) --> DFF2[DFF]\n        D3((...)) --> DFF3[...]\n        D7((D7)) --> DFF7[DFF]\n    end\n    CLK((CLK)) --> DFF0\n    CLK --> DFF1\n    CLK --> DFF2\n    CLK --> DFF3\n    CLK --> DFF7\n    DFF0 --> Q0((Q0))\n    DFF1 --> Q1((Q1))\n    DFF2 --> Q2((Q2))\n    DFF3 --> Q3((...))\n    DFF7 --> Q7((Q7))\n```\n\nThe **enable** signal controls whether the register accepts new data:\n- `enable=1`: Register captures input data on clock edge\n- `enable=0`: Register holds current value\n\n## Exercise 1: 8-bit Register"
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-3",
   "metadata": {},
   "outputs": [],
   "source": [
    "class Register8:\n",
    "    \"\"\"8-bit register built from D flip-flops.\"\"\"\n",
    "\n",
    "    def __init__(self):\n",
    "        self.bits = [DFlipFlop() for _ in range(8)]\n",
    "\n",
    "    def clock(self, data: List[int], enable: int, clk: int) -> List[int]:\n",
    "        \"\"\"Update register on clock edge when enabled.\n",
    "\n",
    "        Args:\n",
    "            data: 8-bit input data (LSB at index 0)\n",
    "            enable: 1 to allow write, 0 to hold\n",
    "            clk: Clock signal\n",
    "\n",
    "        Returns:\n",
    "            Current register value\n",
    "        \"\"\"\n",
    "        # YOUR CODE HERE\n",
    "        # Only update flip-flops when enable=1\n",
    "        pass\n",
    "\n",
    "    def read(self) -> List[int]:\n",
    "        \"\"\"Read current register value.\"\"\"\n",
    "        # YOUR CODE HERE\n",
    "        pass\n",
    "\n",
    "\n",
    "# Test\n",
    "reg = Register8()\n",
    "print(f\"Initial value: {bits_to_int(reg.read())}\")\n",
    "\n",
    "# Write 42 to register\n",
    "data = int_to_bits(42, 8)\n",
    "reg.clock(data, 1, 0)  # CLK low\n",
    "reg.clock(data, 1, 1)  # Rising edge\n",
    "print(f\"After writing 42: {bits_to_int(reg.read())}\")\n",
    "\n",
    "# Try to write 100 with enable=0\n",
    "data = int_to_bits(100, 8)\n",
    "reg.clock(data, 0, 0)\n",
    "reg.clock(data, 0, 1)\n",
    "print(f\"After trying to write 100 (disabled): {bits_to_int(reg.read())}\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-4",
   "metadata": {},
   "source": "## Register File Architecture\n\nA **register file** is a collection of registers that can be accessed by address. Our CPU will have 8 registers (R0-R7), requiring a 3-bit address.\n\n```mermaid\nflowchart TB\n    WriteData[\"Write Data\"] --> RF\n    WriteAddr[\"Write Addr [2:0]\"] --> RF\n    ReadAddr[\"Read Addr [2:0]\"] --> RF\n    WE[\"Write Enable\"] --> RF\n    \n    subgraph RF[Register File]\n        R0[R0]\n        R1[R1]\n        R2[R2]\n        R3[R3]\n        R4[R4]\n        R5[R5]\n        R6[R6]\n        R7[R7]\n    end\n    \n    RF --> ReadData[\"Read Data\"]\n```\n\n## Exercise 2: Register File"
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-5",
   "metadata": {},
   "outputs": [],
   "source": [
    "class RegisterFile:\n",
    "    \"\"\"Register file with 8 registers (R0-R7).\"\"\"\n",
    "\n",
    "    def __init__(self, num_registers: int = 8):\n",
    "        self.registers = [Register8() for _ in range(num_registers)]\n",
    "        self.num_registers = num_registers\n",
    "\n",
    "    def _addr_to_index(self, addr: List[int]) -> int:\n",
    "        \"\"\"Convert 3-bit address to integer index.\"\"\"\n",
    "        # YOUR CODE HERE\n",
    "        # addr is [bit0, bit1, bit2], LSB first\n",
    "        pass\n",
    "\n",
    "    def read(self, addr: List[int]) -> List[int]:\n",
    "        \"\"\"Read from a register.\n",
    "\n",
    "        Args:\n",
    "            addr: 3-bit register address (LSB first)\n",
    "\n",
    "        Returns:\n",
    "            8-bit register value\n",
    "        \"\"\"\n",
    "        # YOUR CODE HERE\n",
    "        pass\n",
    "\n",
    "    def write(self, addr: List[int], data: List[int], enable: int, clk: int) -> None:\n",
    "        \"\"\"Write to a register.\n",
    "\n",
    "        Args:\n",
    "            addr: 3-bit register address\n",
    "            data: 8-bit data to write\n",
    "            enable: Write enable signal\n",
    "            clk: Clock signal\n",
    "        \"\"\"\n",
    "        # YOUR CODE HERE\n",
    "        pass\n",
    "\n",
    "    def read_two(self, addr1: List[int], addr2: List[int]) -> tuple:\n",
    "        \"\"\"Read from two registers simultaneously (for ALU operations).\"\"\"\n",
    "        return (self.read(addr1), self.read(addr2))\n",
    "\n",
    "\n",
    "# Test\n",
    "rf = RegisterFile()\n",
    "\n",
    "# Write 10 to R3\n",
    "addr_r3 = [1, 1, 0]  # 3 in binary (LSB first)\n",
    "data = int_to_bits(10, 8)\n",
    "rf.write(addr_r3, data, 1, 0)\n",
    "rf.write(addr_r3, data, 1, 1)\n",
    "\n",
    "# Write 20 to R5\n",
    "addr_r5 = [1, 0, 1]  # 5 in binary\n",
    "data = int_to_bits(20, 8)\n",
    "rf.write(addr_r5, data, 1, 0)\n",
    "rf.write(addr_r5, data, 1, 1)\n",
    "\n",
    "# Read back\n",
    "print(f\"R3 = {bits_to_int(rf.read(addr_r3))}\")\n",
    "print(f\"R5 = {bits_to_int(rf.read(addr_r5))}\")\n",
    "\n",
    "# Read two at once\n",
    "a, b = rf.read_two(addr_r3, addr_r5)\n",
    "print(f\"R3 + R5 = {bits_to_int(a)} + {bits_to_int(b)} = {bits_to_int(a) + bits_to_int(b)}\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-6",
   "metadata": {},
   "source": [
    "## Visualizing the Register File"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-7",
   "metadata": {},
   "outputs": [],
   "source": [
    "def dump_registers(rf: RegisterFile) -> None:\n",
    "    \"\"\"Print all register values.\"\"\"\n",
    "    print(\"Register File Contents:\")\n",
    "    print(\"-\" * 25)\n",
    "    for i in range(rf.num_registers):\n",
    "        addr = [((i >> j) & 1) for j in range(3)]\n",
    "        val = bits_to_int(rf.read(addr))\n",
    "        print(f\"  R{i}: {val:3d}  (0x{val:02X})  ({rf.read(addr)})\")\n",
    "\n",
    "\n",
    "# Initialize some values\n",
    "rf = RegisterFile()\n",
    "for i in range(8):\n",
    "    addr = [((i >> j) & 1) for j in range(3)]\n",
    "    data = int_to_bits(i * 10, 8)  # R0=0, R1=10, R2=20, ...\n",
    "    rf.write(addr, data, 1, 0)\n",
    "    rf.write(addr, data, 1, 1)\n",
    "\n",
    "dump_registers(rf)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-8",
   "metadata": {},
   "source": [
    "## Copy Your Implementation\n",
    "\n",
    "Once your code works, copy the `Register8` and `RegisterFile` classes to `src/computer/registers.py`"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-9",
   "metadata": {},
   "source": [
    "## Validation"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-10",
   "metadata": {},
   "outputs": [],
   "source": [
    "from utils.checker import check\n",
    "\n",
    "check(\"registers\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-11",
   "metadata": {},
   "source": [
    "## Summary\n",
    "\n",
    "We've built the CPU's fast local storage:\n",
    "\n",
    "| Component | Description |\n",
    "|-----------|-------------|\n",
    "| Register8 | 8-bit storage from 8 D flip-flops |\n",
    "| RegisterFile | 8 registers with address-based access |\n",
    "\n",
    "### Key Concepts\n",
    "\n",
    "1. **Registers** are groups of flip-flops that share a clock\n",
    "2. **Enable** signals control which register gets written\n",
    "3. **Register files** allow addressing multiple registers\n",
    "4. CPUs use **two read ports** for ALU operands\n",
    "\n",
    "### What's Next?\n",
    "\n",
    "In the next notebook, we'll build **counters** - registers that automatically increment. The most important counter is the **Program Counter (PC)** that tracks which instruction to execute next!"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "name": "python",
   "version": "3.10.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}