
------------------------------------- Proof -------------------------------------

PRE	S0= [PIDReg]=pid                                            Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={31,rT,rA,rB,46}                       Premise(F2)
	S3= ICache[addr]={31,rT,rA,rB,46}                           Premise(F3)

IF	S4= PIDReg.Out=pid                                          PIDReg-Out(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= PIDReg.Out=>IMMU.PID                                    Premise(F9)
	S7= IMMU.PID=pid                                            Path(S4,S6)
	S8= PC.Out=>IMMU.IEA                                        Premise(F10)
	S9= IMMU.IEA=addr                                           Path(S5,S8)
	S10= IMMU.Addr={pid,addr}                                   IMMU-Search(S7,S9)
	S11= IMMU.Addr=>IAddrReg.In                                 Premise(F11)
	S12= IAddrReg.In={pid,addr}                                 Path(S10,S11)
	S13= PC.Out=>ICache.IEA                                     Premise(F13)
	S14= ICache.IEA=addr                                        Path(S5,S13)
	S15= ICache.Out={31,rT,rA,rB,46}                            ICache-Search(S14,S3)
	S16= ICache.Out=>ICacheReg.In                               Premise(F14)
	S17= ICacheReg.In={31,rT,rA,rB,46}                          Path(S15,S16)
	S18= CtrlPC=0                                               Premise(F60)
	S19= CtrlPCInc=0                                            Premise(F61)
	S20= PC[Out]=addr                                           PC-Hold(S1,S18,S19)
	S21= CtrlIAddrReg=1                                         Premise(F62)
	S22= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S12,S21)
	S23= CtrlICacheReg=1                                        Premise(F65)
	S24= [ICacheReg]={31,rT,rA,rB,46}                           ICacheReg-Write(S17,S23)
	S25= CtrlIMem=0                                             Premise(F67)
	S26= IMem[{pid,addr}]={31,rT,rA,rB,46}                      IMem-Hold(S2,S25)

IMMU	S27= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S22)
	S28= ICacheReg.Out={31,rT,rA,rB,46}                         ICacheReg-Out(S24)
	S29= IAddrReg.Out=>IMem.RAddr                               Premise(F92)
	S30= IMem.RAddr={pid,addr}                                  Path(S27,S29)
	S31= IMem.Out={31,rT,rA,rB,46}                              IMem-Read(S30,S26)
	S32= IMem.Out=>IRMux.MemData                                Premise(F93)
	S33= IRMux.MemData={31,rT,rA,rB,46}                         Path(S31,S32)
	S34= ICacheReg.Out=>IRMux.CacheData                         Premise(F94)
	S35= IRMux.CacheData={31,rT,rA,rB,46}                       Path(S28,S34)
	S36= IRMux.Out={31,rT,rA,rB,46}                             IRMux-Select(S33,S35)
	S37= IRMux.Out=>IR.In                                       Premise(F97)
	S38= IR.In={31,rT,rA,rB,46}                                 Path(S36,S37)
	S39= CtrlPC=0                                               Premise(F134)
	S40= CtrlPCInc=1                                            Premise(F135)
	S41= PC[Out]=addr+4                                         PC-Inc(S20,S39,S40)
	S42= CtrlIR=1                                               Premise(F143)
	S43= [IR]={31,rT,rA,rB,46}                                  IR-Write(S38,S42)

ID	S44= CtrlPC=0                                               Premise(F208)
	S45= CtrlPCInc=0                                            Premise(F209)
	S46= PC[Out]=addr+4                                         PC-Hold(S41,S44,S45)
	S47= CtrlIR=0                                               Premise(F217)
	S48= [IR]={31,rT,rA,rB,46}                                  IR-Hold(S43,S47)

EX	S49= CtrlPC=0                                               Premise(F282)
	S50= CtrlPCInc=0                                            Premise(F283)
	S51= PC[Out]=addr+4                                         PC-Hold(S46,S49,S50)
	S52= CtrlIR=0                                               Premise(F291)
	S53= [IR]={31,rT,rA,rB,46}                                  IR-Hold(S48,S52)

MEM	S54= CtrlPC=0                                               Premise(F356)
	S55= CtrlPCInc=0                                            Premise(F357)
	S56= PC[Out]=addr+4                                         PC-Hold(S51,S54,S55)
	S57= CtrlIR=0                                               Premise(F365)
	S58= [IR]={31,rT,rA,rB,46}                                  IR-Hold(S53,S57)

DMMU1	S59= CtrlPC=0                                               Premise(F430)
	S60= CtrlPCInc=0                                            Premise(F431)
	S61= PC[Out]=addr+4                                         PC-Hold(S56,S59,S60)
	S62= CtrlIR=0                                               Premise(F439)
	S63= [IR]={31,rT,rA,rB,46}                                  IR-Hold(S58,S62)

DMMU2	S64= CtrlPC=0                                               Premise(F504)
	S65= CtrlPCInc=0                                            Premise(F505)
	S66= PC[Out]=addr+4                                         PC-Hold(S61,S64,S65)
	S67= CtrlIR=0                                               Premise(F513)
	S68= [IR]={31,rT,rA,rB,46}                                  IR-Hold(S63,S67)

WB	S69= IR.Out6_10=rT                                          IR-Out(S68)
	S70= MemDataSel.Out={B1,B2,B3,B4}                           MemDataSel()
	S71= MemDataSel.Out=>GPRegs.WData                           Premise(F574)
	S72= GPRegs.WData={B1,B2,B3,B4}                             Path(S70,S71)
	S73= IR.Out6_10=>GPRegs.WReg                                Premise(F575)
	S74= GPRegs.WReg=rT                                         Path(S69,S73)
	S75= CtrlPC=0                                               Premise(F578)
	S76= CtrlPCInc=0                                            Premise(F579)
	S77= PC[Out]=addr+4                                         PC-Hold(S66,S75,S76)
	S78= CtrlGPRegs=1                                           Premise(F588)
	S79= GPRegs[rT]={B1,B2,B3,B4}                               GPRegs-Write(S74,S72,S78)

POST	S77= PC[Out]=addr+4                                         PC-Hold(S66,S75,S76)
	S79= GPRegs[rT]={B1,B2,B3,B4}                               GPRegs-Write(S74,S72,S78)

