#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Oct 27 19:03:50 2019
# Process ID: 19332
# Current directory: C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog
# Command line: vivado.exe -notrace -mode batch -source run_vivado.tcl
# Log file: C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/vivado.log
# Journal file: C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog\vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog'
[Sun Oct 27 19:03:56 2019] Launched synth_1...
Run output will be captured here: C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/project.runs/synth_1/runme.log
[Sun Oct 27 19:03:56 2019] Waiting for synth_1 to finish...

*** Running vivado
    with args -log mlp.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mlp.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mlp.tcl -notrace
Command: synth_design -top mlp -part xc7k325tffg676-2 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20220 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 436.992 ; gain = 125.418
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mlp' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp.v:12]
INFO: [Synth 8-6157] synthesizing module 'mlp_L1_no_activ_V' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_L1_no_activ_V.v:11]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_L1_no_activ_V_memcore' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_L1_no_activ_V_memcore.v:58]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_L1_no_activ_V_memcore_ram' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_L1_no_activ_V_memcore.v:9]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_L1_no_activ_V_memcore.v:25]
INFO: [Synth 8-6155] done synthesizing module 'mlp_L1_no_activ_V_memcore_ram' (1#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_L1_no_activ_V_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mlp_L1_no_activ_V_memcore' (2#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_L1_no_activ_V_memcore.v:58]
INFO: [Synth 8-6155] done synthesizing module 'mlp_L1_no_activ_V' (3#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_L1_no_activ_V.v:11]
INFO: [Synth 8-6157] synthesizing module 'mlp_L2_out_V' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_L2_out_V.v:11]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_L2_out_V_memcore' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_L2_out_V_memcore.v:58]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_L2_out_V_memcore_ram' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_L2_out_V_memcore.v:9]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_L2_out_V_memcore.v:25]
INFO: [Synth 8-6155] done synthesizing module 'mlp_L2_out_V_memcore_ram' (4#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_L2_out_V_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mlp_L2_out_V_memcore' (5#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_L2_out_V_memcore.v:58]
INFO: [Synth 8-6155] done synthesizing module 'mlp_L2_out_V' (6#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_L2_out_V.v:11]
INFO: [Synth 8-6157] synthesizing module 'add_bias_pre_L1' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/add_bias_pre_L1.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 13'b1000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/add_bias_pre_L1.v:1503]
INFO: [Synth 8-6155] done synthesizing module 'add_bias_pre_L1' (7#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/add_bias_pre_L1.v:10]
INFO: [Synth 8-6157] synthesizing module 'mvprod_layer_1' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mvprod_layer_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 27'b000000000000000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 27'b000000000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 27'b000000000000000000000000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 27'b000000000000000000000001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 27'b000000000000000000000010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 27'b000000000000000000000100000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 27'b000000000000000000001000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 27'b000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 27'b000000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 27'b000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 27'b000000000000000010000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 27'b000000000000000100000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 27'b000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 27'b000000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage13 bound to: 27'b000000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage14 bound to: 27'b000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage15 bound to: 27'b000000000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage16 bound to: 27'b000000000100000000000000000 
	Parameter ap_ST_fsm_pp0_stage17 bound to: 27'b000000001000000000000000000 
	Parameter ap_ST_fsm_pp0_stage18 bound to: 27'b000000010000000000000000000 
	Parameter ap_ST_fsm_pp0_stage19 bound to: 27'b000000100000000000000000000 
	Parameter ap_ST_fsm_pp0_stage20 bound to: 27'b000001000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage21 bound to: 27'b000010000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage22 bound to: 27'b000100000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage23 bound to: 27'b001000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage24 bound to: 27'b010000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage25 bound to: 27'b100000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mvprod_layer_1.v:1129]
INFO: [Synth 8-6157] synthesizing module 'mlp_mul_18s_18s_3bkb' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_18s_18s_3bkb.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_mul_18s_18s_3bkb_MulnS_0' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_18s_18s_3bkb.v:11]
INFO: [Synth 8-6155] done synthesizing module 'mlp_mul_18s_18s_3bkb_MulnS_0' (8#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_18s_18s_3bkb.v:11]
INFO: [Synth 8-6155] done synthesizing module 'mlp_mul_18s_18s_3bkb' (9#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_18s_18s_3bkb.v:29]
INFO: [Synth 8-6155] done synthesizing module 'mvprod_layer_1' (10#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mvprod_layer_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'sigmoid_activation_L_1' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 14'b00000000000001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 14'b00000000000010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 14'b00000000000100 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 14'b00000000001000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 14'b00000000010000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 14'b00000000100000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 14'b00000001000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 14'b00000010000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 14'b00000100000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 14'b00001000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 14'b00010000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 14'b00100000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 14'b01000000000000 
	Parameter ap_ST_fsm_pp0_stage13 bound to: 14'b10000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:139]
INFO: [Synth 8-6157] synthesizing module 'mlp_mul_mul_18s_1cud' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_mul_mul_18s_1cud_DSP48_0' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mlp_mul_mul_18s_1cud_DSP48_0' (11#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mlp_mul_mul_18s_1cud' (12#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2722]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2728]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2830]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2832]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2834]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2836]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2838]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2840]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2842]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2846]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2848]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2850]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2852]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2854]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2856]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2860]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2862]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2864]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2866]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2868]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2870]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2872]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2874]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2876]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2928]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2934]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2936]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2938]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2940]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2942]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2944]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2946]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2948]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2950]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2952]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2954]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2956]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2958]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2960]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2962]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2964]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2966]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2968]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2970]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2972]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2974]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2976]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2978]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2980]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:2982]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_activation_L_1' (13#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'add_bias_pre_L2' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/add_bias_pre_L2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/add_bias_pre_L2.v:160]
INFO: [Synth 8-6155] done synthesizing module 'add_bias_pre_L2' (14#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/add_bias_pre_L2.v:10]
INFO: [Synth 8-6157] synthesizing module 'mvprod_layer_2' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mvprod_layer_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 14'b00000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 14'b00000000000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 14'b00000000000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 14'b00000000001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 14'b00000000010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 14'b00000000100000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 14'b00000001000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 14'b00000010000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 14'b00000100000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 14'b00001000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 14'b00010000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 14'b00100000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 14'b01000000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 14'b10000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mvprod_layer_2.v:126]
INFO: [Synth 8-6157] synthesizing module 'mlp_mul_18s_18s_3dEe' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_18s_18s_3dEe.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 35 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_mul_18s_18s_3dEe_MulnS_1' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_18s_18s_3dEe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'mlp_mul_18s_18s_3dEe_MulnS_1' (15#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_18s_18s_3dEe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'mlp_mul_18s_18s_3dEe' (16#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_18s_18s_3dEe.v:29]
INFO: [Synth 8-6155] done synthesizing module 'mvprod_layer_2' (17#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mvprod_layer_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'sigmoid_activation_L' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b000001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 6'b000010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 6'b000100 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 6'b010000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L.v:86]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L.v:1251]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L.v:1257]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L.v:1315]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L.v:1317]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L.v:1319]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L.v:1321]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L.v:1323]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L.v:1325]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L.v:1327]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L.v:1329]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L.v:1331]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L.v:1333]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L.v:1355]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L.v:1357]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L.v:1359]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L.v:1361]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L.v:1363]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L.v:1365]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L.v:1367]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L.v:1369]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L.v:1371]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L.v:1373]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_activation_L' (18#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L.v:10]
INFO: [Synth 8-6157] synthesizing module 'classify' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/classify.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/classify.v:58]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/classify.v:396]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/classify.v:398]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/classify.v:400]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/classify.v:402]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/classify.v:404]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/classify.v:406]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/classify.v:408]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/classify.v:410]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/classify.v:414]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/classify.v:416]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/classify.v:418]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/classify.v:420]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/classify.v:422]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/classify.v:424]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/classify.v:426]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/classify.v:428]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/classify.v:430]
INFO: [Synth 8-6155] done synthesizing module 'classify' (19#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/classify.v:10]
INFO: [Synth 8-6157] synthesizing module 'Block_arrayctor_loop' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/Block_arrayctor_loop.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/Block_arrayctor_loop.v:40]
INFO: [Synth 8-6155] done synthesizing module 'Block_arrayctor_loop' (20#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/Block_arrayctor_loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'p_src_mlp_cpp_lin' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/p_src_mlp_cpp_lin.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/p_src_mlp_cpp_lin.v:40]
INFO: [Synth 8-6155] done synthesizing module 'p_src_mlp_cpp_lin' (21#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/p_src_mlp_cpp_lin.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w18_d2_A' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/fifo_w18_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w18_d2_A_shiftReg' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/fifo_w18_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w18_d2_A_shiftReg' (22#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/fifo_w18_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w18_d2_A' (23#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/fifo_w18_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w4_d2_A' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/fifo_w4_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w4_d2_A_shiftReg' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/fifo_w4_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w4_d2_A_shiftReg' (24#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/fifo_w4_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w4_d2_A' (25#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/fifo_w4_d2_A.v:45]
WARNING: [Synth 8-6014] Unused sequential element add_bias_pre_L1_U0_ap_ready_count_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp.v:17498]
WARNING: [Synth 8-6014] Unused sequential element mvprod_layer_1_U0_ap_ready_count_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp.v:17506]
WARNING: [Synth 8-6014] Unused sequential element mvprod_layer_2_U0_ap_ready_count_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp.v:17514]
INFO: [Synth 8-6155] done synthesizing module 'mlp' (26#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp.v:12]
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[17] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[16] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[15] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[14] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[13] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[12] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[11] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[10] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[9] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[8] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[7] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[6] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[5] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[4] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[3] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[2] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[1] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[0] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_we0 driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[17] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[16] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[15] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[14] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[13] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[12] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[11] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[10] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[9] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[8] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[7] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[6] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[5] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[4] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[3] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[2] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[1] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[0] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_we1 driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[17] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[16] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[15] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[14] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[13] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[12] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[11] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[10] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[9] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[8] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[7] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[6] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[5] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[4] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[3] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[2] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[1] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[0] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_we0 driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[17] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[16] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[15] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[14] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[13] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[12] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[11] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[10] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[9] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[8] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[7] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[6] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[5] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[4] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[3] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[2] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[1] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[0] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_we1 driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[17] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[16] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[15] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[14] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[13] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[12] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[11] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[10] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[9] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[8] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[7] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[6] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[5] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[4] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[3] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[2] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[1] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[0] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_we0 driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d1[17] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d1[16] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d1[15] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d1[14] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d1[13] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design mlp_mul_mul_18s_1cud_DSP48_0 has unconnected port rst
WARNING: [Synth 8-3331] design mlp_mul_18s_18s_3dEe has unconnected port reset
WARNING: [Synth 8-3331] design mlp_mul_18s_18s_3bkb has unconnected port reset
WARNING: [Synth 8-3331] design mlp_L2_out_V_memcore has unconnected port reset
WARNING: [Synth 8-3331] design mlp_L1_no_activ_V_memcore has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 745.125 ; gain = 433.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 745.125 ; gain = 433.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 745.125 ; gain = 433.551
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp.xdc]
Finished Parsing XDC File [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1482.449 ; gain = 50.941
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:04 ; elapsed = 00:01:02 . Memory (MB): peak = 1482.449 ; gain = 1170.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:04 ; elapsed = 00:01:02 . Memory (MB): peak = 1482.449 ; gain = 1170.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:02 . Memory (MB): peak = 1482.449 ; gain = 1170.875
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "input_0_V_address1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_25331_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_25331_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:20]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "input_V_address1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_fu_2804_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_fu_2804_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "input_V_address1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:27 ; elapsed = 00:01:26 . Memory (MB): peak = 1482.449 ; gain = 1170.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |mvprod_layer_1__GB0  |           1|     23726|
|2     |mvprod_layer_1__GB1  |           1|      6370|
|3     |mvprod_layer_1__GB2  |           1|      7806|
|4     |mvprod_layer_1__GB3  |           1|      9430|
|5     |mvprod_layer_1__GB4  |           1|     12380|
|6     |mvprod_layer_1__GB5  |           1|     26333|
|7     |mvprod_layer_1__GB6  |           1|     17025|
|8     |mvprod_layer_1__GB7  |           1|      7952|
|9     |mvprod_layer_1__GB8  |           1|      5630|
|10    |mvprod_layer_1__GB9  |           1|     24862|
|11    |mvprod_layer_1__GB10 |           1|     12656|
|12    |mvprod_layer_1__GB11 |           1|     41049|
|13    |mvprod_layer_1__GB12 |           1|     17921|
|14    |mlp__GCB0            |           1|     30837|
|15    |mlp__GCB1            |           1|      8996|
|16    |mlp__GCB2            |           1|     11515|
|17    |mlp__GCB3            |           1|     14445|
|18    |mlp__GCB4            |           1|     23673|
|19    |mlp__GCB5            |           1|      7318|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     38 Bit       Adders := 399   
	   2 Input     37 Bit       Adders := 1     
	   2 Input     35 Bit       Adders := 25    
	   3 Input     28 Bit       Adders := 10    
	   3 Input     26 Bit       Adders := 25    
	   2 Input     18 Bit       Adders := 58    
	   2 Input     10 Bit       Adders := 25    
	   2 Input      9 Bit       Adders := 15    
	   2 Input      8 Bit       Adders := 21    
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 464   
	   2 Input      1 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 927   
+---Registers : 
	               36 Bit    Registers := 1618  
	               35 Bit    Registers := 16    
	               27 Bit    Registers := 1     
	               18 Bit    Registers := 3612  
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 10    
	               14 Bit    Registers := 11    
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 26    
	                9 Bit    Registers := 16    
	                8 Bit    Registers := 23    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 464   
	                1 Bit    Registers := 1524  
+---Muxes : 
	  28 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2737  
	  15 Input     14 Bit        Muxes := 2     
	  14 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 9     
	  13 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 11    
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1911  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mlp 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 927   
+---Registers : 
	                1 Bit    Registers := 463   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module mvprod_layer_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     38 Bit       Adders := 399   
	   2 Input     37 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 25    
	   2 Input      9 Bit       Adders := 11    
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1583  
	               27 Bit    Registers := 1     
	               18 Bit    Registers := 1611  
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 26    
	                9 Bit    Registers := 12    
	                5 Bit    Registers := 8     
	                1 Bit    Registers := 17    
+---Muxes : 
	  28 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1203  
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module add_bias_pre_L1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 784   
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 800   
	  14 Input     13 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w18_d2_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__16 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__17 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__19 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__20 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__21 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__22 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__23 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__24 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__25 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__26 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__27 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__28 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__29 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__30 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__31 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__32 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__33 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__34 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__35 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__36 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__37 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__38 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__39 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__40 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__41 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__42 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__43 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__44 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__45 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__46 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__47 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__48 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__49 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__50 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__51 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__52 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__53 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__54 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__55 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__56 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__57 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__58 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__59 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__60 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__61 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__62 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__63 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__64 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__65 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__66 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__67 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__68 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__69 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__70 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__71 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__72 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__73 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__74 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__75 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__76 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__77 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__78 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__79 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__80 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__81 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__82 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__83 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__84 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__85 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__86 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__87 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__88 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__89 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__90 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__91 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__92 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__93 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__94 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__95 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__96 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__97 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__98 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__99 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__100 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__101 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__102 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__103 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__104 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__105 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__106 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__107 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__108 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__109 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__110 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__111 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__112 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__113 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__114 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__115 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__116 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__117 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__118 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__119 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__120 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__121 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__122 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__123 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__124 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__125 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__126 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__127 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__128 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__129 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__130 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__131 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__132 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__133 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__134 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__135 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__136 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__137 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__138 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__139 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__140 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__141 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__142 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__143 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__144 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__145 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__145 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__146 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__146 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__147 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__147 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__148 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__148 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__149 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__150 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__150 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__151 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__151 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__152 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__152 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__153 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__153 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__154 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__154 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__155 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__155 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__156 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__156 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__157 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__157 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__158 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__158 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__159 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__159 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__160 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__160 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__161 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__161 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__162 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__162 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__163 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__163 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__164 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__164 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__165 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__165 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__166 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__166 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__167 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__167 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__168 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__168 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__169 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__169 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__170 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__170 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__171 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__171 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__172 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__172 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__173 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__173 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__174 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__174 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__175 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__175 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__176 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__176 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__177 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__177 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__178 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__178 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__179 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__179 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__180 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__180 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__181 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__181 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__182 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__182 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__183 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__183 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__184 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__184 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__185 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__185 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__186 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__186 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__187 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__187 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__188 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__188 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__189 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__189 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__190 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__190 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__191 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__191 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__192 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__192 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__193 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__193 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__194 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__194 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__195 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__195 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__196 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__196 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__197 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__197 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__198 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__198 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__199 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__199 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__200 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__200 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__201 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__201 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__202 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__202 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__203 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__203 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__204 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__204 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__205 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__205 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__206 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__206 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__207 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__207 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__208 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__208 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__209 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__209 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__210 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__210 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__211 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__211 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__212 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__212 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__213 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__213 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__214 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__214 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__215 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__215 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__216 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__216 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__217 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__217 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__218 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__218 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__219 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__219 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__220 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__220 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__221 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__221 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__222 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__222 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__223 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__223 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__224 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__224 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__225 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__225 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__226 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__226 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__227 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__227 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__228 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__228 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__229 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__229 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__230 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__230 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__231 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__231 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__232 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__232 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__233 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__233 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__234 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__234 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__235 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__235 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__236 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__236 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__237 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__237 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__238 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__238 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__239 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__239 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__240 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__240 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__241 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__241 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__242 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__242 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__243 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__243 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__244 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__244 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__245 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__245 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__246 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__246 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__247 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__247 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__248 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__248 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__249 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__249 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__250 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__250 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__251 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__251 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__252 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__252 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w4_d2_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module fifo_w4_d2_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__253 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__253 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__254 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__254 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__255 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__255 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__256 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__256 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__257 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__257 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__258 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__258 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__259 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__259 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__260 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__260 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__261 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__261 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__262 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__262 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__263 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__263 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__264 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__264 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__265 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__265 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__266 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__266 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__267 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__267 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__268 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__268 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__269 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__269 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__270 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__270 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__271 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__271 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__272 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__272 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__273 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__273 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__274 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__274 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__275 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__275 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__276 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__276 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__277 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__277 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__278 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__278 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__279 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__279 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__280 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__280 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__281 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__281 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__282 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__282 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__283 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__283 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__284 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__284 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__285 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__285 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__286 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__286 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__287 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__287 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__288 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__288 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__289 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__289 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__290 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__290 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__291 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__291 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__292 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__292 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__293 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__293 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__294 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__294 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__295 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__295 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__296 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__296 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__297 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__297 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__298 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__298 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__299 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__299 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__300 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__300 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__301 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__301 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__302 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__302 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__303 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__303 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__304 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__304 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__305 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__305 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__306 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__306 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__307 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__307 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__308 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__308 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__309 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__309 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__310 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__310 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__311 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__311 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__312 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__312 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__313 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__313 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__314 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__314 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__315 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__315 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__316 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__316 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__317 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__317 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__318 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__318 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__319 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__319 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__320 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__320 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__321 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__321 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__322 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__322 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__323 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__323 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__324 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__324 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__325 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__325 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__326 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__326 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__327 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__327 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__328 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__328 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__329 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__329 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__330 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__330 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__331 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__331 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__332 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__332 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__333 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__333 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__334 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__334 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__335 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__335 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__336 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__336 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__337 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__337 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__338 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__338 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__339 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__339 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__340 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__340 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__341 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__341 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__342 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__342 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__343 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__343 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__344 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__344 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__345 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__345 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__346 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__346 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__347 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__347 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__348 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__348 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__349 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__349 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__350 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__350 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__351 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__351 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__352 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__352 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__353 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__353 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__354 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__354 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__355 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__355 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__356 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__356 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__357 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__357 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__358 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__358 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__359 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__359 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__360 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__360 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__361 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__361 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__362 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__362 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__363 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__363 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__364 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__364 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__365 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__365 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__366 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__366 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__367 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__367 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__368 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__368 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__369 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__369 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__370 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__370 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__371 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__371 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__372 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__372 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__373 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__373 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__374 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__374 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__375 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__375 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__376 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__376 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__377 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__377 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__378 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__378 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__379 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__379 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__380 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__380 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__381 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__381 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__382 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__382 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__383 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__383 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__384 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__384 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__385 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__385 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__386 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__386 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__387 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__387 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__388 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__388 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__389 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__389 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__390 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__390 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__391 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__391 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__392 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__392 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__393 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__393 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__394 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__394 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__395 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__395 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__396 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__396 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__397 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__397 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__398 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__398 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__399 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__399 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__400 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__400 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module p_src_mlp_cpp_lin 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Block_arrayctor_loop 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module fifo_w18_d2_A_shiftReg__401 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__401 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__402 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__402 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__403 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__403 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__404 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__404 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__405 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__405 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__406 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__406 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__407 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__407 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__408 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__408 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__409 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__409 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__410 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__410 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__411 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__411 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__412 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__412 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__413 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__413 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__414 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__414 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__415 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__415 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__416 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__416 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__417 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__417 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__418 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__418 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__419 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__419 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__420 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__420 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__421 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__421 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__422 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__422 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__423 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__423 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__424 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__424 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__425 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__425 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__426 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__426 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__427 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__427 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__428 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__428 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__429 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__429 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__430 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__430 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__431 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__431 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__432 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__432 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__433 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__433 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__434 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__434 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__435 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__435 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__436 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__436 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__437 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__437 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__438 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__438 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__439 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__439 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__440 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__440 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__441 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__441 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__442 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__442 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__443 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__443 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__444 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__444 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__445 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__445 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__446 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__446 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__447 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__447 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__448 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__448 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__449 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__449 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__450 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__450 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module mvprod_layer_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 25    
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 21    
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               35 Bit    Registers := 16    
	               18 Bit    Registers := 94    
	               14 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 23    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 88    
	  15 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module add_bias_pre_L2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 25    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 50    
	   2 Input      1 Bit        Muxes := 2     
Module mlp_mul_mul_18s_1cud_DSP48_0__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mlp_mul_mul_18s_1cud_DSP48_0__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mlp_mul_mul_18s_1cud_DSP48_0__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mlp_mul_mul_18s_1cud_DSP48_0__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mlp_mul_mul_18s_1cud_DSP48_0__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mlp_mul_mul_18s_1cud_DSP48_0__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mlp_mul_mul_18s_1cud_DSP48_0__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mlp_mul_mul_18s_1cud_DSP48_0__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mlp_mul_mul_18s_1cud_DSP48_0__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mlp_mul_mul_18s_1cud_DSP48_0__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mlp_mul_mul_18s_1cud_DSP48_0__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mlp_mul_mul_18s_1cud_DSP48_0__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mlp_mul_mul_18s_1cud_DSP48_0__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mlp_mul_mul_18s_1cud_DSP48_0__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mlp_mul_mul_18s_1cud_DSP48_0__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mlp_mul_mul_18s_1cud_DSP48_0__16 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mlp_mul_mul_18s_1cud_DSP48_0__17 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mlp_mul_mul_18s_1cud_DSP48_0__18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mlp_mul_mul_18s_1cud_DSP48_0__19 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mlp_mul_mul_18s_1cud_DSP48_0__20 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mlp_mul_mul_18s_1cud_DSP48_0__21 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mlp_mul_mul_18s_1cud_DSP48_0__22 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mlp_mul_mul_18s_1cud_DSP48_0__23 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mlp_mul_mul_18s_1cud_DSP48_0__24 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mlp_mul_mul_18s_1cud_DSP48_0__25 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sigmoid_activation_L_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     26 Bit       Adders := 25    
	   2 Input     18 Bit       Adders := 36    
+---Registers : 
	               36 Bit    Registers := 25    
	               18 Bit    Registers := 76    
	               14 Bit    Registers := 10    
	                1 Bit    Registers := 53    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 78    
	  15 Input     14 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module mlp_L1_no_activ_V_memcore_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module mlp_L1_no_activ_V_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module mlp_L1_no_activ_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module mlp_L2_out_V_memcore_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module mlp_L2_out_V_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module mlp_L2_out_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module mlp_mul_mul_18s_1cud_DSP48_0__26 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mlp_mul_mul_18s_1cud_DSP48_0__27 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mlp_mul_mul_18s_1cud_DSP48_0__28 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mlp_mul_mul_18s_1cud_DSP48_0__29 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mlp_mul_mul_18s_1cud_DSP48_0__30 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mlp_mul_mul_18s_1cud_DSP48_0__31 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mlp_mul_mul_18s_1cud_DSP48_0__32 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mlp_mul_mul_18s_1cud_DSP48_0__33 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mlp_mul_mul_18s_1cud_DSP48_0__34 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mlp_mul_mul_18s_1cud_DSP48_0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sigmoid_activation_L 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 10    
	   2 Input     18 Bit       Adders := 22    
+---Registers : 
	               36 Bit    Registers := 10    
	               18 Bit    Registers := 30    
	               15 Bit    Registers := 10    
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 34    
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module classify 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 29    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fifo_w18_d2_A_shiftReg__451 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__451 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__452 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__452 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__453 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__453 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__454 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__454 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__455 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__455 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__456 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__456 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__457 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__457 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__458 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__458 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__459 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__459 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w4_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module fifo_w4_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mlp_mul_18s_18s_3bkb_U23/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3bkb_U23/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3bkb_U23/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3bkb_U23/mlp_mul_18s_18s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3bkb_U23/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: Generating DSP mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: Generating DSP mlp_mul_18s_18s_3bkb_U27/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3bkb_U27/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3bkb_U27/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3bkb_U27/mlp_mul_18s_18s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3bkb_U27/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: Generating DSP mlp_mul_18s_18s_3bkb_U26/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3bkb_U26/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3bkb_U26/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3bkb_U26/mlp_mul_18s_18s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3bkb_U26/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: Generating DSP mlp_mul_18s_18s_3bkb_U21/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3bkb_U21/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3bkb_U21/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3bkb_U21/mlp_mul_18s_18s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3bkb_U21/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: Generating DSP mlp_mul_18s_18s_3bkb_U20/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3bkb_U20/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3bkb_U20/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3bkb_U20/mlp_mul_18s_18s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3bkb_U20/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: Generating DSP mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: Generating DSP mlp_mul_18s_18s_3bkb_U22/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3bkb_U22/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3bkb_U22/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3bkb_U22/mlp_mul_18s_18s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3bkb_U22/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: Generating DSP mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
INFO: [Synth 8-4471] merging register 'mlp_mul_mul_18s_1cud_U549/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg[17:0]' into 'mlp_mul_mul_18s_1cud_U549/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg[17:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
INFO: [Synth 8-4471] merging register 'mlp_mul_mul_18s_1cud_U550/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg[17:0]' into 'mlp_mul_mul_18s_1cud_U550/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg[17:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
INFO: [Synth 8-4471] merging register 'mlp_mul_mul_18s_1cud_U551/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg[17:0]' into 'mlp_mul_mul_18s_1cud_U551/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg[17:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
INFO: [Synth 8-4471] merging register 'mlp_mul_mul_18s_1cud_U552/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg[17:0]' into 'mlp_mul_mul_18s_1cud_U552/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg[17:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
INFO: [Synth 8-4471] merging register 'mlp_mul_mul_18s_1cud_U553/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg[17:0]' into 'mlp_mul_mul_18s_1cud_U553/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg[17:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
INFO: [Synth 8-4471] merging register 'mlp_mul_mul_18s_1cud_U554/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg[17:0]' into 'mlp_mul_mul_18s_1cud_U554/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg[17:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
INFO: [Synth 8-4471] merging register 'mlp_mul_mul_18s_1cud_U555/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg[17:0]' into 'mlp_mul_mul_18s_1cud_U555/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg[17:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
INFO: [Synth 8-4471] merging register 'mlp_mul_mul_18s_1cud_U556/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg[17:0]' into 'mlp_mul_mul_18s_1cud_U556/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg[17:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
INFO: [Synth 8-4471] merging register 'mlp_mul_mul_18s_1cud_U557/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg[17:0]' into 'mlp_mul_mul_18s_1cud_U557/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg[17:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
INFO: [Synth 8-4471] merging register 'mlp_mul_mul_18s_1cud_U558/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg[17:0]' into 'mlp_mul_mul_18s_1cud_U558/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg[17:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U549/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U550/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U551/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U552/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U553/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U554/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U555/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U556/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U557/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U558/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U549/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U550/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U551/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U552/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U553/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U554/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U555/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U556/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U557/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U558/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U549/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U550/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U551/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U552/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U553/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U554/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U555/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U556/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U557/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U558/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
DSP Report: Generating DSP tmp_4_reg_1187_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_231_reg is absorbed into DSP tmp_4_reg_1187_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U549/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_4_reg_1187_reg.
DSP Report: register reg_231_reg is absorbed into DSP tmp_4_reg_1187_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U549/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_4_reg_1187_reg.
DSP Report: register tmp_4_reg_1187_reg is absorbed into DSP tmp_4_reg_1187_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U549/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_4_reg_1187_reg.
DSP Report: operator mlp_mul_mul_18s_1cud_U549/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp_4_reg_1187_reg.
DSP Report: Generating DSP tmp_11_1_reg_1192_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_235_reg is absorbed into DSP tmp_11_1_reg_1192_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U550/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_11_1_reg_1192_reg.
DSP Report: register reg_235_reg is absorbed into DSP tmp_11_1_reg_1192_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U550/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_11_1_reg_1192_reg.
DSP Report: register tmp_11_1_reg_1192_reg is absorbed into DSP tmp_11_1_reg_1192_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U550/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_11_1_reg_1192_reg.
DSP Report: operator mlp_mul_mul_18s_1cud_U550/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp_11_1_reg_1192_reg.
DSP Report: Generating DSP tmp_11_2_reg_1261_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_231_reg is absorbed into DSP tmp_11_2_reg_1261_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U551/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_11_2_reg_1261_reg.
DSP Report: register reg_231_reg is absorbed into DSP tmp_11_2_reg_1261_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U551/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_11_2_reg_1261_reg.
DSP Report: register tmp_11_2_reg_1261_reg is absorbed into DSP tmp_11_2_reg_1261_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U551/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_11_2_reg_1261_reg.
DSP Report: operator mlp_mul_mul_18s_1cud_U551/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp_11_2_reg_1261_reg.
DSP Report: Generating DSP tmp_11_3_reg_1266_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_235_reg is absorbed into DSP tmp_11_3_reg_1266_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U552/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_11_3_reg_1266_reg.
DSP Report: register reg_235_reg is absorbed into DSP tmp_11_3_reg_1266_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U552/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_11_3_reg_1266_reg.
DSP Report: register tmp_11_3_reg_1266_reg is absorbed into DSP tmp_11_3_reg_1266_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U552/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_11_3_reg_1266_reg.
DSP Report: operator mlp_mul_mul_18s_1cud_U552/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp_11_3_reg_1266_reg.
DSP Report: Generating DSP tmp_11_4_reg_1335_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_231_reg is absorbed into DSP tmp_11_4_reg_1335_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U553/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_11_4_reg_1335_reg.
DSP Report: register reg_231_reg is absorbed into DSP tmp_11_4_reg_1335_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U553/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_11_4_reg_1335_reg.
DSP Report: register tmp_11_4_reg_1335_reg is absorbed into DSP tmp_11_4_reg_1335_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U553/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_11_4_reg_1335_reg.
DSP Report: operator mlp_mul_mul_18s_1cud_U553/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp_11_4_reg_1335_reg.
DSP Report: Generating DSP tmp_11_5_reg_1340_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_235_reg is absorbed into DSP tmp_11_5_reg_1340_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U554/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_11_5_reg_1340_reg.
DSP Report: register reg_235_reg is absorbed into DSP tmp_11_5_reg_1340_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U554/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_11_5_reg_1340_reg.
DSP Report: register tmp_11_5_reg_1340_reg is absorbed into DSP tmp_11_5_reg_1340_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U554/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_11_5_reg_1340_reg.
DSP Report: operator mlp_mul_mul_18s_1cud_U554/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp_11_5_reg_1340_reg.
DSP Report: Generating DSP tmp_11_6_reg_1389_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_231_reg is absorbed into DSP tmp_11_6_reg_1389_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U555/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_11_6_reg_1389_reg.
DSP Report: register reg_231_reg is absorbed into DSP tmp_11_6_reg_1389_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U555/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_11_6_reg_1389_reg.
DSP Report: register tmp_11_6_reg_1389_reg is absorbed into DSP tmp_11_6_reg_1389_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U555/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_11_6_reg_1389_reg.
DSP Report: operator mlp_mul_mul_18s_1cud_U555/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp_11_6_reg_1389_reg.
DSP Report: Generating DSP tmp_11_7_reg_1394_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_235_reg is absorbed into DSP tmp_11_7_reg_1394_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U556/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_11_7_reg_1394_reg.
DSP Report: register reg_235_reg is absorbed into DSP tmp_11_7_reg_1394_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U556/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_11_7_reg_1394_reg.
DSP Report: register tmp_11_7_reg_1394_reg is absorbed into DSP tmp_11_7_reg_1394_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U556/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_11_7_reg_1394_reg.
DSP Report: operator mlp_mul_mul_18s_1cud_U556/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp_11_7_reg_1394_reg.
DSP Report: Generating DSP tmp_11_8_reg_1421_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_231_reg is absorbed into DSP tmp_11_8_reg_1421_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U557/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_11_8_reg_1421_reg.
DSP Report: register reg_231_reg is absorbed into DSP tmp_11_8_reg_1421_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U557/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_11_8_reg_1421_reg.
DSP Report: register tmp_11_8_reg_1421_reg is absorbed into DSP tmp_11_8_reg_1421_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U557/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_11_8_reg_1421_reg.
DSP Report: operator mlp_mul_mul_18s_1cud_U557/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp_11_8_reg_1421_reg.
DSP Report: Generating DSP tmp_11_9_reg_1426_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_235_reg is absorbed into DSP tmp_11_9_reg_1426_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U558/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_11_9_reg_1426_reg.
DSP Report: register reg_235_reg is absorbed into DSP tmp_11_9_reg_1426_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U558/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_11_9_reg_1426_reg.
DSP Report: register tmp_11_9_reg_1426_reg is absorbed into DSP tmp_11_9_reg_1426_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U558/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_11_9_reg_1426_reg.
DSP Report: operator mlp_mul_mul_18s_1cud_U558/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp_11_9_reg_1426_reg.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_5/\classify_U0/ap_CS_fsm_reg[0] )
DSP Report: Generating DSP mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: Generating DSP mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: Generating DSP mlp_mul_18s_18s_3bkb_U32/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3bkb_U32/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3bkb_U32/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3bkb_U32/mlp_mul_18s_18s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3bkb_U32/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: Generating DSP mlp_mul_18s_18s_3bkb_U31/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3bkb_U31/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3bkb_U31/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3bkb_U31/mlp_mul_18s_18s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3bkb_U31/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: Generating DSP mlp_mul_18s_18s_3bkb_U17/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3bkb_U17/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3bkb_U17/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3bkb_U17/mlp_mul_18s_18s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3bkb_U17/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: Generating DSP mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: Generating DSP mlp_mul_18s_18s_3bkb_U28/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3bkb_U28/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3bkb_U28/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3bkb_U28/mlp_mul_18s_18s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3bkb_U28/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
INFO: [Synth 8-4471] merging register 'Block_arrayctor_loop_U0/ap_CS_fsm_reg[0:0]' into 'p_src_mlp_cpp_lin_U0/ap_CS_fsm_reg[0:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/Block_arrayctor_loop.v:55]
WARNING: [Synth 8-6014] Unused sequential element Block_arrayctor_loop_U0/ap_CS_fsm_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/Block_arrayctor_loop.v:55]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_src_mlp_cpp_lin_U0/ap_return_preg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_src_mlp_cpp_lin_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\p_src_mlp_cpp_lin_U0/ap_CS_fsm_reg[0] )
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_18s_18s_3dEe_U515/mlp_mul_18s_18s_3dEe_MulnS_1_U/p_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_18s_18s_3dEe.v:23]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_18s_18s_3dEe_U518/mlp_mul_18s_18s_3dEe_MulnS_1_U/p_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_18s_18s_3dEe.v:23]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_18s_18s_3dEe_U516/mlp_mul_18s_18s_3dEe_MulnS_1_U/p_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_18s_18s_3dEe.v:23]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_18s_18s_3dEe_U509/mlp_mul_18s_18s_3dEe_MulnS_1_U/p_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_18s_18s_3dEe.v:23]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_18s_18s_3dEe_U507/mlp_mul_18s_18s_3dEe_MulnS_1_U/p_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_18s_18s_3dEe.v:23]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_18s_18s_3dEe_U517/mlp_mul_18s_18s_3dEe_MulnS_1_U/p_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_18s_18s_3dEe.v:23]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_18s_18s_3dEe_U504/mlp_mul_18s_18s_3dEe_MulnS_1_U/p_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_18s_18s_3dEe.v:23]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_18s_18s_3dEe_U505/mlp_mul_18s_18s_3dEe_MulnS_1_U/p_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_18s_18s_3dEe.v:23]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_18s_18s_3dEe_U512/mlp_mul_18s_18s_3dEe_MulnS_1_U/p_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_18s_18s_3dEe.v:23]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_18s_18s_3dEe_U511/mlp_mul_18s_18s_3dEe_MulnS_1_U/p_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_18s_18s_3dEe.v:23]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_18s_18s_3dEe_U519/mlp_mul_18s_18s_3dEe_MulnS_1_U/p_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_18s_18s_3dEe.v:23]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_18s_18s_3dEe_U510/mlp_mul_18s_18s_3dEe_MulnS_1_U/p_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_18s_18s_3dEe.v:23]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_18s_18s_3dEe_U514/mlp_mul_18s_18s_3dEe_MulnS_1_U/p_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_18s_18s_3dEe.v:23]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_18s_18s_3dEe_U513/mlp_mul_18s_18s_3dEe_MulnS_1_U/p_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_18s_18s_3dEe.v:23]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_18s_18s_3dEe_U506/mlp_mul_18s_18s_3dEe_MulnS_1_U/p_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_18s_18s_3dEe.v:23]
WARNING: [Synth 8-6014] Unused sequential element reg_1874_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mvprod_layer_2.v:697]
WARNING: [Synth 8-6014] Unused sequential element reg_1878_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mvprod_layer_2.v:637]
DSP Report: Generating DSP mlp_mul_18s_18s_3dEe_U508/mlp_mul_18s_18s_3dEe_MulnS_1_U/p_reg, operation Mode is: (A*B2)'.
DSP Report: register reg_1874_reg is absorbed into DSP mlp_mul_18s_18s_3dEe_U508/mlp_mul_18s_18s_3dEe_MulnS_1_U/p_reg.
DSP Report: register mlp_mul_18s_18s_3dEe_U508/mlp_mul_18s_18s_3dEe_MulnS_1_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3dEe_U508/mlp_mul_18s_18s_3dEe_MulnS_1_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3dEe_U508/mlp_mul_18s_18s_3dEe_MulnS_1_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3dEe_U508/mlp_mul_18s_18s_3dEe_MulnS_1_U/p_reg.
DSP Report: Generating DSP reg_1882_reg, operation Mode is: (A*B2)'.
DSP Report: register reg_1878_reg is absorbed into DSP reg_1882_reg.
DSP Report: register reg_1882_reg is absorbed into DSP reg_1882_reg.
DSP Report: register mlp_mul_18s_18s_3dEe_U515/mlp_mul_18s_18s_3dEe_MulnS_1_U/p_reg is absorbed into DSP reg_1882_reg.
DSP Report: operator mlp_mul_18s_18s_3dEe_U515/mlp_mul_18s_18s_3dEe_MulnS_1_U/tmp_product is absorbed into DSP reg_1882_reg.
DSP Report: Generating DSP reg_1886_reg, operation Mode is: (A*B2)'.
DSP Report: register reg_1874_reg is absorbed into DSP reg_1886_reg.
DSP Report: register reg_1886_reg is absorbed into DSP reg_1886_reg.
DSP Report: register mlp_mul_18s_18s_3dEe_U518/mlp_mul_18s_18s_3dEe_MulnS_1_U/p_reg is absorbed into DSP reg_1886_reg.
DSP Report: operator mlp_mul_18s_18s_3dEe_U518/mlp_mul_18s_18s_3dEe_MulnS_1_U/tmp_product is absorbed into DSP reg_1886_reg.
DSP Report: Generating DSP reg_1890_reg, operation Mode is: (A*B2)'.
DSP Report: register reg_1878_reg is absorbed into DSP reg_1890_reg.
DSP Report: register reg_1890_reg is absorbed into DSP reg_1890_reg.
DSP Report: register mlp_mul_18s_18s_3dEe_U516/mlp_mul_18s_18s_3dEe_MulnS_1_U/p_reg is absorbed into DSP reg_1890_reg.
DSP Report: operator mlp_mul_18s_18s_3dEe_U516/mlp_mul_18s_18s_3dEe_MulnS_1_U/tmp_product is absorbed into DSP reg_1890_reg.
DSP Report: Generating DSP reg_1894_reg, operation Mode is: (A*B2)'.
DSP Report: register reg_1874_reg is absorbed into DSP reg_1894_reg.
DSP Report: register reg_1894_reg is absorbed into DSP reg_1894_reg.
DSP Report: register mlp_mul_18s_18s_3dEe_U509/mlp_mul_18s_18s_3dEe_MulnS_1_U/p_reg is absorbed into DSP reg_1894_reg.
DSP Report: operator mlp_mul_18s_18s_3dEe_U509/mlp_mul_18s_18s_3dEe_MulnS_1_U/tmp_product is absorbed into DSP reg_1894_reg.
DSP Report: Generating DSP reg_1898_reg, operation Mode is: (A*B2)'.
DSP Report: register reg_1878_reg is absorbed into DSP reg_1898_reg.
DSP Report: register reg_1898_reg is absorbed into DSP reg_1898_reg.
DSP Report: register mlp_mul_18s_18s_3dEe_U507/mlp_mul_18s_18s_3dEe_MulnS_1_U/p_reg is absorbed into DSP reg_1898_reg.
DSP Report: operator mlp_mul_18s_18s_3dEe_U507/mlp_mul_18s_18s_3dEe_MulnS_1_U/tmp_product is absorbed into DSP reg_1898_reg.
DSP Report: Generating DSP reg_1902_reg, operation Mode is: (A*B2)'.
DSP Report: register reg_1874_reg is absorbed into DSP reg_1902_reg.
DSP Report: register reg_1902_reg is absorbed into DSP reg_1902_reg.
DSP Report: register mlp_mul_18s_18s_3dEe_U517/mlp_mul_18s_18s_3dEe_MulnS_1_U/p_reg is absorbed into DSP reg_1902_reg.
DSP Report: operator mlp_mul_18s_18s_3dEe_U517/mlp_mul_18s_18s_3dEe_MulnS_1_U/tmp_product is absorbed into DSP reg_1902_reg.
DSP Report: Generating DSP reg_1906_reg, operation Mode is: (A*B2)'.
DSP Report: register reg_1878_reg is absorbed into DSP reg_1906_reg.
DSP Report: register reg_1906_reg is absorbed into DSP reg_1906_reg.
DSP Report: register mlp_mul_18s_18s_3dEe_U504/mlp_mul_18s_18s_3dEe_MulnS_1_U/p_reg is absorbed into DSP reg_1906_reg.
DSP Report: operator mlp_mul_18s_18s_3dEe_U504/mlp_mul_18s_18s_3dEe_MulnS_1_U/tmp_product is absorbed into DSP reg_1906_reg.
DSP Report: Generating DSP reg_1910_reg, operation Mode is: (A*B2)'.
DSP Report: register reg_1874_reg is absorbed into DSP reg_1910_reg.
DSP Report: register reg_1910_reg is absorbed into DSP reg_1910_reg.
DSP Report: register mlp_mul_18s_18s_3dEe_U505/mlp_mul_18s_18s_3dEe_MulnS_1_U/p_reg is absorbed into DSP reg_1910_reg.
DSP Report: operator mlp_mul_18s_18s_3dEe_U505/mlp_mul_18s_18s_3dEe_MulnS_1_U/tmp_product is absorbed into DSP reg_1910_reg.
DSP Report: Generating DSP reg_1914_reg, operation Mode is: (A*B2)'.
DSP Report: register reg_1878_reg is absorbed into DSP reg_1914_reg.
DSP Report: register reg_1914_reg is absorbed into DSP reg_1914_reg.
DSP Report: register mlp_mul_18s_18s_3dEe_U512/mlp_mul_18s_18s_3dEe_MulnS_1_U/p_reg is absorbed into DSP reg_1914_reg.
DSP Report: operator mlp_mul_18s_18s_3dEe_U512/mlp_mul_18s_18s_3dEe_MulnS_1_U/tmp_product is absorbed into DSP reg_1914_reg.
DSP Report: Generating DSP p_Val2_14_s_reg_3506_reg, operation Mode is: (A''*B2)'.
DSP Report: register ap_phi_reg_pp0_iter0_input_10_V_read13_p_reg_1092_reg is absorbed into DSP p_Val2_14_s_reg_3506_reg.
DSP Report: register input_10_V_read13_p_reg_1092_reg is absorbed into DSP p_Val2_14_s_reg_3506_reg.
DSP Report: register reg_1874_reg is absorbed into DSP p_Val2_14_s_reg_3506_reg.
DSP Report: register p_Val2_14_s_reg_3506_reg is absorbed into DSP p_Val2_14_s_reg_3506_reg.
DSP Report: register mlp_mul_18s_18s_3dEe_U511/mlp_mul_18s_18s_3dEe_MulnS_1_U/p_reg is absorbed into DSP p_Val2_14_s_reg_3506_reg.
DSP Report: operator mlp_mul_18s_18s_3dEe_U511/mlp_mul_18s_18s_3dEe_MulnS_1_U/tmp_product is absorbed into DSP p_Val2_14_s_reg_3506_reg.
DSP Report: Generating DSP p_Val2_14_10_reg_3516_reg, operation Mode is: (A''*B2)'.
DSP Report: register ap_phi_reg_pp0_iter0_input_11_V_read14_p_reg_1104_reg is absorbed into DSP p_Val2_14_10_reg_3516_reg.
DSP Report: register input_11_V_read14_p_reg_1104_reg is absorbed into DSP p_Val2_14_10_reg_3516_reg.
DSP Report: register reg_1878_reg is absorbed into DSP p_Val2_14_10_reg_3516_reg.
DSP Report: register p_Val2_14_10_reg_3516_reg is absorbed into DSP p_Val2_14_10_reg_3516_reg.
DSP Report: register mlp_mul_18s_18s_3dEe_U519/mlp_mul_18s_18s_3dEe_MulnS_1_U/p_reg is absorbed into DSP p_Val2_14_10_reg_3516_reg.
DSP Report: operator mlp_mul_18s_18s_3dEe_U519/mlp_mul_18s_18s_3dEe_MulnS_1_U/tmp_product is absorbed into DSP p_Val2_14_10_reg_3516_reg.
DSP Report: Generating DSP p_Val2_14_11_reg_3561_reg, operation Mode is: (A''*B2)'.
DSP Report: register ap_phi_reg_pp0_iter0_input_12_V_read15_p_reg_1116_reg is absorbed into DSP p_Val2_14_11_reg_3561_reg.
DSP Report: register input_12_V_read15_p_reg_1116_reg is absorbed into DSP p_Val2_14_11_reg_3561_reg.
DSP Report: register reg_1874_reg is absorbed into DSP p_Val2_14_11_reg_3561_reg.
DSP Report: register p_Val2_14_11_reg_3561_reg is absorbed into DSP p_Val2_14_11_reg_3561_reg.
DSP Report: register mlp_mul_18s_18s_3dEe_U510/mlp_mul_18s_18s_3dEe_MulnS_1_U/p_reg is absorbed into DSP p_Val2_14_11_reg_3561_reg.
DSP Report: operator mlp_mul_18s_18s_3dEe_U510/mlp_mul_18s_18s_3dEe_MulnS_1_U/tmp_product is absorbed into DSP p_Val2_14_11_reg_3561_reg.
DSP Report: Generating DSP p_Val2_14_12_reg_3571_reg, operation Mode is: (A''*B2)'.
DSP Report: register ap_phi_reg_pp0_iter0_input_13_V_read16_p_reg_1128_reg is absorbed into DSP p_Val2_14_12_reg_3571_reg.
DSP Report: register input_13_V_read16_p_reg_1128_reg is absorbed into DSP p_Val2_14_12_reg_3571_reg.
DSP Report: register reg_1878_reg is absorbed into DSP p_Val2_14_12_reg_3571_reg.
DSP Report: register p_Val2_14_12_reg_3571_reg is absorbed into DSP p_Val2_14_12_reg_3571_reg.
DSP Report: register mlp_mul_18s_18s_3dEe_U514/mlp_mul_18s_18s_3dEe_MulnS_1_U/p_reg is absorbed into DSP p_Val2_14_12_reg_3571_reg.
DSP Report: operator mlp_mul_18s_18s_3dEe_U514/mlp_mul_18s_18s_3dEe_MulnS_1_U/tmp_product is absorbed into DSP p_Val2_14_12_reg_3571_reg.
DSP Report: Generating DSP p_Val2_14_13_reg_3622_reg, operation Mode is: (A''*B2)'.
DSP Report: register ap_phi_reg_pp0_iter0_input_14_V_read17_p_reg_1140_reg is absorbed into DSP p_Val2_14_13_reg_3622_reg.
DSP Report: register input_14_V_read17_p_reg_1140_reg is absorbed into DSP p_Val2_14_13_reg_3622_reg.
DSP Report: register reg_1874_reg is absorbed into DSP p_Val2_14_13_reg_3622_reg.
DSP Report: register p_Val2_14_13_reg_3622_reg is absorbed into DSP p_Val2_14_13_reg_3622_reg.
DSP Report: register mlp_mul_18s_18s_3dEe_U513/mlp_mul_18s_18s_3dEe_MulnS_1_U/p_reg is absorbed into DSP p_Val2_14_13_reg_3622_reg.
DSP Report: operator mlp_mul_18s_18s_3dEe_U513/mlp_mul_18s_18s_3dEe_MulnS_1_U/tmp_product is absorbed into DSP p_Val2_14_13_reg_3622_reg.
DSP Report: Generating DSP p_Val2_14_14_reg_3632_reg, operation Mode is: (A''*B2)'.
DSP Report: register ap_phi_reg_pp0_iter0_input_15_V_read18_p_reg_1152_reg is absorbed into DSP p_Val2_14_14_reg_3632_reg.
DSP Report: register input_15_V_read18_p_reg_1152_reg is absorbed into DSP p_Val2_14_14_reg_3632_reg.
DSP Report: register reg_1878_reg is absorbed into DSP p_Val2_14_14_reg_3632_reg.
DSP Report: register p_Val2_14_14_reg_3632_reg is absorbed into DSP p_Val2_14_14_reg_3632_reg.
DSP Report: register mlp_mul_18s_18s_3dEe_U506/mlp_mul_18s_18s_3dEe_MulnS_1_U/p_reg is absorbed into DSP p_Val2_14_14_reg_3632_reg.
DSP Report: operator mlp_mul_18s_18s_3dEe_U506/mlp_mul_18s_18s_3dEe_MulnS_1_U/tmp_product is absorbed into DSP p_Val2_14_14_reg_3632_reg.
INFO: [Synth 8-4471] merging register 'mlp_mul_mul_18s_1cud_U452/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg[17:0]' into 'mlp_mul_mul_18s_1cud_U452/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg[17:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
INFO: [Synth 8-4471] merging register 'mlp_mul_mul_18s_1cud_U453/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg[17:0]' into 'mlp_mul_mul_18s_1cud_U453/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg[17:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
INFO: [Synth 8-4471] merging register 'mlp_mul_mul_18s_1cud_U454/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg[17:0]' into 'mlp_mul_mul_18s_1cud_U454/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg[17:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
INFO: [Synth 8-4471] merging register 'mlp_mul_mul_18s_1cud_U455/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg[17:0]' into 'mlp_mul_mul_18s_1cud_U455/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg[17:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
INFO: [Synth 8-4471] merging register 'mlp_mul_mul_18s_1cud_U456/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg[17:0]' into 'mlp_mul_mul_18s_1cud_U456/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg[17:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
INFO: [Synth 8-4471] merging register 'mlp_mul_mul_18s_1cud_U457/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg[17:0]' into 'mlp_mul_mul_18s_1cud_U457/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg[17:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
INFO: [Synth 8-4471] merging register 'mlp_mul_mul_18s_1cud_U458/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg[17:0]' into 'mlp_mul_mul_18s_1cud_U458/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg[17:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
INFO: [Synth 8-4471] merging register 'mlp_mul_mul_18s_1cud_U459/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg[17:0]' into 'mlp_mul_mul_18s_1cud_U459/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg[17:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
INFO: [Synth 8-4471] merging register 'mlp_mul_mul_18s_1cud_U460/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg[17:0]' into 'mlp_mul_mul_18s_1cud_U460/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg[17:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
INFO: [Synth 8-4471] merging register 'mlp_mul_mul_18s_1cud_U461/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg[17:0]' into 'mlp_mul_mul_18s_1cud_U461/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg[17:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
INFO: [Synth 8-4471] merging register 'mlp_mul_mul_18s_1cud_U462/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg[17:0]' into 'mlp_mul_mul_18s_1cud_U462/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg[17:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
INFO: [Synth 8-4471] merging register 'mlp_mul_mul_18s_1cud_U463/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg[17:0]' into 'mlp_mul_mul_18s_1cud_U463/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg[17:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
INFO: [Synth 8-4471] merging register 'mlp_mul_mul_18s_1cud_U464/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg[17:0]' into 'mlp_mul_mul_18s_1cud_U464/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg[17:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
INFO: [Synth 8-4471] merging register 'mlp_mul_mul_18s_1cud_U465/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg[17:0]' into 'mlp_mul_mul_18s_1cud_U465/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg[17:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
INFO: [Synth 8-4471] merging register 'mlp_mul_mul_18s_1cud_U466/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg[17:0]' into 'mlp_mul_mul_18s_1cud_U466/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg[17:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
INFO: [Synth 8-4471] merging register 'mlp_mul_mul_18s_1cud_U467/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg[17:0]' into 'mlp_mul_mul_18s_1cud_U467/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg[17:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
INFO: [Synth 8-4471] merging register 'mlp_mul_mul_18s_1cud_U468/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg[17:0]' into 'mlp_mul_mul_18s_1cud_U468/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg[17:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
INFO: [Synth 8-4471] merging register 'mlp_mul_mul_18s_1cud_U469/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg[17:0]' into 'mlp_mul_mul_18s_1cud_U469/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg[17:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
INFO: [Synth 8-4471] merging register 'mlp_mul_mul_18s_1cud_U470/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg[17:0]' into 'mlp_mul_mul_18s_1cud_U470/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg[17:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
INFO: [Synth 8-4471] merging register 'mlp_mul_mul_18s_1cud_U471/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg[17:0]' into 'mlp_mul_mul_18s_1cud_U471/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg[17:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
INFO: [Synth 8-4471] merging register 'mlp_mul_mul_18s_1cud_U472/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg[17:0]' into 'mlp_mul_mul_18s_1cud_U472/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg[17:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
INFO: [Synth 8-4471] merging register 'mlp_mul_mul_18s_1cud_U473/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg[17:0]' into 'mlp_mul_mul_18s_1cud_U473/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg[17:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
INFO: [Synth 8-4471] merging register 'mlp_mul_mul_18s_1cud_U474/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg[17:0]' into 'mlp_mul_mul_18s_1cud_U474/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg[17:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
INFO: [Synth 8-4471] merging register 'mlp_mul_mul_18s_1cud_U475/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg[17:0]' into 'mlp_mul_mul_18s_1cud_U475/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg[17:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
INFO: [Synth 8-4471] merging register 'mlp_mul_mul_18s_1cud_U476/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg[17:0]' into 'mlp_mul_mul_18s_1cud_U476/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg[17:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U452/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U453/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U454/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U455/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U456/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U457/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U458/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U459/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U460/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U461/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U462/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U463/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U464/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U465/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U466/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U467/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U468/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U469/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U470/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U471/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U472/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U473/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U474/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U475/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U476/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U452/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U453/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U454/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U455/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U456/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U457/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U458/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U459/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U460/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U461/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U462/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U463/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U464/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U465/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U466/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U467/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U468/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U469/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U470/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U471/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U472/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U473/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:21]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP tmp_4_reg_2564_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_398_reg is absorbed into DSP tmp_4_reg_2564_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U452/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_4_reg_2564_reg.
DSP Report: register reg_398_reg is absorbed into DSP tmp_4_reg_2564_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U452/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_4_reg_2564_reg.
DSP Report: register tmp_4_reg_2564_reg is absorbed into DSP tmp_4_reg_2564_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U452/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_4_reg_2564_reg.
DSP Report: operator mlp_mul_mul_18s_1cud_U452/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp_4_reg_2564_reg.
DSP Report: Generating DSP tmp_29_1_reg_2569_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_406_reg is absorbed into DSP tmp_29_1_reg_2569_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U453/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_1_reg_2569_reg.
DSP Report: register reg_406_reg is absorbed into DSP tmp_29_1_reg_2569_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U453/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_1_reg_2569_reg.
DSP Report: register tmp_29_1_reg_2569_reg is absorbed into DSP tmp_29_1_reg_2569_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U453/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_29_1_reg_2569_reg.
DSP Report: operator mlp_mul_mul_18s_1cud_U453/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp_29_1_reg_2569_reg.
DSP Report: Generating DSP tmp_29_2_reg_2628_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_398_reg is absorbed into DSP tmp_29_2_reg_2628_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U454/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_2_reg_2628_reg.
DSP Report: register reg_398_reg is absorbed into DSP tmp_29_2_reg_2628_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U454/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_2_reg_2628_reg.
DSP Report: register tmp_29_2_reg_2628_reg is absorbed into DSP tmp_29_2_reg_2628_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U454/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_29_2_reg_2628_reg.
DSP Report: operator mlp_mul_mul_18s_1cud_U454/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp_29_2_reg_2628_reg.
DSP Report: Generating DSP tmp_29_3_reg_2633_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_406_reg is absorbed into DSP tmp_29_3_reg_2633_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U455/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_3_reg_2633_reg.
DSP Report: register reg_406_reg is absorbed into DSP tmp_29_3_reg_2633_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U455/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_3_reg_2633_reg.
DSP Report: register tmp_29_3_reg_2633_reg is absorbed into DSP tmp_29_3_reg_2633_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U455/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_29_3_reg_2633_reg.
DSP Report: operator mlp_mul_mul_18s_1cud_U455/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp_29_3_reg_2633_reg.
DSP Report: Generating DSP tmp_29_4_reg_2702_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_398_reg is absorbed into DSP tmp_29_4_reg_2702_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U456/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_4_reg_2702_reg.
DSP Report: register reg_398_reg is absorbed into DSP tmp_29_4_reg_2702_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U456/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_4_reg_2702_reg.
DSP Report: register tmp_29_4_reg_2702_reg is absorbed into DSP tmp_29_4_reg_2702_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U456/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_29_4_reg_2702_reg.
DSP Report: operator mlp_mul_mul_18s_1cud_U456/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp_29_4_reg_2702_reg.
DSP Report: Generating DSP tmp_29_5_reg_2707_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_406_reg is absorbed into DSP tmp_29_5_reg_2707_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U457/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_5_reg_2707_reg.
DSP Report: register reg_406_reg is absorbed into DSP tmp_29_5_reg_2707_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U457/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_5_reg_2707_reg.
DSP Report: register tmp_29_5_reg_2707_reg is absorbed into DSP tmp_29_5_reg_2707_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U457/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_29_5_reg_2707_reg.
DSP Report: operator mlp_mul_mul_18s_1cud_U457/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp_29_5_reg_2707_reg.
DSP Report: Generating DSP tmp_29_6_reg_2776_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_398_reg is absorbed into DSP tmp_29_6_reg_2776_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U458/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_6_reg_2776_reg.
DSP Report: register reg_398_reg is absorbed into DSP tmp_29_6_reg_2776_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U458/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_6_reg_2776_reg.
DSP Report: register tmp_29_6_reg_2776_reg is absorbed into DSP tmp_29_6_reg_2776_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U458/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_29_6_reg_2776_reg.
DSP Report: operator mlp_mul_mul_18s_1cud_U458/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp_29_6_reg_2776_reg.
DSP Report: Generating DSP tmp_29_7_reg_2781_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_406_reg is absorbed into DSP tmp_29_7_reg_2781_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U459/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_7_reg_2781_reg.
DSP Report: register reg_406_reg is absorbed into DSP tmp_29_7_reg_2781_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U459/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_7_reg_2781_reg.
DSP Report: register tmp_29_7_reg_2781_reg is absorbed into DSP tmp_29_7_reg_2781_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U459/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_29_7_reg_2781_reg.
DSP Report: operator mlp_mul_mul_18s_1cud_U459/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp_29_7_reg_2781_reg.
DSP Report: Generating DSP tmp_29_8_reg_2850_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_398_reg is absorbed into DSP tmp_29_8_reg_2850_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U460/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_8_reg_2850_reg.
DSP Report: register reg_398_reg is absorbed into DSP tmp_29_8_reg_2850_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U460/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_8_reg_2850_reg.
DSP Report: register tmp_29_8_reg_2850_reg is absorbed into DSP tmp_29_8_reg_2850_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U460/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_29_8_reg_2850_reg.
DSP Report: operator mlp_mul_mul_18s_1cud_U460/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp_29_8_reg_2850_reg.
DSP Report: Generating DSP tmp_29_9_reg_2855_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_406_reg is absorbed into DSP tmp_29_9_reg_2855_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U461/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_9_reg_2855_reg.
DSP Report: register reg_406_reg is absorbed into DSP tmp_29_9_reg_2855_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U461/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_9_reg_2855_reg.
DSP Report: register tmp_29_9_reg_2855_reg is absorbed into DSP tmp_29_9_reg_2855_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U461/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_29_9_reg_2855_reg.
DSP Report: operator mlp_mul_mul_18s_1cud_U461/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp_29_9_reg_2855_reg.
DSP Report: Generating DSP tmp_29_s_reg_2924_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_398_reg is absorbed into DSP tmp_29_s_reg_2924_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U462/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_s_reg_2924_reg.
DSP Report: register reg_398_reg is absorbed into DSP tmp_29_s_reg_2924_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U462/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_s_reg_2924_reg.
DSP Report: register tmp_29_s_reg_2924_reg is absorbed into DSP tmp_29_s_reg_2924_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U462/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_29_s_reg_2924_reg.
DSP Report: operator mlp_mul_mul_18s_1cud_U462/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp_29_s_reg_2924_reg.
DSP Report: Generating DSP tmp_29_10_reg_2929_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_406_reg is absorbed into DSP tmp_29_10_reg_2929_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U463/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_10_reg_2929_reg.
DSP Report: register reg_406_reg is absorbed into DSP tmp_29_10_reg_2929_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U463/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_10_reg_2929_reg.
DSP Report: register tmp_29_10_reg_2929_reg is absorbed into DSP tmp_29_10_reg_2929_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U463/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_29_10_reg_2929_reg.
DSP Report: operator mlp_mul_mul_18s_1cud_U463/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp_29_10_reg_2929_reg.
DSP Report: Generating DSP tmp_29_11_reg_2998_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_398_reg is absorbed into DSP tmp_29_11_reg_2998_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U464/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_11_reg_2998_reg.
DSP Report: register reg_398_reg is absorbed into DSP tmp_29_11_reg_2998_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U464/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_11_reg_2998_reg.
DSP Report: register tmp_29_11_reg_2998_reg is absorbed into DSP tmp_29_11_reg_2998_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U464/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_29_11_reg_2998_reg.
DSP Report: operator mlp_mul_mul_18s_1cud_U464/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp_29_11_reg_2998_reg.
DSP Report: Generating DSP tmp_29_12_reg_3003_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_406_reg is absorbed into DSP tmp_29_12_reg_3003_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U465/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_12_reg_3003_reg.
DSP Report: register reg_406_reg is absorbed into DSP tmp_29_12_reg_3003_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U465/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_12_reg_3003_reg.
DSP Report: register tmp_29_12_reg_3003_reg is absorbed into DSP tmp_29_12_reg_3003_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U465/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_29_12_reg_3003_reg.
DSP Report: operator mlp_mul_mul_18s_1cud_U465/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp_29_12_reg_3003_reg.
DSP Report: Generating DSP tmp_29_13_reg_3072_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_398_reg is absorbed into DSP tmp_29_13_reg_3072_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U466/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_13_reg_3072_reg.
DSP Report: register reg_398_reg is absorbed into DSP tmp_29_13_reg_3072_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U466/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_13_reg_3072_reg.
DSP Report: register tmp_29_13_reg_3072_reg is absorbed into DSP tmp_29_13_reg_3072_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U466/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_29_13_reg_3072_reg.
DSP Report: operator mlp_mul_mul_18s_1cud_U466/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp_29_13_reg_3072_reg.
DSP Report: Generating DSP tmp_29_14_reg_3077_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_406_reg is absorbed into DSP tmp_29_14_reg_3077_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U467/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_14_reg_3077_reg.
DSP Report: register reg_406_reg is absorbed into DSP tmp_29_14_reg_3077_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U467/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_14_reg_3077_reg.
DSP Report: register tmp_29_14_reg_3077_reg is absorbed into DSP tmp_29_14_reg_3077_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U467/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_29_14_reg_3077_reg.
DSP Report: operator mlp_mul_mul_18s_1cud_U467/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp_29_14_reg_3077_reg.
DSP Report: Generating DSP tmp_29_15_reg_3146_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_398_reg is absorbed into DSP tmp_29_15_reg_3146_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U468/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_15_reg_3146_reg.
DSP Report: register reg_398_reg is absorbed into DSP tmp_29_15_reg_3146_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U468/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_15_reg_3146_reg.
DSP Report: register tmp_29_15_reg_3146_reg is absorbed into DSP tmp_29_15_reg_3146_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U468/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_29_15_reg_3146_reg.
DSP Report: operator mlp_mul_mul_18s_1cud_U468/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp_29_15_reg_3146_reg.
DSP Report: Generating DSP tmp_29_16_reg_3151_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_406_reg is absorbed into DSP tmp_29_16_reg_3151_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U469/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_16_reg_3151_reg.
DSP Report: register reg_406_reg is absorbed into DSP tmp_29_16_reg_3151_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U469/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_16_reg_3151_reg.
DSP Report: register tmp_29_16_reg_3151_reg is absorbed into DSP tmp_29_16_reg_3151_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U469/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_29_16_reg_3151_reg.
DSP Report: operator mlp_mul_mul_18s_1cud_U469/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp_29_16_reg_3151_reg.
DSP Report: Generating DSP tmp_29_17_reg_3215_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_398_reg is absorbed into DSP tmp_29_17_reg_3215_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U470/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_17_reg_3215_reg.
DSP Report: register reg_398_reg is absorbed into DSP tmp_29_17_reg_3215_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U470/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_17_reg_3215_reg.
DSP Report: register tmp_29_17_reg_3215_reg is absorbed into DSP tmp_29_17_reg_3215_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U470/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_29_17_reg_3215_reg.
DSP Report: operator mlp_mul_mul_18s_1cud_U470/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp_29_17_reg_3215_reg.
DSP Report: Generating DSP tmp_29_18_reg_3220_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_406_reg is absorbed into DSP tmp_29_18_reg_3220_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U471/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_18_reg_3220_reg.
DSP Report: register reg_406_reg is absorbed into DSP tmp_29_18_reg_3220_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U471/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_18_reg_3220_reg.
DSP Report: register tmp_29_18_reg_3220_reg is absorbed into DSP tmp_29_18_reg_3220_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U471/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_29_18_reg_3220_reg.
DSP Report: operator mlp_mul_mul_18s_1cud_U471/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp_29_18_reg_3220_reg.
DSP Report: Generating DSP tmp_29_19_reg_3279_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_398_reg is absorbed into DSP tmp_29_19_reg_3279_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U472/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_19_reg_3279_reg.
DSP Report: register reg_398_reg is absorbed into DSP tmp_29_19_reg_3279_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U472/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_19_reg_3279_reg.
DSP Report: register tmp_29_19_reg_3279_reg is absorbed into DSP tmp_29_19_reg_3279_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U472/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_29_19_reg_3279_reg.
DSP Report: operator mlp_mul_mul_18s_1cud_U472/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp_29_19_reg_3279_reg.
DSP Report: Generating DSP tmp_29_20_reg_3284_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_406_reg is absorbed into DSP tmp_29_20_reg_3284_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U473/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_20_reg_3284_reg.
DSP Report: register reg_406_reg is absorbed into DSP tmp_29_20_reg_3284_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U473/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_20_reg_3284_reg.
DSP Report: register tmp_29_20_reg_3284_reg is absorbed into DSP tmp_29_20_reg_3284_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U473/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_29_20_reg_3284_reg.
DSP Report: operator mlp_mul_mul_18s_1cud_U473/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp_29_20_reg_3284_reg.
DSP Report: Generating DSP tmp_29_21_reg_3322_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_398_reg is absorbed into DSP tmp_29_21_reg_3322_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U474/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_21_reg_3322_reg.
DSP Report: register reg_398_reg is absorbed into DSP tmp_29_21_reg_3322_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U474/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_21_reg_3322_reg.
DSP Report: register tmp_29_21_reg_3322_reg is absorbed into DSP tmp_29_21_reg_3322_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U474/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_29_21_reg_3322_reg.
DSP Report: operator mlp_mul_mul_18s_1cud_U474/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp_29_21_reg_3322_reg.
DSP Report: Generating DSP tmp_29_22_reg_3327_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_406_reg is absorbed into DSP tmp_29_22_reg_3327_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U475/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_22_reg_3327_reg.
DSP Report: register reg_406_reg is absorbed into DSP tmp_29_22_reg_3327_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U475/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_22_reg_3327_reg.
DSP Report: register tmp_29_22_reg_3327_reg is absorbed into DSP tmp_29_22_reg_3327_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U475/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_29_22_reg_3327_reg.
DSP Report: operator mlp_mul_mul_18s_1cud_U475/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp_29_22_reg_3327_reg.
DSP Report: Generating DSP tmp_29_23_reg_3354_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_398_reg is absorbed into DSP tmp_29_23_reg_3354_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U476/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_23_reg_3354_reg.
DSP Report: register reg_398_reg is absorbed into DSP tmp_29_23_reg_3354_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U476/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_29_23_reg_3354_reg.
DSP Report: register tmp_29_23_reg_3354_reg is absorbed into DSP tmp_29_23_reg_3354_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U476/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_29_23_reg_3354_reg.
DSP Report: operator mlp_mul_mul_18s_1cud_U476/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp_29_23_reg_3354_reg.
INFO: [Synth 8-3886] merging instance 'mvprod_layer_2_U0/phi_mul_cast2_reg_3596_reg[0]' (FDE) to 'mvprod_layer_2_U0/tmp_60_reg_3612_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mvprod_layer_2_U0/\phi_mul_cast2_reg_3596_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (add_bias_pre_L2_U0/\ap_CS_fsm_reg[0] )
WARNING: [Synth 8-3332] Sequential element (p_Val2_14_15_reg_3677_reg[15]) is unused and will be removed from module mvprod_layer_2.
WARNING: [Synth 8-3332] Sequential element (p_Val2_14_15_reg_3677_reg[14]) is unused and will be removed from module mvprod_layer_2.
WARNING: [Synth 8-3332] Sequential element (p_Val2_14_15_reg_3677_reg[13]) is unused and will be removed from module mvprod_layer_2.
WARNING: [Synth 8-3332] Sequential element (p_Val2_14_15_reg_3677_reg[12]) is unused and will be removed from module mvprod_layer_2.
WARNING: [Synth 8-3332] Sequential element (p_Val2_14_15_reg_3677_reg[11]) is unused and will be removed from module mvprod_layer_2.
WARNING: [Synth 8-3332] Sequential element (p_Val2_14_15_reg_3677_reg[10]) is unused and will be removed from module mvprod_layer_2.
WARNING: [Synth 8-3332] Sequential element (p_Val2_14_15_reg_3677_reg[9]) is unused and will be removed from module mvprod_layer_2.
WARNING: [Synth 8-3332] Sequential element (p_Val2_14_15_reg_3677_reg[8]) is unused and will be removed from module mvprod_layer_2.
WARNING: [Synth 8-3332] Sequential element (p_Val2_14_15_reg_3677_reg[7]) is unused and will be removed from module mvprod_layer_2.
WARNING: [Synth 8-3332] Sequential element (p_Val2_14_15_reg_3677_reg[6]) is unused and will be removed from module mvprod_layer_2.
WARNING: [Synth 8-3332] Sequential element (p_Val2_14_15_reg_3677_reg[5]) is unused and will be removed from module mvprod_layer_2.
WARNING: [Synth 8-3332] Sequential element (p_Val2_14_15_reg_3677_reg[4]) is unused and will be removed from module mvprod_layer_2.
WARNING: [Synth 8-3332] Sequential element (p_Val2_14_15_reg_3677_reg[3]) is unused and will be removed from module mvprod_layer_2.
WARNING: [Synth 8-3332] Sequential element (p_Val2_14_15_reg_3677_reg[2]) is unused and will be removed from module mvprod_layer_2.
WARNING: [Synth 8-3332] Sequential element (p_Val2_14_15_reg_3677_reg[1]) is unused and will be removed from module mvprod_layer_2.
WARNING: [Synth 8-3332] Sequential element (p_Val2_14_15_reg_3677_reg[0]) is unused and will be removed from module mvprod_layer_2.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module add_bias_pre_L2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:37 ; elapsed = 00:02:55 . Memory (MB): peak = 1482.449 ; gain = 1170.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+------------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name     | RTL Object                                                                         | Inference      | Size (Depth x Width) | Primitives      | 
+----------------+------------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|L1_no_activ_V_U | gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg  | User Attribute | 32 x 18              | RAM16X1D x 36   | 
|L1_no_activ_V_U | gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg  | User Attribute | 32 x 18              | RAM16X1D x 36   | 
|mlp             | L2_out_V_U/gen_buffer[1].mlp_L2_out_V_memcore_U/mlp_L2_out_V_memcore_ram_U/ram_reg | User Attribute | 16 x 18              | RAM16X1D x 18   | 
|mlp             | L2_out_V_U/gen_buffer[0].mlp_L2_out_V_memcore_U/mlp_L2_out_V_memcore_ram_U/ram_reg | User Attribute | 16 x 18              | RAM16X1D x 18   | 
+----------------+------------------------------------------------------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mlp_mul_18s_18s_3bkb_MulnS_0 | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mlp_mul_18s_18s_3bkb_MulnS_0 | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mlp_mul_18s_18s_3bkb_MulnS_0 | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mlp_mul_18s_18s_3bkb_MulnS_0 | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mlp_mul_18s_18s_3bkb_MulnS_0 | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mlp_mul_18s_18s_3bkb_MulnS_0 | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mlp_mul_18s_18s_3bkb_MulnS_0 | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mlp_mul_18s_18s_3bkb_MulnS_0 | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mlp_mul_18s_18s_3bkb_MulnS_0 | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|sigmoid_activation_L         | (A''*B'')'  | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sigmoid_activation_L         | (A''*B'')'  | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sigmoid_activation_L         | (A''*B'')'  | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sigmoid_activation_L         | (A''*B'')'  | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sigmoid_activation_L         | (A''*B'')'  | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sigmoid_activation_L         | (A''*B'')'  | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sigmoid_activation_L         | (A''*B'')'  | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sigmoid_activation_L         | (A''*B'')'  | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sigmoid_activation_L         | (A''*B'')'  | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sigmoid_activation_L         | (A''*B'')'  | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mlp_mul_18s_18s_3bkb_MulnS_0 | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mlp_mul_18s_18s_3bkb_MulnS_0 | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mlp_mul_18s_18s_3bkb_MulnS_0 | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mlp_mul_18s_18s_3bkb_MulnS_0 | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mlp_mul_18s_18s_3bkb_MulnS_0 | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mlp_mul_18s_18s_3bkb_MulnS_0 | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mlp_mul_18s_18s_3bkb_MulnS_0 | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mvprod_layer_2               | (A*B2)'     | 18     | 18     | -      | -      | 36     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|mvprod_layer_2               | (A*B2)'     | 18     | 18     | -      | -      | 36     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|mvprod_layer_2               | (A*B2)'     | 18     | 18     | -      | -      | 36     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|mvprod_layer_2               | (A*B2)'     | 18     | 18     | -      | -      | 36     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|mvprod_layer_2               | (A*B2)'     | 18     | 18     | -      | -      | 36     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|mvprod_layer_2               | (A*B2)'     | 18     | 18     | -      | -      | 36     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|mvprod_layer_2               | (A*B2)'     | 18     | 18     | -      | -      | 36     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|mvprod_layer_2               | (A*B2)'     | 18     | 18     | -      | -      | 36     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|mvprod_layer_2               | (A*B2)'     | 18     | 18     | -      | -      | 36     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|mvprod_layer_2               | (A*B2)'     | 18     | 18     | -      | -      | 36     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|mvprod_layer_2               | (A''*B2)'   | 18     | 18     | -      | -      | 36     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|mvprod_layer_2               | (A''*B2)'   | 18     | 18     | -      | -      | 36     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|mvprod_layer_2               | (A''*B2)'   | 18     | 18     | -      | -      | 36     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|mvprod_layer_2               | (A''*B2)'   | 18     | 18     | -      | -      | 36     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|mvprod_layer_2               | (A''*B2)'   | 18     | 18     | -      | -      | 36     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|mvprod_layer_2               | (A''*B2)'   | 18     | 18     | -      | -      | 36     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|sigmoid_activation_L_1       | (A''*B'')'  | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sigmoid_activation_L_1       | (A''*B'')'  | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sigmoid_activation_L_1       | (A''*B'')'  | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sigmoid_activation_L_1       | (A''*B'')'  | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sigmoid_activation_L_1       | (A''*B'')'  | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sigmoid_activation_L_1       | (A''*B'')'  | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sigmoid_activation_L_1       | (A''*B'')'  | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sigmoid_activation_L_1       | (A''*B'')'  | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sigmoid_activation_L_1       | (A''*B'')'  | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sigmoid_activation_L_1       | (A''*B'')'  | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sigmoid_activation_L_1       | (A''*B'')'  | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sigmoid_activation_L_1       | (A''*B'')'  | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sigmoid_activation_L_1       | (A''*B'')'  | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sigmoid_activation_L_1       | (A''*B'')'  | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sigmoid_activation_L_1       | (A''*B'')'  | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sigmoid_activation_L_1       | (A''*B'')'  | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sigmoid_activation_L_1       | (A''*B'')'  | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sigmoid_activation_L_1       | (A''*B'')'  | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sigmoid_activation_L_1       | (A''*B'')'  | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sigmoid_activation_L_1       | (A''*B'')'  | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sigmoid_activation_L_1       | (A''*B'')'  | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sigmoid_activation_L_1       | (A''*B'')'  | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sigmoid_activation_L_1       | (A''*B'')'  | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sigmoid_activation_L_1       | (A''*B'')'  | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|sigmoid_activation_L_1       | (A''*B'')'  | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |mvprod_layer_1__GB0  |           1|      9541|
|2     |mvprod_layer_1__GB1  |           1|      2537|
|3     |mvprod_layer_1__GB2  |           1|      3081|
|4     |mvprod_layer_1__GB3  |           1|      3761|
|5     |mvprod_layer_1__GB4  |           1|      4866|
|6     |mvprod_layer_1__GB5  |           1|     23473|
|7     |mvprod_layer_1__GB6  |           1|      6167|
|8     |mvprod_layer_1__GB7  |           1|      2854|
|9     |mvprod_layer_1__GB8  |           1|      1947|
|10    |mvprod_layer_1__GB9  |           1|     31323|
|11    |mvprod_layer_1__GB10 |           1|      4910|
|12    |mvprod_layer_1__GB11 |           1|     51594|
|13    |mvprod_layer_1__GB12 |           1|     22166|
|14    |mlp__GCB0            |           1|     37852|
|15    |mlp__GCB1            |           1|     12260|
|16    |mlp__GCB2            |           1|     15680|
|17    |mlp__GCB3            |           1|     19048|
|18    |mlp__GCB4            |           1|     21180|
|19    |mlp__GCB5            |           1|      5250|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:57 ; elapsed = 00:03:18 . Memory (MB): peak = 1482.449 ; gain = 1170.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:12:34 ; elapsed = 00:12:59 . Memory (MB): peak = 2031.262 ; gain = 1719.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+----------------+------------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name     | RTL Object                                                                         | Inference      | Size (Depth x Width) | Primitives      | 
+----------------+------------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|L1_no_activ_V_U | gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg  | User Attribute | 32 x 18              | RAM16X1D x 36   | 
|L1_no_activ_V_U | gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg  | User Attribute | 32 x 18              | RAM16X1D x 36   | 
|mlp             | L2_out_V_U/gen_buffer[1].mlp_L2_out_V_memcore_U/mlp_L2_out_V_memcore_ram_U/ram_reg | User Attribute | 16 x 18              | RAM16X1D x 18   | 
|mlp             | L2_out_V_U/gen_buffer[0].mlp_L2_out_V_memcore_U/mlp_L2_out_V_memcore_ram_U/ram_reg | User Attribute | 16 x 18              | RAM16X1D x 18   | 
+----------------+------------------------------------------------------------------------------------+----------------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |mvprod_layer_1__GB0 |           1|      9541|
|2     |mvprod_layer_1__GB1 |           1|      2537|
|3     |mvprod_layer_1__GB2 |           1|      3081|
|4     |mvprod_layer_1__GB3 |           1|      3761|
|5     |mvprod_layer_1__GB4 |           1|      4866|
|6     |mvprod_layer_1__GB5 |           1|     23473|
|7     |mlp__GCB4           |           1|     21180|
|8     |mlp__GCB5           |           1|      5249|
|9     |mlp_GT0             |           1|       270|
|10    |case__4572__GD      |           1|         1|
|11    |case__860__GD       |           1|         1|
|12    |mlp_GT5             |           1|      5452|
|13    |mlp_GT1__1          |           1|      5684|
|14    |mlp_GT2__2          |           1|         3|
|15    |mlp_GT3             |           1|         5|
|16    |mlp_GT4             |           1|         2|
|17    |mlp_GT5__1          |           1|        12|
|18    |mlp_GT6             |           1|        18|
|19    |mlp_GT8             |           1|        36|
|20    |mlp_GT9             |           1|        36|
|21    |mlp_GT10            |           1|        36|
|22    |mlp_GT11            |           1|        36|
|23    |mlp_GT12            |           1|        36|
|24    |mlp_GT13            |           1|        36|
|25    |mlp_GT14            |           1|        36|
|26    |mlp_GT15            |           1|        36|
|27    |mlp_GT16            |           1|        36|
|28    |mlp_GT17            |           1|        36|
|29    |mlp_GT18            |           1|        36|
|30    |mlp_GT19            |           1|        36|
|31    |mlp_GT20            |           1|        36|
|32    |mlp_GT21            |           1|        36|
|33    |mlp_GT22            |           1|        36|
|34    |mlp_GT23            |           1|        36|
|35    |mlp_GT24            |           1|        36|
|36    |mlp_GT25            |           1|        36|
|37    |mlp_GT26            |           1|        36|
|38    |mlp_GT27            |           1|        36|
|39    |mlp_GT28            |           1|        36|
|40    |mlp_GT29            |           1|        36|
|41    |mlp_GT30            |           1|        36|
|42    |mlp_GT31            |           1|        36|
|43    |mlp_GT32            |           1|        36|
|44    |mlp_GT33            |           1|        36|
|45    |mlp_GT34            |           1|        36|
|46    |mlp_GT35            |           1|        36|
|47    |mlp_GT36            |           1|        36|
|48    |mlp_GT37            |           1|        36|
|49    |mlp_GT38            |           1|        36|
|50    |mlp_GT39            |           1|        36|
|51    |mlp_GT40            |           1|        36|
|52    |mlp_GT41            |           1|        36|
|53    |mlp_GT42            |           1|        36|
|54    |mlp_GT43            |           1|        36|
|55    |mlp_GT44            |           1|        36|
|56    |mlp_GT45            |           1|        36|
|57    |mlp_GT46            |           1|        36|
|58    |mlp_GT47            |           1|        36|
|59    |mlp_GT48            |           1|        36|
|60    |mlp_GT49            |           1|        36|
|61    |mlp_GT50            |           1|        36|
|62    |mlp_GT51            |           1|        36|
|63    |mlp_GT52            |           1|        36|
|64    |mlp_GT53            |           1|        36|
|65    |mlp_GT54            |           1|        36|
|66    |mlp_GT55            |           1|        36|
|67    |mlp_GT56            |           1|        36|
|68    |mlp_GT57            |           1|        36|
|69    |mlp_GT58            |           1|        36|
|70    |mlp_GT59            |           1|        36|
|71    |mlp_GT60            |           1|        36|
|72    |mlp_GT61            |           1|        36|
|73    |mlp_GT62            |           1|        36|
|74    |mlp_GT63            |           1|        36|
|75    |mlp_GT64            |           1|        36|
|76    |mlp_GT65            |           1|        36|
|77    |mlp_GT66            |           1|        36|
|78    |mlp_GT67            |           1|        36|
|79    |mlp_GT68            |           1|        36|
|80    |mlp_GT69            |           1|        36|
|81    |mlp_GT70            |           1|        36|
|82    |mlp_GT71            |           1|        36|
|83    |mlp_GT72            |           1|        36|
|84    |mlp_GT73            |           1|        36|
|85    |mlp_GT74            |           1|        36|
|86    |mlp_GT75            |           1|        36|
|87    |mlp_GT76            |           1|        36|
|88    |mlp_GT77            |           1|        36|
|89    |mlp_GT78            |           1|        36|
|90    |mlp_GT79            |           1|        36|
|91    |mlp_GT80            |           1|        36|
|92    |mlp_GT81            |           1|        36|
|93    |mlp_GT82            |           1|        36|
|94    |mlp_GT83            |           1|        36|
|95    |mlp_GT84            |           1|        36|
|96    |mlp_GT85            |           1|        36|
|97    |mlp_GT86            |           1|        36|
|98    |mlp_GT87            |           1|        36|
|99    |mlp_GT88            |           1|        36|
|100   |mlp_GT89            |           1|        36|
|101   |mlp_GT90            |           1|        36|
|102   |mlp_GT91            |           1|        36|
|103   |mlp_GT92            |           1|        36|
|104   |mlp_GT93            |           1|        36|
|105   |mlp_GT94            |           1|        36|
|106   |mlp_GT95            |           1|        36|
|107   |mlp_GT96            |           1|        36|
|108   |mlp_GT97            |           1|        36|
|109   |mlp_GT98            |           1|        36|
|110   |mlp_GT99            |           1|        36|
|111   |mlp_GT100           |           1|        36|
|112   |mlp_GT101           |           1|        36|
|113   |mlp_GT102           |           1|        36|
|114   |mlp_GT103           |           1|        36|
|115   |mlp_GT104           |           1|        36|
|116   |mlp_GT105           |           1|        36|
|117   |mlp_GT106           |           1|        36|
|118   |mlp_GT107           |           1|        36|
|119   |mlp_GT108           |           1|        36|
|120   |mlp_GT109           |           1|        36|
|121   |mlp_GT110           |           1|        36|
|122   |mlp_GT111           |           1|        36|
|123   |mlp_GT112           |           1|        36|
|124   |mlp_GT113           |           1|        36|
|125   |mlp_GT114           |           1|        36|
|126   |mlp_GT115           |           1|        36|
|127   |mlp_GT116           |           1|        36|
|128   |mlp_GT118           |           1|        36|
|129   |mlp_GT119           |           1|        18|
|130   |mlp_GT120           |           1|        36|
|131   |mlp_GT121           |           1|        18|
|132   |mlp_GT122           |           1|        36|
|133   |mlp_GT123           |           1|        18|
|134   |mlp_GT124           |           1|        36|
|135   |mlp_GT125           |           1|        18|
|136   |mlp_GT126           |           1|        36|
|137   |mlp_GT127           |           1|        18|
|138   |mlp_GT128           |           1|        36|
|139   |mlp_GT129           |           1|        18|
|140   |mlp_GT130           |           1|        36|
|141   |mlp_GT131           |           1|        18|
|142   |mlp_GT132           |           1|        36|
|143   |mlp_GT133           |           1|        18|
|144   |mlp_GT134           |           1|        36|
|145   |mlp_GT135           |           1|        18|
|146   |mlp_GT136           |           1|        36|
|147   |mlp_GT137           |           1|        18|
|148   |mlp_GT138           |           1|        36|
|149   |mlp_GT139           |           1|        18|
|150   |mlp_GT140           |           1|        36|
|151   |mlp_GT141           |           1|        18|
|152   |mlp_GT142           |           1|        36|
|153   |mlp_GT143           |           1|        18|
|154   |mlp_GT144           |           1|        36|
|155   |mlp_GT145           |           1|        18|
|156   |mlp_GT146           |           1|        36|
|157   |mlp_GT147           |           1|        18|
|158   |mlp_GT148           |           1|        36|
|159   |mlp_GT149           |           1|        18|
|160   |mlp_GT150           |           1|        36|
|161   |mlp_GT151           |           1|        18|
|162   |mlp_GT152           |           1|        36|
|163   |mlp_GT153           |           1|        18|
|164   |mlp_GT154           |           1|        36|
|165   |mlp_GT155           |           1|        18|
|166   |mlp_GT156           |           1|        36|
|167   |mlp_GT157           |           1|        18|
|168   |mlp_GT158           |           1|        36|
|169   |mlp_GT159           |           1|        18|
|170   |mlp_GT160           |           1|        36|
|171   |mlp_GT161           |           1|        18|
|172   |mlp_GT162           |           1|        36|
|173   |mlp_GT163           |           1|        18|
|174   |mlp_GT164           |           1|        36|
|175   |mlp_GT165           |           1|        18|
|176   |mlp_GT166           |           1|        36|
|177   |mlp_GT167           |           1|        18|
|178   |mlp_GT168           |           1|        36|
|179   |mlp_GT169           |           1|        18|
|180   |mlp_GT170           |           1|        36|
|181   |mlp_GT171           |           1|        18|
|182   |mlp_GT172           |           1|        36|
|183   |mlp_GT173           |           1|        18|
|184   |mlp_GT174           |           1|        36|
|185   |mlp_GT175           |           1|        18|
|186   |mlp_GT176           |           1|        36|
|187   |mlp_GT177           |           1|        18|
|188   |mlp_GT178           |           1|        36|
|189   |mlp_GT179           |           1|        18|
|190   |mlp_GT180           |           1|        36|
|191   |mlp_GT181           |           1|        18|
|192   |mlp_GT182           |           1|        36|
|193   |mlp_GT183           |           1|        18|
|194   |mlp_GT184           |           1|        36|
|195   |mlp_GT185           |           1|        18|
|196   |mlp_GT186           |           1|        36|
|197   |mlp_GT187           |           1|        18|
|198   |mlp_GT188           |           1|        36|
|199   |mlp_GT189           |           1|        18|
|200   |mlp_GT190           |           1|        36|
|201   |mlp_GT191           |           1|        18|
|202   |mlp_GT192           |           1|        36|
|203   |mlp_GT193           |           1|        18|
|204   |mlp_GT194           |           1|        36|
|205   |mlp_GT195           |           1|        18|
|206   |mlp_GT196           |           1|        36|
|207   |mlp_GT197           |           1|        18|
|208   |mlp_GT198           |           1|        36|
|209   |mlp_GT199           |           1|        18|
|210   |mlp_GT200           |           1|        36|
|211   |mlp_GT201           |           1|        18|
|212   |mlp_GT202           |           1|        36|
|213   |mlp_GT203           |           1|        18|
|214   |mlp_GT204           |           1|        36|
|215   |mlp_GT205           |           1|        18|
|216   |mlp_GT206           |           1|        36|
|217   |mlp_GT207           |           1|        18|
|218   |mlp_GT208           |           1|        36|
|219   |mlp_GT209           |           1|        18|
|220   |mlp_GT210           |           1|        36|
|221   |mlp_GT211           |           1|        18|
|222   |mlp_GT212           |           1|        36|
|223   |mlp_GT213           |           1|        18|
|224   |mlp_GT214           |           1|        36|
|225   |mlp_GT215           |           1|        18|
|226   |mlp_GT216           |           1|        36|
|227   |mlp_GT217           |           1|        18|
|228   |mlp_GT218           |           1|        36|
|229   |mlp_GT219           |           1|        18|
|230   |mlp_GT220           |           1|        36|
|231   |mlp_GT221           |           1|        18|
|232   |mlp_GT222           |           1|        36|
|233   |mlp_GT223           |           1|        18|
|234   |mlp_GT224           |           1|        36|
|235   |mlp_GT225           |           1|        18|
|236   |mlp_GT226           |           1|        36|
|237   |mlp_GT227           |           1|        18|
|238   |mlp_GT228           |           1|        36|
|239   |mlp_GT229           |           1|        18|
|240   |mlp_GT230           |           1|        36|
|241   |mlp_GT231           |           1|        18|
|242   |mlp_GT232           |           1|        36|
|243   |mlp_GT233           |           1|        18|
|244   |mlp_GT234           |           1|        36|
|245   |mlp_GT235           |           1|        18|
|246   |mlp_GT236           |           1|        36|
|247   |mlp_GT237           |           1|        18|
|248   |mlp_GT238           |           1|        36|
|249   |mlp_GT239           |           1|        18|
|250   |mlp_GT240           |           1|        36|
|251   |mlp_GT241           |           1|        18|
|252   |mlp_GT242           |           1|        36|
|253   |mlp_GT243           |           1|        18|
|254   |mlp_GT244           |           1|        36|
|255   |mlp_GT245           |           1|        18|
|256   |mlp_GT246           |           1|        36|
|257   |mlp_GT247           |           1|        18|
|258   |mlp_GT248           |           1|        36|
|259   |mlp_GT249           |           1|        18|
|260   |mlp_GT250           |           1|        36|
|261   |mlp_GT251           |           1|        18|
|262   |mlp_GT252           |           1|        36|
|263   |mlp_GT253           |           1|        18|
|264   |mlp_GT254           |           1|        36|
|265   |mlp_GT255           |           1|        18|
|266   |mlp_GT256           |           1|        36|
|267   |mlp_GT257           |           1|        18|
|268   |mlp_GT258           |           1|        36|
|269   |mlp_GT259           |           1|        18|
|270   |mlp_GT260           |           1|        36|
|271   |mlp_GT261           |           1|        18|
|272   |mlp_GT262           |           1|        36|
|273   |mlp_GT263           |           1|        18|
|274   |mlp_GT264           |           1|        36|
|275   |mlp_GT265           |           1|        18|
|276   |mlp_GT266           |           1|        36|
|277   |mlp_GT267           |           1|        18|
|278   |mlp_GT268           |           1|        36|
|279   |mlp_GT269           |           1|        18|
|280   |mlp_GT270           |           1|        36|
|281   |mlp_GT271           |           1|        18|
|282   |mlp_GT272           |           1|        36|
|283   |mlp_GT273           |           1|        18|
|284   |mlp_GT274           |           1|        36|
|285   |mlp_GT275           |           1|        18|
|286   |mlp_GT276           |           1|        36|
|287   |mlp_GT277           |           1|        18|
|288   |mlp_GT278           |           1|        36|
|289   |mlp_GT279           |           1|        18|
|290   |mlp_GT280           |           1|        36|
|291   |mlp_GT285           |           1|        36|
|292   |mlp_GT286           |           1|        18|
|293   |mlp_GT287           |           1|        18|
|294   |mlp_GT288           |           1|        18|
|295   |mlp_GT289           |           1|        18|
|296   |mlp_GT290           |           1|        18|
|297   |mlp_GT291           |           1|        18|
|298   |mlp_GT292           |           1|        18|
|299   |mlp_GT293           |           1|        18|
|300   |mlp_GT294           |           1|        18|
|301   |mlp_GT295           |           1|        18|
|302   |mlp_GT296           |           1|        18|
|303   |mlp_GT297           |           1|        18|
|304   |mlp_GT298           |           1|        18|
|305   |mlp_GT299           |           1|        18|
|306   |mlp_GT300           |           1|        18|
|307   |mlp_GT301           |           1|        18|
|308   |mlp_GT302           |           1|        18|
|309   |mlp_GT303           |           1|        18|
|310   |mlp_GT304           |           1|        18|
|311   |mlp_GT305           |           1|        18|
|312   |mlp_GT306           |           1|        18|
|313   |mlp_GT307           |           1|        18|
|314   |mlp_GT308           |           1|        18|
|315   |mlp_GT309           |           1|        18|
|316   |mlp_GT310           |           1|        18|
|317   |mlp_GT311           |           1|        36|
|318   |mlp_GT312           |           1|        18|
|319   |mlp_GT313           |           1|        18|
|320   |mlp_GT314           |           1|        18|
|321   |mlp_GT315           |           1|        18|
|322   |mlp_GT316           |           1|        18|
|323   |mlp_GT317           |           1|        18|
|324   |mlp_GT318           |           1|        18|
|325   |mlp_GT319           |           1|        18|
|326   |mlp_GT320           |           1|        18|
|327   |mlp_GT321           |           1|        18|
|328   |mlp_GT322           |           1|        18|
|329   |mlp_GT323           |           1|        18|
|330   |mlp_GT324           |           1|        18|
|331   |mlp_GT325           |           1|        18|
|332   |mlp_GT326           |           1|        18|
|333   |mlp_GT327           |           1|        18|
|334   |mlp_GT328           |           1|        18|
|335   |mlp_GT329           |           1|        18|
|336   |mlp_GT330           |           1|        18|
|337   |mlp_GT331           |           1|        18|
|338   |mlp_GT332           |           1|        18|
|339   |mlp_GT333           |           1|        18|
|340   |mlp_GT334           |           1|        18|
|341   |mlp_GT335           |           1|        18|
|342   |mlp_GT336           |           1|        18|
|343   |mlp_GT337           |           1|        36|
|344   |mlp_GT338           |           1|        18|
|345   |mlp_GT339           |           1|        18|
|346   |mlp_GT340           |           1|        18|
|347   |mlp_GT341           |           1|        18|
|348   |mlp_GT342           |           1|        18|
|349   |mlp_GT343           |           1|        18|
|350   |mlp_GT344           |           1|        18|
|351   |mlp_GT345           |           1|        18|
|352   |mlp_GT346           |           1|        18|
|353   |mlp_GT347           |           1|        18|
|354   |mlp_GT348           |           1|        18|
|355   |mlp_GT349           |           1|        18|
|356   |mlp_GT350           |           1|        18|
|357   |mlp_GT351           |           1|        18|
|358   |mlp_GT352           |           1|        18|
|359   |mlp_GT353           |           1|        18|
|360   |mlp_GT354           |           1|        18|
|361   |mlp_GT355           |           1|        18|
|362   |mlp_GT356           |           1|        18|
|363   |mlp_GT357           |           1|        18|
|364   |mlp_GT358           |           1|        18|
|365   |mlp_GT359           |           1|        36|
|366   |mlp_GT360           |           1|        18|
|367   |mlp_GT361           |           1|        18|
|368   |mlp_GT362           |           1|        18|
|369   |mlp_GT363           |           1|        18|
|370   |mlp_GT364           |           1|        18|
|371   |mlp_GT365           |           1|        18|
|372   |mlp_GT366           |           1|        18|
|373   |mlp_GT367           |           1|        18|
|374   |mlp_GT368           |           1|        18|
|375   |mlp_GT369           |           1|        18|
|376   |mlp_GT370           |           1|        18|
|377   |mlp_GT371           |           1|        18|
|378   |mlp_GT372           |           1|        18|
|379   |mlp_GT373           |           1|        18|
|380   |mlp_GT374           |           1|        18|
|381   |mlp_GT375           |           1|        18|
|382   |mlp_GT376           |           1|        18|
|383   |mlp_GT377           |           1|        18|
|384   |mlp_GT378           |           1|        18|
|385   |mlp_GT379           |           1|        18|
|386   |mlp_GT380           |           1|        18|
|387   |mlp_GT381           |           1|        18|
|388   |mlp_GT382           |           1|        18|
|389   |mlp_GT383           |           1|        18|
|390   |mlp_GT384           |           1|        18|
|391   |mlp_GT385           |           1|        36|
|392   |mlp_GT386           |           1|        18|
|393   |mlp_GT387           |           1|        18|
|394   |mlp_GT388           |           1|        18|
|395   |mlp_GT389           |           1|        18|
|396   |mlp_GT390           |           1|        18|
|397   |mlp_GT391           |           1|        18|
|398   |mlp_GT392           |           1|        18|
|399   |mlp_GT393           |           1|        18|
|400   |mlp_GT394           |           1|        18|
|401   |mlp_GT395           |           1|        18|
|402   |mlp_GT396           |           1|        18|
|403   |mlp_GT397           |           1|        18|
|404   |mlp_GT398           |           1|        18|
|405   |mlp_GT399           |           1|        18|
|406   |mlp_GT400           |           1|        18|
|407   |mlp_GT401           |           1|        18|
|408   |mlp_GT402           |           1|        18|
|409   |mlp_GT403           |           1|        18|
|410   |mlp_GT404           |           1|        18|
|411   |mlp_GT405           |           1|        18|
|412   |mlp_GT406           |           1|        18|
|413   |mlp_GT407           |           1|        18|
|414   |mlp_GT408           |           1|        18|
|415   |mlp_GT409           |           1|        18|
|416   |mlp_GT410           |           1|        18|
|417   |mlp_GT411           |           1|        36|
|418   |mlp_GT412           |           1|        36|
|419   |mlp_GT413           |           1|        36|
|420   |mlp_GT414           |           1|        36|
|421   |mlp_GT415           |           1|        36|
|422   |mlp_GT416           |           1|        36|
|423   |mlp_GT417           |           1|        36|
|424   |mlp_GT0__4          |           1|      4858|
|425   |mlp_GT1__3          |           1|     22781|
|426   |mlp_GT2__3          |           1|        18|
|427   |mlp_GT9__1          |           1|        36|
|428   |mlp_GT10__1         |           1|        36|
|429   |mlp_GT11__1         |           1|        36|
|430   |mlp_GT12__1         |           1|        36|
|431   |mlp_GT13__1         |           1|        36|
|432   |mlp_GT14__1         |           1|        36|
|433   |mlp_GT15__1         |           1|        36|
|434   |mlp_GT16__1         |           1|        36|
|435   |mlp_GT17__1         |           1|        36|
|436   |mlp_GT18__1         |           1|        36|
|437   |mlp_GT19__1         |           1|        36|
|438   |mlp_GT20__1         |           1|        36|
|439   |mlp_GT21__1         |           1|        36|
|440   |mlp_GT22__1         |           1|        36|
|441   |mlp_GT23__1         |           1|        36|
|442   |mlp_GT24__1         |           1|        36|
|443   |mlp_GT25__1         |           1|        36|
|444   |mlp_GT26__1         |           1|        36|
|445   |mlp_GT27__1         |           1|        36|
|446   |mlp_GT28__1         |           1|        36|
|447   |mlp_GT29__1         |           1|        36|
|448   |mlp_GT30__1         |           1|        36|
|449   |mlp_GT31__1         |           1|        36|
|450   |mlp_GT32__1         |           1|        36|
|451   |mlp_GT33__1         |           1|        36|
|452   |mlp_GT34__1         |           1|        36|
|453   |mlp_GT35__1         |           1|        36|
|454   |mlp_GT36__1         |           1|        36|
|455   |mlp_GT37__1         |           1|        36|
|456   |mlp_GT38__1         |           1|        36|
|457   |mlp_GT39__1         |           1|        36|
|458   |mlp_GT40__1         |           1|        36|
|459   |mlp_GT41__1         |           1|        36|
|460   |mlp_GT42__1         |           1|        36|
|461   |mlp_GT43__1         |           1|        36|
|462   |mlp_GT44__1         |           1|        36|
|463   |mlp_GT45__1         |           1|        36|
|464   |mlp_GT46__1         |           1|        36|
|465   |mlp_GT47__1         |           1|        36|
|466   |mlp_GT48__1         |           1|        36|
|467   |mlp_GT49__1         |           1|        36|
|468   |mlp_GT50__1         |           1|        36|
|469   |mlp_GT51__1         |           1|        36|
|470   |mlp_GT52__1         |           1|        36|
|471   |mlp_GT53__1         |           1|        36|
|472   |mlp_GT54__1         |           1|        36|
|473   |mlp_GT55__1         |           1|        36|
|474   |mlp_GT56__1         |           1|        36|
|475   |mlp_GT57__1         |           1|        36|
|476   |mlp_GT58__1         |           1|        36|
|477   |mlp_GT59__1         |           1|        36|
|478   |mlp_GT60__1         |           1|        36|
|479   |mlp_GT61__1         |           1|        36|
|480   |mlp_GT62__1         |           1|        36|
|481   |mlp_GT63__1         |           1|        36|
|482   |mlp_GT64__1         |           1|        36|
|483   |mlp_GT65__1         |           1|        36|
|484   |mlp_GT66__1         |           1|        36|
|485   |mlp_GT67__1         |           1|        36|
|486   |mlp_GT68__1         |           1|        36|
|487   |mlp_GT69__1         |           1|        36|
|488   |mlp_GT70__1         |           1|        36|
|489   |mlp_GT71__1         |           1|        36|
|490   |mlp_GT72__1         |           1|        36|
|491   |mlp_GT73__1         |           1|        36|
|492   |mlp_GT74__1         |           1|        36|
|493   |mlp_GT75__1         |           1|        36|
|494   |mlp_GT76__1         |           1|        36|
|495   |mlp_GT77__1         |           1|        36|
|496   |mlp_GT78__1         |           1|        36|
|497   |mlp_GT79__1         |           1|        36|
|498   |mlp_GT80__1         |           1|        36|
|499   |mlp_GT81__1         |           1|        36|
|500   |mlp_GT82__1         |           1|        36|
|501   |mlp_GT83__1         |           1|        36|
|502   |mlp_GT84__1         |           1|        36|
|503   |mlp_GT85__1         |           1|        36|
|504   |mlp_GT86__1         |           1|        36|
|505   |mlp_GT87__1         |           1|        36|
|506   |mlp_GT88__1         |           1|        36|
|507   |mlp_GT89__1         |           1|        36|
|508   |mlp_GT90__1         |           1|        36|
|509   |mlp_GT91__1         |           1|        36|
|510   |mlp_GT92__1         |           1|        36|
|511   |mlp_GT93__1         |           1|        36|
|512   |mlp_GT94__1         |           1|        36|
|513   |mlp_GT95__1         |           1|        36|
|514   |mlp_GT96__1         |           1|        36|
|515   |mlp_GT97__1         |           1|        36|
|516   |mlp_GT98__1         |           1|        36|
|517   |mlp_GT99__1         |           1|        36|
|518   |mlp_GT100__1        |           1|        36|
|519   |mlp_GT101__1        |           1|        36|
|520   |mlp_GT102__1        |           1|        36|
|521   |mlp_GT103__1        |           1|        36|
|522   |mlp_GT104__1        |           1|        36|
|523   |mlp_GT105__1        |           1|        36|
|524   |mlp_GT106__1        |           1|        36|
|525   |mlp_GT107__1        |           1|        36|
|526   |mlp_GT108__1        |           1|        36|
|527   |mlp_GT109__1        |           1|        36|
|528   |mlp_GT110__1        |           1|        36|
|529   |mlp_GT111__1        |           1|        36|
|530   |mlp_GT112__1        |           1|        36|
|531   |mlp_GT113__1        |           1|        36|
|532   |mlp_GT114__1        |           1|        36|
|533   |mlp_GT115__1        |           1|        36|
|534   |mlp_GT116__1        |           1|        36|
|535   |mlp_GT117           |           1|        36|
|536   |mlp_GT118__1        |           1|        36|
|537   |mlp_GT119__1        |           1|        36|
|538   |mlp_GT120__1        |           1|        36|
|539   |mlp_GT121__1        |           1|        36|
|540   |mlp_GT122__1        |           1|        36|
|541   |mlp_GT123__1        |           1|        18|
|542   |mlp_GT124__1        |           1|        36|
|543   |mlp_GT125__1        |           1|        18|
|544   |mlp_GT126__1        |           1|        36|
|545   |mlp_GT127__1        |           1|        18|
|546   |mlp_GT128__1        |           1|        36|
|547   |mlp_GT129__1        |           1|        18|
|548   |mlp_GT130__1        |           1|        36|
|549   |mlp_GT131__1        |           1|        18|
|550   |mlp_GT132__1        |           1|        36|
|551   |mlp_GT133__1        |           1|        18|
|552   |mlp_GT134__1        |           1|        36|
|553   |mlp_GT135__1        |           1|        18|
|554   |mlp_GT136__1        |           1|        36|
|555   |mlp_GT137__1        |           1|        18|
|556   |mlp_GT138__1        |           1|        36|
|557   |mlp_GT139__1        |           1|        18|
|558   |mlp_GT140__1        |           1|        36|
|559   |mlp_GT141__1        |           1|        18|
|560   |mlp_GT142__1        |           1|        36|
|561   |mlp_GT143__1        |           1|        18|
|562   |mlp_GT144__1        |           1|        36|
|563   |mlp_GT145__1        |           1|        18|
|564   |mlp_GT146__1        |           1|        36|
|565   |mlp_GT147__1        |           1|        18|
|566   |mlp_GT148__1        |           1|        36|
|567   |mlp_GT149__1        |           1|        18|
|568   |mlp_GT150__1        |           1|        36|
|569   |mlp_GT151__1        |           1|        36|
|570   |mlp_GT152__1        |           1|        36|
|571   |mlp_GT153__1        |           1|        36|
|572   |mlp_GT154__1        |           1|        36|
|573   |mlp_GT155__1        |           1|        36|
|574   |mlp_GT156__1        |           1|        36|
|575   |mlp_GT157__1        |           1|        36|
|576   |mlp_GT158__1        |           1|        36|
|577   |mlp_GT159__1        |           1|        36|
|578   |mlp_GT160__1        |           1|        36|
|579   |mlp_GT161__1        |           1|        36|
|580   |mlp_GT162__1        |           1|        36|
|581   |mlp_GT163__1        |           1|        36|
|582   |mlp_GT164__1        |           1|        36|
|583   |mlp_GT165__1        |           1|        36|
|584   |mlp_GT166__1        |           1|        36|
|585   |mlp_GT167__1        |           1|        36|
|586   |mlp_GT168__1        |           1|        36|
|587   |mlp_GT169__1        |           1|        36|
|588   |mlp_GT170__1        |           1|        36|
|589   |mlp_GT171__1        |           1|        36|
|590   |mlp_GT172__1        |           1|        36|
|591   |mlp_GT173__1        |           1|        36|
|592   |mlp_GT174__1        |           1|        36|
|593   |mlp_GT175__1        |           1|        36|
|594   |mlp_GT176__1        |           1|        36|
|595   |mlp_GT177__1        |           1|        36|
|596   |mlp_GT178__1        |           1|        36|
|597   |mlp_GT179__1        |           1|        36|
|598   |mlp_GT180__1        |           1|        36|
|599   |mlp_GT181__1        |           1|        36|
|600   |mlp_GT182__1        |           1|        36|
|601   |mlp_GT183__1        |           1|        36|
|602   |mlp_GT184__1        |           1|        36|
|603   |mlp_GT185__1        |           1|        36|
|604   |mlp_GT186__1        |           1|        36|
|605   |mlp_GT187__1        |           1|        36|
|606   |mlp_GT188__1        |           1|        36|
|607   |mlp_GT189__1        |           1|        18|
|608   |partition__325__GD  |           1|        52|
|609   |mlp_GT192__1        |           1|        18|
|610   |mlp_GT193__1        |           1|        18|
|611   |mlp_GT194__1        |           1|        18|
|612   |mlp_GT195__1        |           1|        18|
|613   |mlp_GT196__1        |           1|        18|
|614   |mlp_GT197__1        |           1|        18|
|615   |mlp_GT198__1        |           1|        18|
|616   |mlp_GT199__1        |           1|        18|
|617   |mlp_GT200__1        |           1|        18|
|618   |mlp_GT201__1        |           1|        18|
|619   |mlp_GT202__1        |           1|        18|
|620   |mlp_GT203__1        |           1|        18|
|621   |mlp_GT204__1        |           1|        18|
|622   |mlp_GT205__1        |           1|        18|
|623   |mlp_GT206__1        |           1|        18|
|624   |mlp_GT207__1        |           1|        18|
|625   |mlp_GT208__1        |           1|        18|
|626   |mlp_GT209__1        |           1|        18|
|627   |mlp_GT210__1        |           1|        18|
|628   |mlp_GT211__1        |           1|        18|
|629   |mlp_GT212__1        |           1|        18|
|630   |mlp_GT213__1        |           1|        18|
|631   |mlp_GT214__1        |           1|        18|
|632   |mlp_GT215__1        |           1|        18|
|633   |mlp_GT216__1        |           1|        36|
|634   |mlp_GT217__1        |           1|       946|
|635   |mlp_GT218__1        |           1|        18|
|636   |mlp_GT219__1        |           1|        18|
|637   |mlp_GT220__1        |           1|        18|
|638   |mlp_GT221__1        |           1|        18|
|639   |mlp_GT222__1        |           1|        18|
|640   |mlp_GT223__1        |           1|        18|
|641   |mlp_GT224__1        |           1|        18|
|642   |mlp_GT225__1        |           1|        18|
|643   |mlp_GT226__1        |           1|        18|
|644   |mlp_GT227__1        |           1|        18|
|645   |mlp_GT228__1        |           1|        18|
|646   |mlp_GT229__1        |           1|        18|
|647   |mlp_GT230__1        |           1|        18|
|648   |mlp_GT231__1        |           1|        18|
|649   |mlp_GT232__1        |           1|        18|
|650   |mlp_GT233__1        |           1|        18|
|651   |mlp_GT234__1        |           1|        18|
|652   |mlp_GT235__1        |           1|        18|
|653   |mlp_GT236__1        |           1|        18|
|654   |mlp_GT237__1        |           1|        18|
|655   |mlp_GT238__1        |           1|        18|
|656   |mlp_GT239__1        |           1|        18|
|657   |mlp_GT240__1        |           1|        36|
|658   |mlp_GT241__1        |           1|        18|
|659   |mlp_GT242__1        |           1|        18|
|660   |mlp_GT243__1        |           1|        18|
|661   |mlp_GT244__1        |           1|        18|
|662   |mlp_GT245__1        |           1|        18|
|663   |mlp_GT246__1        |           1|        18|
|664   |mlp_GT247__1        |           1|        18|
|665   |mlp_GT248__1        |           1|        18|
|666   |mlp_GT249__1        |           1|        18|
|667   |mlp_GT250__1        |           1|        18|
|668   |mlp_GT251__1        |           1|        18|
|669   |mlp_GT252__1        |           1|        18|
|670   |mlp_GT253__1        |           1|        18|
|671   |mlp_GT254__1        |           1|        18|
|672   |mlp_GT255__1        |           1|        18|
|673   |mlp_GT256__1        |           1|        18|
|674   |mlp_GT257__1        |           1|        18|
|675   |mlp_GT258__1        |           1|        18|
|676   |mlp_GT259__1        |           1|        18|
|677   |mlp_GT260__1        |           1|        18|
|678   |mlp_GT261__1        |           1|        18|
|679   |mlp_GT262__1        |           1|        18|
|680   |mlp_GT263__1        |           1|        18|
|681   |mlp_GT264__1        |           1|        18|
|682   |mlp_GT265__1        |           1|        18|
|683   |mlp_GT266__1        |           1|        18|
|684   |mlp_GT267__1        |           1|        36|
|685   |mlp_GT268__1        |           1|        18|
|686   |mlp_GT269__1        |           1|        18|
|687   |mlp_GT270__1        |           1|        18|
|688   |mlp_GT271__1        |           1|        18|
|689   |mlp_GT272__1        |           1|        18|
|690   |mlp_GT273__1        |           1|        18|
|691   |mlp_GT274__1        |           1|        18|
|692   |mlp_GT275__1        |           1|        18|
|693   |mlp_GT276__1        |           1|        18|
|694   |mlp_GT277__1        |           1|        18|
|695   |mlp_GT278__1        |           1|        18|
|696   |mlp_GT279__1        |           1|        18|
|697   |mlp_GT280__1        |           1|        18|
|698   |mlp_GT281__1        |           1|        18|
|699   |mlp_GT282           |           1|        18|
|700   |mlp_GT283           |           1|        18|
|701   |mlp_GT284__1        |           1|        18|
|702   |mlp_GT285__1        |           1|        18|
|703   |mlp_GT286__1        |           1|        18|
|704   |mlp_GT287__1        |           1|        18|
|705   |mlp_GT288__1        |           1|        18|
|706   |mlp_GT289__1        |           1|        18|
|707   |mlp_GT290__1        |           1|        18|
|708   |mlp_GT291__1        |           1|        18|
|709   |mlp_GT292__1        |           1|        18|
|710   |mlp_GT293__1        |           1|        36|
|711   |mlp_GT294__1        |           1|        18|
|712   |mlp_GT295__1        |           1|        18|
|713   |mlp_GT296__1        |           1|        18|
|714   |mlp_GT297__1        |           1|        18|
|715   |mlp_GT298__1        |           1|        18|
|716   |mlp_GT299__1        |           1|        18|
|717   |mlp_GT300__1        |           1|        18|
|718   |mlp_GT301__1        |           1|        18|
|719   |mlp_GT302__1        |           1|        18|
|720   |mlp_GT303__1        |           1|        18|
|721   |mlp_GT304__1        |           1|        18|
|722   |mlp_GT305__1        |           1|        18|
|723   |mlp_GT306__1        |           1|        18|
|724   |mlp_GT307__1        |           1|        18|
|725   |mlp_GT308__1        |           1|        18|
|726   |mlp_GT309__1        |           1|        18|
|727   |mlp_GT310__1        |           1|        18|
|728   |mlp_GT311__1        |           1|        18|
|729   |mlp_GT312__1        |           1|        18|
|730   |mlp_GT313__1        |           1|        18|
|731   |mlp_GT314__1        |           1|        18|
|732   |mlp_GT315__1        |           1|        36|
|733   |mlp_GT316__1        |           1|        18|
|734   |mlp_GT317__1        |           1|        36|
|735   |mlp_GT318__1        |           1|        18|
|736   |mlp_GT319__1        |           1|        36|
|737   |mlp_GT320__1        |           1|        18|
|738   |mlp_GT321__1        |           1|        36|
|739   |mlp_GT322__1        |           1|        18|
|740   |mlp_GT323__1        |           1|        36|
|741   |mlp_GT324__1        |           1|        18|
|742   |mlp_GT325__1        |           1|        36|
|743   |mlp_GT326__1        |           1|        18|
|744   |mlp_GT327__1        |           1|        36|
|745   |mlp_GT328__1        |           1|        18|
|746   |mlp_GT329__1        |           1|        36|
|747   |mlp_GT330__1        |           1|        18|
|748   |mlp_GT331__1        |           1|        36|
|749   |mlp_GT332__1        |           1|        18|
|750   |mlp_GT333__1        |           1|        36|
|751   |mlp_GT334__1        |           1|        18|
|752   |mlp_GT335__1        |           1|        36|
|753   |mlp_GT336__1        |           1|        18|
|754   |mlp_GT337__1        |           1|        36|
|755   |mlp_GT338__1        |           1|        18|
|756   |mlp_GT339__1        |           1|        36|
|757   |mlp_GT340__1        |           1|        18|
|758   |mlp_GT341__1        |           1|        36|
|759   |mlp_GT342__1        |           1|        18|
|760   |mlp_GT343__1        |           1|        36|
|761   |mlp_GT344__1        |           1|        18|
|762   |mlp_GT345__1        |           1|        36|
|763   |mlp_GT346__1        |           1|        18|
|764   |mlp_GT347__1        |           1|        36|
|765   |mlp_GT348__1        |           1|        18|
|766   |mlp_GT349__1        |           1|        36|
|767   |mlp_GT350__1        |           1|        18|
|768   |mlp_GT351__1        |           1|        36|
|769   |mlp_GT352__1        |           1|        18|
|770   |mlp_GT353__1        |           1|        36|
|771   |mlp_GT354__1        |           1|        18|
|772   |mlp_GT355__1        |           1|        36|
|773   |mlp_GT356__1        |           1|        18|
|774   |mlp_GT357__1        |           1|        36|
|775   |mlp_GT358__1        |           1|        18|
|776   |mlp_GT359__1        |           1|        36|
|777   |mlp_GT360__1        |           1|        18|
|778   |mlp_GT361__1        |           1|        36|
|779   |mlp_GT362__1        |           1|        18|
|780   |mlp_GT363__1        |           1|        36|
|781   |mlp_GT364__1        |           1|        18|
|782   |mlp_GT365__1        |           1|        18|
|783   |mlp_GT366__1        |           1|        18|
|784   |mlp_GT367__1        |           1|        18|
|785   |mlp_GT368__1        |           1|        18|
|786   |mlp_GT369__1        |           1|        18|
|787   |mlp_GT370__1        |           1|        18|
|788   |mlp_GT371__1        |           1|        18|
|789   |mlp_GT372__1        |           1|        18|
|790   |mlp_GT373__1        |           1|        18|
|791   |mlp_GT374__1        |           1|        18|
|792   |mlp_GT375__1        |           1|        18|
|793   |mlp_GT376__1        |           1|        18|
|794   |mlp_GT377__1        |           1|        18|
|795   |mlp_GT378__1        |           1|        18|
|796   |mlp_GT379__1        |           1|        18|
|797   |mlp_GT380__1        |           1|        36|
|798   |mlp_GT381__1        |           1|        18|
|799   |mlp_GT382__1        |           1|        18|
|800   |mlp_GT383__1        |           1|        18|
|801   |mlp_GT384__1        |           1|        18|
|802   |mlp_GT385__1        |           1|        18|
|803   |mlp_GT386__1        |           1|        18|
|804   |mlp_GT387__1        |           1|        18|
|805   |mlp_GT388__1        |           1|        18|
|806   |mlp_GT389__1        |           1|        18|
|807   |mlp_GT390__1        |           1|        18|
|808   |mlp_GT391__1        |           1|        18|
|809   |mlp_GT392__1        |           1|        18|
|810   |mlp_GT393__1        |           1|        18|
|811   |mlp_GT394__1        |           1|        18|
|812   |mlp_GT395__1        |           1|        18|
|813   |mlp_GT396__1        |           1|        18|
|814   |mlp_GT397__1        |           1|        18|
|815   |mlp_GT398__1        |           1|        18|
|816   |mlp_GT399__1        |           1|        18|
|817   |mlp_GT400__1        |           1|        18|
|818   |mlp_GT401__1        |           1|        18|
|819   |mlp_GT402__1        |           1|        18|
|820   |mlp_GT403__1        |           1|        18|
|821   |mlp_GT404__1        |           1|        18|
|822   |mlp_GT405__1        |           1|        36|
|823   |mlp_GT406__1        |           1|         2|
|824   |mlp_GT415__1        |           1|         2|
|825   |mlp_GT417__1        |           1|        36|
|826   |mlp_GT1__4          |           1|        36|
|827   |mlp_GT2             |           1|        36|
|828   |mlp_GT3__2          |           1|        36|
|829   |mlp_GT4__1          |           1|        36|
|830   |mlp_GT5__2          |           1|        36|
|831   |mlp_GT6__1          |           1|        36|
|832   |mlp_GT7             |           1|        36|
|833   |mlp_GT8__1          |           1|        36|
|834   |mlp_GT9__2          |           1|        36|
|835   |mlp_GT10__2         |           1|        36|
|836   |mlp_GT11__2         |           1|        36|
|837   |mlp_GT12__2         |           1|        36|
|838   |mlp_GT13__2         |           1|        36|
|839   |mlp_GT14__2         |           1|        36|
|840   |mlp_GT15__2         |           1|        36|
|841   |mlp_GT16__2         |           1|        36|
|842   |mlp_GT17__2         |           1|        36|
|843   |mlp_GT18__2         |           1|        36|
|844   |mlp_GT19__2         |           1|        36|
|845   |mlp_GT20__2         |           1|        36|
|846   |mlp_GT21__2         |           1|        36|
|847   |mlp_GT22__2         |           1|        36|
|848   |mlp_GT23__2         |           1|        36|
|849   |mlp_GT24__2         |           1|        36|
|850   |mlp_GT25__2         |           1|         2|
|851   |mlp_GT26__2         |           1|         2|
|852   |mlp_GT27__2         |           1|         3|
|853   |mlp_GT28__2         |           1|         2|
|854   |mlp_GT29__2         |           1|         3|
|855   |mlp_GT30__2         |           1|         2|
|856   |mlp_GT31__2         |           1|         3|
|857   |mlp_GT32__2         |           1|         2|
|858   |mlp_GT33__2         |           1|         3|
|859   |mlp_GT34__2         |           1|         3|
|860   |mlp_GT35__2         |           1|         3|
|861   |mlp_GT36__2         |           1|         3|
|862   |mlp_GT37__2         |           1|         3|
|863   |mlp_GT38__2         |           1|         2|
|864   |mlp_GT39__2         |           1|         3|
|865   |mlp_GT40__2         |           1|         2|
|866   |mlp_GT41__2         |           1|         3|
|867   |mlp_GT42__2         |           1|         3|
|868   |mlp_GT43__2         |           1|         3|
|869   |mlp_GT44__2         |           1|         3|
|870   |mlp_GT45__2         |           1|         2|
|871   |mlp_GT46__2         |           1|         3|
|872   |mlp_GT47__2         |           1|         2|
|873   |mlp_GT48__2         |           1|         3|
|874   |mlp_GT49__2         |           1|         3|
|875   |mlp_GT50__2         |           1|         3|
|876   |mlp_GT51__2         |           1|         3|
|877   |mlp_GT52__2         |           1|         2|
|878   |mlp_GT53__2         |           1|         3|
|879   |mlp_GT54__2         |           1|         2|
|880   |mlp_GT55__2         |           1|         3|
|881   |mlp_GT56__2         |           1|         3|
|882   |mlp_GT57__2         |           1|         3|
|883   |mlp_GT58__2         |           1|         2|
|884   |mlp_GT59__2         |           1|         3|
|885   |mlp_GT60__2         |           1|         3|
|886   |mlp_GT61__2         |           1|         2|
|887   |mlp_GT62__2         |           1|         2|
|888   |mlp_GT63__2         |           1|         2|
|889   |mlp_GT64__2         |           1|         2|
|890   |mlp_GT65__2         |           1|         2|
|891   |mlp_GT66__2         |           1|         2|
|892   |mlp_GT67__2         |           1|         2|
|893   |mlp_GT68__2         |           1|         2|
|894   |mlp_GT69__2         |           1|         2|
|895   |mlp_GT70__2         |           1|         2|
|896   |mlp_GT71__2         |           1|         2|
|897   |mlp_GT72__2         |           1|         2|
|898   |mlp_GT73__2         |           1|         2|
|899   |mlp_GT74__2         |           1|         2|
|900   |mlp_GT75__2         |           1|         2|
|901   |mlp_GT76__2         |           1|         2|
|902   |mlp_GT77__2         |           1|         2|
|903   |mlp_GT78__2         |           1|         2|
|904   |mlp_GT79__2         |           1|         2|
|905   |mlp_GT80__2         |           1|         2|
|906   |mlp_GT81__2         |           1|         2|
|907   |mlp_GT82__2         |           1|         2|
|908   |mlp_GT83__2         |           1|         2|
|909   |mlp_GT84__2         |           1|         2|
|910   |mlp_GT97__2         |           1|         2|
|911   |mlp_GT99__2         |           1|      9628|
|912   |mlp_GT0__6          |           1|      6556|
|913   |add_bias_pre_L1     |           1|     35920|
|914   |mlp_GT2__4          |           1|        54|
|915   |mlp_GT0__8          |           1|     15196|
|916   |mlp_GT1             |           1|       347|
|917   |mlp_GT4__2          |           1|        25|
|918   |mlp_GT0__9          |           1|     43897|
|919   |mlp_GT1__6          |           1|     31398|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_47_reg_3276_reg[1]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_46_reg_3271_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_45_reg_3236_reg[1]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_44_reg_3231_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_49_reg_3321_reg[1]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_48_reg_3316_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_43_reg_3216_reg[1]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_42_reg_3211_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_41_reg_3066_reg[1]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_40_reg_3061_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_47_reg_3276_reg[2]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_46_reg_3271_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_45_reg_3236_reg[2]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_44_reg_3231_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_49_reg_3321_reg[2]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_48_reg_3316_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_43_reg_3216_reg[2]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_42_reg_3211_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_41_reg_3066_reg[2]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_40_reg_3061_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_47_reg_3276_reg[3]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_46_reg_3271_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_45_reg_3236_reg[3]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_44_reg_3231_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_49_reg_3321_reg[3]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_48_reg_3316_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_43_reg_3216_reg[3]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_42_reg_3211_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_41_reg_3066_reg[3]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_40_reg_3061_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_47_reg_3276_reg[4]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_46_reg_3271_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_45_reg_3236_reg[4]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_44_reg_3231_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_49_reg_3321_reg[4]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_48_reg_3316_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_43_reg_3216_reg[4]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_42_reg_3211_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_47_reg_3276_reg[5]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_46_reg_3271_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_45_reg_3236_reg[5]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_44_reg_3231_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_49_reg_3321_reg[5]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_48_reg_3316_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_43_reg_3216_reg[5]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_42_reg_3211_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_47_reg_3276_reg[6]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_46_reg_3271_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_45_reg_3236_reg[6]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_44_reg_3231_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_49_reg_3321_reg[6]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_48_reg_3316_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_43_reg_3216_reg[6]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_42_reg_3211_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_47_reg_3276_reg[7]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_46_reg_3271_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_45_reg_3236_reg[7]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_44_reg_3231_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_43_reg_3216_reg[7]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_42_reg_3211_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_59_reg_3556_reg[1]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_58_reg_3551_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_57_reg_3501_reg[1]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_56_reg_3496_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_61_reg_3617_reg[1]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_60_reg_3612_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_53_reg_3411_reg[1]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_52_reg_3406_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_51_reg_3366_reg[1]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_50_reg_3361_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_55_reg_3456_reg[1]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_54_reg_3451_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_59_reg_3556_reg[2]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_58_reg_3551_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_57_reg_3501_reg[2]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_56_reg_3496_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_61_reg_3617_reg[2]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_60_reg_3612_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_53_reg_3411_reg[2]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_52_reg_3406_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_51_reg_3366_reg[2]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_50_reg_3361_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_55_reg_3456_reg[2]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_54_reg_3451_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_59_reg_3556_reg[3]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_58_reg_3551_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_57_reg_3501_reg[3]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_56_reg_3496_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_61_reg_3617_reg[3]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_60_reg_3612_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_53_reg_3411_reg[3]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_52_reg_3406_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_51_reg_3366_reg[3]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_50_reg_3361_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_55_reg_3456_reg[3]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_54_reg_3451_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_59_reg_3556_reg[4]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_58_reg_3551_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_57_reg_3501_reg[4]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_56_reg_3496_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_61_reg_3617_reg[4]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_60_reg_3612_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_53_reg_3411_reg[4]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_52_reg_3406_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_51_reg_3366_reg[4]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_50_reg_3361_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_55_reg_3456_reg[4]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_54_reg_3451_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_59_reg_3556_reg[5]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_58_reg_3551_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_57_reg_3501_reg[5]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_56_reg_3496_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_61_reg_3617_reg[5]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_60_reg_3612_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_53_reg_3411_reg[5]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_52_reg_3406_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_51_reg_3366_reg[5]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_50_reg_3361_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_55_reg_3456_reg[5]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_54_reg_3451_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_59_reg_3556_reg[6]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_58_reg_3551_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_57_reg_3501_reg[6]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_56_reg_3496_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_61_reg_3617_reg[6]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_60_reg_3612_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_53_reg_3411_reg[6]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_52_reg_3406_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_51_reg_3366_reg[6]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_50_reg_3361_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_55_reg_3456_reg[6]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_54_reg_3451_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_59_reg_3556_reg[7]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_58_reg_3551_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_61_reg_3617_reg[7]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_60_reg_3612_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_51_reg_3366_reg[7]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_50_reg_3361_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_55_reg_3456_reg[7]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_54_reg_3451_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_63_reg_3672_reg[1]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_62_reg_3667_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_63_reg_3672_reg[2]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_62_reg_3667_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_63_reg_3672_reg[3]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_62_reg_3667_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_63_reg_3672_reg[4]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_62_reg_3667_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_63_reg_3672_reg[5]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_62_reg_3667_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_63_reg_3672_reg[6]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_62_reg_3667_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_63_reg_3672_reg[7]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_62_reg_3667_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_63_reg_3672_reg[8]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_62_reg_3667_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_41_reg_3066_reg[4]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_40_reg_3061_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_41_reg_3066_reg[5]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_40_reg_3061_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_57_reg_3501_reg[7]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_56_reg_3496_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_53_reg_3411_reg[7]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_52_reg_3406_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_61_reg_3617_reg[8]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_60_reg_3612_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_41_reg_3066_reg[6]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_40_reg_3061_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_4/mvprod_layer_2_U0/tmp_41_reg_3066_reg[7]' (FDE) to 'i_4/mvprod_layer_2_U0/tmp_40_reg_3061_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_638/mvprod_layer_1_U0/tmp_106_reg_40244_reg[1]' (FDE) to 'i_638/mvprod_layer_1_U0/tmp_107_reg_40249_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_638/mvprod_layer_1_U0/tmp_110_reg_41174_reg[1]' (FDE) to 'i_638/mvprod_layer_1_U0/tmp_111_reg_41179_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_638/mvprod_layer_1_U0/tmp_106_reg_40244_reg[2]' (FDE) to 'i_638/mvprod_layer_1_U0/tmp_107_reg_40249_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_638/mvprod_layer_1_U0/tmp_110_reg_41174_reg[2]' (FDE) to 'i_638/mvprod_layer_1_U0/tmp_111_reg_41179_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_638/mvprod_layer_1_U0/tmp_106_reg_40244_reg[3]' (FDE) to 'i_638/mvprod_layer_1_U0/tmp_107_reg_40249_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_638/mvprod_layer_1_U0/tmp_110_reg_41174_reg[3]' (FDE) to 'i_638/mvprod_layer_1_U0/tmp_111_reg_41179_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_638/mvprod_layer_1_U0/tmp_106_reg_40244_reg[4]' (FDE) to 'i_638/mvprod_layer_1_U0/tmp_107_reg_40249_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_638/mvprod_layer_1_U0/tmp_110_reg_41174_reg[4]' (FDE) to 'i_638/mvprod_layer_1_U0/tmp_111_reg_41179_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_638/mvprod_layer_1_U0/tmp_106_reg_40244_reg[5]' (FDE) to 'i_638/mvprod_layer_1_U0/tmp_107_reg_40249_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_638/mvprod_layer_1_U0/tmp_110_reg_41174_reg[5]' (FDE) to 'i_638/mvprod_layer_1_U0/tmp_111_reg_41179_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_638/mvprod_layer_1_U0/tmp_106_reg_40244_reg[6]' (FDE) to 'i_638/mvprod_layer_1_U0/tmp_107_reg_40249_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_638/mvprod_layer_1_U0/tmp_110_reg_41174_reg[6]' (FDE) to 'i_638/mvprod_layer_1_U0/tmp_111_reg_41179_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_638/mvprod_layer_1_U0/tmp_106_reg_40244_reg[7]' (FDE) to 'i_638/mvprod_layer_1_U0/tmp_107_reg_40249_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_638/mvprod_layer_1_U0/tmp_110_reg_41174_reg[7]' (FDE) to 'i_638/mvprod_layer_1_U0/tmp_111_reg_41179_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:16:08 ; elapsed = 00:16:38 . Memory (MB): peak = 2031.262 ; gain = 1719.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |mvprod_layer_1__GB0 |           1|      9401|
|2     |mvprod_layer_1__GB1 |           1|      2497|
|3     |mvprod_layer_1__GB2 |           1|      3033|
|4     |mvprod_layer_1__GB3 |           1|      3703|
|5     |mvprod_layer_1__GB4 |           1|      4786|
|6     |mvprod_layer_1__GB5 |           1|      6967|
|7     |mlp__GCB4           |           1|     11909|
|8     |mlp__GCB5           |           1|      3672|
|9     |mlp_GT0             |           1|       270|
|10    |case__4572__GD      |           1|         1|
|11    |case__860__GD       |           1|         1|
|12    |mlp_GT5             |           1|      3055|
|13    |mlp_GT1__1          |           1|      3185|
|14    |mlp_GT2__2          |           1|         2|
|15    |mlp_GT3             |           1|         5|
|16    |mlp_GT4             |           1|         4|
|17    |mlp_GT5__1          |           1|        12|
|18    |mlp_GT6             |           1|        18|
|19    |mlp_GT8             |           1|        36|
|20    |mlp_GT9             |           1|        36|
|21    |mlp_GT10            |           1|        36|
|22    |mlp_GT11            |           1|        36|
|23    |mlp_GT12            |           1|        36|
|24    |mlp_GT13            |           1|        36|
|25    |mlp_GT14            |           1|        36|
|26    |mlp_GT15            |           1|        36|
|27    |mlp_GT16            |           1|        36|
|28    |mlp_GT17            |           1|        36|
|29    |mlp_GT18            |           1|        36|
|30    |mlp_GT19            |           1|        36|
|31    |mlp_GT20            |           1|        36|
|32    |mlp_GT21            |           1|        36|
|33    |mlp_GT22            |           1|        36|
|34    |mlp_GT23            |           1|        36|
|35    |mlp_GT24            |           1|        36|
|36    |mlp_GT25            |           1|        36|
|37    |mlp_GT26            |           1|        36|
|38    |mlp_GT27            |           1|        36|
|39    |mlp_GT28            |           1|        36|
|40    |mlp_GT29            |           1|        36|
|41    |mlp_GT30            |           1|        36|
|42    |mlp_GT31            |           1|        36|
|43    |mlp_GT32            |           1|        36|
|44    |mlp_GT33            |           1|        36|
|45    |mlp_GT34            |           1|        36|
|46    |mlp_GT35            |           1|        36|
|47    |mlp_GT36            |           1|        36|
|48    |mlp_GT37            |           1|        36|
|49    |mlp_GT38            |           1|        36|
|50    |mlp_GT39            |           1|        36|
|51    |mlp_GT40            |           1|        36|
|52    |mlp_GT41            |           1|        36|
|53    |mlp_GT42            |           1|        36|
|54    |mlp_GT43            |           1|        36|
|55    |mlp_GT44            |           1|        36|
|56    |mlp_GT45            |           1|        36|
|57    |mlp_GT46            |           1|        36|
|58    |mlp_GT47            |           1|        36|
|59    |mlp_GT48            |           1|        36|
|60    |mlp_GT49            |           1|        36|
|61    |mlp_GT50            |           1|        36|
|62    |mlp_GT51            |           1|        36|
|63    |mlp_GT52            |           1|        36|
|64    |mlp_GT53            |           1|        36|
|65    |mlp_GT54            |           1|        36|
|66    |mlp_GT55            |           1|        36|
|67    |mlp_GT56            |           1|        36|
|68    |mlp_GT57            |           1|        36|
|69    |mlp_GT58            |           1|        36|
|70    |mlp_GT59            |           1|        36|
|71    |mlp_GT60            |           1|        36|
|72    |mlp_GT61            |           1|        36|
|73    |mlp_GT62            |           1|        36|
|74    |mlp_GT63            |           1|        36|
|75    |mlp_GT64            |           1|        36|
|76    |mlp_GT65            |           1|        36|
|77    |mlp_GT66            |           1|        36|
|78    |mlp_GT67            |           1|        36|
|79    |mlp_GT68            |           1|        36|
|80    |mlp_GT69            |           1|        36|
|81    |mlp_GT70            |           1|        36|
|82    |mlp_GT71            |           1|        36|
|83    |mlp_GT72            |           1|        36|
|84    |mlp_GT73            |           1|        36|
|85    |mlp_GT74            |           1|        36|
|86    |mlp_GT75            |           1|        36|
|87    |mlp_GT76            |           1|        36|
|88    |mlp_GT77            |           1|        36|
|89    |mlp_GT78            |           1|        36|
|90    |mlp_GT79            |           1|        36|
|91    |mlp_GT80            |           1|        36|
|92    |mlp_GT81            |           1|        36|
|93    |mlp_GT82            |           1|        36|
|94    |mlp_GT83            |           1|        36|
|95    |mlp_GT84            |           1|        36|
|96    |mlp_GT85            |           1|        36|
|97    |mlp_GT86            |           1|        36|
|98    |mlp_GT87            |           1|        36|
|99    |mlp_GT88            |           1|        36|
|100   |mlp_GT89            |           1|        36|
|101   |mlp_GT90            |           1|        36|
|102   |mlp_GT91            |           1|        36|
|103   |mlp_GT92            |           1|        36|
|104   |mlp_GT93            |           1|        36|
|105   |mlp_GT94            |           1|        36|
|106   |mlp_GT95            |           1|        36|
|107   |mlp_GT96            |           1|        36|
|108   |mlp_GT97            |           1|        36|
|109   |mlp_GT98            |           1|        36|
|110   |mlp_GT99            |           1|        36|
|111   |mlp_GT100           |           1|        36|
|112   |mlp_GT101           |           1|        36|
|113   |mlp_GT102           |           1|        36|
|114   |mlp_GT103           |           1|        36|
|115   |mlp_GT104           |           1|        36|
|116   |mlp_GT105           |           1|        36|
|117   |mlp_GT106           |           1|        36|
|118   |mlp_GT107           |           1|        36|
|119   |mlp_GT108           |           1|        36|
|120   |mlp_GT109           |           1|        36|
|121   |mlp_GT110           |           1|        36|
|122   |mlp_GT111           |           1|        36|
|123   |mlp_GT112           |           1|        36|
|124   |mlp_GT113           |           1|        36|
|125   |mlp_GT114           |           1|        36|
|126   |mlp_GT115           |           1|        36|
|127   |mlp_GT116           |           1|        36|
|128   |mlp_GT118           |           1|        36|
|129   |mlp_GT119           |           1|        18|
|130   |mlp_GT120           |           1|        36|
|131   |mlp_GT121           |           1|        18|
|132   |mlp_GT122           |           1|        36|
|133   |mlp_GT123           |           1|        18|
|134   |mlp_GT124           |           1|        36|
|135   |mlp_GT125           |           1|        18|
|136   |mlp_GT126           |           1|        36|
|137   |mlp_GT127           |           1|        18|
|138   |mlp_GT128           |           1|        36|
|139   |mlp_GT129           |           1|        18|
|140   |mlp_GT130           |           1|        36|
|141   |mlp_GT131           |           1|        18|
|142   |mlp_GT132           |           1|        36|
|143   |mlp_GT133           |           1|        18|
|144   |mlp_GT134           |           1|        36|
|145   |mlp_GT135           |           1|        18|
|146   |mlp_GT136           |           1|        36|
|147   |mlp_GT137           |           1|        18|
|148   |mlp_GT138           |           1|        36|
|149   |mlp_GT139           |           1|        18|
|150   |mlp_GT140           |           1|        36|
|151   |mlp_GT141           |           1|        18|
|152   |mlp_GT142           |           1|        36|
|153   |mlp_GT143           |           1|        18|
|154   |mlp_GT144           |           1|        36|
|155   |mlp_GT145           |           1|        18|
|156   |mlp_GT146           |           1|        36|
|157   |mlp_GT147           |           1|        18|
|158   |mlp_GT148           |           1|        36|
|159   |mlp_GT149           |           1|        18|
|160   |mlp_GT150           |           1|        36|
|161   |mlp_GT151           |           1|        18|
|162   |mlp_GT152           |           1|        36|
|163   |mlp_GT153           |           1|        18|
|164   |mlp_GT154           |           1|        36|
|165   |mlp_GT155           |           1|        18|
|166   |mlp_GT156           |           1|        36|
|167   |mlp_GT157           |           1|        18|
|168   |mlp_GT158           |           1|        36|
|169   |mlp_GT159           |           1|        18|
|170   |mlp_GT160           |           1|        36|
|171   |mlp_GT161           |           1|        18|
|172   |mlp_GT162           |           1|        36|
|173   |mlp_GT163           |           1|        18|
|174   |mlp_GT164           |           1|        36|
|175   |mlp_GT165           |           1|        18|
|176   |mlp_GT166           |           1|        36|
|177   |mlp_GT167           |           1|        18|
|178   |mlp_GT168           |           1|        36|
|179   |mlp_GT169           |           1|        18|
|180   |mlp_GT170           |           1|        36|
|181   |mlp_GT171           |           1|        18|
|182   |mlp_GT172           |           1|        36|
|183   |mlp_GT173           |           1|        18|
|184   |mlp_GT174           |           1|        36|
|185   |mlp_GT175           |           1|        18|
|186   |mlp_GT176           |           1|        36|
|187   |mlp_GT177           |           1|        18|
|188   |mlp_GT178           |           1|        36|
|189   |mlp_GT179           |           1|        18|
|190   |mlp_GT180           |           1|        36|
|191   |mlp_GT181           |           1|        18|
|192   |mlp_GT182           |           1|        36|
|193   |mlp_GT183           |           1|        18|
|194   |mlp_GT184           |           1|        36|
|195   |mlp_GT185           |           1|        18|
|196   |mlp_GT186           |           1|        36|
|197   |mlp_GT187           |           1|        18|
|198   |mlp_GT188           |           1|        36|
|199   |mlp_GT189           |           1|        18|
|200   |mlp_GT190           |           1|        36|
|201   |mlp_GT191           |           1|        18|
|202   |mlp_GT192           |           1|        36|
|203   |mlp_GT193           |           1|        18|
|204   |mlp_GT194           |           1|        36|
|205   |mlp_GT195           |           1|        18|
|206   |mlp_GT196           |           1|        36|
|207   |mlp_GT197           |           1|        18|
|208   |mlp_GT198           |           1|        36|
|209   |mlp_GT199           |           1|        18|
|210   |mlp_GT200           |           1|        36|
|211   |mlp_GT201           |           1|        18|
|212   |mlp_GT202           |           1|        36|
|213   |mlp_GT203           |           1|        18|
|214   |mlp_GT204           |           1|        36|
|215   |mlp_GT205           |           1|        18|
|216   |mlp_GT206           |           1|        36|
|217   |mlp_GT207           |           1|        18|
|218   |mlp_GT208           |           1|        36|
|219   |mlp_GT209           |           1|        18|
|220   |mlp_GT210           |           1|        36|
|221   |mlp_GT211           |           1|        18|
|222   |mlp_GT212           |           1|        36|
|223   |mlp_GT213           |           1|        18|
|224   |mlp_GT214           |           1|        36|
|225   |mlp_GT215           |           1|        18|
|226   |mlp_GT216           |           1|        36|
|227   |mlp_GT217           |           1|        18|
|228   |mlp_GT218           |           1|        36|
|229   |mlp_GT219           |           1|        18|
|230   |mlp_GT220           |           1|        36|
|231   |mlp_GT221           |           1|        18|
|232   |mlp_GT222           |           1|        36|
|233   |mlp_GT223           |           1|        18|
|234   |mlp_GT224           |           1|        36|
|235   |mlp_GT225           |           1|        18|
|236   |mlp_GT226           |           1|        36|
|237   |mlp_GT227           |           1|        18|
|238   |mlp_GT228           |           1|        36|
|239   |mlp_GT229           |           1|        18|
|240   |mlp_GT230           |           1|        36|
|241   |mlp_GT231           |           1|        18|
|242   |mlp_GT232           |           1|        36|
|243   |mlp_GT233           |           1|        18|
|244   |mlp_GT234           |           1|        36|
|245   |mlp_GT235           |           1|        18|
|246   |mlp_GT236           |           1|        36|
|247   |mlp_GT237           |           1|        18|
|248   |mlp_GT238           |           1|        36|
|249   |mlp_GT239           |           1|        18|
|250   |mlp_GT240           |           1|        36|
|251   |mlp_GT241           |           1|        18|
|252   |mlp_GT242           |           1|        36|
|253   |mlp_GT243           |           1|        18|
|254   |mlp_GT244           |           1|        36|
|255   |mlp_GT245           |           1|        18|
|256   |mlp_GT246           |           1|        36|
|257   |mlp_GT247           |           1|        18|
|258   |mlp_GT248           |           1|        36|
|259   |mlp_GT249           |           1|        18|
|260   |mlp_GT250           |           1|        36|
|261   |mlp_GT251           |           1|        18|
|262   |mlp_GT252           |           1|        36|
|263   |mlp_GT253           |           1|        18|
|264   |mlp_GT254           |           1|        36|
|265   |mlp_GT255           |           1|        18|
|266   |mlp_GT256           |           1|        36|
|267   |mlp_GT257           |           1|        18|
|268   |mlp_GT258           |           1|        36|
|269   |mlp_GT259           |           1|        18|
|270   |mlp_GT260           |           1|        36|
|271   |mlp_GT261           |           1|        18|
|272   |mlp_GT262           |           1|        36|
|273   |mlp_GT263           |           1|        18|
|274   |mlp_GT264           |           1|        36|
|275   |mlp_GT265           |           1|        18|
|276   |mlp_GT266           |           1|        36|
|277   |mlp_GT267           |           1|        18|
|278   |mlp_GT268           |           1|        36|
|279   |mlp_GT269           |           1|        18|
|280   |mlp_GT270           |           1|        36|
|281   |mlp_GT271           |           1|        18|
|282   |mlp_GT272           |           1|        36|
|283   |mlp_GT273           |           1|        18|
|284   |mlp_GT274           |           1|        36|
|285   |mlp_GT275           |           1|        18|
|286   |mlp_GT276           |           1|        36|
|287   |mlp_GT277           |           1|        18|
|288   |mlp_GT278           |           1|        36|
|289   |mlp_GT279           |           1|        18|
|290   |mlp_GT280           |           1|        36|
|291   |mlp_GT285           |           1|        36|
|292   |mlp_GT286           |           1|        18|
|293   |mlp_GT287           |           1|        18|
|294   |mlp_GT288           |           1|        18|
|295   |mlp_GT289           |           1|        18|
|296   |mlp_GT290           |           1|        18|
|297   |mlp_GT291           |           1|        18|
|298   |mlp_GT292           |           1|        18|
|299   |mlp_GT293           |           1|        18|
|300   |mlp_GT294           |           1|        18|
|301   |mlp_GT295           |           1|        18|
|302   |mlp_GT296           |           1|        18|
|303   |mlp_GT297           |           1|        18|
|304   |mlp_GT298           |           1|        18|
|305   |mlp_GT299           |           1|        18|
|306   |mlp_GT300           |           1|        18|
|307   |mlp_GT301           |           1|        18|
|308   |mlp_GT302           |           1|        18|
|309   |mlp_GT303           |           1|        18|
|310   |mlp_GT304           |           1|        18|
|311   |mlp_GT305           |           1|        18|
|312   |mlp_GT306           |           1|        18|
|313   |mlp_GT307           |           1|        18|
|314   |mlp_GT308           |           1|        18|
|315   |mlp_GT309           |           1|        18|
|316   |mlp_GT310           |           1|        18|
|317   |mlp_GT311           |           1|        36|
|318   |mlp_GT312           |           1|        18|
|319   |mlp_GT313           |           1|        18|
|320   |mlp_GT314           |           1|        18|
|321   |mlp_GT315           |           1|        18|
|322   |mlp_GT316           |           1|        18|
|323   |mlp_GT317           |           1|        18|
|324   |mlp_GT318           |           1|        18|
|325   |mlp_GT319           |           1|        18|
|326   |mlp_GT320           |           1|        18|
|327   |mlp_GT321           |           1|        18|
|328   |mlp_GT322           |           1|        18|
|329   |mlp_GT323           |           1|        18|
|330   |mlp_GT324           |           1|        18|
|331   |mlp_GT325           |           1|        18|
|332   |mlp_GT326           |           1|        18|
|333   |mlp_GT327           |           1|        18|
|334   |mlp_GT328           |           1|        18|
|335   |mlp_GT329           |           1|        18|
|336   |mlp_GT330           |           1|        18|
|337   |mlp_GT331           |           1|        18|
|338   |mlp_GT332           |           1|        18|
|339   |mlp_GT333           |           1|        18|
|340   |mlp_GT334           |           1|        18|
|341   |mlp_GT335           |           1|        18|
|342   |mlp_GT336           |           1|        18|
|343   |mlp_GT337           |           1|        36|
|344   |mlp_GT338           |           1|        18|
|345   |mlp_GT339           |           1|        18|
|346   |mlp_GT340           |           1|        18|
|347   |mlp_GT341           |           1|        18|
|348   |mlp_GT342           |           1|        18|
|349   |mlp_GT343           |           1|        18|
|350   |mlp_GT344           |           1|        18|
|351   |mlp_GT345           |           1|        18|
|352   |mlp_GT346           |           1|        18|
|353   |mlp_GT347           |           1|        18|
|354   |mlp_GT348           |           1|        18|
|355   |mlp_GT349           |           1|        18|
|356   |mlp_GT350           |           1|        18|
|357   |mlp_GT351           |           1|        18|
|358   |mlp_GT352           |           1|        18|
|359   |mlp_GT353           |           1|        18|
|360   |mlp_GT354           |           1|        18|
|361   |mlp_GT355           |           1|        18|
|362   |mlp_GT356           |           1|        18|
|363   |mlp_GT357           |           1|        18|
|364   |mlp_GT358           |           1|        18|
|365   |mlp_GT359           |           1|        36|
|366   |mlp_GT360           |           1|        18|
|367   |mlp_GT361           |           1|        18|
|368   |mlp_GT362           |           1|        18|
|369   |mlp_GT363           |           1|        18|
|370   |mlp_GT364           |           1|        18|
|371   |mlp_GT365           |           1|        18|
|372   |mlp_GT366           |           1|        18|
|373   |mlp_GT367           |           1|        18|
|374   |mlp_GT368           |           1|        18|
|375   |mlp_GT369           |           1|        18|
|376   |mlp_GT370           |           1|        18|
|377   |mlp_GT371           |           1|        18|
|378   |mlp_GT372           |           1|        18|
|379   |mlp_GT373           |           1|        18|
|380   |mlp_GT374           |           1|        18|
|381   |mlp_GT375           |           1|        18|
|382   |mlp_GT376           |           1|        18|
|383   |mlp_GT377           |           1|        18|
|384   |mlp_GT378           |           1|        18|
|385   |mlp_GT379           |           1|        18|
|386   |mlp_GT380           |           1|        18|
|387   |mlp_GT381           |           1|        18|
|388   |mlp_GT382           |           1|        18|
|389   |mlp_GT383           |           1|        18|
|390   |mlp_GT384           |           1|        18|
|391   |mlp_GT385           |           1|        36|
|392   |mlp_GT386           |           1|        18|
|393   |mlp_GT387           |           1|        18|
|394   |mlp_GT388           |           1|        18|
|395   |mlp_GT389           |           1|        18|
|396   |mlp_GT390           |           1|        18|
|397   |mlp_GT391           |           1|        18|
|398   |mlp_GT392           |           1|        18|
|399   |mlp_GT393           |           1|        18|
|400   |mlp_GT394           |           1|        18|
|401   |mlp_GT395           |           1|        18|
|402   |mlp_GT396           |           1|        18|
|403   |mlp_GT397           |           1|        18|
|404   |mlp_GT398           |           1|        18|
|405   |mlp_GT399           |           1|        18|
|406   |mlp_GT400           |           1|        18|
|407   |mlp_GT401           |           1|        18|
|408   |mlp_GT402           |           1|        18|
|409   |mlp_GT403           |           1|        18|
|410   |mlp_GT404           |           1|        18|
|411   |mlp_GT405           |           1|        18|
|412   |mlp_GT406           |           1|        18|
|413   |mlp_GT407           |           1|        18|
|414   |mlp_GT408           |           1|        18|
|415   |mlp_GT409           |           1|        18|
|416   |mlp_GT410           |           1|        18|
|417   |mlp_GT411           |           1|        36|
|418   |mlp_GT412           |           1|        36|
|419   |mlp_GT413           |           1|        36|
|420   |mlp_GT414           |           1|        36|
|421   |mlp_GT415           |           1|        36|
|422   |mlp_GT416           |           1|        36|
|423   |mlp_GT417           |           1|        36|
|424   |mlp_GT0__4          |           1|      4766|
|425   |mlp_GT1__3          |           1|      7906|
|426   |mlp_GT2__3          |           1|        18|
|427   |mlp_GT9__1          |           1|        36|
|428   |mlp_GT10__1         |           1|        36|
|429   |mlp_GT11__1         |           1|        36|
|430   |mlp_GT12__1         |           1|        36|
|431   |mlp_GT13__1         |           1|        36|
|432   |mlp_GT14__1         |           1|        36|
|433   |mlp_GT15__1         |           1|        36|
|434   |mlp_GT16__1         |           1|        36|
|435   |mlp_GT17__1         |           1|        36|
|436   |mlp_GT18__1         |           1|        36|
|437   |mlp_GT19__1         |           1|        36|
|438   |mlp_GT20__1         |           1|        36|
|439   |mlp_GT21__1         |           1|        36|
|440   |mlp_GT22__1         |           1|        36|
|441   |mlp_GT23__1         |           1|        36|
|442   |mlp_GT24__1         |           1|        36|
|443   |mlp_GT25__1         |           1|        36|
|444   |mlp_GT26__1         |           1|        36|
|445   |mlp_GT27__1         |           1|        36|
|446   |mlp_GT28__1         |           1|        36|
|447   |mlp_GT29__1         |           1|        36|
|448   |mlp_GT30__1         |           1|        36|
|449   |mlp_GT31__1         |           1|        36|
|450   |mlp_GT32__1         |           1|        36|
|451   |mlp_GT33__1         |           1|        36|
|452   |mlp_GT34__1         |           1|        36|
|453   |mlp_GT35__1         |           1|        36|
|454   |mlp_GT36__1         |           1|        36|
|455   |mlp_GT37__1         |           1|        36|
|456   |mlp_GT38__1         |           1|        36|
|457   |mlp_GT39__1         |           1|        36|
|458   |mlp_GT40__1         |           1|        36|
|459   |mlp_GT41__1         |           1|        36|
|460   |mlp_GT42__1         |           1|        36|
|461   |mlp_GT43__1         |           1|        36|
|462   |mlp_GT44__1         |           1|        36|
|463   |mlp_GT45__1         |           1|        36|
|464   |mlp_GT46__1         |           1|        36|
|465   |mlp_GT47__1         |           1|        36|
|466   |mlp_GT48__1         |           1|        36|
|467   |mlp_GT49__1         |           1|        36|
|468   |mlp_GT50__1         |           1|        36|
|469   |mlp_GT51__1         |           1|        36|
|470   |mlp_GT52__1         |           1|        36|
|471   |mlp_GT53__1         |           1|        36|
|472   |mlp_GT54__1         |           1|        36|
|473   |mlp_GT55__1         |           1|        36|
|474   |mlp_GT56__1         |           1|        36|
|475   |mlp_GT57__1         |           1|        36|
|476   |mlp_GT58__1         |           1|        36|
|477   |mlp_GT59__1         |           1|        36|
|478   |mlp_GT60__1         |           1|        36|
|479   |mlp_GT61__1         |           1|        36|
|480   |mlp_GT62__1         |           1|        36|
|481   |mlp_GT63__1         |           1|        36|
|482   |mlp_GT64__1         |           1|        36|
|483   |mlp_GT65__1         |           1|        36|
|484   |mlp_GT66__1         |           1|        36|
|485   |mlp_GT67__1         |           1|        36|
|486   |mlp_GT68__1         |           1|        36|
|487   |mlp_GT69__1         |           1|        36|
|488   |mlp_GT70__1         |           1|        36|
|489   |mlp_GT71__1         |           1|        36|
|490   |mlp_GT72__1         |           1|        36|
|491   |mlp_GT73__1         |           1|        36|
|492   |mlp_GT74__1         |           1|        36|
|493   |mlp_GT75__1         |           1|        36|
|494   |mlp_GT76__1         |           1|        36|
|495   |mlp_GT77__1         |           1|        36|
|496   |mlp_GT78__1         |           1|        36|
|497   |mlp_GT79__1         |           1|        36|
|498   |mlp_GT80__1         |           1|        36|
|499   |mlp_GT81__1         |           1|        36|
|500   |mlp_GT82__1         |           1|        36|
|501   |mlp_GT83__1         |           1|        36|
|502   |mlp_GT84__1         |           1|        36|
|503   |mlp_GT85__1         |           1|        36|
|504   |mlp_GT86__1         |           1|        36|
|505   |mlp_GT87__1         |           1|        36|
|506   |mlp_GT88__1         |           1|        36|
|507   |mlp_GT89__1         |           1|        36|
|508   |mlp_GT90__1         |           1|        36|
|509   |mlp_GT91__1         |           1|        36|
|510   |mlp_GT92__1         |           1|        36|
|511   |mlp_GT93__1         |           1|        36|
|512   |mlp_GT94__1         |           1|        36|
|513   |mlp_GT95__1         |           1|        36|
|514   |mlp_GT96__1         |           1|        36|
|515   |mlp_GT97__1         |           1|        36|
|516   |mlp_GT98__1         |           1|        36|
|517   |mlp_GT99__1         |           1|        36|
|518   |mlp_GT100__1        |           1|        36|
|519   |mlp_GT101__1        |           1|        36|
|520   |mlp_GT102__1        |           1|        36|
|521   |mlp_GT103__1        |           1|        36|
|522   |mlp_GT104__1        |           1|        36|
|523   |mlp_GT105__1        |           1|        36|
|524   |mlp_GT106__1        |           1|        36|
|525   |mlp_GT107__1        |           1|        36|
|526   |mlp_GT108__1        |           1|        36|
|527   |mlp_GT109__1        |           1|        36|
|528   |mlp_GT110__1        |           1|        36|
|529   |mlp_GT111__1        |           1|        36|
|530   |mlp_GT112__1        |           1|        36|
|531   |mlp_GT113__1        |           1|        36|
|532   |mlp_GT114__1        |           1|        36|
|533   |mlp_GT115__1        |           1|        36|
|534   |mlp_GT116__1        |           1|        36|
|535   |mlp_GT117           |           1|        36|
|536   |mlp_GT118__1        |           1|        36|
|537   |mlp_GT119__1        |           1|        36|
|538   |mlp_GT120__1        |           1|        36|
|539   |mlp_GT121__1        |           1|        36|
|540   |mlp_GT122__1        |           1|        36|
|541   |mlp_GT123__1        |           1|        18|
|542   |mlp_GT124__1        |           1|        36|
|543   |mlp_GT125__1        |           1|        18|
|544   |mlp_GT126__1        |           1|        36|
|545   |mlp_GT127__1        |           1|        18|
|546   |mlp_GT128__1        |           1|        36|
|547   |mlp_GT129__1        |           1|        18|
|548   |mlp_GT130__1        |           1|        36|
|549   |mlp_GT131__1        |           1|        18|
|550   |mlp_GT132__1        |           1|        36|
|551   |mlp_GT133__1        |           1|        18|
|552   |mlp_GT134__1        |           1|        36|
|553   |mlp_GT135__1        |           1|        18|
|554   |mlp_GT136__1        |           1|        36|
|555   |mlp_GT137__1        |           1|        18|
|556   |mlp_GT138__1        |           1|        36|
|557   |mlp_GT139__1        |           1|        18|
|558   |mlp_GT140__1        |           1|        36|
|559   |mlp_GT141__1        |           1|        18|
|560   |mlp_GT142__1        |           1|        36|
|561   |mlp_GT143__1        |           1|        18|
|562   |mlp_GT144__1        |           1|        36|
|563   |mlp_GT145__1        |           1|        18|
|564   |mlp_GT146__1        |           1|        36|
|565   |mlp_GT147__1        |           1|        18|
|566   |mlp_GT148__1        |           1|        36|
|567   |mlp_GT149__1        |           1|        18|
|568   |mlp_GT150__1        |           1|        36|
|569   |mlp_GT151__1        |           1|        36|
|570   |mlp_GT152__1        |           1|        36|
|571   |mlp_GT153__1        |           1|        36|
|572   |mlp_GT154__1        |           1|        36|
|573   |mlp_GT155__1        |           1|        36|
|574   |mlp_GT156__1        |           1|        36|
|575   |mlp_GT157__1        |           1|        36|
|576   |mlp_GT158__1        |           1|        36|
|577   |mlp_GT159__1        |           1|        36|
|578   |mlp_GT160__1        |           1|        36|
|579   |mlp_GT161__1        |           1|        36|
|580   |mlp_GT162__1        |           1|        36|
|581   |mlp_GT163__1        |           1|        36|
|582   |mlp_GT164__1        |           1|        36|
|583   |mlp_GT165__1        |           1|        36|
|584   |mlp_GT166__1        |           1|        36|
|585   |mlp_GT167__1        |           1|        36|
|586   |mlp_GT168__1        |           1|        36|
|587   |mlp_GT169__1        |           1|        36|
|588   |mlp_GT170__1        |           1|        36|
|589   |mlp_GT171__1        |           1|        36|
|590   |mlp_GT172__1        |           1|        36|
|591   |mlp_GT173__1        |           1|        36|
|592   |mlp_GT174__1        |           1|        36|
|593   |mlp_GT175__1        |           1|        36|
|594   |mlp_GT176__1        |           1|        36|
|595   |mlp_GT177__1        |           1|        36|
|596   |mlp_GT178__1        |           1|        36|
|597   |mlp_GT179__1        |           1|        36|
|598   |mlp_GT180__1        |           1|        36|
|599   |mlp_GT181__1        |           1|        36|
|600   |mlp_GT182__1        |           1|        36|
|601   |mlp_GT183__1        |           1|        36|
|602   |mlp_GT184__1        |           1|        36|
|603   |mlp_GT185__1        |           1|        36|
|604   |mlp_GT186__1        |           1|        36|
|605   |mlp_GT187__1        |           1|        36|
|606   |mlp_GT188__1        |           1|        36|
|607   |mlp_GT189__1        |           1|        18|
|608   |partition__325__GD  |           1|        48|
|609   |mlp_GT192__1        |           1|        18|
|610   |mlp_GT193__1        |           1|        18|
|611   |mlp_GT194__1        |           1|        18|
|612   |mlp_GT195__1        |           1|        18|
|613   |mlp_GT196__1        |           1|        18|
|614   |mlp_GT197__1        |           1|        18|
|615   |mlp_GT198__1        |           1|        18|
|616   |mlp_GT199__1        |           1|        18|
|617   |mlp_GT200__1        |           1|        18|
|618   |mlp_GT201__1        |           1|        18|
|619   |mlp_GT202__1        |           1|        18|
|620   |mlp_GT203__1        |           1|        18|
|621   |mlp_GT204__1        |           1|        18|
|622   |mlp_GT205__1        |           1|        18|
|623   |mlp_GT206__1        |           1|        18|
|624   |mlp_GT207__1        |           1|        18|
|625   |mlp_GT208__1        |           1|        18|
|626   |mlp_GT209__1        |           1|        18|
|627   |mlp_GT210__1        |           1|        18|
|628   |mlp_GT211__1        |           1|        18|
|629   |mlp_GT212__1        |           1|        18|
|630   |mlp_GT213__1        |           1|        18|
|631   |mlp_GT214__1        |           1|        18|
|632   |mlp_GT215__1        |           1|        18|
|633   |mlp_GT216__1        |           1|        36|
|634   |mlp_GT217__1        |           1|       923|
|635   |mlp_GT218__1        |           1|        18|
|636   |mlp_GT219__1        |           1|        18|
|637   |mlp_GT220__1        |           1|        18|
|638   |mlp_GT221__1        |           1|        18|
|639   |mlp_GT222__1        |           1|        18|
|640   |mlp_GT223__1        |           1|        18|
|641   |mlp_GT224__1        |           1|        18|
|642   |mlp_GT225__1        |           1|        18|
|643   |mlp_GT226__1        |           1|        18|
|644   |mlp_GT227__1        |           1|        18|
|645   |mlp_GT228__1        |           1|        18|
|646   |mlp_GT229__1        |           1|        18|
|647   |mlp_GT230__1        |           1|        18|
|648   |mlp_GT231__1        |           1|        18|
|649   |mlp_GT232__1        |           1|        18|
|650   |mlp_GT233__1        |           1|        18|
|651   |mlp_GT234__1        |           1|        18|
|652   |mlp_GT235__1        |           1|        18|
|653   |mlp_GT236__1        |           1|        18|
|654   |mlp_GT237__1        |           1|        18|
|655   |mlp_GT238__1        |           1|        18|
|656   |mlp_GT239__1        |           1|        18|
|657   |mlp_GT240__1        |           1|        36|
|658   |mlp_GT241__1        |           1|        18|
|659   |mlp_GT242__1        |           1|        18|
|660   |mlp_GT243__1        |           1|        18|
|661   |mlp_GT244__1        |           1|        18|
|662   |mlp_GT245__1        |           1|        18|
|663   |mlp_GT246__1        |           1|        18|
|664   |mlp_GT247__1        |           1|        18|
|665   |mlp_GT248__1        |           1|        18|
|666   |mlp_GT249__1        |           1|        18|
|667   |mlp_GT250__1        |           1|        18|
|668   |mlp_GT251__1        |           1|        18|
|669   |mlp_GT252__1        |           1|        18|
|670   |mlp_GT253__1        |           1|        18|
|671   |mlp_GT254__1        |           1|        18|
|672   |mlp_GT255__1        |           1|        18|
|673   |mlp_GT256__1        |           1|        18|
|674   |mlp_GT257__1        |           1|        18|
|675   |mlp_GT258__1        |           1|        18|
|676   |mlp_GT259__1        |           1|        18|
|677   |mlp_GT260__1        |           1|        18|
|678   |mlp_GT261__1        |           1|        18|
|679   |mlp_GT262__1        |           1|        18|
|680   |mlp_GT263__1        |           1|        18|
|681   |mlp_GT264__1        |           1|        18|
|682   |mlp_GT265__1        |           1|        18|
|683   |mlp_GT266__1        |           1|        18|
|684   |mlp_GT267__1        |           1|        36|
|685   |mlp_GT268__1        |           1|        18|
|686   |mlp_GT269__1        |           1|        18|
|687   |mlp_GT270__1        |           1|        18|
|688   |mlp_GT271__1        |           1|        18|
|689   |mlp_GT272__1        |           1|        18|
|690   |mlp_GT273__1        |           1|        18|
|691   |mlp_GT274__1        |           1|        18|
|692   |mlp_GT275__1        |           1|        18|
|693   |mlp_GT276__1        |           1|        18|
|694   |mlp_GT277__1        |           1|        18|
|695   |mlp_GT278__1        |           1|        18|
|696   |mlp_GT279__1        |           1|        18|
|697   |mlp_GT280__1        |           1|        18|
|698   |mlp_GT281__1        |           1|        18|
|699   |mlp_GT282           |           1|        18|
|700   |mlp_GT283           |           1|        18|
|701   |mlp_GT284__1        |           1|        18|
|702   |mlp_GT285__1        |           1|        18|
|703   |mlp_GT286__1        |           1|        18|
|704   |mlp_GT287__1        |           1|        18|
|705   |mlp_GT288__1        |           1|        18|
|706   |mlp_GT289__1        |           1|        18|
|707   |mlp_GT290__1        |           1|        18|
|708   |mlp_GT291__1        |           1|        18|
|709   |mlp_GT292__1        |           1|        18|
|710   |mlp_GT293__1        |           1|        36|
|711   |mlp_GT294__1        |           1|        18|
|712   |mlp_GT295__1        |           1|        18|
|713   |mlp_GT296__1        |           1|        18|
|714   |mlp_GT297__1        |           1|        18|
|715   |mlp_GT298__1        |           1|        18|
|716   |mlp_GT299__1        |           1|        18|
|717   |mlp_GT300__1        |           1|        18|
|718   |mlp_GT301__1        |           1|        18|
|719   |mlp_GT302__1        |           1|        18|
|720   |mlp_GT303__1        |           1|        18|
|721   |mlp_GT304__1        |           1|        18|
|722   |mlp_GT305__1        |           1|        18|
|723   |mlp_GT306__1        |           1|        18|
|724   |mlp_GT307__1        |           1|        18|
|725   |mlp_GT308__1        |           1|        18|
|726   |mlp_GT309__1        |           1|        18|
|727   |mlp_GT310__1        |           1|        18|
|728   |mlp_GT311__1        |           1|        18|
|729   |mlp_GT312__1        |           1|        18|
|730   |mlp_GT313__1        |           1|        18|
|731   |mlp_GT314__1        |           1|        18|
|732   |mlp_GT315__1        |           1|        36|
|733   |mlp_GT316__1        |           1|        18|
|734   |mlp_GT317__1        |           1|        36|
|735   |mlp_GT318__1        |           1|        18|
|736   |mlp_GT319__1        |           1|        36|
|737   |mlp_GT320__1        |           1|        18|
|738   |mlp_GT321__1        |           1|        36|
|739   |mlp_GT322__1        |           1|        18|
|740   |mlp_GT323__1        |           1|        36|
|741   |mlp_GT324__1        |           1|        18|
|742   |mlp_GT325__1        |           1|        36|
|743   |mlp_GT326__1        |           1|        18|
|744   |mlp_GT327__1        |           1|        36|
|745   |mlp_GT328__1        |           1|        18|
|746   |mlp_GT329__1        |           1|        36|
|747   |mlp_GT330__1        |           1|        18|
|748   |mlp_GT331__1        |           1|        36|
|749   |mlp_GT332__1        |           1|        18|
|750   |mlp_GT333__1        |           1|        36|
|751   |mlp_GT334__1        |           1|        18|
|752   |mlp_GT335__1        |           1|        36|
|753   |mlp_GT336__1        |           1|        18|
|754   |mlp_GT337__1        |           1|        36|
|755   |mlp_GT338__1        |           1|        18|
|756   |mlp_GT339__1        |           1|        36|
|757   |mlp_GT340__1        |           1|        18|
|758   |mlp_GT341__1        |           1|        36|
|759   |mlp_GT342__1        |           1|        18|
|760   |mlp_GT343__1        |           1|        36|
|761   |mlp_GT344__1        |           1|        18|
|762   |mlp_GT345__1        |           1|        36|
|763   |mlp_GT346__1        |           1|        18|
|764   |mlp_GT347__1        |           1|        36|
|765   |mlp_GT348__1        |           1|        18|
|766   |mlp_GT349__1        |           1|        36|
|767   |mlp_GT350__1        |           1|        18|
|768   |mlp_GT351__1        |           1|        36|
|769   |mlp_GT352__1        |           1|        18|
|770   |mlp_GT353__1        |           1|        36|
|771   |mlp_GT354__1        |           1|        18|
|772   |mlp_GT355__1        |           1|        36|
|773   |mlp_GT356__1        |           1|        18|
|774   |mlp_GT357__1        |           1|        36|
|775   |mlp_GT358__1        |           1|        18|
|776   |mlp_GT359__1        |           1|        36|
|777   |mlp_GT360__1        |           1|        18|
|778   |mlp_GT361__1        |           1|        36|
|779   |mlp_GT362__1        |           1|        18|
|780   |mlp_GT363__1        |           1|        36|
|781   |mlp_GT364__1        |           1|        18|
|782   |mlp_GT365__1        |           1|        18|
|783   |mlp_GT366__1        |           1|        18|
|784   |mlp_GT367__1        |           1|        18|
|785   |mlp_GT368__1        |           1|        18|
|786   |mlp_GT369__1        |           1|        18|
|787   |mlp_GT370__1        |           1|        18|
|788   |mlp_GT371__1        |           1|        18|
|789   |mlp_GT372__1        |           1|        18|
|790   |mlp_GT373__1        |           1|        18|
|791   |mlp_GT374__1        |           1|        18|
|792   |mlp_GT375__1        |           1|        18|
|793   |mlp_GT376__1        |           1|        18|
|794   |mlp_GT377__1        |           1|        18|
|795   |mlp_GT378__1        |           1|        18|
|796   |mlp_GT379__1        |           1|        18|
|797   |mlp_GT380__1        |           1|        36|
|798   |mlp_GT381__1        |           1|        18|
|799   |mlp_GT382__1        |           1|        18|
|800   |mlp_GT383__1        |           1|        18|
|801   |mlp_GT384__1        |           1|        18|
|802   |mlp_GT385__1        |           1|        18|
|803   |mlp_GT386__1        |           1|        18|
|804   |mlp_GT387__1        |           1|        18|
|805   |mlp_GT388__1        |           1|        18|
|806   |mlp_GT389__1        |           1|        18|
|807   |mlp_GT390__1        |           1|        18|
|808   |mlp_GT391__1        |           1|        18|
|809   |mlp_GT392__1        |           1|        18|
|810   |mlp_GT393__1        |           1|        18|
|811   |mlp_GT394__1        |           1|        18|
|812   |mlp_GT395__1        |           1|        18|
|813   |mlp_GT396__1        |           1|        18|
|814   |mlp_GT397__1        |           1|        18|
|815   |mlp_GT398__1        |           1|        18|
|816   |mlp_GT399__1        |           1|        18|
|817   |mlp_GT400__1        |           1|        18|
|818   |mlp_GT401__1        |           1|        18|
|819   |mlp_GT402__1        |           1|        18|
|820   |mlp_GT403__1        |           1|        18|
|821   |mlp_GT404__1        |           1|        18|
|822   |mlp_GT405__1        |           1|        36|
|823   |mlp_GT406__1        |           1|         2|
|824   |mlp_GT415__1        |           1|         2|
|825   |mlp_GT417__1        |           1|        36|
|826   |mlp_GT1__4          |           1|        36|
|827   |mlp_GT2             |           1|        36|
|828   |mlp_GT3__2          |           1|        36|
|829   |mlp_GT4__1          |           1|        36|
|830   |mlp_GT5__2          |           1|        36|
|831   |mlp_GT6__1          |           1|        36|
|832   |mlp_GT7             |           1|        36|
|833   |mlp_GT8__1          |           1|        36|
|834   |mlp_GT9__2          |           1|        36|
|835   |mlp_GT10__2         |           1|        36|
|836   |mlp_GT11__2         |           1|        36|
|837   |mlp_GT12__2         |           1|        36|
|838   |mlp_GT13__2         |           1|        36|
|839   |mlp_GT14__2         |           1|        36|
|840   |mlp_GT15__2         |           1|        36|
|841   |mlp_GT16__2         |           1|        36|
|842   |mlp_GT17__2         |           1|        36|
|843   |mlp_GT18__2         |           1|        36|
|844   |mlp_GT19__2         |           1|        36|
|845   |mlp_GT20__2         |           1|        36|
|846   |mlp_GT21__2         |           1|        36|
|847   |mlp_GT22__2         |           1|        36|
|848   |mlp_GT23__2         |           1|        36|
|849   |mlp_GT24__2         |           1|        36|
|850   |mlp_GT25__2         |           1|         2|
|851   |mlp_GT26__2         |           1|         2|
|852   |mlp_GT27__2         |           1|         2|
|853   |mlp_GT28__2         |           1|         2|
|854   |mlp_GT29__2         |           1|         2|
|855   |mlp_GT30__2         |           1|         2|
|856   |mlp_GT31__2         |           1|         2|
|857   |mlp_GT32__2         |           1|         2|
|858   |mlp_GT33__2         |           1|         2|
|859   |mlp_GT34__2         |           1|         2|
|860   |mlp_GT35__2         |           1|         2|
|861   |mlp_GT36__2         |           1|         2|
|862   |mlp_GT37__2         |           1|         2|
|863   |mlp_GT38__2         |           1|         2|
|864   |mlp_GT39__2         |           1|         2|
|865   |mlp_GT40__2         |           1|         2|
|866   |mlp_GT41__2         |           1|         2|
|867   |mlp_GT42__2         |           1|         2|
|868   |mlp_GT43__2         |           1|         2|
|869   |mlp_GT44__2         |           1|         2|
|870   |mlp_GT45__2         |           1|         2|
|871   |mlp_GT46__2         |           1|         2|
|872   |mlp_GT47__2         |           1|         2|
|873   |mlp_GT48__2         |           1|         2|
|874   |mlp_GT49__2         |           1|         2|
|875   |mlp_GT50__2         |           1|         2|
|876   |mlp_GT51__2         |           1|         2|
|877   |mlp_GT52__2         |           1|         2|
|878   |mlp_GT53__2         |           1|         2|
|879   |mlp_GT54__2         |           1|         2|
|880   |mlp_GT55__2         |           1|         2|
|881   |mlp_GT56__2         |           1|         2|
|882   |mlp_GT57__2         |           1|         2|
|883   |mlp_GT58__2         |           1|         2|
|884   |mlp_GT59__2         |           1|         2|
|885   |mlp_GT60__2         |           1|         2|
|886   |mlp_GT61__2         |           1|         4|
|887   |mlp_GT62__2         |           1|         4|
|888   |mlp_GT63__2         |           1|         4|
|889   |mlp_GT64__2         |           1|         4|
|890   |mlp_GT65__2         |           1|         4|
|891   |mlp_GT66__2         |           1|         4|
|892   |mlp_GT67__2         |           1|         4|
|893   |mlp_GT68__2         |           1|         4|
|894   |mlp_GT69__2         |           1|         4|
|895   |mlp_GT70__2         |           1|         4|
|896   |mlp_GT71__2         |           1|         4|
|897   |mlp_GT72__2         |           1|         4|
|898   |mlp_GT73__2         |           1|         4|
|899   |mlp_GT74__2         |           1|         4|
|900   |mlp_GT75__2         |           1|         4|
|901   |mlp_GT76__2         |           1|         4|
|902   |mlp_GT77__2         |           1|         4|
|903   |mlp_GT78__2         |           1|         4|
|904   |mlp_GT79__2         |           1|         4|
|905   |mlp_GT80__2         |           1|         4|
|906   |mlp_GT81__2         |           1|         4|
|907   |mlp_GT82__2         |           1|         4|
|908   |mlp_GT83__2         |           1|         4|
|909   |mlp_GT84__2         |           1|         4|
|910   |mlp_GT97__2         |           1|         4|
|911   |mlp_GT99__2         |           1|      5395|
|912   |mlp_GT0__6          |           1|      6362|
|913   |add_bias_pre_L1     |           1|     21381|
|914   |mlp_GT2__4          |           1|        55|
|915   |mlp_GT0__8          |           1|      8515|
|916   |mlp_GT1             |           1|       347|
|917   |mlp_GT4__2          |           1|        25|
|918   |mlp_GT0__9          |           1|     10318|
|919   |mlp_GT1__6          |           1|      8448|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[4] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[3] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[6] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[5] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[2] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[26] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[7] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[8] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_enable_reg_pp0_iter1_reg /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_enable_reg_pp0_iter1_reg /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[2] /R and its slack: 214748368
INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance mvprod_layer_1_U0/ap_enable_reg_pp0_iter1_reg with forward move, found 2 loads out of which
2 loads can have forward move
      Retimed registers names:
            mvprod_layer_1_U0/ap_enable_reg_pp0_iter1_reg_fret
            mvprod_layer_1_U0/ap_enable_reg_pp0_iter1_reg_fret__0

INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mvprod_layer_1_U0/tmp_91_reg_34979_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mvprod_layer_1_U0/tmp_92_reg_37154_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mvprod_layer_1_U0/tmp_90_reg_34974_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mvprod_layer_1_U0/tmp_108_reg_40709_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mvprod_layer_1_U0/tmp_100_reg_38819_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mvprod_layer_1_U0/tmp_96_reg_37829_reg[0] )
WARNING: [Synth 8-3332] Sequential element (mvprod_layer_1_U0/tmp_91_reg_34979_reg[0]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (mvprod_layer_1_U0/tmp_108_reg_40709_reg[0]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (mvprod_layer_1_U0/tmp_92_reg_37154_reg[0]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (mvprod_layer_1_U0/tmp_96_reg_37829_reg[0]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (mvprod_layer_1_U0/tmp_100_reg_38819_reg[0]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (mvprod_layer_1_U0/tmp_90_reg_34974_reg[0]) is unused and will be removed from module mlp.
INFO: [Synth 8-6064] Net \sigmoid_activation_L_1_U0/grp_fu_380_p3 [17] is driving 168 big block pins (URAM, BRAM and DSP loads). Created 17 replicas of its driver. 
INFO: [Synth 8-6064] Net grp_fu_348_p3_inferredn_0_10148 is driving 182 big block pins (URAM, BRAM and DSP loads). Created 19 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:16:57 ; elapsed = 00:17:41 . Memory (MB): peak = 2031.262 ; gain = 1719.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:17:21 ; elapsed = 00:18:05 . Memory (MB): peak = 2031.262 ; gain = 1719.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:18:06 ; elapsed = 00:18:50 . Memory (MB): peak = 2031.262 ; gain = 1719.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:18:07 ; elapsed = 00:18:51 . Memory (MB): peak = 2031.262 ; gain = 1719.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:18:42 ; elapsed = 00:19:26 . Memory (MB): peak = 2031.262 ; gain = 1719.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:18:42 ; elapsed = 00:19:27 . Memory (MB): peak = 2031.262 ; gain = 1719.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|mlp         | mvprod_layer_1_U0/p_Val2_16_309_reg_44829_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_308_reg_44824_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_307_reg_44819_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_306_reg_44814_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_305_reg_44809_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_304_reg_44804_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_303_reg_44799_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_299_reg_44614_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_298_reg_44609_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_393_reg_46088_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_392_reg_46083_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_391_reg_46078_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_390_reg_46073_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_389_reg_46068_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_388_reg_46063_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_387_reg_46058_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_386_reg_46053_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_385_reg_46048_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_292_reg_44579_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_291_reg_44574_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_290_reg_44569_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_289_reg_44564_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_283_reg_44369_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_282_reg_44364_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_344_reg_45334_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_343_reg_45329_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_342_reg_45324_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_341_reg_45319_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_340_reg_45314_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_337_reg_45299_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_336_reg_45294_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_335_reg_45289_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_277_reg_44339_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_272_reg_44314_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_271_reg_44309_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_270_reg_44139_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_269_reg_44134_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_268_reg_44129_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_267_reg_44124_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_266_reg_44119_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_265_reg_44114_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_329_reg_45094_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_326_reg_45079_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_325_reg_45074_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_324_reg_45069_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_323_reg_45064_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_320_reg_45049_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_319_reg_45044_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_318_reg_44874_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_317_reg_44869_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_316_reg_44864_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_315_reg_44859_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_314_reg_44854_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_313_reg_44849_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_262_reg_44099_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_261_reg_44094_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_250_reg_43874_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_234_reg_43629_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_233_reg_43624_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_232_reg_43619_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_382_reg_45868_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_381_reg_45863_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_377_reg_45843_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_376_reg_45838_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_375_reg_45833_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_374_reg_45828_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_373_reg_45823_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_372_reg_45818_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_371_reg_45813_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_370_reg_45808_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_231_reg_43614_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_230_reg_43609_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_260_reg_44089_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_259_reg_44084_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_258_reg_44079_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_264_reg_44109_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_263_reg_44104_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_322_reg_45059_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_321_reg_45054_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_328_reg_45089_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_327_reg_45084_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_276_reg_44334_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_275_reg_44329_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_274_reg_44324_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_273_reg_44319_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_339_reg_45309_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_338_reg_45304_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_312_reg_44844_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_311_reg_44839_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_310_reg_44834_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_384_reg_46043_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_383_reg_46038_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_206_reg_43159_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_205_reg_43154_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_334_reg_45119_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_333_reg_45114_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_332_reg_45109_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_331_reg_45104_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_330_reg_45099_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_350_reg_45364_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_288_reg_44559_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_287_reg_44554_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_286_reg_44384_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_285_reg_44379_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_284_reg_44374_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_395_reg_46098_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_394_reg_46093_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_302_reg_44629_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_301_reg_44624_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_300_reg_44619_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_238_reg_43649_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_237_reg_43644_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_236_reg_43639_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_235_reg_43634_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_366_reg_45619_pp0_iter6_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_365_reg_45614_pp0_iter6_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_364_reg_45609_pp0_iter6_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_363_reg_45604_pp0_iter6_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_362_reg_45599_pp0_iter6_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_361_reg_45594_pp0_iter6_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_380_reg_45858_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_379_reg_45853_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_378_reg_45848_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_222_reg_43404_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_221_reg_43399_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_220_reg_43394_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_219_reg_43389_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_218_reg_43384_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_217_reg_43379_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_257_reg_44074_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_256_reg_44069_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_255_reg_44064_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_254_reg_43894_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_253_reg_43889_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_210_reg_43344_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_209_reg_43339_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_208_reg_43334_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_207_reg_43329_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_346_reg_45344_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_345_reg_45339_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_398_reg_46113_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_397_reg_46108_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_396_reg_46103_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_249_reg_43869_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_248_reg_43864_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_247_reg_43859_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_246_reg_43854_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_245_reg_43849_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_244_reg_43844_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_243_reg_43839_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_242_reg_43834_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_229_reg_43604_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_228_reg_43599_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_227_reg_43594_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_226_reg_43589_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_225_reg_43584_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_224_reg_43579_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_223_reg_43574_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_216_reg_43374_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_215_reg_43369_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_214_reg_43364_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_213_reg_43359_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_212_reg_43354_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_211_reg_43349_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_281_reg_44359_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_280_reg_44354_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_279_reg_44349_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_278_reg_44344_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_297_reg_44604_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_296_reg_44599_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_295_reg_44594_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_294_reg_44589_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_293_reg_44584_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_360_reg_45589_pp0_iter6_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_359_reg_45584_pp0_iter6_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_358_reg_45579_pp0_iter6_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_357_reg_45574_pp0_iter6_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_356_reg_45569_pp0_iter6_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_355_reg_45564_pp0_iter6_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_354_reg_45559_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_353_reg_45554_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_352_reg_45549_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_351_reg_45544_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_241_reg_43829_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_240_reg_43824_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_239_reg_43819_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_252_reg_43884_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_251_reg_43879_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_369_reg_45803_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_368_reg_45798_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_367_reg_45793_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_161_reg_39629_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_160_reg_39159_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_159_reg_39154_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_158_reg_38674_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_157_reg_38669_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_156_reg_38179_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_155_reg_38174_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | classify_U0/activated_L2_7_V_re_1_reg_305_pp0_iter3_reg_reg[17] | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|mlp         | classify_U0/activated_L2_6_V_re_1_reg_311_pp0_iter2_reg_reg[17] | 3      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|mlp         | classify_U0/activated_L2_8_V_re_1_reg_299_pp0_iter4_reg_reg[17] | 5      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|mlp         | classify_U0/activated_L2_9_V_re_1_reg_294_pp0_iter4_reg_reg[17] | 5      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|mlp         | classify_U0/tmp_55_1_reg_340_pp0_iter2_reg_reg[0]               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_348_reg_45354_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_349_reg_45359_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_347_reg_45349_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_183_reg_38699_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_184_reg_38704_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_162_reg_39634_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_188_reg_39664_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_187_reg_39659_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_166_reg_40574_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_192_reg_40604_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_191_reg_40599_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_165_reg_40569_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_170_reg_41504_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_196_reg_41534_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_195_reg_41529_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_169_reg_41499_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_174_reg_42424_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_200_reg_42454_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_199_reg_42449_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_173_reg_42419_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_178_reg_43034_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_204_reg_43064_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_203_reg_43059_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_177_reg_43029_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_176_reg_42729_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_202_reg_42759_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_201_reg_42754_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_175_reg_42724_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_172_reg_41969_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_198_reg_41999_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_197_reg_41994_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_171_reg_41964_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_168_reg_41039_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_194_reg_41069_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_193_reg_41064_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_167_reg_41034_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_164_reg_40109_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_190_reg_40139_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_189_reg_40134_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_163_reg_40104_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_185_reg_39184_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_186_reg_39189_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_181_reg_38204_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_182_reg_38209_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_180_reg_43149_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_179_reg_43144_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_399_reg_46133_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/tmp_reg_45784_pp0_iter6_reg_reg[0]            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mlp         | mvprod_layer_1_U0/m1_reg_12813_pp0_iter6_reg_reg[4]             | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
+------------+-----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |  2623|
|2     |DSP48E1   |    16|
|3     |DSP48E1_2 |     9|
|4     |DSP48E1_3 |     6|
|5     |DSP48E1_4 |    35|
|6     |DSP48E1_5 |     1|
|7     |LUT1      |  1499|
|8     |LUT2      |  9857|
|9     |LUT3      |  9271|
|10    |LUT4      |  7755|
|11    |LUT5      |  9471|
|12    |LUT6      | 14372|
|13    |RAM16X1D  |   108|
|14    |SRL16E    |  4244|
|15    |FDRE      | 79635|
|16    |FDSE      |   915|
+------+----------+------+

Report Instance Areas: 
+------+------------------------------------------------+----------------------------------+-------+
|      |Instance                                        |Module                            |Cells  |
+------+------------------------------------------------+----------------------------------+-------+
|1     |top                                             |                                  | 139817|
|2     |  Block_arrayctor_loop_U0                       |Block_arrayctor_loop              |      9|
|3     |  L1_activ_0_V_U                                |fifo_w18_d2_A                     |     82|
|4     |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_953        |     72|
|5     |  L1_activ_10_V_U                               |fifo_w18_d2_A_0                   |     83|
|6     |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_952        |     72|
|7     |  L1_activ_11_V_U                               |fifo_w18_d2_A_1                   |     82|
|8     |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_951        |     72|
|9     |  L1_activ_12_V_U                               |fifo_w18_d2_A_2                   |     84|
|10    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_950        |     72|
|11    |  L1_activ_13_V_U                               |fifo_w18_d2_A_3                   |     82|
|12    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_949        |     72|
|13    |  L1_activ_14_V_U                               |fifo_w18_d2_A_4                   |     82|
|14    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_948        |     72|
|15    |  L1_activ_15_V_U                               |fifo_w18_d2_A_5                   |     82|
|16    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_947        |     72|
|17    |  L1_activ_16_V_U                               |fifo_w18_d2_A_6                   |     83|
|18    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_946        |     73|
|19    |  L1_activ_17_V_U                               |fifo_w18_d2_A_7                   |     83|
|20    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_945        |     72|
|21    |  L1_activ_18_V_U                               |fifo_w18_d2_A_8                   |     82|
|22    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_944        |     72|
|23    |  L1_activ_19_V_U                               |fifo_w18_d2_A_9                   |     82|
|24    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_943        |     72|
|25    |  L1_activ_1_V_U                                |fifo_w18_d2_A_10                  |     82|
|26    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_942        |     72|
|27    |  L1_activ_20_V_U                               |fifo_w18_d2_A_11                  |     82|
|28    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_941        |     72|
|29    |  L1_activ_21_V_U                               |fifo_w18_d2_A_12                  |     82|
|30    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_940        |     72|
|31    |  L1_activ_22_V_U                               |fifo_w18_d2_A_13                  |     83|
|32    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_939        |     73|
|33    |  L1_activ_23_V_U                               |fifo_w18_d2_A_14                  |     84|
|34    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_938        |     72|
|35    |  L1_activ_24_V_U                               |fifo_w18_d2_A_15                  |     82|
|36    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_937        |     72|
|37    |  L1_activ_2_V_U                                |fifo_w18_d2_A_16                  |     82|
|38    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_936        |     72|
|39    |  L1_activ_3_V_U                                |fifo_w18_d2_A_17                  |     83|
|40    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_935        |     73|
|41    |  L1_activ_4_V_U                                |fifo_w18_d2_A_18                  |     82|
|42    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_934        |     72|
|43    |  L1_activ_5_V_U                                |fifo_w18_d2_A_19                  |     82|
|44    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_933        |     72|
|45    |  L1_activ_6_V_U                                |fifo_w18_d2_A_20                  |     82|
|46    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_932        |     72|
|47    |  L1_activ_7_V_U                                |fifo_w18_d2_A_21                  |     82|
|48    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_931        |     72|
|49    |  L1_activ_8_V_U                                |fifo_w18_d2_A_22                  |     82|
|50    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_930        |     72|
|51    |  L1_activ_9_V_U                                |fifo_w18_d2_A_23                  |     84|
|52    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_929        |     73|
|53    |  L1_no_activ_V_U                               |mlp_L1_no_activ_V                 |    377|
|54    |    \gen_buffer[0].mlp_L1_no_activ_V_memcore_U  |mlp_L1_no_activ_V_memcore         |    198|
|55    |      mlp_L1_no_activ_V_memcore_ram_U           |mlp_L1_no_activ_V_memcore_ram_928 |    198|
|56    |    \gen_buffer[1].mlp_L1_no_activ_V_memcore_U  |mlp_L1_no_activ_V_memcore_927     |    166|
|57    |      mlp_L1_no_activ_V_memcore_ram_U           |mlp_L1_no_activ_V_memcore_ram     |    166|
|58    |  L2_bias_added_10_V_U                          |fifo_w18_d2_A_24                  |     64|
|59    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_926        |     54|
|60    |  L2_bias_added_11_V_U                          |fifo_w18_d2_A_25                  |     64|
|61    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_925        |     54|
|62    |  L2_bias_added_12_V_U                          |fifo_w18_d2_A_26                  |     64|
|63    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_924        |     54|
|64    |  L2_bias_added_13_V_U                          |fifo_w18_d2_A_27                  |     64|
|65    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_923        |     54|
|66    |  L2_bias_added_14_V_U                          |fifo_w18_d2_A_28                  |     65|
|67    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_922        |     54|
|68    |  L2_bias_added_15_V_U                          |fifo_w18_d2_A_29                  |     65|
|69    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_921        |     54|
|70    |  L2_bias_added_16_V_U                          |fifo_w18_d2_A_30                  |     64|
|71    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_920        |     54|
|72    |  L2_bias_added_17_V_U                          |fifo_w18_d2_A_31                  |     64|
|73    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_919        |     54|
|74    |  L2_bias_added_18_V_U                          |fifo_w18_d2_A_32                  |     64|
|75    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_918        |     54|
|76    |  L2_bias_added_19_V_U                          |fifo_w18_d2_A_33                  |     64|
|77    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_917        |     54|
|78    |  L2_bias_added_1_V_U                           |fifo_w18_d2_A_34                  |     64|
|79    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_916        |     54|
|80    |  L2_bias_added_20_V_U                          |fifo_w18_d2_A_35                  |     65|
|81    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_915        |     54|
|82    |  L2_bias_added_21_V_U                          |fifo_w18_d2_A_36                  |     65|
|83    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_914        |     54|
|84    |  L2_bias_added_22_V_U                          |fifo_w18_d2_A_37                  |     64|
|85    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_913        |     54|
|86    |  L2_bias_added_23_V_U                          |fifo_w18_d2_A_38                  |     66|
|87    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_912        |     54|
|88    |  L2_bias_added_24_V_U                          |fifo_w18_d2_A_39                  |     64|
|89    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_911        |     54|
|90    |  L2_bias_added_25_V_U                          |fifo_w18_d2_A_40                  |     64|
|91    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_910        |     54|
|92    |  L2_bias_added_2_V_U                           |fifo_w18_d2_A_41                  |     65|
|93    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_909        |     54|
|94    |  L2_bias_added_3_V_U                           |fifo_w18_d2_A_42                  |     65|
|95    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_908        |     54|
|96    |  L2_bias_added_4_V_U                           |fifo_w18_d2_A_43                  |     64|
|97    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_907        |     54|
|98    |  L2_bias_added_5_V_U                           |fifo_w18_d2_A_44                  |     64|
|99    |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_906        |     54|
|100   |  L2_bias_added_6_V_U                           |fifo_w18_d2_A_45                  |     64|
|101   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_905        |     54|
|102   |  L2_bias_added_7_V_U                           |fifo_w18_d2_A_46                  |     64|
|103   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_904        |     54|
|104   |  L2_bias_added_8_V_U                           |fifo_w18_d2_A_47                  |     65|
|105   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_903        |     54|
|106   |  L2_bias_added_9_V_U                           |fifo_w18_d2_A_48                  |     65|
|107   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_902        |     54|
|108   |  L2_out_V_U                                    |mlp_L2_out_V                      |    227|
|109   |    \gen_buffer[0].mlp_L2_out_V_memcore_U       |mlp_L2_out_V_memcore              |    135|
|110   |      mlp_L2_out_V_memcore_ram_U                |mlp_L2_out_V_memcore_ram_901      |    135|
|111   |    \gen_buffer[1].mlp_L2_out_V_memcore_U       |mlp_L2_out_V_memcore_900          |     78|
|112   |      mlp_L2_out_V_memcore_ram_U                |mlp_L2_out_V_memcore_ram          |     78|
|113   |  L2_out_activ_0_V_U                            |fifo_w18_d2_A_49                  |     74|
|114   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_899        |     64|
|115   |  L2_out_activ_1_V_U                            |fifo_w18_d2_A_50                  |    109|
|116   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_898        |     98|
|117   |  L2_out_activ_2_V_U                            |fifo_w18_d2_A_51                  |     81|
|118   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_897        |     72|
|119   |  L2_out_activ_3_V_U                            |fifo_w18_d2_A_52                  |     63|
|120   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_896        |     54|
|121   |  L2_out_activ_4_V_U                            |fifo_w18_d2_A_53                  |     62|
|122   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_895        |     54|
|123   |  L2_out_activ_5_V_U                            |fifo_w18_d2_A_54                  |     63|
|124   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_894        |     54|
|125   |  L2_out_activ_6_V_U                            |fifo_w18_d2_A_55                  |     61|
|126   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_893        |     54|
|127   |  L2_out_activ_7_V_U                            |fifo_w18_d2_A_56                  |     63|
|128   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_892        |     54|
|129   |  L2_out_activ_8_V_U                            |fifo_w18_d2_A_57                  |     61|
|130   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_891        |     54|
|131   |  L2_out_activ_9_V_U                            |fifo_w18_d2_A_58                  |     65|
|132   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_890        |     54|
|133   |  add_bias_pre_L1_U0                            |add_bias_pre_L1                   |  22620|
|134   |  add_bias_pre_L2_U0                            |add_bias_pre_L2                   |    542|
|135   |  bias_added_0_10_V_U                           |fifo_w18_d2_A_59                  |     64|
|136   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_889        |     55|
|137   |  bias_added_0_11_V_U                           |fifo_w18_d2_A_60                  |     68|
|138   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_888        |     55|
|139   |  bias_added_0_12_V_U                           |fifo_w18_d2_A_61                  |     64|
|140   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_887        |     55|
|141   |  bias_added_0_13_V_U                           |fifo_w18_d2_A_62                  |     67|
|142   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_886        |     55|
|143   |  bias_added_0_14_V_U                           |fifo_w18_d2_A_63                  |     67|
|144   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_885        |     55|
|145   |  bias_added_0_15_V_U                           |fifo_w18_d2_A_64                  |     66|
|146   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_884        |     55|
|147   |  bias_added_0_16_V_U                           |fifo_w18_d2_A_65                  |     66|
|148   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_883        |     55|
|149   |  bias_added_0_17_V_U                           |fifo_w18_d2_A_66                  |     64|
|150   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_882        |     55|
|151   |  bias_added_0_18_V_U                           |fifo_w18_d2_A_67                  |     65|
|152   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_881        |     55|
|153   |  bias_added_0_19_V_U                           |fifo_w18_d2_A_68                  |     65|
|154   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_880        |     55|
|155   |  bias_added_0_1_V_U                            |fifo_w18_d2_A_69                  |     65|
|156   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_879        |     55|
|157   |  bias_added_0_20_V_U                           |fifo_w18_d2_A_70                  |     66|
|158   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_878        |     55|
|159   |  bias_added_0_21_V_U                           |fifo_w18_d2_A_71                  |     65|
|160   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_877        |     55|
|161   |  bias_added_0_22_V_U                           |fifo_w18_d2_A_72                  |     64|
|162   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_876        |     55|
|163   |  bias_added_0_23_V_U                           |fifo_w18_d2_A_73                  |     64|
|164   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_875        |     55|
|165   |  bias_added_0_24_V_U                           |fifo_w18_d2_A_74                  |     64|
|166   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_874        |     55|
|167   |  bias_added_0_25_V_U                           |fifo_w18_d2_A_75                  |     65|
|168   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_873        |     55|
|169   |  bias_added_0_2_V_U                            |fifo_w18_d2_A_76                  |     66|
|170   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_872        |     55|
|171   |  bias_added_0_3_V_U                            |fifo_w18_d2_A_77                  |     64|
|172   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_871        |     55|
|173   |  bias_added_0_4_V_U                            |fifo_w18_d2_A_78                  |     64|
|174   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_870        |     55|
|175   |  bias_added_0_5_V_U                            |fifo_w18_d2_A_79                  |     65|
|176   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_869        |     55|
|177   |  bias_added_0_6_V_U                            |fifo_w18_d2_A_80                  |     64|
|178   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_868        |     55|
|179   |  bias_added_0_7_V_U                            |fifo_w18_d2_A_81                  |     66|
|180   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_867        |     55|
|181   |  bias_added_0_8_V_U                            |fifo_w18_d2_A_82                  |     65|
|182   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_866        |     55|
|183   |  bias_added_0_9_V_U                            |fifo_w18_d2_A_83                  |     64|
|184   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_865        |     55|
|185   |  bias_added_10_0_V_U                           |fifo_w18_d2_A_84                  |     66|
|186   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_864        |     55|
|187   |  bias_added_10_10_V_U                          |fifo_w18_d2_A_85                  |     64|
|188   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_863        |     55|
|189   |  bias_added_10_11_V_U                          |fifo_w18_d2_A_86                  |     65|
|190   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_862        |     55|
|191   |  bias_added_10_12_V_U                          |fifo_w18_d2_A_87                  |     66|
|192   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_861        |     55|
|193   |  bias_added_10_13_V_U                          |fifo_w18_d2_A_88                  |     64|
|194   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_860        |     55|
|195   |  bias_added_10_14_V_U                          |fifo_w18_d2_A_89                  |     64|
|196   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_859        |     55|
|197   |  bias_added_10_15_V_U                          |fifo_w18_d2_A_90                  |     64|
|198   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_858        |     55|
|199   |  bias_added_10_16_V_U                          |fifo_w18_d2_A_91                  |     64|
|200   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_857        |     55|
|201   |  bias_added_10_17_V_U                          |fifo_w18_d2_A_92                  |     65|
|202   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_856        |     55|
|203   |  bias_added_10_18_V_U                          |fifo_w18_d2_A_93                  |     65|
|204   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_855        |     55|
|205   |  bias_added_10_19_V_U                          |fifo_w18_d2_A_94                  |     64|
|206   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_854        |     55|
|207   |  bias_added_10_1_V_U                           |fifo_w18_d2_A_95                  |     64|
|208   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_853        |     55|
|209   |  bias_added_10_20_V_U                          |fifo_w18_d2_A_96                  |     64|
|210   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_852        |     55|
|211   |  bias_added_10_21_V_U                          |fifo_w18_d2_A_97                  |     64|
|212   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_851        |     55|
|213   |  bias_added_10_22_V_U                          |fifo_w18_d2_A_98                  |     64|
|214   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_850        |     55|
|215   |  bias_added_10_23_V_U                          |fifo_w18_d2_A_99                  |     65|
|216   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_849        |     55|
|217   |  bias_added_10_24_V_U                          |fifo_w18_d2_A_100                 |     65|
|218   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_848        |     55|
|219   |  bias_added_10_25_V_U                          |fifo_w18_d2_A_101                 |     65|
|220   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_847        |     56|
|221   |  bias_added_10_2_V_U                           |fifo_w18_d2_A_102                 |     64|
|222   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_846        |     55|
|223   |  bias_added_10_3_V_U                           |fifo_w18_d2_A_103                 |     64|
|224   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_845        |     55|
|225   |  bias_added_10_4_V_U                           |fifo_w18_d2_A_104                 |     65|
|226   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_844        |     55|
|227   |  bias_added_10_5_V_U                           |fifo_w18_d2_A_105                 |     65|
|228   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_843        |     55|
|229   |  bias_added_10_6_V_U                           |fifo_w18_d2_A_106                 |     65|
|230   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_842        |     55|
|231   |  bias_added_10_7_V_U                           |fifo_w18_d2_A_107                 |     64|
|232   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_841        |     55|
|233   |  bias_added_10_8_V_U                           |fifo_w18_d2_A_108                 |     64|
|234   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_840        |     55|
|235   |  bias_added_10_9_V_U                           |fifo_w18_d2_A_109                 |     64|
|236   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_839        |     55|
|237   |  bias_added_11_0_V_U                           |fifo_w18_d2_A_110                 |     64|
|238   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_838        |     55|
|239   |  bias_added_11_10_V_U                          |fifo_w18_d2_A_111                 |     66|
|240   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_837        |     55|
|241   |  bias_added_11_11_V_U                          |fifo_w18_d2_A_112                 |     64|
|242   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_836        |     55|
|243   |  bias_added_11_12_V_U                          |fifo_w18_d2_A_113                 |     64|
|244   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_835        |     55|
|245   |  bias_added_11_13_V_U                          |fifo_w18_d2_A_114                 |     64|
|246   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_834        |     55|
|247   |  bias_added_11_14_V_U                          |fifo_w18_d2_A_115                 |     65|
|248   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_833        |     55|
|249   |  bias_added_11_15_V_U                          |fifo_w18_d2_A_116                 |     66|
|250   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_832        |     55|
|251   |  bias_added_11_16_V_U                          |fifo_w18_d2_A_117                 |     65|
|252   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_831        |     55|
|253   |  bias_added_11_17_V_U                          |fifo_w18_d2_A_118                 |     64|
|254   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_830        |     55|
|255   |  bias_added_11_18_V_U                          |fifo_w18_d2_A_119                 |     64|
|256   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_829        |     55|
|257   |  bias_added_11_19_V_U                          |fifo_w18_d2_A_120                 |     64|
|258   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_828        |     55|
|259   |  bias_added_11_1_V_U                           |fifo_w18_d2_A_121                 |     64|
|260   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_827        |     55|
|261   |  bias_added_11_20_V_U                          |fifo_w18_d2_A_122                 |     64|
|262   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_826        |     55|
|263   |  bias_added_11_21_V_U                          |fifo_w18_d2_A_123                 |     65|
|264   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_825        |     55|
|265   |  bias_added_11_22_V_U                          |fifo_w18_d2_A_124                 |     68|
|266   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_824        |     55|
|267   |  bias_added_11_23_V_U                          |fifo_w18_d2_A_125                 |     64|
|268   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_823        |     55|
|269   |  bias_added_11_24_V_U                          |fifo_w18_d2_A_126                 |     65|
|270   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_822        |     55|
|271   |  bias_added_11_25_V_U                          |fifo_w18_d2_A_127                 |     64|
|272   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_821        |     55|
|273   |  bias_added_11_2_V_U                           |fifo_w18_d2_A_128                 |     64|
|274   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_820        |     55|
|275   |  bias_added_11_3_V_U                           |fifo_w18_d2_A_129                 |     65|
|276   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_819        |     55|
|277   |  bias_added_11_4_V_U                           |fifo_w18_d2_A_130                 |     65|
|278   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_818        |     55|
|279   |  bias_added_11_5_V_U                           |fifo_w18_d2_A_131                 |     64|
|280   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_817        |     55|
|281   |  bias_added_11_6_V_U                           |fifo_w18_d2_A_132                 |     64|
|282   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_816        |     55|
|283   |  bias_added_11_7_V_U                           |fifo_w18_d2_A_133                 |     64|
|284   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_815        |     55|
|285   |  bias_added_11_8_V_U                           |fifo_w18_d2_A_134                 |     64|
|286   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_814        |     55|
|287   |  bias_added_11_9_V_U                           |fifo_w18_d2_A_135                 |     67|
|288   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_813        |     55|
|289   |  bias_added_12_0_V_U                           |fifo_w18_d2_A_136                 |     64|
|290   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_812        |     55|
|291   |  bias_added_12_10_V_U                          |fifo_w18_d2_A_137                 |     64|
|292   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_811        |     55|
|293   |  bias_added_12_11_V_U                          |fifo_w18_d2_A_138                 |     64|
|294   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_810        |     55|
|295   |  bias_added_12_12_V_U                          |fifo_w18_d2_A_139                 |     64|
|296   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_809        |     55|
|297   |  bias_added_12_13_V_U                          |fifo_w18_d2_A_140                 |     68|
|298   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_808        |     55|
|299   |  bias_added_12_14_V_U                          |fifo_w18_d2_A_141                 |     65|
|300   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_807        |     55|
|301   |  bias_added_12_15_V_U                          |fifo_w18_d2_A_142                 |     64|
|302   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_806        |     55|
|303   |  bias_added_12_16_V_U                          |fifo_w18_d2_A_143                 |     64|
|304   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_805        |     55|
|305   |  bias_added_12_17_V_U                          |fifo_w18_d2_A_144                 |     64|
|306   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_804        |     55|
|307   |  bias_added_12_18_V_U                          |fifo_w18_d2_A_145                 |     64|
|308   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_803        |     55|
|309   |  bias_added_12_19_V_U                          |fifo_w18_d2_A_146                 |     66|
|310   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_802        |     55|
|311   |  bias_added_12_1_V_U                           |fifo_w18_d2_A_147                 |     66|
|312   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_801        |     55|
|313   |  bias_added_12_20_V_U                          |fifo_w18_d2_A_148                 |     65|
|314   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_800        |     55|
|315   |  bias_added_12_21_V_U                          |fifo_w18_d2_A_149                 |     64|
|316   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_799        |     55|
|317   |  bias_added_12_22_V_U                          |fifo_w18_d2_A_150                 |     64|
|318   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_798        |     55|
|319   |  bias_added_12_23_V_U                          |fifo_w18_d2_A_151                 |     64|
|320   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_797        |     55|
|321   |  bias_added_12_24_V_U                          |fifo_w18_d2_A_152                 |     64|
|322   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_796        |     55|
|323   |  bias_added_12_25_V_U                          |fifo_w18_d2_A_153                 |     65|
|324   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_795        |     55|
|325   |  bias_added_12_2_V_U                           |fifo_w18_d2_A_154                 |     65|
|326   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_794        |     55|
|327   |  bias_added_12_3_V_U                           |fifo_w18_d2_A_155                 |     64|
|328   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_793        |     55|
|329   |  bias_added_12_4_V_U                           |fifo_w18_d2_A_156                 |     64|
|330   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_792        |     55|
|331   |  bias_added_12_5_V_U                           |fifo_w18_d2_A_157                 |     64|
|332   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_791        |     55|
|333   |  bias_added_12_6_V_U                           |fifo_w18_d2_A_158                 |     65|
|334   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_790        |     55|
|335   |  bias_added_12_7_V_U                           |fifo_w18_d2_A_159                 |     65|
|336   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_789        |     55|
|337   |  bias_added_12_8_V_U                           |fifo_w18_d2_A_160                 |     65|
|338   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_788        |     55|
|339   |  bias_added_12_9_V_U                           |fifo_w18_d2_A_161                 |     65|
|340   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_787        |     55|
|341   |  bias_added_13_0_V_U                           |fifo_w18_d2_A_162                 |     65|
|342   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_786        |     55|
|343   |  bias_added_13_10_V_U                          |fifo_w18_d2_A_163                 |     64|
|344   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_785        |     55|
|345   |  bias_added_13_11_V_U                          |fifo_w18_d2_A_164                 |     65|
|346   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_784        |     55|
|347   |  bias_added_13_12_V_U                          |fifo_w18_d2_A_165                 |     66|
|348   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_783        |     55|
|349   |  bias_added_13_13_V_U                          |fifo_w18_d2_A_166                 |     64|
|350   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_782        |     55|
|351   |  bias_added_13_14_V_U                          |fifo_w18_d2_A_167                 |     64|
|352   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_781        |     55|
|353   |  bias_added_13_15_V_U                          |fifo_w18_d2_A_168                 |     64|
|354   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_780        |     55|
|355   |  bias_added_13_16_V_U                          |fifo_w18_d2_A_169                 |     65|
|356   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_779        |     55|
|357   |  bias_added_13_17_V_U                          |fifo_w18_d2_A_170                 |     65|
|358   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_778        |     55|
|359   |  bias_added_13_18_V_U                          |fifo_w18_d2_A_171                 |     65|
|360   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_777        |     55|
|361   |  bias_added_13_19_V_U                          |fifo_w18_d2_A_172                 |     64|
|362   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_776        |     55|
|363   |  bias_added_13_1_V_U                           |fifo_w18_d2_A_173                 |     64|
|364   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_775        |     55|
|365   |  bias_added_13_20_V_U                          |fifo_w18_d2_A_174                 |     64|
|366   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_774        |     55|
|367   |  bias_added_13_21_V_U                          |fifo_w18_d2_A_175                 |     64|
|368   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_773        |     55|
|369   |  bias_added_13_22_V_U                          |fifo_w18_d2_A_176                 |     64|
|370   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_772        |     55|
|371   |  bias_added_13_23_V_U                          |fifo_w18_d2_A_177                 |     68|
|372   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_771        |     55|
|373   |  bias_added_13_24_V_U                          |fifo_w18_d2_A_178                 |     68|
|374   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_770        |     54|
|375   |  bias_added_13_25_V_U                          |fifo_w18_d2_A_179                 |     64|
|376   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_769        |     55|
|377   |  bias_added_13_2_V_U                           |fifo_w18_d2_A_180                 |     65|
|378   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_768        |     55|
|379   |  bias_added_13_3_V_U                           |fifo_w18_d2_A_181                 |     64|
|380   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_767        |     55|
|381   |  bias_added_13_4_V_U                           |fifo_w18_d2_A_182                 |     65|
|382   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_766        |     56|
|383   |  bias_added_13_5_V_U                           |fifo_w18_d2_A_183                 |     65|
|384   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_765        |     55|
|385   |  bias_added_13_6_V_U                           |fifo_w18_d2_A_184                 |     66|
|386   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_764        |     55|
|387   |  bias_added_13_7_V_U                           |fifo_w18_d2_A_185                 |     64|
|388   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_763        |     55|
|389   |  bias_added_13_8_V_U                           |fifo_w18_d2_A_186                 |     64|
|390   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_762        |     55|
|391   |  bias_added_13_9_V_U                           |fifo_w18_d2_A_187                 |     65|
|392   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_761        |     55|
|393   |  bias_added_14_0_V_U                           |fifo_w18_d2_A_188                 |     68|
|394   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_760        |     54|
|395   |  bias_added_14_10_V_U                          |fifo_w18_d2_A_189                 |     69|
|396   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_759        |     54|
|397   |  bias_added_14_11_V_U                          |fifo_w18_d2_A_190                 |     67|
|398   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_758        |     54|
|399   |  bias_added_14_12_V_U                          |fifo_w18_d2_A_191                 |     65|
|400   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_757        |     55|
|401   |  bias_added_14_13_V_U                          |fifo_w18_d2_A_192                 |     67|
|402   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_756        |     55|
|403   |  bias_added_14_14_V_U                          |fifo_w18_d2_A_193                 |     68|
|404   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_755        |     55|
|405   |  bias_added_14_15_V_U                          |fifo_w18_d2_A_194                 |     68|
|406   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_754        |     55|
|407   |  bias_added_14_16_V_U                          |fifo_w18_d2_A_195                 |     69|
|408   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_753        |     55|
|409   |  bias_added_14_17_V_U                          |fifo_w18_d2_A_196                 |     65|
|410   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_752        |     55|
|411   |  bias_added_14_18_V_U                          |fifo_w18_d2_A_197                 |     68|
|412   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_751        |     55|
|413   |  bias_added_14_19_V_U                          |fifo_w18_d2_A_198                 |     67|
|414   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_750        |     55|
|415   |  bias_added_14_1_V_U                           |fifo_w18_d2_A_199                 |     65|
|416   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_749        |     55|
|417   |  bias_added_14_20_V_U                          |fifo_w18_d2_A_200                 |     68|
|418   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_748        |     55|
|419   |  bias_added_14_21_V_U                          |fifo_w18_d2_A_201                 |     65|
|420   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_747        |     55|
|421   |  bias_added_14_22_V_U                          |fifo_w18_d2_A_202                 |     68|
|422   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_746        |     55|
|423   |  bias_added_14_23_V_U                          |fifo_w18_d2_A_203                 |     64|
|424   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_745        |     55|
|425   |  bias_added_14_24_V_U                          |fifo_w18_d2_A_204                 |     67|
|426   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_744        |     55|
|427   |  bias_added_14_25_V_U                          |fifo_w18_d2_A_205                 |     67|
|428   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_743        |     55|
|429   |  bias_added_14_2_V_U                           |fifo_w18_d2_A_206                 |     68|
|430   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_742        |     54|
|431   |  bias_added_14_3_V_U                           |fifo_w18_d2_A_207                 |     69|
|432   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_741        |     54|
|433   |  bias_added_14_4_V_U                           |fifo_w18_d2_A_208                 |     68|
|434   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_740        |     54|
|435   |  bias_added_14_5_V_U                           |fifo_w18_d2_A_209                 |     67|
|436   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_739        |     54|
|437   |  bias_added_14_6_V_U                           |fifo_w18_d2_A_210                 |     68|
|438   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_738        |     54|
|439   |  bias_added_14_7_V_U                           |fifo_w18_d2_A_211                 |     68|
|440   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_737        |     54|
|441   |  bias_added_14_8_V_U                           |fifo_w18_d2_A_212                 |     67|
|442   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_736        |     54|
|443   |  bias_added_14_9_V_U                           |fifo_w18_d2_A_213                 |     69|
|444   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_735        |     54|
|445   |  bias_added_15_0_V_U                           |fifo_w18_d2_A_214                 |     64|
|446   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_734        |     55|
|447   |  bias_added_15_10_V_U                          |fifo_w18_d2_A_215                 |     65|
|448   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_733        |     56|
|449   |  bias_added_15_1_V_U                           |fifo_w18_d2_A_216                 |     68|
|450   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_732        |     55|
|451   |  bias_added_15_2_V_U                           |fifo_w18_d2_A_217                 |     66|
|452   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_731        |     55|
|453   |  bias_added_15_3_V_U                           |fifo_w18_d2_A_218                 |     64|
|454   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_730        |     55|
|455   |  bias_added_15_4_V_U                           |fifo_w18_d2_A_219                 |     64|
|456   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_729        |     55|
|457   |  bias_added_15_5_V_U                           |fifo_w18_d2_A_220                 |     65|
|458   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_728        |     55|
|459   |  bias_added_15_6_V_U                           |fifo_w18_d2_A_221                 |     64|
|460   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_727        |     55|
|461   |  bias_added_15_7_V_U                           |fifo_w18_d2_A_222                 |     65|
|462   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_726        |     55|
|463   |  bias_added_15_8_V_U                           |fifo_w18_d2_A_223                 |     65|
|464   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_725        |     55|
|465   |  bias_added_15_9_V_U                           |fifo_w18_d2_A_224                 |     64|
|466   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_724        |     55|
|467   |  bias_added_1_0_V_U                            |fifo_w18_d2_A_225                 |     66|
|468   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_723        |     55|
|469   |  bias_added_1_10_V_U                           |fifo_w18_d2_A_226                 |     64|
|470   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_722        |     55|
|471   |  bias_added_1_11_V_U                           |fifo_w18_d2_A_227                 |     65|
|472   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_721        |     55|
|473   |  bias_added_1_12_V_U                           |fifo_w18_d2_A_228                 |     65|
|474   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_720        |     55|
|475   |  bias_added_1_13_V_U                           |fifo_w18_d2_A_229                 |     65|
|476   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_719        |     55|
|477   |  bias_added_1_14_V_U                           |fifo_w18_d2_A_230                 |     64|
|478   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_718        |     55|
|479   |  bias_added_1_15_V_U                           |fifo_w18_d2_A_231                 |     64|
|480   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_717        |     55|
|481   |  bias_added_1_16_V_U                           |fifo_w18_d2_A_232                 |     65|
|482   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_716        |     55|
|483   |  bias_added_1_17_V_U                           |fifo_w18_d2_A_233                 |     70|
|484   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_715        |     55|
|485   |  bias_added_1_18_V_U                           |fifo_w18_d2_A_234                 |     65|
|486   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_714        |     55|
|487   |  bias_added_1_19_V_U                           |fifo_w18_d2_A_235                 |     65|
|488   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_713        |     55|
|489   |  bias_added_1_1_V_U                            |fifo_w18_d2_A_236                 |     65|
|490   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_712        |     55|
|491   |  bias_added_1_20_V_U                           |fifo_w18_d2_A_237                 |     65|
|492   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_711        |     55|
|493   |  bias_added_1_21_V_U                           |fifo_w18_d2_A_238                 |     65|
|494   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_710        |     55|
|495   |  bias_added_1_22_V_U                           |fifo_w18_d2_A_239                 |     64|
|496   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_709        |     55|
|497   |  bias_added_1_23_V_U                           |fifo_w18_d2_A_240                 |     65|
|498   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_708        |     55|
|499   |  bias_added_1_24_V_U                           |fifo_w18_d2_A_241                 |     65|
|500   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_707        |     55|
|501   |  bias_added_1_25_V_U                           |fifo_w18_d2_A_242                 |     65|
|502   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_706        |     55|
|503   |  bias_added_1_2_V_U                            |fifo_w18_d2_A_243                 |     64|
|504   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_705        |     55|
|505   |  bias_added_1_3_V_U                            |fifo_w18_d2_A_244                 |     65|
|506   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_704        |     55|
|507   |  bias_added_1_4_V_U                            |fifo_w18_d2_A_245                 |     65|
|508   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_703        |     55|
|509   |  bias_added_1_5_V_U                            |fifo_w18_d2_A_246                 |     67|
|510   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_702        |     55|
|511   |  bias_added_1_6_V_U                            |fifo_w18_d2_A_247                 |     65|
|512   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_701        |     55|
|513   |  bias_added_1_7_V_U                            |fifo_w18_d2_A_248                 |     64|
|514   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_700        |     55|
|515   |  bias_added_1_8_V_U                            |fifo_w18_d2_A_249                 |     65|
|516   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_699        |     55|
|517   |  bias_added_1_9_V_U                            |fifo_w18_d2_A_250                 |     64|
|518   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_698        |     55|
|519   |  bias_added_2_0_V_U                            |fifo_w18_d2_A_251                 |     66|
|520   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_697        |     55|
|521   |  bias_added_2_10_V_U                           |fifo_w18_d2_A_252                 |     65|
|522   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_696        |     55|
|523   |  bias_added_2_11_V_U                           |fifo_w18_d2_A_253                 |     66|
|524   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_695        |     55|
|525   |  bias_added_2_12_V_U                           |fifo_w18_d2_A_254                 |     65|
|526   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_694        |     55|
|527   |  bias_added_2_13_V_U                           |fifo_w18_d2_A_255                 |     64|
|528   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_693        |     55|
|529   |  bias_added_2_14_V_U                           |fifo_w18_d2_A_256                 |     64|
|530   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_692        |     55|
|531   |  bias_added_2_15_V_U                           |fifo_w18_d2_A_257                 |     65|
|532   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_691        |     55|
|533   |  bias_added_2_16_V_U                           |fifo_w18_d2_A_258                 |     66|
|534   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_690        |     55|
|535   |  bias_added_2_17_V_U                           |fifo_w18_d2_A_259                 |     64|
|536   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_689        |     55|
|537   |  bias_added_2_18_V_U                           |fifo_w18_d2_A_260                 |     65|
|538   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_688        |     55|
|539   |  bias_added_2_19_V_U                           |fifo_w18_d2_A_261                 |     65|
|540   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_687        |     55|
|541   |  bias_added_2_1_V_U                            |fifo_w18_d2_A_262                 |     64|
|542   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_686        |     55|
|543   |  bias_added_2_20_V_U                           |fifo_w18_d2_A_263                 |     64|
|544   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_685        |     55|
|545   |  bias_added_2_21_V_U                           |fifo_w18_d2_A_264                 |     66|
|546   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_684        |     55|
|547   |  bias_added_2_22_V_U                           |fifo_w18_d2_A_265                 |     65|
|548   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_683        |     55|
|549   |  bias_added_2_23_V_U                           |fifo_w18_d2_A_266                 |     64|
|550   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_682        |     55|
|551   |  bias_added_2_24_V_U                           |fifo_w18_d2_A_267                 |     64|
|552   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_681        |     55|
|553   |  bias_added_2_25_V_U                           |fifo_w18_d2_A_268                 |     65|
|554   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_680        |     55|
|555   |  bias_added_2_2_V_U                            |fifo_w18_d2_A_269                 |     64|
|556   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_679        |     55|
|557   |  bias_added_2_3_V_U                            |fifo_w18_d2_A_270                 |     67|
|558   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_678        |     55|
|559   |  bias_added_2_4_V_U                            |fifo_w18_d2_A_271                 |     68|
|560   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_677        |     55|
|561   |  bias_added_2_5_V_U                            |fifo_w18_d2_A_272                 |     64|
|562   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_676        |     55|
|563   |  bias_added_2_6_V_U                            |fifo_w18_d2_A_273                 |     66|
|564   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_675        |     55|
|565   |  bias_added_2_7_V_U                            |fifo_w18_d2_A_274                 |     64|
|566   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_674        |     55|
|567   |  bias_added_2_8_V_U                            |fifo_w18_d2_A_275                 |     64|
|568   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_673        |     55|
|569   |  bias_added_2_9_V_U                            |fifo_w18_d2_A_276                 |     65|
|570   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_672        |     55|
|571   |  bias_added_3_0_V_U                            |fifo_w18_d2_A_277                 |     66|
|572   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_671        |     55|
|573   |  bias_added_3_10_V_U                           |fifo_w18_d2_A_278                 |     65|
|574   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_670        |     55|
|575   |  bias_added_3_11_V_U                           |fifo_w18_d2_A_279                 |     65|
|576   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_669        |     55|
|577   |  bias_added_3_12_V_U                           |fifo_w18_d2_A_280                 |     64|
|578   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_668        |     55|
|579   |  bias_added_3_13_V_U                           |fifo_w18_d2_A_281                 |     65|
|580   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_667        |     55|
|581   |  bias_added_3_14_V_U                           |fifo_w18_d2_A_282                 |     67|
|582   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_666        |     55|
|583   |  bias_added_3_15_V_U                           |fifo_w18_d2_A_283                 |     64|
|584   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_665        |     55|
|585   |  bias_added_3_16_V_U                           |fifo_w18_d2_A_284                 |     65|
|586   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_664        |     55|
|587   |  bias_added_3_17_V_U                           |fifo_w18_d2_A_285                 |     64|
|588   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_663        |     55|
|589   |  bias_added_3_18_V_U                           |fifo_w18_d2_A_286                 |     64|
|590   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_662        |     55|
|591   |  bias_added_3_19_V_U                           |fifo_w18_d2_A_287                 |     65|
|592   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_661        |     55|
|593   |  bias_added_3_1_V_U                            |fifo_w18_d2_A_288                 |     67|
|594   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_660        |     55|
|595   |  bias_added_3_20_V_U                           |fifo_w18_d2_A_289                 |     65|
|596   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_659        |     55|
|597   |  bias_added_3_21_V_U                           |fifo_w18_d2_A_290                 |     64|
|598   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_658        |     55|
|599   |  bias_added_3_22_V_U                           |fifo_w18_d2_A_291                 |     66|
|600   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_657        |     55|
|601   |  bias_added_3_23_V_U                           |fifo_w18_d2_A_292                 |     65|
|602   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_656        |     55|
|603   |  bias_added_3_24_V_U                           |fifo_w18_d2_A_293                 |     64|
|604   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_655        |     55|
|605   |  bias_added_3_25_V_U                           |fifo_w18_d2_A_294                 |     65|
|606   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_654        |     55|
|607   |  bias_added_3_2_V_U                            |fifo_w18_d2_A_295                 |     66|
|608   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_653        |     55|
|609   |  bias_added_3_3_V_U                            |fifo_w18_d2_A_296                 |     64|
|610   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_652        |     55|
|611   |  bias_added_3_4_V_U                            |fifo_w18_d2_A_297                 |     64|
|612   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_651        |     55|
|613   |  bias_added_3_5_V_U                            |fifo_w18_d2_A_298                 |     64|
|614   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_650        |     55|
|615   |  bias_added_3_6_V_U                            |fifo_w18_d2_A_299                 |     65|
|616   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_649        |     55|
|617   |  bias_added_3_7_V_U                            |fifo_w18_d2_A_300                 |     66|
|618   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_648        |     55|
|619   |  bias_added_3_8_V_U                            |fifo_w18_d2_A_301                 |     65|
|620   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_647        |     55|
|621   |  bias_added_3_9_V_U                            |fifo_w18_d2_A_302                 |     64|
|622   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_646        |     55|
|623   |  bias_added_4_0_V_U                            |fifo_w18_d2_A_303                 |     65|
|624   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_645        |     55|
|625   |  bias_added_4_10_V_U                           |fifo_w18_d2_A_304                 |     66|
|626   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_644        |     55|
|627   |  bias_added_4_11_V_U                           |fifo_w18_d2_A_305                 |     66|
|628   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_643        |     55|
|629   |  bias_added_4_12_V_U                           |fifo_w18_d2_A_306                 |     65|
|630   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_642        |     55|
|631   |  bias_added_4_13_V_U                           |fifo_w18_d2_A_307                 |     64|
|632   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_641        |     55|
|633   |  bias_added_4_14_V_U                           |fifo_w18_d2_A_308                 |     64|
|634   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_640        |     55|
|635   |  bias_added_4_15_V_U                           |fifo_w18_d2_A_309                 |     65|
|636   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_639        |     55|
|637   |  bias_added_4_16_V_U                           |fifo_w18_d2_A_310                 |     65|
|638   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_638        |     55|
|639   |  bias_added_4_17_V_U                           |fifo_w18_d2_A_311                 |     66|
|640   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_637        |     55|
|641   |  bias_added_4_18_V_U                           |fifo_w18_d2_A_312                 |     65|
|642   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_636        |     55|
|643   |  bias_added_4_19_V_U                           |fifo_w18_d2_A_313                 |     65|
|644   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_635        |     55|
|645   |  bias_added_4_1_V_U                            |fifo_w18_d2_A_314                 |     65|
|646   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_634        |     55|
|647   |  bias_added_4_20_V_U                           |fifo_w18_d2_A_315                 |     65|
|648   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_633        |     55|
|649   |  bias_added_4_21_V_U                           |fifo_w18_d2_A_316                 |     64|
|650   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_632        |     55|
|651   |  bias_added_4_22_V_U                           |fifo_w18_d2_A_317                 |     64|
|652   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_631        |     55|
|653   |  bias_added_4_23_V_U                           |fifo_w18_d2_A_318                 |     65|
|654   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_630        |     55|
|655   |  bias_added_4_24_V_U                           |fifo_w18_d2_A_319                 |     67|
|656   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_629        |     55|
|657   |  bias_added_4_25_V_U                           |fifo_w18_d2_A_320                 |     64|
|658   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_628        |     55|
|659   |  bias_added_4_2_V_U                            |fifo_w18_d2_A_321                 |     65|
|660   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_627        |     55|
|661   |  bias_added_4_3_V_U                            |fifo_w18_d2_A_322                 |     65|
|662   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_626        |     55|
|663   |  bias_added_4_4_V_U                            |fifo_w18_d2_A_323                 |     64|
|664   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_625        |     55|
|665   |  bias_added_4_5_V_U                            |fifo_w18_d2_A_324                 |     66|
|666   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_624        |     55|
|667   |  bias_added_4_6_V_U                            |fifo_w18_d2_A_325                 |     65|
|668   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_623        |     55|
|669   |  bias_added_4_7_V_U                            |fifo_w18_d2_A_326                 |     66|
|670   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_622        |     55|
|671   |  bias_added_4_8_V_U                            |fifo_w18_d2_A_327                 |     64|
|672   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_621        |     55|
|673   |  bias_added_4_9_V_U                            |fifo_w18_d2_A_328                 |     65|
|674   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_620        |     56|
|675   |  bias_added_5_0_V_U                            |fifo_w18_d2_A_329                 |     66|
|676   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_619        |     55|
|677   |  bias_added_5_10_V_U                           |fifo_w18_d2_A_330                 |     66|
|678   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_618        |     55|
|679   |  bias_added_5_11_V_U                           |fifo_w18_d2_A_331                 |     64|
|680   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_617        |     55|
|681   |  bias_added_5_12_V_U                           |fifo_w18_d2_A_332                 |     64|
|682   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_616        |     55|
|683   |  bias_added_5_13_V_U                           |fifo_w18_d2_A_333                 |     64|
|684   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_615        |     55|
|685   |  bias_added_5_14_V_U                           |fifo_w18_d2_A_334                 |     64|
|686   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_614        |     55|
|687   |  bias_added_5_15_V_U                           |fifo_w18_d2_A_335                 |     66|
|688   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_613        |     55|
|689   |  bias_added_5_16_V_U                           |fifo_w18_d2_A_336                 |     66|
|690   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_612        |     55|
|691   |  bias_added_5_17_V_U                           |fifo_w18_d2_A_337                 |     64|
|692   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_611        |     55|
|693   |  bias_added_5_18_V_U                           |fifo_w18_d2_A_338                 |     64|
|694   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_610        |     55|
|695   |  bias_added_5_19_V_U                           |fifo_w18_d2_A_339                 |     65|
|696   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_609        |     55|
|697   |  bias_added_5_1_V_U                            |fifo_w18_d2_A_340                 |     64|
|698   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_608        |     55|
|699   |  bias_added_5_20_V_U                           |fifo_w18_d2_A_341                 |     65|
|700   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_607        |     55|
|701   |  bias_added_5_21_V_U                           |fifo_w18_d2_A_342                 |     66|
|702   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_606        |     55|
|703   |  bias_added_5_22_V_U                           |fifo_w18_d2_A_343                 |     65|
|704   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_605        |     55|
|705   |  bias_added_5_23_V_U                           |fifo_w18_d2_A_344                 |     65|
|706   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_604        |     55|
|707   |  bias_added_5_24_V_U                           |fifo_w18_d2_A_345                 |     65|
|708   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_603        |     55|
|709   |  bias_added_5_25_V_U                           |fifo_w18_d2_A_346                 |     65|
|710   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_602        |     55|
|711   |  bias_added_5_2_V_U                            |fifo_w18_d2_A_347                 |     65|
|712   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_601        |     55|
|713   |  bias_added_5_3_V_U                            |fifo_w18_d2_A_348                 |     66|
|714   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_600        |     55|
|715   |  bias_added_5_4_V_U                            |fifo_w18_d2_A_349                 |     66|
|716   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_599        |     55|
|717   |  bias_added_5_5_V_U                            |fifo_w18_d2_A_350                 |     65|
|718   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_598        |     55|
|719   |  bias_added_5_6_V_U                            |fifo_w18_d2_A_351                 |     64|
|720   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_597        |     55|
|721   |  bias_added_5_7_V_U                            |fifo_w18_d2_A_352                 |     65|
|722   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_596        |     55|
|723   |  bias_added_5_8_V_U                            |fifo_w18_d2_A_353                 |     64|
|724   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_595        |     55|
|725   |  bias_added_5_9_V_U                            |fifo_w18_d2_A_354                 |     66|
|726   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_594        |     55|
|727   |  bias_added_6_0_V_U                            |fifo_w18_d2_A_355                 |     65|
|728   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_593        |     55|
|729   |  bias_added_6_10_V_U                           |fifo_w18_d2_A_356                 |     65|
|730   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_592        |     55|
|731   |  bias_added_6_11_V_U                           |fifo_w18_d2_A_357                 |     64|
|732   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_591        |     55|
|733   |  bias_added_6_12_V_U                           |fifo_w18_d2_A_358                 |     64|
|734   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_590        |     55|
|735   |  bias_added_6_13_V_U                           |fifo_w18_d2_A_359                 |     66|
|736   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_589        |     55|
|737   |  bias_added_6_14_V_U                           |fifo_w18_d2_A_360                 |     67|
|738   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_588        |     56|
|739   |  bias_added_6_15_V_U                           |fifo_w18_d2_A_361                 |     65|
|740   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_587        |     55|
|741   |  bias_added_6_16_V_U                           |fifo_w18_d2_A_362                 |     64|
|742   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_586        |     55|
|743   |  bias_added_6_17_V_U                           |fifo_w18_d2_A_363                 |     65|
|744   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_585        |     55|
|745   |  bias_added_6_18_V_U                           |fifo_w18_d2_A_364                 |     64|
|746   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_584        |     55|
|747   |  bias_added_6_19_V_U                           |fifo_w18_d2_A_365                 |     65|
|748   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_583        |     55|
|749   |  bias_added_6_1_V_U                            |fifo_w18_d2_A_366                 |     65|
|750   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_582        |     55|
|751   |  bias_added_6_20_V_U                           |fifo_w18_d2_A_367                 |     65|
|752   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_581        |     55|
|753   |  bias_added_6_21_V_U                           |fifo_w18_d2_A_368                 |     64|
|754   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_580        |     55|
|755   |  bias_added_6_22_V_U                           |fifo_w18_d2_A_369                 |     64|
|756   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_579        |     55|
|757   |  bias_added_6_23_V_U                           |fifo_w18_d2_A_370                 |     65|
|758   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_578        |     55|
|759   |  bias_added_6_24_V_U                           |fifo_w18_d2_A_371                 |     64|
|760   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_577        |     55|
|761   |  bias_added_6_25_V_U                           |fifo_w18_d2_A_372                 |     65|
|762   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_576        |     55|
|763   |  bias_added_6_2_V_U                            |fifo_w18_d2_A_373                 |     65|
|764   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_575        |     55|
|765   |  bias_added_6_3_V_U                            |fifo_w18_d2_A_374                 |     64|
|766   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_574        |     55|
|767   |  bias_added_6_4_V_U                            |fifo_w18_d2_A_375                 |     64|
|768   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_573        |     55|
|769   |  bias_added_6_5_V_U                            |fifo_w18_d2_A_376                 |     65|
|770   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_572        |     55|
|771   |  bias_added_6_6_V_U                            |fifo_w18_d2_A_377                 |     64|
|772   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_571        |     55|
|773   |  bias_added_6_7_V_U                            |fifo_w18_d2_A_378                 |     66|
|774   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_570        |     55|
|775   |  bias_added_6_8_V_U                            |fifo_w18_d2_A_379                 |     67|
|776   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_569        |     55|
|777   |  bias_added_6_9_V_U                            |fifo_w18_d2_A_380                 |     65|
|778   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_568        |     55|
|779   |  bias_added_7_0_V_U                            |fifo_w18_d2_A_381                 |     65|
|780   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_567        |     55|
|781   |  bias_added_7_10_V_U                           |fifo_w18_d2_A_382                 |     64|
|782   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_566        |     55|
|783   |  bias_added_7_11_V_U                           |fifo_w18_d2_A_383                 |     66|
|784   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_565        |     55|
|785   |  bias_added_7_12_V_U                           |fifo_w18_d2_A_384                 |     66|
|786   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_564        |     55|
|787   |  bias_added_7_13_V_U                           |fifo_w18_d2_A_385                 |     64|
|788   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_563        |     55|
|789   |  bias_added_7_14_V_U                           |fifo_w18_d2_A_386                 |     65|
|790   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_562        |     55|
|791   |  bias_added_7_15_V_U                           |fifo_w18_d2_A_387                 |     64|
|792   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_561        |     55|
|793   |  bias_added_7_16_V_U                           |fifo_w18_d2_A_388                 |     65|
|794   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_560        |     55|
|795   |  bias_added_7_17_V_U                           |fifo_w18_d2_A_389                 |     65|
|796   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_559        |     55|
|797   |  bias_added_7_18_V_U                           |fifo_w18_d2_A_390                 |     67|
|798   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_558        |     55|
|799   |  bias_added_7_19_V_U                           |fifo_w18_d2_A_391                 |     65|
|800   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_557        |     55|
|801   |  bias_added_7_1_V_U                            |fifo_w18_d2_A_392                 |     65|
|802   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_556        |     55|
|803   |  bias_added_7_20_V_U                           |fifo_w18_d2_A_393                 |     64|
|804   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_555        |     55|
|805   |  bias_added_7_21_V_U                           |fifo_w18_d2_A_394                 |     64|
|806   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_554        |     55|
|807   |  bias_added_7_22_V_U                           |fifo_w18_d2_A_395                 |     64|
|808   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_553        |     55|
|809   |  bias_added_7_23_V_U                           |fifo_w18_d2_A_396                 |     65|
|810   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_552        |     55|
|811   |  bias_added_7_24_V_U                           |fifo_w18_d2_A_397                 |     65|
|812   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_551        |     55|
|813   |  bias_added_7_25_V_U                           |fifo_w18_d2_A_398                 |     64|
|814   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_550        |     55|
|815   |  bias_added_7_2_V_U                            |fifo_w18_d2_A_399                 |     65|
|816   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_549        |     55|
|817   |  bias_added_7_3_V_U                            |fifo_w18_d2_A_400                 |     64|
|818   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_548        |     55|
|819   |  bias_added_7_4_V_U                            |fifo_w18_d2_A_401                 |     64|
|820   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_547        |     55|
|821   |  bias_added_7_5_V_U                            |fifo_w18_d2_A_402                 |     66|
|822   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_546        |     55|
|823   |  bias_added_7_6_V_U                            |fifo_w18_d2_A_403                 |     65|
|824   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_545        |     55|
|825   |  bias_added_7_7_V_U                            |fifo_w18_d2_A_404                 |     65|
|826   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_544        |     55|
|827   |  bias_added_7_8_V_U                            |fifo_w18_d2_A_405                 |     65|
|828   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_543        |     55|
|829   |  bias_added_7_9_V_U                            |fifo_w18_d2_A_406                 |     64|
|830   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_542        |     55|
|831   |  bias_added_8_0_V_U                            |fifo_w18_d2_A_407                 |     64|
|832   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_541        |     55|
|833   |  bias_added_8_10_V_U                           |fifo_w18_d2_A_408                 |     65|
|834   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_540        |     55|
|835   |  bias_added_8_11_V_U                           |fifo_w18_d2_A_409                 |     64|
|836   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_539        |     55|
|837   |  bias_added_8_12_V_U                           |fifo_w18_d2_A_410                 |     65|
|838   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_538        |     55|
|839   |  bias_added_8_13_V_U                           |fifo_w18_d2_A_411                 |     65|
|840   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_537        |     55|
|841   |  bias_added_8_14_V_U                           |fifo_w18_d2_A_412                 |     65|
|842   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_536        |     55|
|843   |  bias_added_8_15_V_U                           |fifo_w18_d2_A_413                 |     68|
|844   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_535        |     55|
|845   |  bias_added_8_16_V_U                           |fifo_w18_d2_A_414                 |     66|
|846   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_534        |     55|
|847   |  bias_added_8_17_V_U                           |fifo_w18_d2_A_415                 |     65|
|848   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_533        |     55|
|849   |  bias_added_8_18_V_U                           |fifo_w18_d2_A_416                 |     64|
|850   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_532        |     55|
|851   |  bias_added_8_19_V_U                           |fifo_w18_d2_A_417                 |     64|
|852   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_531        |     55|
|853   |  bias_added_8_1_V_U                            |fifo_w18_d2_A_418                 |     67|
|854   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_530        |     55|
|855   |  bias_added_8_20_V_U                           |fifo_w18_d2_A_419                 |     66|
|856   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_529        |     56|
|857   |  bias_added_8_21_V_U                           |fifo_w18_d2_A_420                 |     65|
|858   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_528        |     55|
|859   |  bias_added_8_22_V_U                           |fifo_w18_d2_A_421                 |     66|
|860   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_527        |     55|
|861   |  bias_added_8_23_V_U                           |fifo_w18_d2_A_422                 |     65|
|862   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_526        |     55|
|863   |  bias_added_8_24_V_U                           |fifo_w18_d2_A_423                 |     66|
|864   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_525        |     55|
|865   |  bias_added_8_25_V_U                           |fifo_w18_d2_A_424                 |     65|
|866   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_524        |     55|
|867   |  bias_added_8_2_V_U                            |fifo_w18_d2_A_425                 |     65|
|868   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_523        |     55|
|869   |  bias_added_8_3_V_U                            |fifo_w18_d2_A_426                 |     65|
|870   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_522        |     55|
|871   |  bias_added_8_4_V_U                            |fifo_w18_d2_A_427                 |     65|
|872   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_521        |     55|
|873   |  bias_added_8_5_V_U                            |fifo_w18_d2_A_428                 |     65|
|874   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_520        |     55|
|875   |  bias_added_8_6_V_U                            |fifo_w18_d2_A_429                 |     65|
|876   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_519        |     55|
|877   |  bias_added_8_7_V_U                            |fifo_w18_d2_A_430                 |     64|
|878   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_518        |     55|
|879   |  bias_added_8_8_V_U                            |fifo_w18_d2_A_431                 |     64|
|880   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_517        |     55|
|881   |  bias_added_8_9_V_U                            |fifo_w18_d2_A_432                 |     65|
|882   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_516        |     55|
|883   |  bias_added_9_0_V_U                            |fifo_w18_d2_A_433                 |     64|
|884   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_515        |     55|
|885   |  bias_added_9_10_V_U                           |fifo_w18_d2_A_434                 |     64|
|886   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_514        |     55|
|887   |  bias_added_9_11_V_U                           |fifo_w18_d2_A_435                 |     64|
|888   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_513        |     55|
|889   |  bias_added_9_12_V_U                           |fifo_w18_d2_A_436                 |     65|
|890   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_512        |     55|
|891   |  bias_added_9_13_V_U                           |fifo_w18_d2_A_437                 |     65|
|892   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_511        |     55|
|893   |  bias_added_9_14_V_U                           |fifo_w18_d2_A_438                 |     65|
|894   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_510        |     55|
|895   |  bias_added_9_15_V_U                           |fifo_w18_d2_A_439                 |     64|
|896   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_509        |     55|
|897   |  bias_added_9_16_V_U                           |fifo_w18_d2_A_440                 |     65|
|898   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_508        |     55|
|899   |  bias_added_9_17_V_U                           |fifo_w18_d2_A_441                 |     64|
|900   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_507        |     55|
|901   |  bias_added_9_18_V_U                           |fifo_w18_d2_A_442                 |     64|
|902   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_506        |     55|
|903   |  bias_added_9_19_V_U                           |fifo_w18_d2_A_443                 |     65|
|904   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_505        |     55|
|905   |  bias_added_9_1_V_U                            |fifo_w18_d2_A_444                 |     68|
|906   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_504        |     55|
|907   |  bias_added_9_20_V_U                           |fifo_w18_d2_A_445                 |     65|
|908   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_503        |     55|
|909   |  bias_added_9_21_V_U                           |fifo_w18_d2_A_446                 |     65|
|910   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_502        |     55|
|911   |  bias_added_9_22_V_U                           |fifo_w18_d2_A_447                 |     65|
|912   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_501        |     55|
|913   |  bias_added_9_23_V_U                           |fifo_w18_d2_A_448                 |     65|
|914   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_500        |     55|
|915   |  bias_added_9_24_V_U                           |fifo_w18_d2_A_449                 |     65|
|916   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_499        |     55|
|917   |  bias_added_9_25_V_U                           |fifo_w18_d2_A_450                 |     67|
|918   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_498        |     55|
|919   |  bias_added_9_2_V_U                            |fifo_w18_d2_A_451                 |     66|
|920   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_497        |     55|
|921   |  bias_added_9_3_V_U                            |fifo_w18_d2_A_452                 |     64|
|922   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_496        |     55|
|923   |  bias_added_9_4_V_U                            |fifo_w18_d2_A_453                 |     65|
|924   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_495        |     55|
|925   |  bias_added_9_5_V_U                            |fifo_w18_d2_A_454                 |     65|
|926   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_494        |     55|
|927   |  bias_added_9_6_V_U                            |fifo_w18_d2_A_455                 |     64|
|928   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_493        |     55|
|929   |  bias_added_9_7_V_U                            |fifo_w18_d2_A_456                 |     65|
|930   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_492        |     55|
|931   |  bias_added_9_8_V_U                            |fifo_w18_d2_A_457                 |     65|
|932   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg_491        |     55|
|933   |  bias_added_9_9_V_U                            |fifo_w18_d2_A_458                 |     64|
|934   |    U_fifo_w18_d2_A_ram                         |fifo_w18_d2_A_shiftReg            |     55|
|935   |  classify_U0                                   |classify                          |    674|
|936   |  digit_U                                       |fifo_w4_d2_A                      |     21|
|937   |    U_fifo_w4_d2_A_ram                          |fifo_w4_d2_A_shiftReg_490         |     12|
|938   |  mvprod_layer_1_U0                             |mvprod_layer_1                    |  75350|
|939   |    mlp_mul_18s_18s_3bkb_U17                    |mlp_mul_18s_18s_3bkb              |    325|
|940   |      mlp_mul_18s_18s_3bkb_MulnS_0_U            |mlp_mul_18s_18s_3bkb_MulnS_0_489  |    325|
|941   |    mlp_mul_18s_18s_3bkb_U18                    |mlp_mul_18s_18s_3bkb_460          |    338|
|942   |      mlp_mul_18s_18s_3bkb_MulnS_0_U            |mlp_mul_18s_18s_3bkb_MulnS_0_488  |    338|
|943   |    mlp_mul_18s_18s_3bkb_U19                    |mlp_mul_18s_18s_3bkb_461          |    326|
|944   |      mlp_mul_18s_18s_3bkb_MulnS_0_U            |mlp_mul_18s_18s_3bkb_MulnS_0_487  |    326|
|945   |    mlp_mul_18s_18s_3bkb_U20                    |mlp_mul_18s_18s_3bkb_462          |    327|
|946   |      mlp_mul_18s_18s_3bkb_MulnS_0_U            |mlp_mul_18s_18s_3bkb_MulnS_0_486  |    327|
|947   |    mlp_mul_18s_18s_3bkb_U21                    |mlp_mul_18s_18s_3bkb_463          |    327|
|948   |      mlp_mul_18s_18s_3bkb_MulnS_0_U            |mlp_mul_18s_18s_3bkb_MulnS_0_485  |    327|
|949   |    mlp_mul_18s_18s_3bkb_U22                    |mlp_mul_18s_18s_3bkb_464          |    325|
|950   |      mlp_mul_18s_18s_3bkb_MulnS_0_U            |mlp_mul_18s_18s_3bkb_MulnS_0_484  |    325|
|951   |    mlp_mul_18s_18s_3bkb_U23                    |mlp_mul_18s_18s_3bkb_465          |    331|
|952   |      mlp_mul_18s_18s_3bkb_MulnS_0_U            |mlp_mul_18s_18s_3bkb_MulnS_0_483  |    331|
|953   |    mlp_mul_18s_18s_3bkb_U24                    |mlp_mul_18s_18s_3bkb_466          |    342|
|954   |      mlp_mul_18s_18s_3bkb_MulnS_0_U            |mlp_mul_18s_18s_3bkb_MulnS_0_482  |    342|
|955   |    mlp_mul_18s_18s_3bkb_U25                    |mlp_mul_18s_18s_3bkb_467          |    325|
|956   |      mlp_mul_18s_18s_3bkb_MulnS_0_U            |mlp_mul_18s_18s_3bkb_MulnS_0_481  |    325|
|957   |    mlp_mul_18s_18s_3bkb_U26                    |mlp_mul_18s_18s_3bkb_468          |    325|
|958   |      mlp_mul_18s_18s_3bkb_MulnS_0_U            |mlp_mul_18s_18s_3bkb_MulnS_0_480  |    325|
|959   |    mlp_mul_18s_18s_3bkb_U27                    |mlp_mul_18s_18s_3bkb_469          |    327|
|960   |      mlp_mul_18s_18s_3bkb_MulnS_0_U            |mlp_mul_18s_18s_3bkb_MulnS_0_479  |    327|
|961   |    mlp_mul_18s_18s_3bkb_U28                    |mlp_mul_18s_18s_3bkb_470          |    331|
|962   |      mlp_mul_18s_18s_3bkb_MulnS_0_U            |mlp_mul_18s_18s_3bkb_MulnS_0_478  |    331|
|963   |    mlp_mul_18s_18s_3bkb_U29                    |mlp_mul_18s_18s_3bkb_471          |    327|
|964   |      mlp_mul_18s_18s_3bkb_MulnS_0_U            |mlp_mul_18s_18s_3bkb_MulnS_0_477  |    327|
|965   |    mlp_mul_18s_18s_3bkb_U30                    |mlp_mul_18s_18s_3bkb_472          |    333|
|966   |      mlp_mul_18s_18s_3bkb_MulnS_0_U            |mlp_mul_18s_18s_3bkb_MulnS_0_476  |    333|
|967   |    mlp_mul_18s_18s_3bkb_U31                    |mlp_mul_18s_18s_3bkb_473          |    325|
|968   |      mlp_mul_18s_18s_3bkb_MulnS_0_U            |mlp_mul_18s_18s_3bkb_MulnS_0_475  |    325|
|969   |    mlp_mul_18s_18s_3bkb_U32                    |mlp_mul_18s_18s_3bkb_474          |    364|
|970   |      mlp_mul_18s_18s_3bkb_MulnS_0_U            |mlp_mul_18s_18s_3bkb_MulnS_0      |    364|
|971   |  mvprod_layer_2_U0                             |mvprod_layer_2                    |   3225|
|972   |    mlp_mul_18s_18s_3dEe_U508                   |mlp_mul_18s_18s_3dEe              |     27|
|973   |      mlp_mul_18s_18s_3dEe_MulnS_1_U            |mlp_mul_18s_18s_3dEe_MulnS_1      |     27|
|974   |  p_src_mlp_cpp_lin_U0                          |p_src_mlp_cpp_lin                 |      4|
|975   |  sigmoid_activation_L_1_U0                     |sigmoid_activation_L_1            |   4091|
|976   |  sigmoid_activation_L_U0                       |sigmoid_activation_L              |   1799|
|977   |  tmp_U                                         |fifo_w4_d2_A_459                  |     31|
|978   |    U_fifo_w4_d2_A_ram                          |fifo_w4_d2_A_shiftReg             |     17|
+------+------------------------------------------------+----------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:18:42 ; elapsed = 00:19:27 . Memory (MB): peak = 2031.262 ; gain = 1719.688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1429 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:17:43 ; elapsed = 00:18:49 . Memory (MB): peak = 2031.262 ; gain = 982.363
Synthesis Optimization Complete : Time (s): cpu = 00:18:43 ; elapsed = 00:19:28 . Memory (MB): peak = 2031.262 ; gain = 1719.688
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2798 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 108 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 108 instances

INFO: [Common 17-83] Releasing license: Synthesis
263 Infos, 319 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:19:17 ; elapsed = 00:20:03 . Memory (MB): peak = 2031.262 ; gain = 1732.512
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/project.runs/synth_1/mlp.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2031.262 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mlp_utilization_synth.rpt -pb mlp_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2031.262 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Oct 27 19:24:26 2019...
[Sun Oct 27 19:24:30 2019] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:20:34 . Memory (MB): peak = 313.727 ; gain = 0.000
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tffg676-2
INFO: [Netlist 29-17] Analyzing 2798 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp.xdc]
Finished Parsing XDC File [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 108 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 108 instances

open_run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 988.953 ; gain = 675.227
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 988.953 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 1728.977 ; gain = 740.023
INFO: [Timing 38-480] Writing timing data to binary archive.
[Sun Oct 27 19:26:03 2019] Launched impl_1...
Run output will be captured here: C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1862.824 ; gain = 133.848
[Sun Oct 27 19:26:03 2019] Waiting for impl_1 to finish...

*** Running vivado
    with args -log mlp.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source mlp.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mlp.tcl -notrace
Command: open_checkpoint C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/project.runs/impl_1/mlp.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 238.188 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2798 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 108 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 108 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 1776.652 ; gain = 1547.473
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1776.652 ; gain = 0.000

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 7ae2e925

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 1776.652 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16c27ec53

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1776.652 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: fe4a6c31

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1776.652 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1af09d1d5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1776.652 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1af09d1d5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1776.652 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 19b8ad6b5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1776.652 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19b8ad6b5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1776.652 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.311 . Memory (MB): peak = 1776.652 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 19b8ad6b5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 1776.652 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 19b8ad6b5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.278 . Memory (MB): peak = 1776.652 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19b8ad6b5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1776.652 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1776.652 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/project.runs/impl_1/mlp_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1776.652 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file mlp_drc_opted.rpt -pb mlp_drc_opted.pb -rpx mlp_drc_opted.rpx
Command: report_drc -file mlp_drc_opted.rpt -pb mlp_drc_opted.pb -rpx mlp_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'A:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/project.runs/impl_1/mlp_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1776.652 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.209 . Memory (MB): peak = 1776.652 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e3887552

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.222 . Memory (MB): peak = 1776.652 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.206 . Memory (MB): peak = 1776.652 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e1f55832

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1776.652 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a749b2b0

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 2303.926 ; gain = 527.273

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a749b2b0

Time (s): cpu = 00:00:56 ; elapsed = 00:00:42 . Memory (MB): peak = 2303.926 ; gain = 527.273
Phase 1 Placer Initialization | Checksum: 1a749b2b0

Time (s): cpu = 00:00:56 ; elapsed = 00:00:42 . Memory (MB): peak = 2303.926 ; gain = 527.273

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c55eb2cb

Time (s): cpu = 00:01:08 ; elapsed = 00:00:49 . Memory (MB): peak = 2303.926 ; gain = 527.273

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 22 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net add_bias_pre_L1_U0/ap_sync_reg_channel_write_bias_added_10_24_V_reg. Replicated 8 times.
INFO: [Physopt 32-81] Processed net add_bias_pre_L1_U0/ap_done_reg. Replicated 6 times.
INFO: [Physopt 32-81] Processed net add_bias_pre_L1_U0/ap_done_reg_reg_rep__3_n_0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net add_bias_pre_L1_U0/ap_done_reg_reg_rep_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net add_bias_pre_L1_U0/ap_done_reg_reg_rep__2_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net add_bias_pre_L1_U0/ap_done_reg_reg_rep__0_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net add_bias_pre_L1_U0/ap_done_reg_reg_rep__1_n_0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_rep__4_n_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_rep__3_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_rep_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_rep__0_n_0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_rep__2_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_rep__1_n_0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__1_n_0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__0_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net add_bias_pre_L1_U0/ap_CS_fsm_reg_n_0_[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__2_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__3_n_0. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 22 nets. Created 135 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 22 nets or cells. Created 135 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.576 . Memory (MB): peak = 2303.926 ; gain = 0.000
INFO: [Physopt 32-76] Pass 1. Identified 5 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage7. Replicated 7 times.
INFO: [Physopt 32-81] Processed net sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage9. Replicated 6 times.
INFO: [Physopt 32-81] Processed net sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage11. Replicated 6 times.
INFO: [Physopt 32-81] Processed net sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage6. Replicated 6 times.
INFO: [Physopt 32-81] Processed net sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage10. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 5 nets. Created 31 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 31 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.294 . Memory (MB): peak = 2303.926 ; gain = 0.000
INFO: [Physopt 32-117] Net mvprod_layer_2_U0/mlp_mul_18s_18s_3dEe_U508/mlp_mul_18s_18s_3dEe_MulnS_1_U/reg_18740 could not be optimized because driver mvprod_layer_2_U0/mlp_mul_18s_18s_3dEe_U508/mlp_mul_18s_18s_3dEe_MulnS_1_U/p_reg_i_1__14 could not be replicated
INFO: [Physopt 32-117] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U28/mlp_mul_18s_18s_3bkb_MulnS_0_U/grp_fu_17640_ce could not be optimized because driver mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U28/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_1__15 could not be replicated
INFO: [Physopt 32-117] Net L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/tmp_29_9_reg_2855_reg[2] could not be optimized because driver L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/tmp_29_7_reg_2781_reg_i_1 could not be replicated
INFO: [Physopt 32-117] Net mvprod_layer_2_U0/reg_18940 could not be optimized because driver mvprod_layer_2_U0/reg_1894_reg_i_2 could not be replicated
INFO: [Physopt 32-117] Net L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/tmp_29_14_reg_3077_reg[0] could not be optimized because driver L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/tmp_29_14_reg_3077_reg_i_2 could not be replicated
INFO: [Physopt 32-117] Net L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/tmp_29_9_reg_2855_reg[0] could not be optimized because driver L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/tmp_29_9_reg_2855_reg_i_2 could not be replicated
INFO: [Physopt 32-117] Net L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/tmp_29_18_reg_3220_reg[2] could not be optimized because driver L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/tmp_29_16_reg_3151_reg_i_1 could not be replicated
INFO: [Physopt 32-117] Net L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/reg_406_reg[16][16] could not be optimized because driver L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/reg_406[16]_i_1 could not be replicated
INFO: [Physopt 32-117] Net L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/reg_406_reg[16][11] could not be optimized because driver L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/reg_406[11]_i_1 could not be replicated
INFO: [Physopt 32-117] Net L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/reg_406_reg[16][6] could not be optimized because driver L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/reg_406[6]_i_1 could not be replicated
INFO: [Physopt 32-117] Net L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/reg_406_reg[16][14] could not be optimized because driver L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/reg_406[14]_i_1 could not be replicated
INFO: [Physopt 32-117] Net L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/reg_406_reg[16][10] could not be optimized because driver L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/reg_406[10]_i_1 could not be replicated
INFO: [Physopt 32-117] Net L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/reg_406_reg[16][12] could not be optimized because driver L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/reg_406[12]_i_1 could not be replicated
INFO: [Physopt 32-117] Net L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/reg_406_reg[16][15] could not be optimized because driver L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/reg_406[15]_i_1 could not be replicated
INFO: [Physopt 32-117] Net L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/reg_406_reg[16][13] could not be optimized because driver L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/reg_406[13]_i_1 could not be replicated
INFO: [Physopt 32-117] Net L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/reg_406_reg[16][8] could not be optimized because driver L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/reg_406[8]_i_1 could not be replicated
INFO: [Physopt 32-117] Net L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/reg_406_reg[16][5] could not be optimized because driver L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/reg_406[5]_i_1 could not be replicated
INFO: [Physopt 32-117] Net L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/reg_406_reg[16][9] could not be optimized because driver L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/reg_406[9]_i_1 could not be replicated
INFO: [Physopt 32-117] Net L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/reg_406_reg[16][7] could not be optimized because driver L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/reg_406[7]_i_1 could not be replicated
INFO: [Physopt 32-117] Net L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/tmp_29_13_reg_3072_reg[0] could not be optimized because driver L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/tmp_29_13_reg_3072_reg_i_3 could not be replicated
INFO: [Physopt 32-117] Net L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/reg_406_reg[16][2] could not be optimized because driver L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/reg_406[2]_i_1 could not be replicated
INFO: [Physopt 32-117] Net L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/reg_406_reg[16][3] could not be optimized because driver L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/reg_406[3]_i_1 could not be replicated
INFO: [Physopt 32-46] Identified 2 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net sigmoid_activation_L_1_U0/ap_CS_fsm_pp0_stage4. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.293 . Memory (MB): peak = 2303.926 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.209 . Memory (MB): peak = 2303.926 ; gain = 0.000
INFO: [Physopt 32-117] Net add_bias_pre_L1_U0/add_bias_pre_L1_U0_ap_done could not be optimized because driver add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_fret_i_1 could not be replicated
INFO: [Physopt 32-117] Net add_bias_pre_L1_U0/ap_CS_fsm[0]_rep__4_i_1_n_0 could not be optimized because driver add_bias_pre_L1_U0/ap_CS_fsm[0]_rep__4_i_1 could not be replicated
INFO: [Physopt 32-117] Net add_bias_pre_L1_U0/ap_CS_fsm[0]_rep__1_i_1_n_0 could not be optimized because driver add_bias_pre_L1_U0/ap_CS_fsm[0]_rep__1_i_1 could not be replicated
INFO: [Physopt 32-117] Net add_bias_pre_L1_U0/ap_CS_fsm[0]_rep__0_i_1_n_0 could not be optimized because driver add_bias_pre_L1_U0/ap_CS_fsm[0]_rep__0_i_1 could not be replicated
INFO: [Physopt 32-117] Net add_bias_pre_L1_U0/ap_CS_fsm[0]_rep_i_1_n_0 could not be optimized because driver add_bias_pre_L1_U0/ap_CS_fsm[0]_rep_i_1 could not be replicated
INFO: [Physopt 32-117] Net add_bias_pre_L1_U0/ap_CS_fsm[0]_i_1__2_n_0 could not be optimized because driver add_bias_pre_L1_U0/ap_CS_fsm[0]_i_1__2 could not be replicated
INFO: [Physopt 32-117] Net add_bias_pre_L1_U0/ap_CS_fsm[0]_rep__2_i_1_n_0 could not be optimized because driver add_bias_pre_L1_U0/ap_CS_fsm[0]_rep__2_i_1 could not be replicated
INFO: [Physopt 32-117] Net add_bias_pre_L1_U0/ap_CS_fsm[0]_rep__3_i_1_n_0 could not be optimized because driver add_bias_pre_L1_U0/ap_CS_fsm[0]_rep__3_i_1 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.210 . Memory (MB): peak = 2303.926 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |          135  |              0  |                    22  |           0  |           1  |  00:00:41  |
|  Fanout             |           31  |              0  |                     5  |           0  |           1  |  00:00:02  |
|  Critical Cell      |            1  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  Critical Cell      |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          167  |              0  |                    28  |           0  |           4  |  00:00:44  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1455e9c59

Time (s): cpu = 00:05:55 ; elapsed = 00:04:24 . Memory (MB): peak = 2303.926 ; gain = 527.273
Phase 2 Global Placement | Checksum: 1ad3533a6

Time (s): cpu = 00:06:19 ; elapsed = 00:04:41 . Memory (MB): peak = 2303.926 ; gain = 527.273

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ad3533a6

Time (s): cpu = 00:06:20 ; elapsed = 00:04:42 . Memory (MB): peak = 2303.926 ; gain = 527.273

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 26c7645e7

Time (s): cpu = 00:07:05 ; elapsed = 00:05:12 . Memory (MB): peak = 2303.926 ; gain = 527.273

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2d1f4a80d

Time (s): cpu = 00:07:07 ; elapsed = 00:05:14 . Memory (MB): peak = 2303.926 ; gain = 527.273

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 21e92e8c2

Time (s): cpu = 00:07:07 ; elapsed = 00:05:14 . Memory (MB): peak = 2303.926 ; gain = 527.273

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 21e92e8c2

Time (s): cpu = 00:07:07 ; elapsed = 00:05:14 . Memory (MB): peak = 2303.926 ; gain = 527.273

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 27e0df75a

Time (s): cpu = 00:07:25 ; elapsed = 00:05:33 . Memory (MB): peak = 2303.926 ; gain = 527.273

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 2233bb485

Time (s): cpu = 00:08:26 ; elapsed = 00:06:35 . Memory (MB): peak = 2303.926 ; gain = 527.273

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 23683a7ae

Time (s): cpu = 00:08:32 ; elapsed = 00:06:42 . Memory (MB): peak = 2303.926 ; gain = 527.273

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1c8f067bd

Time (s): cpu = 00:08:33 ; elapsed = 00:06:43 . Memory (MB): peak = 2303.926 ; gain = 527.273

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 23368712c

Time (s): cpu = 00:10:19 ; elapsed = 00:08:04 . Memory (MB): peak = 2303.926 ; gain = 527.273
Phase 3 Detail Placement | Checksum: 23368712c

Time (s): cpu = 00:10:20 ; elapsed = 00:08:05 . Memory (MB): peak = 2303.926 ; gain = 527.273

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1773e1378

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1773e1378

Time (s): cpu = 00:11:09 ; elapsed = 00:08:38 . Memory (MB): peak = 2389.766 ; gain = 613.113
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.918. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 107164fa8

Time (s): cpu = 00:15:02 ; elapsed = 00:12:40 . Memory (MB): peak = 2389.766 ; gain = 613.113
Phase 4.1 Post Commit Optimization | Checksum: 107164fa8

Time (s): cpu = 00:15:03 ; elapsed = 00:12:41 . Memory (MB): peak = 2389.766 ; gain = 613.113

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 107164fa8

Time (s): cpu = 00:15:05 ; elapsed = 00:12:42 . Memory (MB): peak = 2389.766 ; gain = 613.113

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 107164fa8

Time (s): cpu = 00:15:06 ; elapsed = 00:12:44 . Memory (MB): peak = 2389.766 ; gain = 613.113

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 121e2e73d

Time (s): cpu = 00:15:07 ; elapsed = 00:12:45 . Memory (MB): peak = 2389.766 ; gain = 613.113
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 121e2e73d

Time (s): cpu = 00:15:08 ; elapsed = 00:12:46 . Memory (MB): peak = 2389.766 ; gain = 613.113
Ending Placer Task | Checksum: 9108142a

Time (s): cpu = 00:15:08 ; elapsed = 00:12:46 . Memory (MB): peak = 2389.766 ; gain = 613.113
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:15:21 ; elapsed = 00:12:56 . Memory (MB): peak = 2389.766 ; gain = 613.113
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:32 ; elapsed = 00:00:12 . Memory (MB): peak = 2389.766 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/project.runs/impl_1/mlp_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:43 ; elapsed = 00:00:22 . Memory (MB): peak = 2389.766 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file mlp_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 2389.766 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mlp_utilization_placed.rpt -pb mlp_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2389.766 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mlp_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.866 . Memory (MB): peak = 2389.766 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.213 . Memory (MB): peak = 2389.766 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.918 | TNS=-36275.222 |
Phase 1 Physical Synthesis Initialization | Checksum: 1698b8101

Time (s): cpu = 00:00:49 ; elapsed = 00:00:22 . Memory (MB): peak = 2389.766 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.918 | TNS=-36275.222 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 50 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_65_reg_41379_reg[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_67_reg_41844_reg[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_255_reg_44064_reg[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_293_reg_44584_reg[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U20/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_53_reg_38549_reg[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_55_reg_39034_reg[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_69_reg_42299_reg[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.214 . Memory (MB): peak = 2389.766 ; gain = 0.000
Phase 2 Fanout Optimization | Checksum: 1698b8101

Time (s): cpu = 00:01:57 ; elapsed = 00:01:11 . Memory (MB): peak = 2389.766 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_65_reg_41379_reg[19].  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/matrix_13_V_load_19_reg_41614[17]_i_1
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_1.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_194__13
INFO: [Physopt 32-662] Processed net bias_added_3_14_V_U/p_Val2_16_55_reg_39034_reg[19].  Did not re-place instance bias_added_3_14_V_U/weights_L1_15_V_ce0_INST_0_i_4
INFO: [Physopt 32-663] Processed net bias_added_3_3_V_U/bias_added_3_3_V_empty_n.  Re-placed instance bias_added_3_3_V_U/internal_empty_n_reg
INFO: [Physopt 32-662] Processed net bias_added_3_14_V_U/weights_L1_15_V_ce0_INST_0_i_11_n_0.  Did not re-place instance bias_added_3_14_V_U/weights_L1_15_V_ce0_INST_0_i_11
INFO: [Physopt 32-662] Processed net bias_added_3_2_V_U/p_Val2_16_55_reg_39034_reg[19].  Did not re-place instance bias_added_3_2_V_U/weights_L1_15_V_ce0_INST_0_i_55
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_22__2_n_0.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_22__2
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_83__4_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_83__4
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_67_reg_41844_reg[19].  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/matrix_8_V_load_21_reg_42029[17]_i_1
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_5.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_187__3
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_25__2_n_0.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_25__2
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_91__3_n_0.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_91__3
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_255_reg_44064_reg[19].  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_270_reg_44139[35]_i_1
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U17/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_247__7_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U17/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_247__7
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U17/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_27__4_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U17/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_27__4
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U17/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_97__5_n_0.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U17/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_97__5
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_293_reg_44584_reg[19].  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_299_reg_44614[35]_i_1
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U20/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_53_reg_38549_reg[19].  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U20/mlp_mul_18s_18s_3bkb_MulnS_0_U/matrix_11_V_load_7_reg_38764[17]_i_1
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_55_reg_39034_reg[19].  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/matrix_14_V_load_9_reg_39279[17]_i_1
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_69_reg_42299_reg[19].  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/matrix_11_V_load_23_reg_42514[17]_i_1
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_8.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_139__14
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_0.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_191__14
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_125__14_n_0.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_125__14
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_321__12_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_321__12
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_35__14_n_0.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_35__14
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U23/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_12__4_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U23/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_12__4
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U23/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_16__4_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U23/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_16__4
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U23/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_59__3_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U23/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_59__3
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U23/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_67__3_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U23/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_67__3
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U31/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_107__4_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U31/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_107__4
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U31/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_30__3_n_0.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U31/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_30__3
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_1.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_130__13
INFO: [Physopt 32-662] Processed net bias_added_11_22_V_U/p_Val2_16_55_reg_39034_reg[19].  Did not re-place instance bias_added_11_22_V_U/weights_L1_15_V_ce0_INST_0_i_3
INFO: [Physopt 32-663] Processed net bias_added_9_16_V_U/bias_added_9_16_V_empty_n.  Re-placed instance bias_added_9_16_V_U/internal_empty_n_reg
INFO: [Physopt 32-662] Processed net bias_added_9_14_V_U/p_Val2_16_55_reg_39034_reg[19].  Did not re-place instance bias_added_9_14_V_U/weights_L1_15_V_ce0_INST_0_i_52
INFO: [Physopt 32-662] Processed net bias_added_9_2_V_U/p_Val2_16_55_reg_39034_reg[19].  Did not re-place instance bias_added_9_2_V_U/weights_L1_15_V_ce0_INST_0_i_10
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U31/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_251__8_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U31/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_251__8
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U31/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_27__3_n_0.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U31/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_27__3
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U31/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_99__3_n_0.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U31/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_99__3
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U23/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_11__4_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U23/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_11__4
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U23/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_57__3_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U23/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_57__3
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_110__4_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_110__4
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_31__2_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_31__2
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U27/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_1.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U27/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_199__14
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_119__11_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_119__11
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_34__11_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_34__11
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_103__3_n_0.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_103__3
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_29__2_n_0.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_29__2
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_310_reg_44834_reg[19].  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_309_reg_44829[35]_i_1
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U17/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_191__6_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U17/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_191__6
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U17/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_20__5_n_0.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U17/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_20__5
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U17/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_76__6_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U17/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_76__6
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_122__14_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_122__14
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_313__12_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_313__12
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_34__14_n_0.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_34__14
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U22/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_12__5_n_0.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U22/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_12__5
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U22/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_163__4_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U22/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_163__4
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U22/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_59__5_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U22/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_59__5
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/next_mul3_reg_45534_reg[0].  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_366_reg_45619[35]_i_1
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_252_reg_43884_reg[19].  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_250_reg_43874[35]_i_1
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_5.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_194__14
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_1.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_77__14
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U21/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_178_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U21/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_178
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U21/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_17__0_n_0.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U21/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_17__0
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U21/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_248__14_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U21/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_248__14
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U21/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_27__12_n_0.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U21/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_27__12
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U21/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_35__12_n_0.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U21/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_35__12
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U21/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_69__10_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U21/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_69__10
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U21/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_97__12_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U21/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_97__12
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U17/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_203__7_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U17/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_203__7
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U17/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_21__4_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U17/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_21__4
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U17/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_81__5_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U17/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_81__5
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U22/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_114__11_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U22/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_114__11
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U22/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_293__11_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U22/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_293__11
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U22/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_32__13_n_0.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U22/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_32__13
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_10__11_n_0.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_10__11
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_56__1_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_56__1
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_251__9_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_251__9
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_27__2_n_0.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_27__2
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_99__2_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_99__2
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_347_reg_45349_reg[19].  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_344_reg_45334[35]_i_1
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_3.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_197__13
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_2.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_77__9
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U23/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_14__4_n_0.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U23/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_14__4
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U23/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_63__3_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U23/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_63__3
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_111__2_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_111__2
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_20__3_n_0.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_20__3
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_284__9_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_284__9
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U31/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_114__3_n_0.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U31/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_114__3
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U31/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_291__8_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U31/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_291__8
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U31/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_32__3_n_0.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U31/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_32__3
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_211_reg_43349_reg[19].  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_222_reg_43404[35]_i_1
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_14__2_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_14__2
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_169__11_n_0.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_169__11
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_64__0_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_64__0
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U20/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_110__10_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U20/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_110__10
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U20/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_282__14_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U20/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_282__14
INFO: [Physopt 32-662] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U20/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_31__10_n_0.  Did not re-place instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U20/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_31__10
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U21/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_253__10_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U21/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_253__10
INFO: [Physopt 32-663] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U21/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_99__12_n_0.  Re-placed instance mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U21/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_99__12
INFO: [Physopt 32-661] Optimized 50 nets.  Re-placed 50 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 50 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 50 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.882 | TNS=-35429.384 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.213 . Memory (MB): peak = 2389.766 ; gain = 0.000
Phase 3 Placement Based Optimization | Checksum: 1d421161f

Time (s): cpu = 00:03:40 ; elapsed = 00:02:14 . Memory (MB): peak = 2389.766 ; gain = 0.000

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 6 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_1. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U32/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_6. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U32/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_1. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 2389.766 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 2389.766 ; gain = 0.000
Phase 4 Rewire | Checksum: 22a4d1688

Time (s): cpu = 00:03:47 ; elapsed = 00:02:21 . Memory (MB): peak = 2389.766 ; gain = 0.000

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 100 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net bias_added_11_22_V_U/p_Val2_16_55_reg_39034_reg[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bias_added_12_16_V_U/bias_added_12_16_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_8_21_V_U/bias_added_8_21_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_7_14_V_U/bias_added_7_14_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_8_1_V_U/bias_added_8_1_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_12_13_V_U/bias_added_12_13_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-572] Net bias_added_3_14_V_U/p_Val2_16_55_reg_39034_reg[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bias_added_4_10_V_U/bias_added_4_10_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_3_3_V_U/bias_added_3_3_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_2_13_V_U/bias_added_2_13_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_5_14_V_U/bias_added_5_14_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_4_7_V_U/bias_added_4_7_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_3_4_V_U/bias_added_3_4_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-572] Net bias_added_3_0_V_U/bias_added_3_0_V_empty_n was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bias_added_8_19_V_U/bias_added_8_19_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_7_20_V_U/bias_added_7_20_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_8_15_V_U/bias_added_8_15_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_4_20_V_U/bias_added_4_20_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_7_7_V_U/bias_added_7_7_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_2_25_V_U/bias_added_2_25_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_4_9_V_U/bias_added_4_9_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_6_14_V_U/bias_added_6_14_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_12_12_V_U/bias_added_12_12_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_19__15_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bias_added_11_8_V_U/bias_added_11_8_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-601] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U20/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_19__11_n_0. Net driver mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U20/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_19__11 was replaced.
INFO: [Physopt 32-81] Processed net bias_added_5_20_V_U/bias_added_5_20_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_0_17_V_U/bias_added_0_17_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_6_6_V_U/bias_added_6_6_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_2_16_V_U/bias_added_2_16_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_5_19_V_U/bias_added_5_19_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_8_18_V_U/bias_added_8_18_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_12_3_V_U/bias_added_12_3_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_4_14_V_U/bias_added_4_14_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_8_24_V_U/bias_added_8_24_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_11_16_V_U/bias_added_11_16_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_0_19_V_U/bias_added_0_19_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_6_3_V_U/bias_added_6_3_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_19__3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bias_added_1_5_V_U/bias_added_1_5_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U21/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_19__13_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bias_added_4_8_V_U/bias_added_4_8_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_9_18_V_U/bias_added_9_18_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_3_6_V_U/bias_added_3_6_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_4_18_V_U/bias_added_4_18_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_19__12_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bias_added_4_4_V_U/bias_added_4_4_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_8_12_V_U/bias_added_8_12_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_9_11_V_U/bias_added_9_11_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_0_9_V_U/bias_added_0_9_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_7_10_V_U/bias_added_7_10_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_11_11_V_U/bias_added_11_11_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_133__14_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bias_added_7_15_V_U/bias_added_7_15_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_8_10_V_U/bias_added_8_10_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_0_21_V_U/bias_added_0_21_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_5_24_V_U/bias_added_5_24_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_9_13_V_U/bias_added_9_13_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U31/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_19__4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U22/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_19__14_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bias_added_9_16_V_U/bias_added_9_16_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_4_22_V_U/bias_added_4_22_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_1_10_V_U/bias_added_1_10_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_9_15_V_U/bias_added_9_15_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_2_20_V_U/bias_added_2_20_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_11_14_V_U/bias_added_11_14_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_9_12_V_U/bias_added_9_12_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_1_3_V_U/bias_added_1_3_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_4_13_V_U/bias_added_4_13_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_3_12_V_U/bias_added_3_12_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_1_4_V_U/bias_added_1_4_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_1_7_V_U/bias_added_1_7_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_8_8_V_U/bias_added_8_8_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_3_16_V_U/bias_added_3_16_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_5_18_V_U/bias_added_5_18_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_7_11_V_U/bias_added_7_11_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-601] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U23/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_19__2_n_0. Net driver mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U23/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_19__2 was replaced.
INFO: [Physopt 32-81] Processed net bias_added_1_19_V_U/bias_added_1_19_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_4_16_V_U/bias_added_4_16_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_9_6_V_U/bias_added_9_6_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_4_0_V_U/bias_added_4_0_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_7_17_V_U/bias_added_7_17_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_3_24_V_U/bias_added_3_24_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_4_6_V_U/bias_added_4_6_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_1_17_V_U/bias_added_1_17_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_9_17_V_U/bias_added_9_17_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_1_11_V_U/bias_added_1_11_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_4_2_V_U/bias_added_4_2_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_1_15_V_U/bias_added_1_15_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-601] Processed net mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U17/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_19__5_n_0. Net driver mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U17/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg_i_19__5 was replaced.
INFO: [Physopt 32-81] Processed net bias_added_2_7_V_U/bias_added_2_7_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_2_15_V_U/bias_added_2_15_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_13_8_V_U/bias_added_13_8_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_1_14_V_U/bias_added_1_14_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_3_11_V_U/bias_added_3_11_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_2_23_V_U/bias_added_2_23_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_13_24_V_U/bias_added_13_24_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bias_added_3_15_V_U/bias_added_3_15_V_empty_n. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 88 nets. Created 85 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 88 nets or cells. Created 85 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.859 | TNS=-35239.525 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.373 . Memory (MB): peak = 2389.766 ; gain = 0.000
Phase 5 Critical Cell Optimization | Checksum: b1697fbe

Time (s): cpu = 00:08:17 ; elapsed = 00:05:30 . Memory (MB): peak = 2389.766 ; gain = 0.000

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: b1697fbe

Time (s): cpu = 00:08:17 ; elapsed = 00:05:30 . Memory (MB): peak = 2389.766 ; gain = 0.000

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: b1697fbe

Time (s): cpu = 00:08:18 ; elapsed = 00:05:30 . Memory (MB): peak = 2389.766 ; gain = 0.000

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: b1697fbe

Time (s): cpu = 00:08:18 ; elapsed = 00:05:31 . Memory (MB): peak = 2389.766 ; gain = 0.000

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: b1697fbe

Time (s): cpu = 00:08:19 ; elapsed = 00:05:31 . Memory (MB): peak = 2389.766 ; gain = 0.000

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 45 nets.  Swapped 741 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 45 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 741 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.833 | TNS=-34800.301 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.216 . Memory (MB): peak = 2389.766 ; gain = 0.000
Phase 10 Critical Pin Optimization | Checksum: b1697fbe

Time (s): cpu = 00:08:24 ; elapsed = 00:05:35 . Memory (MB): peak = 2389.766 ; gain = 0.000

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 3 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net mvprod_layer_1_U0/ap_condition_2270. Replicated 8 times.
INFO: [Physopt 32-81] Processed net mvprod_layer_1_U0/input_0_0_V_read4_s_reg_128280. Replicated 8 times.
INFO: [Physopt 32-81] Processed net add_bias_pre_L1_U0/ap_done_reg1. Replicated 22 times.
INFO: [Physopt 32-232] Optimized 3 nets. Created 38 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 38 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.833 | TNS=-27699.343 |
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2389.766 ; gain = 0.000
Phase 11 Very High Fanout Optimization | Checksum: 21013c997

Time (s): cpu = 00:10:01 ; elapsed = 00:06:39 . Memory (MB): peak = 2389.766 ; gain = 0.000

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 21013c997

Time (s): cpu = 00:10:03 ; elapsed = 00:06:42 . Memory (MB): peak = 2389.766 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.213 . Memory (MB): peak = 2389.766 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.833 | TNS=-27699.343 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:38  |
|  Placement Based    |          0.036  |        845.837  |            0  |              0  |                    50  |           0  |           1  |  00:01:02  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:06  |
|  Critical Cell      |          0.023  |        189.859  |           85  |              0  |                    88  |           0  |           1  |  00:03:08  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.026  |        439.224  |            0  |              0  |                    45  |           0  |           1  |  00:00:03  |
|  Very High Fanout   |          0.000  |       7100.958  |           38  |              0  |                     3  |           0  |           1  |  00:01:03  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:02  |
|  Total              |          0.085  |       8575.878  |          123  |              0  |                   186  |           0  |          11  |  00:06:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 1e18750e9

Time (s): cpu = 00:10:03 ; elapsed = 00:06:42 . Memory (MB): peak = 2389.766 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
377 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:10:45 ; elapsed = 00:07:06 . Memory (MB): peak = 2389.766 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:32 ; elapsed = 00:00:12 . Memory (MB): peak = 2389.766 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/project.runs/impl_1/mlp_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 2389.766 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 8a786ef2 ConstDB: 0 ShapeSum: 59ee6d0f RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "weights_L2_V_q1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L2_V_q1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L2_V_q1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L2_V_q1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L2_V_q1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L2_V_q1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L2_V_q1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L2_V_q1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L2_V_q1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L2_V_q1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L2_V_q1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L2_V_q1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L2_V_q1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L2_V_q1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L2_V_q1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L2_V_q1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L2_V_q1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L2_V_q1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L2_V_q1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L2_V_q1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L2_V_q1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L2_V_q1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L2_V_q1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L2_V_q1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L2_V_q1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L2_V_q1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L2_V_q1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L2_V_q1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L2_V_q1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L2_V_q1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L2_V_q1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L2_V_q1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L2_V_q1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L2_V_q1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L2_V_q1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L2_V_q1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L2_V_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L2_V_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L2_V_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L2_V_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L2_V_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L2_V_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L2_V_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L2_V_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L2_V_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L2_V_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L2_V_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L2_V_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L2_V_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L2_V_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L2_V_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L2_V_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L2_V_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L2_V_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L2_V_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L2_V_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L2_V_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L2_V_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L2_V_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L2_V_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L2_V_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L2_V_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L2_V_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L2_V_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L2_V_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L2_V_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L2_V_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L2_V_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L2_V_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L2_V_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L2_V_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L2_V_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_15_V_q1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_15_V_q1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_15_V_q1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_15_V_q1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_14_V_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_14_V_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_14_V_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_14_V_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_14_V_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_14_V_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_15_V_q1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_15_V_q1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_15_V_q1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_15_V_q1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_15_V_q1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_15_V_q1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_13_V_q1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_13_V_q1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_14_V_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_14_V_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_14_V_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_14_V_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_14_V_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_14_V_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_14_V_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_14_V_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_14_V_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_14_V_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_14_V_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_14_V_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_14_V_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_14_V_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_V_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_V_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_V_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_V_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_V_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_V_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_13_V_q1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_13_V_q1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_13_V_q1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_13_V_q1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_13_V_q1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_13_V_q1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_13_V_q1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_13_V_q1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_13_V_q1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_13_V_q1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_13_V_q1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_13_V_q1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_13_V_q1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_13_V_q1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_15_V_q1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_15_V_q1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_15_V_q1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_15_V_q1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_2_V_q1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_2_V_q1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_8_V_q1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_8_V_q1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_8_V_q1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_8_V_q1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_10_V_q1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_10_V_q1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_10_V_q1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_10_V_q1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_10_V_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_10_V_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_12_V_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_12_V_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_12_V_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_12_V_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_8_V_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_8_V_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_13_V_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_13_V_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_14_V_q1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_14_V_q1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_10_V_q1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_10_V_q1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_11_V_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_11_V_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_8_V_q1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_8_V_q1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_9_V_q1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_9_V_q1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_1_V_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_1_V_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_3_V_q1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_3_V_q1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_7_V_q1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_7_V_q1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_0_V_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_0_V_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_3_V_q1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_3_V_q1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_5_V_q1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_5_V_q1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_6_V_q1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_6_V_q1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_13_V_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_13_V_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_14_V_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_14_V_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_0_V_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_0_V_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_10_V_q1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_10_V_q1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_9_V_q1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_9_V_q1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_10_V_q1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_10_V_q1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_9_V_q1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_9_V_q1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_9_V_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_9_V_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_8_V_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_8_V_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_9_V_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_9_V_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_8_V_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_8_V_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_12_V_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_12_V_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weights_L1_9_V_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weights_L1_9_V_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: de0e934f

Time (s): cpu = 00:01:04 ; elapsed = 00:00:39 . Memory (MB): peak = 2524.203 ; gain = 134.438
Post Restoration Checksum: NetGraph: ae6559f6 NumContArr: 2fa93959 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: de0e934f

Time (s): cpu = 00:01:10 ; elapsed = 00:00:45 . Memory (MB): peak = 2524.203 ; gain = 134.438

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: de0e934f

Time (s): cpu = 00:01:11 ; elapsed = 00:00:46 . Memory (MB): peak = 2524.203 ; gain = 134.438

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: de0e934f

Time (s): cpu = 00:01:11 ; elapsed = 00:00:46 . Memory (MB): peak = 2524.203 ; gain = 134.438
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19cfb24ac

Time (s): cpu = 00:02:05 ; elapsed = 00:01:19 . Memory (MB): peak = 2604.105 ; gain = 214.340
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.600 | TNS=-18957.400| WHS=-0.028 | THS=-1.065 |

Phase 2 Router Initialization | Checksum: 110224075

Time (s): cpu = 00:02:30 ; elapsed = 00:01:37 . Memory (MB): peak = 3076.590 ; gain = 686.824

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 25817bb00

Time (s): cpu = 00:03:20 ; elapsed = 00:02:05 . Memory (MB): peak = 3076.590 ; gain = 686.824

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 14980
 Number of Nodes with overlaps = 2879
 Number of Nodes with overlaps = 1226
 Number of Nodes with overlaps = 601
 Number of Nodes with overlaps = 212
 Number of Nodes with overlaps = 119
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.323 | TNS=-69739.992| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d5ffc182

Time (s): cpu = 00:18:13 ; elapsed = 00:10:43 . Memory (MB): peak = 3076.590 ; gain = 686.824

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5343
 Number of Nodes with overlaps = 1050
 Number of Nodes with overlaps = 173
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.410 | TNS=-71533.852| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 190f8a6bc

Time (s): cpu = 00:23:04 ; elapsed = 00:14:11 . Memory (MB): peak = 3076.590 ; gain = 686.824
Phase 4 Rip-up And Reroute | Checksum: 190f8a6bc

Time (s): cpu = 00:23:05 ; elapsed = 00:14:11 . Memory (MB): peak = 3076.590 ; gain = 686.824

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18945c51c

Time (s): cpu = 00:23:13 ; elapsed = 00:14:16 . Memory (MB): peak = 3076.590 ; gain = 686.824
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.323 | TNS=-69739.961| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 13ea24134

Time (s): cpu = 00:23:15 ; elapsed = 00:14:17 . Memory (MB): peak = 3076.590 ; gain = 686.824

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13ea24134

Time (s): cpu = 00:23:15 ; elapsed = 00:14:18 . Memory (MB): peak = 3076.590 ; gain = 686.824
Phase 5 Delay and Skew Optimization | Checksum: 13ea24134

Time (s): cpu = 00:23:16 ; elapsed = 00:14:18 . Memory (MB): peak = 3076.590 ; gain = 686.824

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f033a8b9

Time (s): cpu = 00:23:24 ; elapsed = 00:14:23 . Memory (MB): peak = 3076.590 ; gain = 686.824
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.309 | TNS=-69733.039| WHS=0.053  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: f033a8b9

Time (s): cpu = 00:23:24 ; elapsed = 00:14:24 . Memory (MB): peak = 3076.590 ; gain = 686.824
Phase 6 Post Hold Fix | Checksum: f033a8b9

Time (s): cpu = 00:23:24 ; elapsed = 00:14:24 . Memory (MB): peak = 3076.590 ; gain = 686.824

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 12.5742 %
  Global Horizontal Routing Utilization  = 12.8307 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 16x16 Area, Max Cong = 86.4302%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X48Y142 -> INT_R_X63Y157
South Dir 1x1 Area, Max Cong = 93.6937%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X68Y102 -> INT_L_X68Y102
   INT_R_X67Y99 -> INT_R_X67Y99
   INT_R_X67Y97 -> INT_R_X67Y97
   INT_L_X68Y97 -> INT_L_X68Y97
   INT_R_X67Y96 -> INT_R_X67Y96
East Dir 8x8 Area, Max Cong = 85.6847%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y126 -> INT_R_X47Y133
West Dir 1x1 Area, Max Cong = 95.5882%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X69Y137 -> INT_R_X69Y137
   INT_R_X73Y135 -> INT_R_X73Y135
   INT_L_X48Y132 -> INT_L_X48Y132
   INT_R_X71Y112 -> INT_R_X71Y112
   INT_R_X71Y111 -> INT_R_X71Y111

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 4
Effective congestion level: 5 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 0.75
Direction: East
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 0.428571 Sparse Ratio: 0.875
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 1.25

Phase 7 Route finalize | Checksum: caaa2793

Time (s): cpu = 00:23:28 ; elapsed = 00:14:26 . Memory (MB): peak = 3076.590 ; gain = 686.824

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: caaa2793

Time (s): cpu = 00:23:28 ; elapsed = 00:14:26 . Memory (MB): peak = 3076.590 ; gain = 686.824

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 6da96c18

Time (s): cpu = 00:23:38 ; elapsed = 00:14:37 . Memory (MB): peak = 3076.590 ; gain = 686.824

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.309 | TNS=-69733.039| WHS=0.053  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 6da96c18

Time (s): cpu = 00:23:38 ; elapsed = 00:14:38 . Memory (MB): peak = 3076.590 ; gain = 686.824
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:23:38 ; elapsed = 00:14:38 . Memory (MB): peak = 3076.590 ; gain = 686.824

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
396 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:23:54 ; elapsed = 00:14:48 . Memory (MB): peak = 3076.590 ; gain = 686.824
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:37 ; elapsed = 00:00:15 . Memory (MB): peak = 3076.590 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/project.runs/impl_1/mlp_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:48 ; elapsed = 00:00:25 . Memory (MB): peak = 3076.590 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file mlp_drc_routed.rpt -pb mlp_drc_routed.pb -rpx mlp_drc_routed.rpx
Command: report_drc -file mlp_drc_routed.rpt -pb mlp_drc_routed.pb -rpx mlp_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/project.runs/impl_1/mlp_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 3076.590 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file mlp_methodology_drc_routed.rpt -pb mlp_methodology_drc_routed.pb -rpx mlp_methodology_drc_routed.rpx
Command: report_methodology -file mlp_methodology_drc_routed.rpt -pb mlp_methodology_drc_routed.pb -rpx mlp_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/project.runs/impl_1/mlp_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:12 ; elapsed = 00:00:47 . Memory (MB): peak = 3333.066 ; gain = 256.477
INFO: [runtcl-4] Executing : report_power -file mlp_power_routed.rpt -pb mlp_power_summary_routed.pb -rpx mlp_power_routed.rpx
Command: report_power -file mlp_power_routed.rpt -pb mlp_power_summary_routed.pb -rpx mlp_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
408 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 3406.410 ; gain = 73.344
INFO: [runtcl-4] Executing : report_route_status -file mlp_route_status.rpt -pb mlp_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file mlp_timing_summary_routed.rpt -pb mlp_timing_summary_routed.pb -rpx mlp_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3491.867 ; gain = 83.449
INFO: [runtcl-4] Executing : report_incremental_reuse -file mlp_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file mlp_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3491.867 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mlp_bus_skew_routed.rpt -pb mlp_bus_skew_routed.pb -rpx mlp_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Oct 27 20:05:53 2019...
[Sun Oct 27 20:05:58 2019] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:39:55 . Memory (MB): peak = 1862.824 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2798 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2470.887 ; gain = 100.516
Restored from archive | CPU: 13.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2470.887 ; gain = 100.516
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 108 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 108 instances

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2470.887 ; gain = 608.063
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 2670.918 ; gain = 200.031
report_utilization: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2717.051 ; gain = 46.133
report_utilization: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2717.051 ; gain = 46.133


Implementation tool: Xilinx Vivado v.2018.2
Project:             mlp
Solution:            high_throughput
Device target:       xc7k325tffg676-2
Report date:         Sun Oct 27 20:07:10 -0700 2019

#=== Post-Implementation Resource usage ===
SLICE:        24676
LUT:          49431
FF:           80802
DSP:             67
BRAM:             0
SRL:           2250
#=== Final timing ===
CP required:    4.000
CP achieved post-synthesis:    6.693
CP achieved post-implementation:    7.306
Timing not met
INFO: [Common 17-206] Exiting Vivado at Sun Oct 27 20:07:10 2019...
