/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [17:0] _01_;
  reg [4:0] _02_;
  wire [2:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [18:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_1z;
  wire [50:0] celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire [27:0] celloutsig_0_2z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [20:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [26:0] celloutsig_1_18z;
  wire [13:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = !(in_data[155] ? in_data[124] : in_data[108]);
  assign celloutsig_1_2z = !(celloutsig_1_0z ? celloutsig_1_0z : celloutsig_1_0z);
  assign celloutsig_0_13z = ~(celloutsig_0_8z ^ celloutsig_0_3z);
  always_ff @(negedge clkin_data[32], posedge clkin_data[160])
    if (clkin_data[160]) _01_ <= 18'h00000;
    else _01_ <= in_data[187:170];
  always_ff @(negedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _02_ <= 5'h00;
    else _02_ <= { celloutsig_1_1z[3:2], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_12z };
  reg [2:0] _09_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _09_ <= 3'h0;
    else _09_ <= celloutsig_0_2z[25:23];
  assign { _03_[2], _00_, _03_[0] } = _09_;
  assign celloutsig_0_15z = { celloutsig_0_3z, _03_[2], _00_, _03_[0] } & { celloutsig_0_10z, _03_[2], _00_, _03_[0] };
  assign celloutsig_1_16z = { celloutsig_1_9z[3:1], celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_9z, _02_ } == _01_;
  assign celloutsig_0_9z = { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } == { in_data[75:70], celloutsig_0_6z };
  assign celloutsig_0_10z = { in_data[70:69], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z } >= celloutsig_0_4z[5:1];
  assign celloutsig_0_8z = in_data[12:6] && in_data[29:23];
  assign celloutsig_0_3z = { in_data[42], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } && celloutsig_0_2z[20:15];
  assign celloutsig_0_23z = { celloutsig_0_11z[6:5], celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_1z } < { celloutsig_0_4z[6:1], celloutsig_0_0z };
  assign celloutsig_0_4z = { celloutsig_0_2z[25:8], celloutsig_0_1z } % { 1'h1, in_data[51:32] };
  assign celloutsig_0_6z = celloutsig_0_4z[9:5] % { 1'h1, celloutsig_0_2z[10:8], celloutsig_0_5z };
  assign celloutsig_1_18z = { _02_[1], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_14z, _01_, celloutsig_1_6z } % { 1'h1, celloutsig_1_4z[2], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_16z, celloutsig_1_1z, _02_, celloutsig_1_1z };
  assign celloutsig_1_14z = { celloutsig_1_1z[3:0], celloutsig_1_6z } * { celloutsig_1_5z[5:2], celloutsig_1_11z };
  assign celloutsig_0_1z = in_data[35:33] * { in_data[4:3], celloutsig_0_0z };
  assign celloutsig_0_2z = { in_data[26:11], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } * { in_data[11:7], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_20z = { celloutsig_0_2z[23:7], celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_13z } * { in_data[70:23], celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_1_6z = _01_[12:3] != in_data[109:100];
  assign celloutsig_1_11z = _01_[8:6] != celloutsig_1_9z[4:2];
  assign celloutsig_0_5z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z } !== { celloutsig_0_1z[1:0], celloutsig_0_1z };
  assign celloutsig_1_12z = { celloutsig_1_11z, celloutsig_1_2z } !== { celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_0_0z = | in_data[80:75];
  assign celloutsig_0_39z = | { celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_23z, celloutsig_0_12z };
  assign celloutsig_0_16z = | { celloutsig_0_11z[6:2], celloutsig_0_10z };
  assign celloutsig_0_38z = ^ celloutsig_0_20z[44:42];
  assign celloutsig_0_12z = ^ { celloutsig_0_4z[14:3], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_1z = { in_data[144:143], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } <<< in_data[159:155];
  assign celloutsig_1_5z = { _01_[11:6], celloutsig_1_0z } <<< { celloutsig_1_4z[3:2], celloutsig_1_1z };
  assign celloutsig_1_9z = _01_[15:8] <<< { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_1_19z = { in_data[131:125], celloutsig_1_5z } <<< celloutsig_1_18z[21:8];
  assign celloutsig_0_11z = { celloutsig_0_2z[7:5], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_8z } <<< celloutsig_0_2z[17:10];
  assign celloutsig_1_4z = { in_data[139:137], celloutsig_1_2z, celloutsig_1_2z } >>> celloutsig_1_1z;
  assign celloutsig_0_14z = { celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_9z } >>> { celloutsig_0_1z[1], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_1_7z = ~((_01_[10] & celloutsig_1_2z) | (celloutsig_1_1z[0] & celloutsig_1_5z[1]));
  assign celloutsig_1_8z = ~((in_data[159] & in_data[189]) | (celloutsig_1_6z & celloutsig_1_1z[0]));
  assign _03_[1] = _00_;
  assign { out_data[154:128], out_data[109:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
