// generated by newgenasym  Fri Jun 03 17:50:28 2016


module ad9854 (\a0/sdio , \a1/sdo , \a2/io_reset , a3, a4, a5, d0, d1, d2, d3, d4,
        d5, d6, d7, dac_rset, dacbp, diff_clk_en, \fsk/bpsk/hold ,
        \i/o_ud_clk , m_reset, osk, out_in, out_ip, out_qn, out_qp,
        pll_filter, \rd/cs , \ref_clk* , ref_clk_p, \s/p#20select , vinn,
        vinp, vout, \wr/sclk );
    inout \a0/sdio ;
    inout \a1/sdo ;
    input \a2/io_reset ;
    input a3;
    input a4;
    input a5;
    inout d0;
    inout d1;
    inout d2;
    inout d3;
    inout d4;
    inout d5;
    inout d6;
    inout d7;
    inout dac_rset;
    inout dacbp;
    inout diff_clk_en;
    input \fsk/bpsk/hold ;
    inout \i/o_ud_clk ;
    inout m_reset;
    input osk;
    inout out_in;
    inout out_ip;
    inout out_qn;
    inout out_qp;
    inout pll_filter;
    input \rd/cs ;
    inout \ref_clk* ;
    inout ref_clk_p;
    inout \s/p#20select ;
    input vinn;
    input vinp;
    output vout;
    input \wr/sclk ;


    initial
        begin
        end

endmodule
