# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../flipdjk.srcs/sources_1/new/NAND_GATE_2to1.vhd" \
"../../../../flipdjk.srcs/sources_1/new/NAND_GATE_3to1.vhd" \
"../../../../../../../../../Downloads/Lab_13/Lab_13.srcs/sources_1/new/reloj.vhd" \
"../../../../flipdjk.srcs/sources_1/new/flipflopD.vhd" \

# Do not sort compile order
nosort
