{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747858739994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747858739994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 21 17:18:59 2025 " "Processing started: Wed May 21 17:18:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747858739994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747858739994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto1 -c projeto1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto1 -c projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747858739994 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747858740507 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747858740507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-compare " "Found design unit 1: comparador-compare" {  } { { "comparador.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/PROJETO_1/comparador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747858750887 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/PROJETO_1/comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747858750887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747858750887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacotao.vhd 1 0 " "Found 1 design units, including 0 entities, in source file pacotao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pacotao " "Found design unit 1: pacotao" {  } { { "pacotao.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/PROJETO_1/pacotao.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747858750896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747858750896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 completo-funcionamento " "Found design unit 1: completo-funcionamento" {  } { { "somap.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/PROJETO_1/somap.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747858750896 ""} { "Info" "ISGN_ENTITY_NAME" "1 completo " "Found entity 1: completo" {  } { { "somap.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/PROJETO_1/somap.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747858750896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747858750896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult-multiplica " "Found design unit 1: mult-multiplica" {  } { { "multiplicador.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/PROJETO_1/multiplicador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747858750896 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "multiplicador.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/PROJETO_1/multiplicador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747858750896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747858750896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador4-soma " "Found design unit 1: somador4-soma" {  } { { "somador4bits.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/PROJETO_1/somador4bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747858750896 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador4 " "Found entity 1: somador4" {  } { { "somador4bits.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/PROJETO_1/somador4bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747858750896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747858750896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projeto1-ALU " "Found design unit 1: projeto1-ALU" {  } { { "projeto1.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/PROJETO_1/projeto1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747858750904 ""} { "Info" "ISGN_ENTITY_NAME" "1 projeto1 " "Found entity 1: projeto1" {  } { { "projeto1.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/PROJETO_1/projeto1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747858750904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747858750904 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto1 " "Elaborating entity \"projeto1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747858750939 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout_sub projeto1.vhd(19) " "Verilog HDL or VHDL warning at projeto1.vhd(19): object \"cout_sub\" assigned a value but never read" {  } { { "projeto1.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/PROJETO_1/projeto1.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747858750939 "|projeto1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout_add projeto1.vhd(21) " "Verilog HDL or VHDL warning at projeto1.vhd(21): object \"cout_add\" assigned a value but never read" {  } { { "projeto1.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/PROJETO_1/projeto1.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747858750939 "|projeto1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout_mul projeto1.vhd(22) " "Verilog HDL or VHDL warning at projeto1.vhd(22): object \"cout_mul\" assigned a value but never read" {  } { { "projeto1.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/PROJETO_1/projeto1.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747858750939 "|projeto1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "coutfinal projeto1.vhd(23) " "VHDL Signal Declaration warning at projeto1.vhd(23): used implicit default value for signal \"coutfinal\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto1.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/PROJETO_1/projeto1.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1747858750939 "|projeto1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "binv projeto1.vhd(47) " "VHDL Signal Declaration warning at projeto1.vhd(47): used implicit default value for signal \"binv\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto1.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/PROJETO_1/projeto1.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1747858750939 "|projeto1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador4 somador4:sub " "Elaborating entity \"somador4\" for hierarchy \"somador4:sub\"" {  } { { "projeto1.vhd" "sub" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/PROJETO_1/projeto1.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747858750970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult mult:multiplicando " "Elaborating entity \"mult\" for hierarchy \"mult:multiplicando\"" {  } { { "projeto1.vhd" "multiplicando" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/PROJETO_1/projeto1.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747858750983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "completo mult:multiplicando\|completo:somador1 " "Elaborating entity \"completo\" for hierarchy \"mult:multiplicando\|completo:somador1\"" {  } { { "multiplicador.vhd" "somador1" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/PROJETO_1/multiplicador.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747858750987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:comparando " "Elaborating entity \"comparador\" for hierarchy \"comparador:comparando\"" {  } { { "projeto1.vhd" "comparando" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/PROJETO_1/projeto1.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747858750987 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "overflow somando " "Port \"overflow\" does not exist in macrofunction \"somando\"" {  } { { "projeto1.vhd" "somando" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/PROJETO_1/projeto1.vhd" 63 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747858751044 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "overflow sub " "Port \"overflow\" does not exist in macrofunction \"sub\"" {  } { { "projeto1.vhd" "sub" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/PROJETO_1/projeto1.vhd" 57 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747858751044 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1747858751044 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747858751293 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 21 17:19:11 2025 " "Processing ended: Wed May 21 17:19:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747858751293 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747858751293 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747858751293 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747858751293 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 4 s 7 s " "Quartus Prime Flow was unsuccessful. 4 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747858751952 ""}
