Analysis & Synthesis report for UA3REO
Mon Oct 08 20:59:51 2018
Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Partition for Top-Level Resource Utilization by Entity
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. Registers Packed Into Inferred Megafunctions
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2
 14. Parameter Settings for User Entity Instance: SECOND_PLL:SECOND_PLL|altpll:altpll_component
 15. Parameter Settings for User Entity Instance: mux16:MUX_HILBERT_I|lpm_mux:LPM_MUX_component
 16. Parameter Settings for User Entity Instance: ciccomp:CICCOMP_I
 17. Parameter Settings for User Entity Instance: cic:CIC_I|cic_cic_ii_0:cic_ii_0
 18. Parameter Settings for User Entity Instance: nco:NCO|nco_nco_ii_0:nco_ii_0
 19. Parameter Settings for User Entity Instance: mixer:MIXER_I|lpm_mult:lpm_mult_component
 20. Parameter Settings for User Entity Instance: ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component
 21. Parameter Settings for User Entity Instance: Hilbert:HILBERT_I
 22. Parameter Settings for User Entity Instance: mux16:MUX_HILBERT_Q|lpm_mux:LPM_MUX_component
 23. Parameter Settings for User Entity Instance: ciccomp:CICCOMP_Q
 24. Parameter Settings for User Entity Instance: cic:CIC_Q|cic_cic_ii_0:cic_ii_0
 25. Parameter Settings for User Entity Instance: mixer:MIXER_Q|lpm_mult:lpm_mult_component
 26. Parameter Settings for User Entity Instance: data_delay:HILBERT_DELAY_Q
 27. Parameter Settings for Inferred Entity Instance: data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0
 28. Parameter Settings for Inferred Entity Instance: ciccomp:CICCOMP_Q|lpm_mult:Mult0
 29. Parameter Settings for Inferred Entity Instance: ciccomp:CICCOMP_I|lpm_mult:Mult0
 30. Parameter Settings for Inferred Entity Instance: Hilbert:HILBERT_I|lpm_mult:Mult0
 31. Partition Dependent Files
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Port Connectivity Checks: "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core"
 34. Port Connectivity Checks: "cic:CIC_I|cic_cic_ii_0:cic_ii_0"
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages
 37. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                                  ;
+------------------------------------+----------------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Oct 08 20:59:51 2018                    ;
; Quartus Prime Version              ; 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition ;
; Revision Name                      ; UA3REO                                                   ;
; Top-level Entity Name              ; UA3REO                                                   ;
; Family                             ; Cyclone IV E                                             ;
; Total logic elements               ; N/A until Partition Merge                                ;
;     Total combinational functions  ; N/A until Partition Merge                                ;
;     Dedicated logic registers      ; N/A until Partition Merge                                ;
; Total registers                    ; N/A until Partition Merge                                ;
; Total pins                         ; N/A until Partition Merge                                ;
; Total virtual pins                 ; N/A until Partition Merge                                ;
; Total memory bits                  ; N/A until Partition Merge                                ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                                ;
; Total PLLs                         ; N/A until Partition Merge                                ;
+------------------------------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22E22C8       ;                    ;
; Top-level entity name                                                      ; UA3REO             ; UA3REO             ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Preserve fewer node names                                                  ; Off                ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Disable            ; Enable             ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                       ; Used in Netlist ; File Type                                   ; File Name with Absolute Path                                                                           ; Library ;
+--------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; Hilbert.v                                                                                              ; yes             ; User Verilog HDL File                       ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/Hilbert.v                                                      ;         ;
; data_delay.v                                                                                           ; yes             ; User Verilog HDL File                       ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/data_delay.v                                                   ;         ;
; ADC_corrector.v                                                                                        ; yes             ; User Wizard-Generated File                  ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/ADC_corrector.v                                                ;         ;
; mux16.v                                                                                                ; yes             ; User Wizard-Generated File                  ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/mux16.v                                                        ;         ;
; SECOND_PLL.v                                                                                           ; yes             ; User Wizard-Generated File                  ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/SECOND_PLL.v                                                   ;         ;
; mixer.v                                                                                                ; yes             ; User Wizard-Generated File                  ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/mixer.v                                                        ;         ;
; UA3REO.bdf                                                                                             ; yes             ; User Block Diagram/Schematic File           ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/UA3REO.bdf                                                     ;         ;
; stm32_interface.v                                                                                      ; yes             ; User Verilog HDL File                       ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/stm32_interface.v                                              ;         ;
; ciccomp.v                                                                                              ; yes             ; User Verilog HDL File                       ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/ciccomp.v                                                      ;         ;
; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/nco/nco.v                                                ; yes             ; Auto-Found Verilog HDL File                 ; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/nco/nco.v                                                ; nco     ;
; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/nco/submodules/asj_altqmcpipe.v                          ; yes             ; Encrypted Altera IP File                    ; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/nco/submodules/asj_altqmcpipe.v                          ; nco     ;
; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/nco/submodules/asj_gam_dp.v                              ; yes             ; Encrypted Altera IP File                    ; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/nco/submodules/asj_gam_dp.v                              ; nco     ;
; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/nco/submodules/asj_nco_as_m_cen.v                        ; yes             ; Encrypted Altera IP File                    ; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/nco/submodules/asj_nco_as_m_cen.v                        ; nco     ;
; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/nco/submodules/asj_nco_as_m_dp_cen.v                     ; yes             ; Encrypted Altera IP File                    ; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/nco/submodules/asj_nco_as_m_dp_cen.v                     ; nco     ;
; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/nco/submodules/asj_nco_derot.v                           ; yes             ; Encrypted Altera IP File                    ; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/nco/submodules/asj_nco_derot.v                           ; nco     ;
; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/nco/submodules/asj_nco_isdr.v                            ; yes             ; Encrypted Altera IP File                    ; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/nco/submodules/asj_nco_isdr.v                            ; nco     ;
; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/nco/submodules/asj_nco_madx_cen.v                        ; yes             ; Encrypted Altera IP File                    ; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/nco/submodules/asj_nco_madx_cen.v                        ; nco     ;
; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/nco/submodules/asj_nco_mady_cen.v                        ; yes             ; Encrypted Altera IP File                    ; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/nco/submodules/asj_nco_mady_cen.v                        ; nco     ;
; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/nco/submodules/asj_nco_mob_w.v                           ; yes             ; Encrypted Altera IP File                    ; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/nco/submodules/asj_nco_mob_w.v                           ; nco     ;
; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/nco/submodules/nco_nco_ii_0.v                            ; yes             ; Auto-Found Verilog HDL File                 ; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/nco/submodules/nco_nco_ii_0.v                            ; nco     ;
; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/nco/submodules/nco_nco_ii_0_cos_f.hex                    ; yes             ; Auto-Found Hexadecimal (Intel-Format) File  ; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/nco/submodules/nco_nco_ii_0_cos_f.hex                    ; nco     ;
; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/nco/submodules/nco_nco_ii_0_sin_c.hex                    ; yes             ; Auto-Found Hexadecimal (Intel-Format) File  ; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/nco/submodules/nco_nco_ii_0_sin_c.hex                    ; nco     ;
; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/nco/submodules/nco_nco_ii_0_sin_f.hex                    ; yes             ; Auto-Found Hexadecimal (Intel-Format) File  ; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/nco/submodules/nco_nco_ii_0_sin_f.hex                    ; nco     ;
; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/debug2/submodules/altsource_probe_top.v                  ; yes             ; Auto-Found Verilog HDL File                 ; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/debug2/submodules/altsource_probe_top.v                  ; debug2  ;
; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/debug1/submodules/altsource_probe_top.v                  ; yes             ; Auto-Found Verilog HDL File                 ; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/debug1/submodules/altsource_probe_top.v                  ; debug1  ;
; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/cic/cic.v                                                ; yes             ; Auto-Found Verilog HDL File                 ; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/cic/cic.v                                                ; cic     ;
; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/cic/submodules/alt_cic_core.sv                           ; yes             ; Encrypted Altera IP File                    ; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/cic/submodules/alt_cic_core.sv                           ; cic     ;
; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/cic/submodules/alt_cic_dec_siso.sv                       ; yes             ; Encrypted Altera IP File                    ; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/cic/submodules/alt_cic_dec_siso.sv                       ; cic     ;
; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/cic/submodules/alt_dsp_cic_common_pkg.sv                 ; yes             ; Encrypted Altera IP File                    ; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/cic/submodules/alt_dsp_cic_common_pkg.sv                 ; cic     ;
; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd ; yes             ; Encrypted Altera IP File                    ; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd ; cic     ;
; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd       ; yes             ; Encrypted Altera IP File                    ; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd       ; cic     ;
; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd ; yes             ; Encrypted Altera IP File                    ; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd ; cic     ;
; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd     ; yes             ; Encrypted Altera IP File                    ; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd     ; cic     ;
; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd              ; yes             ; Encrypted Altera IP File                    ; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd              ; cic     ;
; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/cic/submodules/auk_dspip_delay.vhd                       ; yes             ; Auto-Found VHDL File                        ; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/cic/submodules/auk_dspip_delay.vhd                       ; cic     ;
; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/cic/submodules/auk_dspip_differentiator.vhd              ; yes             ; Encrypted Altera IP File                    ; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/cic/submodules/auk_dspip_differentiator.vhd              ; cic     ;
; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/cic/submodules/auk_dspip_downsample.sv                   ; yes             ; Encrypted Altera IP File                    ; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/cic/submodules/auk_dspip_downsample.sv                   ; cic     ;
; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/cic/submodules/auk_dspip_integrator.vhd                  ; yes             ; Encrypted Altera IP File                    ; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/cic/submodules/auk_dspip_integrator.vhd                  ; cic     ;
; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/cic/submodules/auk_dspip_lib_pkg.vhd                     ; yes             ; Auto-Found VHDL File                        ; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/cic/submodules/auk_dspip_lib_pkg.vhd                     ; cic     ;
; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/cic/submodules/auk_dspip_math_pkg.vhd                    ; yes             ; Auto-Found VHDL File                        ; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/cic/submodules/auk_dspip_math_pkg.vhd                    ; cic     ;
; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/cic/submodules/auk_dspip_roundsat.vhd                    ; yes             ; Auto-Found VHDL File                        ; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/cic/submodules/auk_dspip_roundsat.vhd                    ; cic     ;
; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/cic/submodules/cic_cic_ii_0.sv                           ; yes             ; Auto-Found SystemVerilog HDL File           ; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/cic/submodules/cic_cic_ii_0.sv                           ; cic     ;
; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/cic/submodules/counter_module.sv                         ; yes             ; Encrypted Altera IP File                    ; d:/dropbox/develop/projects/ua3reo/fpga/db/ip/cic/submodules/counter_module.sv                         ; cic     ;
; altpll.tdf                                                                                             ; yes             ; Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf                                           ;         ;
; aglobal171.inc                                                                                         ; yes             ; Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/aglobal171.inc                                       ;         ;
; stratix_pll.inc                                                                                        ; yes             ; Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/stratix_pll.inc                                      ;         ;
; stratixii_pll.inc                                                                                      ; yes             ; Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/stratixii_pll.inc                                    ;         ;
; cycloneii_pll.inc                                                                                      ; yes             ; Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                    ;         ;
; db/second_pll_altpll.v                                                                                 ; yes             ; Auto-Generated Megafunction                 ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/second_pll_altpll.v                                         ;         ;
; lpm_mux.tdf                                                                                            ; yes             ; Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                                          ;         ;
; muxlut.inc                                                                                             ; yes             ; Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/muxlut.inc                                           ;         ;
; bypassff.inc                                                                                           ; yes             ; Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/bypassff.inc                                         ;         ;
; altshift.inc                                                                                           ; yes             ; Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift.inc                                         ;         ;
; db/mux_tsc.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                 ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/mux_tsc.tdf                                                 ;         ;
; scfifo.tdf                                                                                             ; yes             ; Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf                                           ;         ;
; a_regfifo.inc                                                                                          ; yes             ; Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_regfifo.inc                                        ;         ;
; a_dpfifo.inc                                                                                           ; yes             ; Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_dpfifo.inc                                         ;         ;
; a_i2fifo.inc                                                                                           ; yes             ; Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_i2fifo.inc                                         ;         ;
; a_fffifo.inc                                                                                           ; yes             ; Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_fffifo.inc                                         ;         ;
; a_f2fifo.inc                                                                                           ; yes             ; Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_f2fifo.inc                                         ;         ;
; db/scfifo_gf71.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                 ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/scfifo_gf71.tdf                                             ;         ;
; db/a_dpfifo_1lv.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                 ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/a_dpfifo_1lv.tdf                                            ;         ;
; db/altsyncram_l7h1.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                 ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/altsyncram_l7h1.tdf                                         ;         ;
; db/cmpr_gs8.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                 ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/cmpr_gs8.tdf                                                ;         ;
; db/cntr_r9b.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                 ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/cntr_r9b.tdf                                                ;         ;
; db/cntr_8a7.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                 ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/cntr_8a7.tdf                                                ;         ;
; db/cntr_s9b.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                 ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/cntr_s9b.tdf                                                ;         ;
; db/scfifo_ci71.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                 ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/scfifo_ci71.tdf                                             ;         ;
; db/a_dpfifo_9qv.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                 ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/a_dpfifo_9qv.tdf                                            ;         ;
; db/altsyncram_hah1.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                 ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/altsyncram_hah1.tdf                                         ;         ;
; db/cmpr_is8.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                 ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/cmpr_is8.tdf                                                ;         ;
; db/cntr_t9b.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                 ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/cntr_t9b.tdf                                                ;         ;
; db/cntr_aa7.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                 ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/cntr_aa7.tdf                                                ;         ;
; db/cntr_u9b.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                 ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/cntr_u9b.tdf                                                ;         ;
; db/scfifo_jm51.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                 ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/scfifo_jm51.tdf                                             ;         ;
; db/a_dpfifo_uju.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                 ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/a_dpfifo_uju.tdf                                            ;         ;
; db/altsyncram_77h1.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                 ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/altsyncram_77h1.tdf                                         ;         ;
; db/cmpr_fs8.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                 ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/cmpr_fs8.tdf                                                ;         ;
; db/cntr_q9b.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                 ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/cntr_q9b.tdf                                                ;         ;
; db/cntr_7a7.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                 ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/cntr_7a7.tdf                                                ;         ;
; lpm_add_sub.tdf                                                                                        ; yes             ; Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                      ;         ;
; addcore.inc                                                                                            ; yes             ; Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/addcore.inc                                          ;         ;
; look_add.inc                                                                                           ; yes             ; Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/look_add.inc                                         ;         ;
; alt_stratix_add_sub.inc                                                                                ; yes             ; Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                              ;         ;
; db/add_sub_u4i.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                 ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/add_sub_u4i.tdf                                             ;         ;
; altsyncram.tdf                                                                                         ; yes             ; Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                       ;         ;
; stratix_ram_block.inc                                                                                  ; yes             ; Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                ;         ;
; lpm_mux.inc                                                                                            ; yes             ; Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                          ;         ;
; lpm_decode.inc                                                                                         ; yes             ; Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                       ;         ;
; a_rdenreg.inc                                                                                          ; yes             ; Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                        ;         ;
; altrom.inc                                                                                             ; yes             ; Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altrom.inc                                           ;         ;
; altram.inc                                                                                             ; yes             ; Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altram.inc                                           ;         ;
; altdpram.inc                                                                                           ; yes             ; Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altdpram.inc                                         ;         ;
; db/altsyncram_h982.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                 ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/altsyncram_h982.tdf                                         ;         ;
; db/altsyncram_fu91.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                 ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/altsyncram_fu91.tdf                                         ;         ;
; db/altsyncram_au91.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                 ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/altsyncram_au91.tdf                                         ;         ;
; db/add_sub_fpk.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                 ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/add_sub_fpk.tdf                                             ;         ;
; lpm_counter.tdf                                                                                        ; yes             ; Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                                      ;         ;
; lpm_constant.inc                                                                                       ; yes             ; Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_constant.inc                                     ;         ;
; lpm_add_sub.inc                                                                                        ; yes             ; Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                      ;         ;
; cmpconst.inc                                                                                           ; yes             ; Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/cmpconst.inc                                         ;         ;
; lpm_compare.inc                                                                                        ; yes             ; Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                      ;         ;
; lpm_counter.inc                                                                                        ; yes             ; Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                      ;         ;
; dffeea.inc                                                                                             ; yes             ; Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/dffeea.inc                                           ;         ;
; alt_counter_stratix.inc                                                                                ; yes             ; Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                              ;         ;
; db/cntr_asi.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                 ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/cntr_asi.tdf                                                ;         ;
; lpm_mult.tdf                                                                                           ; yes             ; Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf                                         ;         ;
; multcore.inc                                                                                           ; yes             ; Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/multcore.inc                                         ;         ;
; db/mult_76p.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                 ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/mult_76p.tdf                                                ;         ;
; db/add_sub_ikj.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                 ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/add_sub_ikj.tdf                                             ;         ;
; altshift_taps.tdf                                                                                      ; yes             ; Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf                                    ;         ;
; db/shift_taps_d9m.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                 ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/shift_taps_d9m.tdf                                          ;         ;
; db/altsyncram_ak81.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                 ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/altsyncram_ak81.tdf                                         ;         ;
; db/cntr_asf.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                 ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/cntr_asf.tdf                                                ;         ;
; db/cmpr_tgc.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                 ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/cmpr_tgc.tdf                                                ;         ;
; db/mult_36t.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                 ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/mult_36t.tdf                                                ;         ;
; db/mult_t5t.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                 ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/mult_t5t.tdf                                                ;         ;
+--------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------+--------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                  ;
+--------+---------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+
; Vendor ; IP Core Name  ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                    ; IP Include File                                  ;
+--------+---------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+
; N/A    ; altera_cic_ii ; 17.1    ; N/A          ; N/A          ; |UA3REO|cic:CIC_I                                                                                                                                                  ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/cic.qsys ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core                                                                                                          ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller                                                  ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one                                                                                 ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:channel_out_int_inst                                             ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff                   ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff                   ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff                   ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff                   ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff                   ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff                   ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator                                         ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration                                  ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration                                  ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration                                  ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration                                  ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[4].integration                                  ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration                                  ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst                                                 ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst                                                    ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample                                     ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst      ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst      ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink                                                               ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0                                                        ;                                                  ;
; N/A    ; altera_cic_ii ; 17.1    ; N/A          ; N/A          ; |UA3REO|cic:CIC_Q                                                                                                                                                  ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/cic.qsys ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core                                                                                                          ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller                                                  ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one                                                                                 ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:channel_out_int_inst                                             ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff                   ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff                   ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff                   ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff                   ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff                   ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff                   ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator                                         ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration                                  ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration                                  ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration                                  ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration                                  ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[4].integration                                  ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration                                  ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst                                                 ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst                                                    ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample                                     ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst      ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst      ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink                                                               ;                                                  ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0                                                        ;                                                  ;
; Altera ; LPM_MUX       ; 17.1    ; N/A          ; N/A          ; |UA3REO|mux16:MUX_HILBERT_I                                                                                                                                        ; mux16.v                                          ;
; Altera ; LPM_MUX       ; 17.1    ; N/A          ; N/A          ; |UA3REO|mux16:MUX_HILBERT_Q                                                                                                                                        ; mux16.v                                          ;
; N/A    ; altera_nco_ii ; 17.1    ; N/A          ; N/A          ; |UA3REO|nco:NCO                                                                                                                                                    ; D:/Dropbox/Develop/Projects/UA3REO/FPGA/nco.qsys ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0                                                                                                           ;                                                  ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1                                                                                                           ;                                                  ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0                                                                                                          ;                                                  ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1                                                                                                          ;                                                  ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000                                                                                                         ;                                                  ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008                                                                                                             ;                                                  ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122                                                                                                      ;                                                  ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123                                                                                                      ;                                                  ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_derot:ux0136                                                                                                         ;                                                  ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220                                                                                                   ;                                                  ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr                                                                                                       ;                                                  ;
; Altera ; ALTPLL        ; 17.1    ; N/A          ; N/A          ; |UA3REO|SECOND_PLL:SECOND_PLL                                                                                                                                      ; SECOND_PLL.v                                     ;
+--------+---------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+


+--------------------------------------------------------+
; Partition Status Summary                               ;
+----------------+-------------+-------------------------+
; Partition Name ; Synthesized ; Reason                  ;
+----------------+-------------+-------------------------+
; Top            ; yes         ; Dependent files changed ;
+----------------+-------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
; Compilation Hierarchy Node                                                     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                  ; Entity Name                           ; Library Name ;
+--------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
; |UA3REO                                                                        ; 4704 (1)            ; 7760 (0)                  ; 77184       ; 18           ; 0       ; 9         ; 0    ; 0            ; |UA3REO                                                                                                                                                                                                              ; UA3REO                                ; work         ;
;    |ADC_corrector:ADC_CORRECTOR|                                               ; 13 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|ADC_corrector:ADC_CORRECTOR                                                                                                                                                                                  ; ADC_corrector                         ; work         ;
;       |lpm_add_sub:LPM_ADD_SUB_component|                                      ; 13 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component                                                                                                                                                ; lpm_add_sub                           ; work         ;
;          |add_sub_ikj:auto_generated|                                          ; 13 (13)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated                                                                                                                     ; add_sub_ikj                           ; work         ;
;    |Hilbert:HILBERT_I|                                                         ; 1271 (1271)         ; 3283 (3283)               ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UA3REO|Hilbert:HILBERT_I                                                                                                                                                                                            ; Hilbert                               ; work         ;
;       |lpm_mult:Mult0|                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UA3REO|Hilbert:HILBERT_I|lpm_mult:Mult0                                                                                                                                                                             ; lpm_mult                              ; work         ;
;          |mult_36t:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UA3REO|Hilbert:HILBERT_I|lpm_mult:Mult0|mult_36t:auto_generated                                                                                                                                                     ; mult_36t                              ; work         ;
;    |SECOND_PLL:SECOND_PLL|                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|SECOND_PLL:SECOND_PLL                                                                                                                                                                                        ; SECOND_PLL                            ; work         ;
;       |altpll:altpll_component|                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|SECOND_PLL:SECOND_PLL|altpll:altpll_component                                                                                                                                                                ; altpll                                ; work         ;
;          |SECOND_PLL_altpll:auto_generated|                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated                                                                                                                               ; SECOND_PLL_altpll                     ; work         ;
;    |cic:CIC_I|                                                                 ; 1054 (0)            ; 1370 (0)                  ; 920         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I                                                                                                                                                                                                    ; cic                                   ; cic          ;
;       |cic_cic_ii_0:cic_ii_0|                                                  ; 1054 (0)            ; 1370 (0)                  ; 920         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0                                                                                                                                                                              ; cic_cic_ii_0                          ; cic          ;
;          |alt_cic_core:core|                                                   ; 1054 (0)            ; 1370 (0)                  ; 920         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core                                                                                                                                                            ; alt_cic_core                          ; cic          ;
;             |alt_cic_dec_siso:dec_one|                                         ; 950 (8)             ; 1313 (6)                  ; 280         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one                                                                                                                                   ; alt_cic_dec_siso                      ; cic          ;
;                |auk_dspip_channel_buffer:fifo_regulator|                       ; 28 (0)              ; 12 (0)                    ; 280         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator                                                                                           ; auk_dspip_channel_buffer              ; cic          ;
;                   |scfifo:buffer_FIFO|                                         ; 28 (0)              ; 12 (0)                    ; 280         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO                                                                        ; scfifo                                ; work         ;
;                      |scfifo_jm51:auto_generated|                              ; 28 (0)              ; 12 (0)                    ; 280         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated                                             ; scfifo_jm51                           ; work         ;
;                         |a_dpfifo_uju:dpfifo|                                  ; 28 (20)             ; 12 (7)                    ; 280         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo                         ; a_dpfifo_uju                          ; work         ;
;                            |altsyncram_77h1:FIFOram|                           ; 0 (0)               ; 0 (0)                     ; 280         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram ; altsyncram_77h1                       ; work         ;
;                            |cntr_7a7:usedw_counter|                            ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|cntr_7a7:usedw_counter  ; cntr_7a7                              ; work         ;
;                            |cntr_q9b:rd_ptr_msb|                               ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|cntr_q9b:rd_ptr_msb     ; cntr_q9b                              ; work         ;
;                            |cntr_r9b:wr_ptr|                                   ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|cntr_r9b:wr_ptr         ; cntr_r9b                              ; work         ;
;                |auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff| ; 74 (74)             ; 141 (71)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff                                                                     ; auk_dspip_differentiator              ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                 ; 0 (0)               ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff| ; 73 (73)             ; 141 (71)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff                                                                     ; auk_dspip_differentiator              ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                 ; 0 (0)               ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff| ; 73 (73)             ; 141 (71)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff                                                                     ; auk_dspip_differentiator              ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                 ; 0 (0)               ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff| ; 73 (73)             ; 141 (71)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff                                                                     ; auk_dspip_differentiator              ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                 ; 0 (0)               ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff| ; 73 (73)             ; 141 (71)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff                                                                     ; auk_dspip_differentiator              ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                 ; 0 (0)               ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff| ; 73 (73)             ; 141 (71)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff                                                                     ; auk_dspip_differentiator              ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                 ; 0 (0)               ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_downsample:vrc_en_0.first_dsample|                   ; 13 (0)              ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample                                                                                       ; auk_dspip_downsample                  ; cic          ;
;                   |counter_module:counter_fs_inst|                             ; 13 (13)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                        ; counter_module                        ; cic          ;
;                |auk_dspip_integrator:integrator[0].integration|                ; 70 (0)              ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration                                                                                    ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|  ; 70 (70)             ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_integrator:integrator[1].integration|                ; 70 (0)              ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration                                                                                    ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|  ; 70 (70)             ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_integrator:integrator[2].integration|                ; 70 (0)              ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration                                                                                    ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|  ; 70 (70)             ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_integrator:integrator[3].integration|                ; 70 (0)              ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration                                                                                    ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|  ; 70 (70)             ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_integrator:integrator[4].integration|                ; 70 (0)              ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[4].integration                                                                                    ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|  ; 70 (70)             ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[4].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_integrator:integrator[5].integration|                ; 70 (0)              ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration                                                                                    ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|  ; 70 (70)             ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_roundsat:output_rounding_inst|                       ; 34 (34)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst                                                                                           ; auk_dspip_roundsat                    ; cic          ;
;                |counter_module:latency_cnt_inst|                               ; 8 (8)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst                                                                                                   ; counter_module                        ; cic          ;
;             |auk_dspip_avalon_streaming_controller:avalon_controller|          ; 28 (1)              ; 16 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller                                                                                                    ; auk_dspip_avalon_streaming_controller ; cic          ;
;                |auk_dspip_avalon_streaming_small_fifo:ready_FIFO|              ; 27 (27)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO                                                   ; auk_dspip_avalon_streaming_small_fifo ; cic          ;
;             |auk_dspip_avalon_streaming_sink:input_sink|                       ; 36 (0)              ; 17 (0)                    ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink                                                                                                                 ; auk_dspip_avalon_streaming_sink       ; cic          ;
;                |scfifo:sink_FIFO|                                              ; 36 (0)              ; 17 (0)                    ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO                                                                                                ; scfifo                                ; work         ;
;                   |scfifo_gf71:auto_generated|                                 ; 36 (1)              ; 17 (1)                    ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated                                                                     ; scfifo_gf71                           ; work         ;
;                      |a_dpfifo_1lv:dpfifo|                                     ; 35 (23)             ; 16 (8)                    ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo                                                 ; a_dpfifo_1lv                          ; work         ;
;                         |altsyncram_l7h1:FIFOram|                              ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram                         ; altsyncram_l7h1                       ; work         ;
;                         |cntr_8a7:usedw_counter|                               ; 4 (4)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|cntr_8a7:usedw_counter                          ; cntr_8a7                              ; work         ;
;                         |cntr_r9b:rd_ptr_msb|                                  ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|cntr_r9b:rd_ptr_msb                             ; cntr_r9b                              ; work         ;
;                         |cntr_s9b:wr_ptr|                                      ; 4 (4)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|cntr_s9b:wr_ptr                                 ; cntr_s9b                              ; work         ;
;             |auk_dspip_avalon_streaming_source:output_source_0|                ; 40 (0)              ; 24 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0                                                                                                          ; auk_dspip_avalon_streaming_source     ; cic          ;
;                |scfifo:source_FIFO|                                            ; 40 (0)              ; 24 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO                                                                                       ; scfifo                                ; work         ;
;                   |scfifo_ci71:auto_generated|                                 ; 40 (0)              ; 24 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated                                                            ; scfifo_ci71                           ; work         ;
;                      |a_dpfifo_9qv:dpfifo|                                     ; 40 (23)             ; 24 (10)                   ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo                                        ; a_dpfifo_9qv                          ; work         ;
;                         |altsyncram_hah1:FIFOram|                              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram                ; altsyncram_hah1                       ; work         ;
;                         |cntr_aa7:usedw_counter|                               ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_aa7:usedw_counter                 ; cntr_aa7                              ; work         ;
;                         |cntr_t9b:rd_ptr_msb|                                  ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_t9b:rd_ptr_msb                    ; cntr_t9b                              ; work         ;
;                         |cntr_u9b:wr_ptr|                                      ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr                        ; cntr_u9b                              ; work         ;
;    |cic:CIC_Q|                                                                 ; 1053 (0)            ; 1370 (0)                  ; 920         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q                                                                                                                                                                                                    ; cic                                   ; cic          ;
;       |cic_cic_ii_0:cic_ii_0|                                                  ; 1053 (0)            ; 1370 (0)                  ; 920         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0                                                                                                                                                                              ; cic_cic_ii_0                          ; cic          ;
;          |alt_cic_core:core|                                                   ; 1053 (0)            ; 1370 (0)                  ; 920         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core                                                                                                                                                            ; alt_cic_core                          ; cic          ;
;             |alt_cic_dec_siso:dec_one|                                         ; 950 (9)             ; 1313 (6)                  ; 280         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one                                                                                                                                   ; alt_cic_dec_siso                      ; cic          ;
;                |auk_dspip_channel_buffer:fifo_regulator|                       ; 28 (0)              ; 12 (0)                    ; 280         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator                                                                                           ; auk_dspip_channel_buffer              ; cic          ;
;                   |scfifo:buffer_FIFO|                                         ; 28 (0)              ; 12 (0)                    ; 280         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO                                                                        ; scfifo                                ; work         ;
;                      |scfifo_jm51:auto_generated|                              ; 28 (0)              ; 12 (0)                    ; 280         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated                                             ; scfifo_jm51                           ; work         ;
;                         |a_dpfifo_uju:dpfifo|                                  ; 28 (20)             ; 12 (7)                    ; 280         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo                         ; a_dpfifo_uju                          ; work         ;
;                            |altsyncram_77h1:FIFOram|                           ; 0 (0)               ; 0 (0)                     ; 280         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram ; altsyncram_77h1                       ; work         ;
;                            |cntr_7a7:usedw_counter|                            ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|cntr_7a7:usedw_counter  ; cntr_7a7                              ; work         ;
;                            |cntr_q9b:rd_ptr_msb|                               ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|cntr_q9b:rd_ptr_msb     ; cntr_q9b                              ; work         ;
;                            |cntr_r9b:wr_ptr|                                   ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|cntr_r9b:wr_ptr         ; cntr_r9b                              ; work         ;
;                |auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff| ; 73 (73)             ; 141 (71)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff                                                                     ; auk_dspip_differentiator              ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                 ; 0 (0)               ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff| ; 73 (73)             ; 141 (71)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff                                                                     ; auk_dspip_differentiator              ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                 ; 0 (0)               ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff| ; 73 (73)             ; 141 (71)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff                                                                     ; auk_dspip_differentiator              ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                 ; 0 (0)               ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff| ; 73 (73)             ; 141 (71)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff                                                                     ; auk_dspip_differentiator              ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                 ; 0 (0)               ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff| ; 73 (73)             ; 141 (71)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff                                                                     ; auk_dspip_differentiator              ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                 ; 0 (0)               ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff| ; 73 (73)             ; 141 (71)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff                                                                     ; auk_dspip_differentiator              ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                 ; 0 (0)               ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_downsample:vrc_en_0.first_dsample|                   ; 13 (0)              ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample                                                                                       ; auk_dspip_downsample                  ; cic          ;
;                   |counter_module:counter_fs_inst|                             ; 13 (13)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                        ; counter_module                        ; cic          ;
;                |auk_dspip_integrator:integrator[0].integration|                ; 70 (0)              ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration                                                                                    ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|  ; 70 (70)             ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_integrator:integrator[1].integration|                ; 70 (0)              ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration                                                                                    ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|  ; 70 (70)             ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_integrator:integrator[2].integration|                ; 70 (0)              ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration                                                                                    ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|  ; 70 (70)             ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_integrator:integrator[3].integration|                ; 70 (0)              ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration                                                                                    ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|  ; 70 (70)             ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_integrator:integrator[4].integration|                ; 70 (0)              ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[4].integration                                                                                    ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|  ; 70 (70)             ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[4].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_integrator:integrator[5].integration|                ; 70 (0)              ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration                                                                                    ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|  ; 70 (70)             ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_roundsat:output_rounding_inst|                       ; 34 (34)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst                                                                                           ; auk_dspip_roundsat                    ; cic          ;
;                |counter_module:latency_cnt_inst|                               ; 8 (8)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst                                                                                                   ; counter_module                        ; cic          ;
;             |auk_dspip_avalon_streaming_controller:avalon_controller|          ; 28 (1)              ; 16 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller                                                                                                    ; auk_dspip_avalon_streaming_controller ; cic          ;
;                |auk_dspip_avalon_streaming_small_fifo:ready_FIFO|              ; 27 (27)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO                                                   ; auk_dspip_avalon_streaming_small_fifo ; cic          ;
;             |auk_dspip_avalon_streaming_sink:input_sink|                       ; 35 (0)              ; 17 (0)                    ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink                                                                                                                 ; auk_dspip_avalon_streaming_sink       ; cic          ;
;                |scfifo:sink_FIFO|                                              ; 35 (0)              ; 17 (0)                    ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO                                                                                                ; scfifo                                ; work         ;
;                   |scfifo_gf71:auto_generated|                                 ; 35 (1)              ; 17 (1)                    ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated                                                                     ; scfifo_gf71                           ; work         ;
;                      |a_dpfifo_1lv:dpfifo|                                     ; 34 (22)             ; 16 (8)                    ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo                                                 ; a_dpfifo_1lv                          ; work         ;
;                         |altsyncram_l7h1:FIFOram|                              ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram                         ; altsyncram_l7h1                       ; work         ;
;                         |cntr_8a7:usedw_counter|                               ; 4 (4)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|cntr_8a7:usedw_counter                          ; cntr_8a7                              ; work         ;
;                         |cntr_r9b:rd_ptr_msb|                                  ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|cntr_r9b:rd_ptr_msb                             ; cntr_r9b                              ; work         ;
;                         |cntr_s9b:wr_ptr|                                      ; 4 (4)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|cntr_s9b:wr_ptr                                 ; cntr_s9b                              ; work         ;
;             |auk_dspip_avalon_streaming_source:output_source_0|                ; 40 (0)              ; 24 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0                                                                                                          ; auk_dspip_avalon_streaming_source     ; cic          ;
;                |scfifo:source_FIFO|                                            ; 40 (0)              ; 24 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO                                                                                       ; scfifo                                ; work         ;
;                   |scfifo_ci71:auto_generated|                                 ; 40 (0)              ; 24 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated                                                            ; scfifo_ci71                           ; work         ;
;                      |a_dpfifo_9qv:dpfifo|                                     ; 40 (23)             ; 24 (10)                   ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo                                        ; a_dpfifo_9qv                          ; work         ;
;                         |altsyncram_hah1:FIFOram|                              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram                ; altsyncram_hah1                       ; work         ;
;                         |cntr_aa7:usedw_counter|                               ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_aa7:usedw_counter                 ; cntr_aa7                              ; work         ;
;                         |cntr_t9b:rd_ptr_msb|                                  ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_t9b:rd_ptr_msb                    ; cntr_t9b                              ; work         ;
;                         |cntr_u9b:wr_ptr|                                      ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr                        ; cntr_u9b                              ; work         ;
;    |ciccomp:CICCOMP_I|                                                         ; 484 (484)           ; 778 (778)                 ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UA3REO|ciccomp:CICCOMP_I                                                                                                                                                                                            ; ciccomp                               ; work         ;
;       |lpm_mult:Mult0|                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UA3REO|ciccomp:CICCOMP_I|lpm_mult:Mult0                                                                                                                                                                             ; lpm_mult                              ; work         ;
;          |mult_36t:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UA3REO|ciccomp:CICCOMP_I|lpm_mult:Mult0|mult_36t:auto_generated                                                                                                                                                     ; mult_36t                              ; work         ;
;    |ciccomp:CICCOMP_Q|                                                         ; 571 (571)           ; 732 (732)                 ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UA3REO|ciccomp:CICCOMP_Q                                                                                                                                                                                            ; ciccomp                               ; work         ;
;       |lpm_mult:Mult0|                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UA3REO|ciccomp:CICCOMP_Q|lpm_mult:Mult0                                                                                                                                                                             ; lpm_mult                              ; work         ;
;          |mult_36t:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UA3REO|ciccomp:CICCOMP_Q|lpm_mult:Mult0|mult_36t:auto_generated                                                                                                                                                     ; mult_36t                              ; work         ;
;    |data_delay:HILBERT_DELAY_Q|                                                ; 17 (0)              ; 7 (0)                     ; 1616        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|data_delay:HILBERT_DELAY_Q                                                                                                                                                                                   ; data_delay                            ; work         ;
;       |altshift_taps:fifo_buf_rtl_0|                                           ; 17 (0)              ; 7 (0)                     ; 1616        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0                                                                                                                                                      ; altshift_taps                         ; work         ;
;          |shift_taps_d9m:auto_generated|                                       ; 17 (0)              ; 7 (0)                     ; 1616        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated                                                                                                                        ; shift_taps_d9m                        ; work         ;
;             |altsyncram_ak81:altsyncram2|                                      ; 0 (0)               ; 0 (0)                     ; 1616        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2                                                                                            ; altsyncram_ak81                       ; work         ;
;             |cntr_asf:cntr1|                                                   ; 17 (15)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1                                                                                                         ; cntr_asf                              ; work         ;
;                |cmpr_tgc:cmpr4|                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|cntr_asf:cntr1|cmpr_tgc:cmpr4                                                                                          ; cmpr_tgc                              ; work         ;
;    |mixer:MIXER_I|                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UA3REO|mixer:MIXER_I                                                                                                                                                                                                ; mixer                                 ; work         ;
;       |lpm_mult:lpm_mult_component|                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UA3REO|mixer:MIXER_I|lpm_mult:lpm_mult_component                                                                                                                                                                    ; lpm_mult                              ; work         ;
;          |mult_76p:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UA3REO|mixer:MIXER_I|lpm_mult:lpm_mult_component|mult_76p:auto_generated                                                                                                                                            ; mult_76p                              ; work         ;
;    |mixer:MIXER_Q|                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UA3REO|mixer:MIXER_Q                                                                                                                                                                                                ; mixer                                 ; work         ;
;       |lpm_mult:lpm_mult_component|                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UA3REO|mixer:MIXER_Q|lpm_mult:lpm_mult_component                                                                                                                                                                    ; lpm_mult                              ; work         ;
;          |mult_76p:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UA3REO|mixer:MIXER_Q|lpm_mult:lpm_mult_component|mult_76p:auto_generated                                                                                                                                            ; mult_76p                              ; work         ;
;    |mux16:MUX_HILBERT_I|                                                       ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|mux16:MUX_HILBERT_I                                                                                                                                                                                          ; mux16                                 ; work         ;
;       |lpm_mux:LPM_MUX_component|                                              ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|mux16:MUX_HILBERT_I|lpm_mux:LPM_MUX_component                                                                                                                                                                ; lpm_mux                               ; work         ;
;          |mux_tsc:auto_generated|                                              ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|mux16:MUX_HILBERT_I|lpm_mux:LPM_MUX_component|mux_tsc:auto_generated                                                                                                                                         ; mux_tsc                               ; work         ;
;    |mux16:MUX_HILBERT_Q|                                                       ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|mux16:MUX_HILBERT_Q                                                                                                                                                                                          ; mux16                                 ; work         ;
;       |lpm_mux:LPM_MUX_component|                                              ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|mux16:MUX_HILBERT_Q|lpm_mux:LPM_MUX_component                                                                                                                                                                ; lpm_mux                               ; work         ;
;          |mux_tsc:auto_generated|                                              ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|mux16:MUX_HILBERT_Q|lpm_mux:LPM_MUX_component|mux_tsc:auto_generated                                                                                                                                         ; mux_tsc                               ; work         ;
;    |nco:NCO|                                                                   ; 121 (0)             ; 143 (0)                   ; 73728       ; 8            ; 0       ; 4         ; 0    ; 0            ; |UA3REO|nco:NCO                                                                                                                                                                                                      ; nco                                   ; nco          ;
;       |nco_nco_ii_0:nco_ii_0|                                                  ; 121 (0)             ; 143 (0)                   ; 73728       ; 8            ; 0       ; 4         ; 0    ; 0            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0                                                                                                                                                                                ; nco_nco_ii_0                          ; nco          ;
;          |asj_altqmcpipe:ux000|                                                ; 36 (14)             ; 44 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000                                                                                                                                                           ; asj_altqmcpipe                        ; nco          ;
;             |lpm_add_sub:acc|                                                  ; 22 (0)              ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                                                                                                           ; lpm_add_sub                           ; work         ;
;                |add_sub_u4i:auto_generated|                                    ; 22 (22)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_u4i:auto_generated                                                                                                                ; add_sub_u4i                           ; work         ;
;          |asj_gam_dp:ux008|                                                    ; 3 (3)               ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008                                                                                                                                                               ; asj_gam_dp                            ; nco          ;
;          |asj_nco_as_m_cen:ux0122|                                             ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122                                                                                                                                                        ; asj_nco_as_m_cen                      ; nco          ;
;             |altsyncram:altsyncram_component0|                                 ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0                                                                                                                       ; altsyncram                            ; work         ;
;                |altsyncram_fu91:auto_generated|                                ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated                                                                                        ; altsyncram_fu91                       ; work         ;
;          |asj_nco_as_m_cen:ux0123|                                             ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123                                                                                                                                                        ; asj_nco_as_m_cen                      ; nco          ;
;             |altsyncram:altsyncram_component0|                                 ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0                                                                                                                       ; altsyncram                            ; work         ;
;                |altsyncram_au91:auto_generated|                                ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated                                                                                        ; altsyncram_au91                       ; work         ;
;          |asj_nco_as_m_dp_cen:ux0220|                                          ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220                                                                                                                                                     ; asj_nco_as_m_dp_cen                   ; nco          ;
;             |altsyncram:altsyncram_component|                                  ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component                                                                                                                     ; altsyncram                            ; work         ;
;                |altsyncram_h982:auto_generated|                                ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated                                                                                      ; altsyncram_h982                       ; work         ;
;          |asj_nco_madx_cen:m1|                                                 ; 24 (24)             ; 13 (13)                   ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1                                                                                                                                                            ; asj_nco_madx_cen                      ; nco          ;
;             |lpm_mult:Mult0|                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|lpm_mult:Mult0                                                                                                                                             ; lpm_mult                              ; work         ;
;                |mult_t5t:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|lpm_mult:Mult0|mult_t5t:auto_generated                                                                                                                     ; mult_t5t                              ; work         ;
;             |lpm_mult:Mult1|                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|lpm_mult:Mult1                                                                                                                                             ; lpm_mult                              ; work         ;
;                |mult_t5t:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|lpm_mult:Mult1|mult_t5t:auto_generated                                                                                                                     ; mult_t5t                              ; work         ;
;          |asj_nco_mady_cen:m0|                                                 ; 24 (24)             ; 13 (13)                   ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0                                                                                                                                                            ; asj_nco_mady_cen                      ; nco          ;
;             |lpm_mult:Mult0|                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|lpm_mult:Mult0                                                                                                                                             ; lpm_mult                              ; work         ;
;                |mult_t5t:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|lpm_mult:Mult0|mult_t5t:auto_generated                                                                                                                     ; mult_t5t                              ; work         ;
;             |lpm_mult:Mult1|                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|lpm_mult:Mult1                                                                                                                                             ; lpm_mult                              ; work         ;
;                |mult_t5t:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|lpm_mult:Mult1|mult_t5t:auto_generated                                                                                                                     ; mult_t5t                              ; work         ;
;          |asj_nco_mob_w:blk0|                                                  ; 17 (5)              ; 25 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0                                                                                                                                                             ; asj_nco_mob_w                         ; nco          ;
;             |lpm_add_sub:lpm_add_sub_component|                                ; 12 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component                                                                                                                           ; lpm_add_sub                           ; work         ;
;                |add_sub_fpk:auto_generated|                                    ; 12 (12)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated                                                                                                ; add_sub_fpk                           ; work         ;
;          |asj_nco_mob_w:blk1|                                                  ; 17 (5)              ; 25 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1                                                                                                                                                             ; asj_nco_mob_w                         ; nco          ;
;             |lpm_add_sub:lpm_add_sub_component|                                ; 12 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component                                                                                                                           ; lpm_add_sub                           ; work         ;
;                |add_sub_fpk:auto_generated|                                    ; 12 (12)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated                                                                                                ; add_sub_fpk                           ; work         ;
;    |stm32_interface:STM32_INTERFACE|                                           ; 87 (87)             ; 65 (65)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UA3REO|stm32_interface:STM32_INTERFACE                                                                                                                                                                              ; stm32_interface                       ; work         ;
+--------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                  ; Reason for Removal                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|source_valid_s                                             ; Lost fanout                                                                                                                                                                ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|source_valid_s                                             ; Lost fanout                                                                                                                                                                ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|data_ready                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                     ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[3,11,12,27,28]                                                         ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[1]                                                                     ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[8,20,22]                                                               ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[2]                                                                     ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[13,19,29]                                                              ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[4]                                                                     ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[17,21]                                                                 ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[5]                                                                     ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[16,18]                                                                 ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[6]                                                                     ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[15,23]                                                                 ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[7]                                                                     ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[25]                                                                    ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[9]                                                                     ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[24,26]                                                                 ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[10]                                                                    ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[30,31]                                                                 ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[14]                                                                    ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[5,9,13]                                                                       ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[1]                                                                            ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[31]                                                                           ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[2]                                                                            ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[11,19]                                                                        ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[3]                                                                            ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[6,8,10]                                                                       ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[4]                                                                            ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[15,23]                                                                        ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[7]                                                                            ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[14,16,18]                                                                     ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[12]                                                                           ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[21,25,29]                                                                     ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[17]                                                                           ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[22,24,26]                                                                     ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[20]                                                                           ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[28,30]                                                                        ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[27]                                                                           ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cs[0]                                                                                                   ; Merged with nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[0]                                                                                              ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cs[1]                                                                                                   ; Merged with nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[1]                                                                                              ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cs[2]                                                                                                   ; Merged with nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[2]                                                                                              ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cs[3]                                                                                                   ; Merged with nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[3]                                                                                              ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cs[4]                                                                                                   ; Merged with nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[4]                                                                                              ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cs[5]                                                                                                   ; Merged with nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[5]                                                                                              ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cs[6]                                                                                                   ; Merged with nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[6]                                                                                              ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cs[7]                                                                                                   ; Merged with nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[7]                                                                                              ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cs[8]                                                                                                   ; Merged with nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[8]                                                                                              ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[3,5,7,9,11,13,15,17,19,21,23,25,27,29,31]                              ; Merged with cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[1]                                                                     ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[6,10,14,18,22,26,30]                                                   ; Merged with cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[2]                                                                     ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[12,20,28]                                                              ; Merged with cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[4]                                                                     ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[16,24]                                                                 ; Merged with cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[8]                                                                     ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[3,5,7,9,11,13,15,17,19,21,23,25,27,29,31]                                     ; Merged with cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[1]                                                                            ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[6,10,14,18,22,26,30]                                                          ; Merged with cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[2]                                                                            ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[12,20,28]                                                                     ; Merged with cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[4]                                                                            ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[16,24]                                                                        ; Merged with cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[8]                                                                            ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[10]                                                                    ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[2]                                                                     ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[5,9]                                                                   ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[4]                                                                     ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[27]                                                                           ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[2]                                                                            ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[17]                                                                           ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[3]                                                                            ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[12]                                                                           ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[4]                                                                            ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[4]                                                                     ; Merged with cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[1]                                                                     ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[8]                                                                            ; Merged with cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[2]                                                                            ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[2]                                                                     ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[1]                                                                     ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[3]                                                                            ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[1]                                                                            ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[7]                                                                            ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[2]                                                                            ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[4]                                                                            ; Merged with cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[1]                                                                            ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[6,7]                                                                   ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[1]                                                                     ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[20]                                                                           ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[2]                                                                            ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[14]                                                                    ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[1]                                                                     ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[8]                                                                     ; Merged with cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[1]                                                                     ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[4]                                                                     ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[1]                                                                     ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_asi:auto_generated|counter_reg_bit[0..3]                           ; Lost fanout                                                                                                                                                                ;
; stm32_interface:STM32_INTERFACE|k[4..9,11..31]                                                                                                                 ; Merged with stm32_interface:STM32_INTERFACE|k[10]                                                                                                                          ;
; ciccomp:CICCOMP_Q|cur_count[5]                                                                                                                                 ; Merged with ciccomp:CICCOMP_I|cur_count[5]                                                                                                                                 ;
; ciccomp:CICCOMP_Q|cur_count[4]                                                                                                                                 ; Merged with ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                 ;
; ciccomp:CICCOMP_Q|cur_count[3]                                                                                                                                 ; Merged with ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                 ;
; ciccomp:CICCOMP_Q|cur_count[2]                                                                                                                                 ; Merged with ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                 ;
; ciccomp:CICCOMP_Q|cur_count[1]                                                                                                                                 ; Merged with ciccomp:CICCOMP_I|cur_count[1]                                                                                                                                 ;
; ciccomp:CICCOMP_Q|cur_count[0]                                                                                                                                 ; Merged with ciccomp:CICCOMP_I|cur_count[0]                                                                                                                                 ;
; ciccomp:CICCOMP_Q|int_delay_pipe[39]                                                                                                                           ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[39]                                                                                                                           ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[2]                                                                            ; Merged with cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[1]                                                                            ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[2,4]                                                                          ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[1]                                                                            ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[2]                                                                     ; Merged with cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[1]                                                                     ;
; ciccomp:CICCOMP_Q|int_delay_pipe[18]                                                                                                                           ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[18]                                                                                                                           ;
; ciccomp:CICCOMP_Q|int_delay_pipe[17]                                                                                                                           ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[17]                                                                                                                           ;
; ciccomp:CICCOMP_Q|int_delay_pipe[16]                                                                                                                           ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[16]                                                                                                                           ;
; ciccomp:CICCOMP_Q|int_delay_pipe[15]                                                                                                                           ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[15]                                                                                                                           ;
; ciccomp:CICCOMP_Q|int_delay_pipe[14]                                                                                                                           ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[14]                                                                                                                           ;
; ciccomp:CICCOMP_Q|int_delay_pipe[13]                                                                                                                           ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[13]                                                                                                                           ;
; ciccomp:CICCOMP_Q|int_delay_pipe[12]                                                                                                                           ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[12]                                                                                                                           ;
; ciccomp:CICCOMP_Q|int_delay_pipe[11]                                                                                                                           ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[11]                                                                                                                           ;
; ciccomp:CICCOMP_Q|int_delay_pipe[10]                                                                                                                           ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[10]                                                                                                                           ;
; ciccomp:CICCOMP_Q|int_delay_pipe[9]                                                                                                                            ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[9]                                                                                                                            ;
; ciccomp:CICCOMP_Q|int_delay_pipe[8]                                                                                                                            ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[8]                                                                                                                            ;
; ciccomp:CICCOMP_Q|int_delay_pipe[7]                                                                                                                            ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[7]                                                                                                                            ;
; ciccomp:CICCOMP_Q|int_delay_pipe[6]                                                                                                                            ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[6]                                                                                                                            ;
; ciccomp:CICCOMP_Q|int_delay_pipe[5]                                                                                                                            ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[5]                                                                                                                            ;
; ciccomp:CICCOMP_Q|int_delay_pipe[4]                                                                                                                            ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[4]                                                                                                                            ;
; ciccomp:CICCOMP_Q|int_delay_pipe[3]                                                                                                                            ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[3]                                                                                                                            ;
; ciccomp:CICCOMP_Q|int_delay_pipe[2]                                                                                                                            ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[2]                                                                                                                            ;
; ciccomp:CICCOMP_Q|int_delay_pipe[1]                                                                                                                            ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[1]                                                                                                                            ;
; ciccomp:CICCOMP_Q|int_delay_pipe[0]                                                                                                                            ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[0]                                                                                                                            ;
; ciccomp:CICCOMP_Q|int_delay_pipe[19]                                                                                                                           ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[19]                                                                                                                           ;
; ciccomp:CICCOMP_Q|int_delay_pipe[20]                                                                                                                           ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[20]                                                                                                                           ;
; ciccomp:CICCOMP_Q|int_delay_pipe[21]                                                                                                                           ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[21]                                                                                                                           ;
; ciccomp:CICCOMP_Q|int_delay_pipe[22]                                                                                                                           ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[22]                                                                                                                           ;
; ciccomp:CICCOMP_Q|int_delay_pipe[23]                                                                                                                           ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[23]                                                                                                                           ;
; ciccomp:CICCOMP_Q|int_delay_pipe[24]                                                                                                                           ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[24]                                                                                                                           ;
; ciccomp:CICCOMP_Q|int_delay_pipe[25]                                                                                                                           ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[25]                                                                                                                           ;
; ciccomp:CICCOMP_Q|int_delay_pipe[26]                                                                                                                           ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[26]                                                                                                                           ;
; ciccomp:CICCOMP_Q|int_delay_pipe[27]                                                                                                                           ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[27]                                                                                                                           ;
; ciccomp:CICCOMP_Q|int_delay_pipe[28]                                                                                                                           ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[28]                                                                                                                           ;
; ciccomp:CICCOMP_Q|int_delay_pipe[29]                                                                                                                           ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[29]                                                                                                                           ;
; ciccomp:CICCOMP_Q|int_delay_pipe[30]                                                                                                                           ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[30]                                                                                                                           ;
; ciccomp:CICCOMP_Q|int_delay_pipe[31]                                                                                                                           ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[31]                                                                                                                           ;
; ciccomp:CICCOMP_Q|int_delay_pipe[32]                                                                                                                           ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[32]                                                                                                                           ;
; ciccomp:CICCOMP_Q|int_delay_pipe[33]                                                                                                                           ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[33]                                                                                                                           ;
; ciccomp:CICCOMP_Q|int_delay_pipe[34]                                                                                                                           ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[34]                                                                                                                           ;
; ciccomp:CICCOMP_Q|int_delay_pipe[35]                                                                                                                           ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[35]                                                                                                                           ;
; ciccomp:CICCOMP_Q|int_delay_pipe[36]                                                                                                                           ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[36]                                                                                                                           ;
; ciccomp:CICCOMP_Q|int_delay_pipe[37]                                                                                                                           ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[37]                                                                                                                           ;
; ciccomp:CICCOMP_Q|int_delay_pipe[38]                                                                                                                           ; Merged with ciccomp:CICCOMP_I|int_delay_pipe[38]                                                                                                                           ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[1]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                     ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[1]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                     ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst|count[0] ; Stuck at GND due to stuck port data_in                                                                                                                                     ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|dffe_af      ; Stuck at GND due to stuck port data_in                                                                                                                                     ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[1]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                     ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[1]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                     ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst|count[0] ; Stuck at GND due to stuck port data_in                                                                                                                                     ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|dffe_af      ; Stuck at GND due to stuck port data_in                                                                                                                                     ;
; stm32_interface:STM32_INTERFACE|k[10]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                     ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cs[9]                                                                                                   ; Merged with nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[9]                                                                                              ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[1]                                               ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[1] ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[0]                                               ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[0] ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[2]                                               ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[2] ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[3]                                               ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[3] ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[4]                                               ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[4] ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[5]                                               ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[5] ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[6]                                               ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[6] ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[7]                                               ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[7] ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[8]                                               ; Merged with cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[8] ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[1]                                               ; Merged with cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[1] ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[0]                                               ; Merged with cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[0] ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[2]                                               ; Merged with cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[2] ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[3]                                               ; Merged with cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[3] ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[4]                                               ; Merged with cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[4] ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[5]                                               ; Merged with cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[5] ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[6]                                               ; Merged with cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[6] ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[7]                                               ; Merged with cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[7] ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[8]                                               ; Merged with cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[8] ;
; ciccomp:CICCOMP_Q|accreg_out[30..50]                                                                                                                           ; Lost fanout                                                                                                                                                                ;
; ciccomp:CICCOMP_I|accreg_out[30..50]                                                                                                                           ; Lost fanout                                                                                                                                                                ;
; Hilbert:HILBERT_I|acc_out_1[30..39]                                                                                                                            ; Lost fanout                                                                                                                                                                ;
; Total Number of Removed Registers = 289                                                                                                                        ;                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                     ;
+-----------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                   ; Reason for Removal        ; Registers Removed due to This Register                                                                                            ;
+-----------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|data_ready ; Stuck at VCC              ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_asi:auto_generated|counter_reg_bit[3] ;
;                                                                 ; due to stuck port data_in ;                                                                                                                                   ;
+-----------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                ;
+----------------------------------------------------+-------------------------------------------+------------+
; Register Name                                      ; Megafunction                              ; Type       ;
+----------------------------------------------------+-------------------------------------------+------------+
; data_delay:HILBERT_DELAY_Q|fifo_buf[0..102][0..15] ; data_delay:HILBERT_DELAY_Q|fifo_buf_rtl_0 ; SHIFT_TAPS ;
+----------------------------------------------------+-------------------------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 70 bits   ; 140 LEs       ; 70 LEs               ; 70 LEs                 ; Yes        ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|dout[13]                         ;
; 3:1                ; 70 bits   ; 140 LEs       ; 70 LEs               ; 70 LEs                 ; Yes        ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|dout[36]                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]  ;
; 3:1                ; 70 bits   ; 140 LEs       ; 70 LEs               ; 70 LEs                 ; Yes        ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|dout[36]                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]  ;
; 3:1                ; 70 bits   ; 140 LEs       ; 70 LEs               ; 70 LEs                 ; Yes        ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|dout[68]                         ;
; 3:1                ; 70 bits   ; 140 LEs       ; 70 LEs               ; 70 LEs                 ; Yes        ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|dout[30]                         ;
; 3:1                ; 70 bits   ; 140 LEs       ; 70 LEs               ; 70 LEs                 ; Yes        ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|dout[8]                          ;
; 3:1                ; 70 bits   ; 140 LEs       ; 70 LEs               ; 70 LEs                 ; Yes        ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout[62]                         ;
; 3:1                ; 70 bits   ; 140 LEs       ; 70 LEs               ; 70 LEs                 ; Yes        ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout[69]                         ;
; 3:1                ; 70 bits   ; 140 LEs       ; 70 LEs               ; 70 LEs                 ; Yes        ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout[69]                         ;
; 3:1                ; 70 bits   ; 140 LEs       ; 70 LEs               ; 70 LEs                 ; Yes        ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout[69]                         ;
; 3:1                ; 70 bits   ; 140 LEs       ; 70 LEs               ; 70 LEs                 ; Yes        ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout[10]                         ;
; 3:1                ; 70 bits   ; 140 LEs       ; 70 LEs               ; 70 LEs                 ; Yes        ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout[5]                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|out_valid_int                                                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout_valid                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|fifo_rdreq                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|ena_diff_s[1]                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[0]                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[3]                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[2]                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[1]                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1] ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[5]            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[6]            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[0]                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[3]                                                          ;
; 16:1               ; 4 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |UA3REO|stm32_interface:STM32_INTERFACE|DATA_OUT[3]                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |UA3REO|ciccomp:CICCOMP_Q|product_mux[15]                                                                                                                                         ;
; 64:1               ; 2 bits    ; 84 LEs        ; 40 LEs               ; 44 LEs                 ; No         ; |UA3REO|ciccomp:CICCOMP_Q|product_mux[0]                                                                                                                                          ;
; 64:1               ; 32 bits   ; 1344 LEs      ; 832 LEs              ; 512 LEs                ; No         ; |UA3REO|ciccomp:CICCOMP_Q|inputmux[12]                                                                                                                                            ;
; 128:1              ; 2 bits    ; 170 LEs       ; 106 LEs              ; 64 LEs                 ; No         ; |UA3REO|Hilbert:HILBERT_I|product_1_mux[1]                                                                                                                                        ;
; 128:1              ; 16 bits   ; 1360 LEs      ; 1056 LEs             ; 304 LEs                ; No         ; |UA3REO|Hilbert:HILBERT_I|inputmux_1[0]                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0|shift_taps_d9m:auto_generated|altsyncram_ak81:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SECOND_PLL:SECOND_PLL|altpll:altpll_component ;
+-------------------------------+------------------------------+-----------------------------+
; Parameter Name                ; Value                        ; Type                        ;
+-------------------------------+------------------------------+-----------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                     ;
; PLL_TYPE                      ; AUTO                         ; Untyped                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=SECOND_PLL ; Untyped                     ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                     ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                     ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                     ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer              ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                     ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                     ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                     ;
; LOCK_HIGH                     ; 1                            ; Untyped                     ;
; LOCK_LOW                      ; 1                            ; Untyped                     ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                     ;
; SKIP_VCO                      ; OFF                          ; Untyped                     ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                     ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                     ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                     ;
; BANDWIDTH                     ; 0                            ; Untyped                     ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                     ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                     ;
; DOWN_SPREAD                   ; 0                            ; Untyped                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                     ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                     ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                     ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                     ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                     ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                     ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                     ;
; CLK3_MULTIPLY_BY              ; 3                            ; Signed Integer              ;
; CLK2_MULTIPLY_BY              ; 12                           ; Signed Integer              ;
; CLK1_MULTIPLY_BY              ; 24                           ; Signed Integer              ;
; CLK0_MULTIPLY_BY              ; 24                           ; Signed Integer              ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                     ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                     ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                     ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                     ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                     ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                     ;
; CLK3_DIVIDE_BY                ; 3125                         ; Signed Integer              ;
; CLK2_DIVIDE_BY                ; 125                          ; Signed Integer              ;
; CLK1_DIVIDE_BY                ; 625                          ; Signed Integer              ;
; CLK0_DIVIDE_BY                ; 25                           ; Signed Integer              ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                     ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                     ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                     ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                     ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                     ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                     ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                     ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                     ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                     ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                     ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                     ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                     ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                     ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                     ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                     ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                     ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                     ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                     ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                     ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                     ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                     ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                     ;
; CLK3_DUTY_CYCLE               ; 50                           ; Signed Integer              ;
; CLK2_DUTY_CYCLE               ; 50                           ; Signed Integer              ;
; CLK1_DUTY_CYCLE               ; 50                           ; Signed Integer              ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                     ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                     ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                     ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                     ;
; DPA_DIVIDER                   ; 0                            ; Untyped                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                     ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                     ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                     ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                     ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                     ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                     ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                     ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                     ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                     ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                     ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                     ;
; VCO_MIN                       ; 0                            ; Untyped                     ;
; VCO_MAX                       ; 0                            ; Untyped                     ;
; VCO_CENTER                    ; 0                            ; Untyped                     ;
; PFD_MIN                       ; 0                            ; Untyped                     ;
; PFD_MAX                       ; 0                            ; Untyped                     ;
; M_INITIAL                     ; 0                            ; Untyped                     ;
; M                             ; 0                            ; Untyped                     ;
; N                             ; 1                            ; Untyped                     ;
; M2                            ; 1                            ; Untyped                     ;
; N2                            ; 1                            ; Untyped                     ;
; SS                            ; 1                            ; Untyped                     ;
; C0_HIGH                       ; 0                            ; Untyped                     ;
; C1_HIGH                       ; 0                            ; Untyped                     ;
; C2_HIGH                       ; 0                            ; Untyped                     ;
; C3_HIGH                       ; 0                            ; Untyped                     ;
; C4_HIGH                       ; 0                            ; Untyped                     ;
; C5_HIGH                       ; 0                            ; Untyped                     ;
; C6_HIGH                       ; 0                            ; Untyped                     ;
; C7_HIGH                       ; 0                            ; Untyped                     ;
; C8_HIGH                       ; 0                            ; Untyped                     ;
; C9_HIGH                       ; 0                            ; Untyped                     ;
; C0_LOW                        ; 0                            ; Untyped                     ;
; C1_LOW                        ; 0                            ; Untyped                     ;
; C2_LOW                        ; 0                            ; Untyped                     ;
; C3_LOW                        ; 0                            ; Untyped                     ;
; C4_LOW                        ; 0                            ; Untyped                     ;
; C5_LOW                        ; 0                            ; Untyped                     ;
; C6_LOW                        ; 0                            ; Untyped                     ;
; C7_LOW                        ; 0                            ; Untyped                     ;
; C8_LOW                        ; 0                            ; Untyped                     ;
; C9_LOW                        ; 0                            ; Untyped                     ;
; C0_INITIAL                    ; 0                            ; Untyped                     ;
; C1_INITIAL                    ; 0                            ; Untyped                     ;
; C2_INITIAL                    ; 0                            ; Untyped                     ;
; C3_INITIAL                    ; 0                            ; Untyped                     ;
; C4_INITIAL                    ; 0                            ; Untyped                     ;
; C5_INITIAL                    ; 0                            ; Untyped                     ;
; C6_INITIAL                    ; 0                            ; Untyped                     ;
; C7_INITIAL                    ; 0                            ; Untyped                     ;
; C8_INITIAL                    ; 0                            ; Untyped                     ;
; C9_INITIAL                    ; 0                            ; Untyped                     ;
; C0_MODE                       ; BYPASS                       ; Untyped                     ;
; C1_MODE                       ; BYPASS                       ; Untyped                     ;
; C2_MODE                       ; BYPASS                       ; Untyped                     ;
; C3_MODE                       ; BYPASS                       ; Untyped                     ;
; C4_MODE                       ; BYPASS                       ; Untyped                     ;
; C5_MODE                       ; BYPASS                       ; Untyped                     ;
; C6_MODE                       ; BYPASS                       ; Untyped                     ;
; C7_MODE                       ; BYPASS                       ; Untyped                     ;
; C8_MODE                       ; BYPASS                       ; Untyped                     ;
; C9_MODE                       ; BYPASS                       ; Untyped                     ;
; C0_PH                         ; 0                            ; Untyped                     ;
; C1_PH                         ; 0                            ; Untyped                     ;
; C2_PH                         ; 0                            ; Untyped                     ;
; C3_PH                         ; 0                            ; Untyped                     ;
; C4_PH                         ; 0                            ; Untyped                     ;
; C5_PH                         ; 0                            ; Untyped                     ;
; C6_PH                         ; 0                            ; Untyped                     ;
; C7_PH                         ; 0                            ; Untyped                     ;
; C8_PH                         ; 0                            ; Untyped                     ;
; C9_PH                         ; 0                            ; Untyped                     ;
; L0_HIGH                       ; 1                            ; Untyped                     ;
; L1_HIGH                       ; 1                            ; Untyped                     ;
; G0_HIGH                       ; 1                            ; Untyped                     ;
; G1_HIGH                       ; 1                            ; Untyped                     ;
; G2_HIGH                       ; 1                            ; Untyped                     ;
; G3_HIGH                       ; 1                            ; Untyped                     ;
; E0_HIGH                       ; 1                            ; Untyped                     ;
; E1_HIGH                       ; 1                            ; Untyped                     ;
; E2_HIGH                       ; 1                            ; Untyped                     ;
; E3_HIGH                       ; 1                            ; Untyped                     ;
; L0_LOW                        ; 1                            ; Untyped                     ;
; L1_LOW                        ; 1                            ; Untyped                     ;
; G0_LOW                        ; 1                            ; Untyped                     ;
; G1_LOW                        ; 1                            ; Untyped                     ;
; G2_LOW                        ; 1                            ; Untyped                     ;
; G3_LOW                        ; 1                            ; Untyped                     ;
; E0_LOW                        ; 1                            ; Untyped                     ;
; E1_LOW                        ; 1                            ; Untyped                     ;
; E2_LOW                        ; 1                            ; Untyped                     ;
; E3_LOW                        ; 1                            ; Untyped                     ;
; L0_INITIAL                    ; 1                            ; Untyped                     ;
; L1_INITIAL                    ; 1                            ; Untyped                     ;
; G0_INITIAL                    ; 1                            ; Untyped                     ;
; G1_INITIAL                    ; 1                            ; Untyped                     ;
; G2_INITIAL                    ; 1                            ; Untyped                     ;
; G3_INITIAL                    ; 1                            ; Untyped                     ;
; E0_INITIAL                    ; 1                            ; Untyped                     ;
; E1_INITIAL                    ; 1                            ; Untyped                     ;
; E2_INITIAL                    ; 1                            ; Untyped                     ;
; E3_INITIAL                    ; 1                            ; Untyped                     ;
; L0_MODE                       ; BYPASS                       ; Untyped                     ;
; L1_MODE                       ; BYPASS                       ; Untyped                     ;
; G0_MODE                       ; BYPASS                       ; Untyped                     ;
; G1_MODE                       ; BYPASS                       ; Untyped                     ;
; G2_MODE                       ; BYPASS                       ; Untyped                     ;
; G3_MODE                       ; BYPASS                       ; Untyped                     ;
; E0_MODE                       ; BYPASS                       ; Untyped                     ;
; E1_MODE                       ; BYPASS                       ; Untyped                     ;
; E2_MODE                       ; BYPASS                       ; Untyped                     ;
; E3_MODE                       ; BYPASS                       ; Untyped                     ;
; L0_PH                         ; 0                            ; Untyped                     ;
; L1_PH                         ; 0                            ; Untyped                     ;
; G0_PH                         ; 0                            ; Untyped                     ;
; G1_PH                         ; 0                            ; Untyped                     ;
; G2_PH                         ; 0                            ; Untyped                     ;
; G3_PH                         ; 0                            ; Untyped                     ;
; E0_PH                         ; 0                            ; Untyped                     ;
; E1_PH                         ; 0                            ; Untyped                     ;
; E2_PH                         ; 0                            ; Untyped                     ;
; E3_PH                         ; 0                            ; Untyped                     ;
; M_PH                          ; 0                            ; Untyped                     ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                     ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                     ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                     ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                     ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                     ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                     ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                     ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                     ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                     ;
; CLK0_COUNTER                  ; G0                           ; Untyped                     ;
; CLK1_COUNTER                  ; G0                           ; Untyped                     ;
; CLK2_COUNTER                  ; G0                           ; Untyped                     ;
; CLK3_COUNTER                  ; G0                           ; Untyped                     ;
; CLK4_COUNTER                  ; G0                           ; Untyped                     ;
; CLK5_COUNTER                  ; G0                           ; Untyped                     ;
; CLK6_COUNTER                  ; E0                           ; Untyped                     ;
; CLK7_COUNTER                  ; E1                           ; Untyped                     ;
; CLK8_COUNTER                  ; E2                           ; Untyped                     ;
; CLK9_COUNTER                  ; E3                           ; Untyped                     ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                     ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                     ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                     ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                     ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                     ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                     ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                     ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                     ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                     ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                     ;
; M_TIME_DELAY                  ; 0                            ; Untyped                     ;
; N_TIME_DELAY                  ; 0                            ; Untyped                     ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                     ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                     ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                     ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                     ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                     ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                     ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                     ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                     ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                     ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                     ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                     ;
; VCO_POST_SCALE                ; 0                            ; Untyped                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped                     ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                     ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                     ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                     ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                     ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                     ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                     ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                     ;
; PORT_CLK1                     ; PORT_USED                    ; Untyped                     ;
; PORT_CLK2                     ; PORT_USED                    ; Untyped                     ;
; PORT_CLK3                     ; PORT_USED                    ; Untyped                     ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                     ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                     ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                     ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                     ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                     ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                     ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                     ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                     ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                     ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                     ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                     ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                     ;
; PORT_ARESET                   ; PORT_UNUSED                  ; Untyped                     ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                     ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                     ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                     ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                     ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                     ;
; PORT_LOCKED                   ; PORT_UNUSED                  ; Untyped                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                     ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                     ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                     ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                     ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                     ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                     ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                     ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                     ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                     ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                     ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                     ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                     ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                     ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                     ;
; CBXI_PARAMETER                ; SECOND_PLL_altpll            ; Untyped                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                     ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                     ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                     ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE              ;
+-------------------------------+------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux16:MUX_HILBERT_I|lpm_mux:LPM_MUX_component ;
+------------------------+--------------+----------------------------------------------------+
; Parameter Name         ; Value        ; Type                                               ;
+------------------------+--------------+----------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                     ;
; LPM_WIDTH              ; 16           ; Signed Integer                                     ;
; LPM_SIZE               ; 2            ; Signed Integer                                     ;
; LPM_WIDTHS             ; 1            ; Signed Integer                                     ;
; LPM_PIPELINE           ; 0            ; Untyped                                            ;
; CBXI_PARAMETER         ; mux_tsc      ; Untyped                                            ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                            ;
+------------------------+--------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ciccomp:CICCOMP_I ;
+----------------+------------------+----------------------------+
; Parameter Name ; Value            ; Type                       ;
+----------------+------------------+----------------------------+
; const_one      ; 1                ; Unsigned Binary            ;
; coeffphase1_1  ; 1111110111100100 ; Signed Binary              ;
; coeffphase1_2  ; 1111110111011010 ; Signed Binary              ;
; coeffphase1_3  ; 1111111001100110 ; Signed Binary              ;
; coeffphase1_4  ; 0000000101111001 ; Signed Binary              ;
; coeffphase1_5  ; 0000011011001100 ; Signed Binary              ;
; coeffphase1_6  ; 0000101111001000 ; Signed Binary              ;
; coeffphase1_7  ; 0000101110000110 ; Signed Binary              ;
; coeffphase1_8  ; 1111111111110001 ; Signed Binary              ;
; coeffphase1_9  ; 1110001101011010 ; Signed Binary              ;
; coeffphase1_10 ; 1011011110100001 ; Signed Binary              ;
; coeffphase1_11 ; 0100100110000001 ; Signed Binary              ;
; coeffphase1_12 ; 0011000111111110 ; Signed Binary              ;
; coeffphase1_13 ; 0000101111110011 ; Signed Binary              ;
; coeffphase1_14 ; 1111100001110111 ; Signed Binary              ;
; coeffphase1_15 ; 1111001101010011 ; Signed Binary              ;
; coeffphase1_16 ; 1111011001101000 ; Signed Binary              ;
; coeffphase1_17 ; 1111110000001011 ; Signed Binary              ;
; coeffphase1_18 ; 0000000001101001 ; Signed Binary              ;
; coeffphase1_19 ; 0000001000100100 ; Signed Binary              ;
; coeffphase1_20 ; 0000000111001101 ; Signed Binary              ;
; coeffphase2_1  ; 0000000111001101 ; Signed Binary              ;
; coeffphase2_2  ; 0000001000100100 ; Signed Binary              ;
; coeffphase2_3  ; 0000000001101001 ; Signed Binary              ;
; coeffphase2_4  ; 1111110000001011 ; Signed Binary              ;
; coeffphase2_5  ; 1111011001101000 ; Signed Binary              ;
; coeffphase2_6  ; 1111001101010011 ; Signed Binary              ;
; coeffphase2_7  ; 1111100001110111 ; Signed Binary              ;
; coeffphase2_8  ; 0000101111110011 ; Signed Binary              ;
; coeffphase2_9  ; 0011000111111110 ; Signed Binary              ;
; coeffphase2_10 ; 0100100110000001 ; Signed Binary              ;
; coeffphase2_11 ; 1011011110100001 ; Signed Binary              ;
; coeffphase2_12 ; 1110001101011010 ; Signed Binary              ;
; coeffphase2_13 ; 1111111111110001 ; Signed Binary              ;
; coeffphase2_14 ; 0000101110000110 ; Signed Binary              ;
; coeffphase2_15 ; 0000101111001000 ; Signed Binary              ;
; coeffphase2_16 ; 0000011011001100 ; Signed Binary              ;
; coeffphase2_17 ; 0000000101111001 ; Signed Binary              ;
; coeffphase2_18 ; 1111111001100110 ; Signed Binary              ;
; coeffphase2_19 ; 1111110111011010 ; Signed Binary              ;
; coeffphase2_20 ; 1111110111100100 ; Signed Binary              ;
+----------------+------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic:CIC_I|cic_cic_ii_0:cic_ii_0 ;
+-------------------+--------------+-------------------------------------------+
; Parameter Name    ; Value        ; Type                                      ;
+-------------------+--------------+-------------------------------------------+
; DEVICE_FAMILY     ; Cyclone IV E ; String                                    ;
; FILTER_TYPE       ; decimator    ; String                                    ;
; STAGES            ; 6            ; Signed Integer                            ;
; D_DELAY           ; 1            ; Signed Integer                            ;
; VRC_EN            ; 0            ; Signed Integer                            ;
; RCF_MAX           ; 500          ; Signed Integer                            ;
; RCF_MIN           ; 500          ; Signed Integer                            ;
; INTERFACES        ; 1            ; Signed Integer                            ;
; CH_PER_INT        ; 1            ; Signed Integer                            ;
; INT_USE_MEM       ; false        ; String                                    ;
; INT_MEM           ; auto         ; String                                    ;
; DIF_USE_MEM       ; false        ; String                                    ;
; DIF_MEM           ; auto         ; String                                    ;
; IN_WIDTH          ; 16           ; Signed Integer                            ;
; OUT_WIDTH         ; 16           ; Signed Integer                            ;
; ROUND_TYPE        ; CONV_ROUND   ; String                                    ;
; PIPELINING        ; 0            ; Signed Integer                            ;
; C_STAGE_0_WIDTH   ; 70           ; Signed Integer                            ;
; C_STAGE_1_WIDTH   ; 70           ; Signed Integer                            ;
; C_STAGE_2_WIDTH   ; 70           ; Signed Integer                            ;
; C_STAGE_3_WIDTH   ; 70           ; Signed Integer                            ;
; C_STAGE_4_WIDTH   ; 70           ; Signed Integer                            ;
; C_STAGE_5_WIDTH   ; 70           ; Signed Integer                            ;
; C_STAGE_6_WIDTH   ; 70           ; Signed Integer                            ;
; C_STAGE_7_WIDTH   ; 70           ; Signed Integer                            ;
; C_STAGE_8_WIDTH   ; 70           ; Signed Integer                            ;
; C_STAGE_9_WIDTH   ; 70           ; Signed Integer                            ;
; C_STAGE_10_WIDTH  ; 70           ; Signed Integer                            ;
; C_STAGE_11_WIDTH  ; 70           ; Signed Integer                            ;
; MAX_C_STAGE_WIDTH ; 70           ; Signed Integer                            ;
; I_STAGE_0_WIDTH   ; 70           ; Signed Integer                            ;
; I_STAGE_1_WIDTH   ; 70           ; Signed Integer                            ;
; I_STAGE_2_WIDTH   ; 70           ; Signed Integer                            ;
; I_STAGE_3_WIDTH   ; 70           ; Signed Integer                            ;
; I_STAGE_4_WIDTH   ; 70           ; Signed Integer                            ;
; I_STAGE_5_WIDTH   ; 70           ; Signed Integer                            ;
; I_STAGE_6_WIDTH   ; 70           ; Signed Integer                            ;
; I_STAGE_7_WIDTH   ; 70           ; Signed Integer                            ;
; I_STAGE_8_WIDTH   ; 70           ; Signed Integer                            ;
; I_STAGE_9_WIDTH   ; 70           ; Signed Integer                            ;
; I_STAGE_10_WIDTH  ; 70           ; Signed Integer                            ;
; I_STAGE_11_WIDTH  ; 70           ; Signed Integer                            ;
; MAX_I_STAGE_WIDTH ; 70           ; Signed Integer                            ;
+-------------------+--------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nco:NCO|nco_nco_ii_0:nco_ii_0 ;
+----------------+------------------------+----------------------------------+
; Parameter Name ; Value                  ; Type                             ;
+----------------+------------------------+----------------------------------+
; mpr            ; 12                     ; Signed Integer                   ;
; opr            ; 24                     ; Signed Integer                   ;
; apr            ; 22                     ; Signed Integer                   ;
; apri           ; 22                     ; Signed Integer                   ;
; aprf           ; 32                     ; Signed Integer                   ;
; aprp           ; 16                     ; Signed Integer                   ;
; aprid          ; 27                     ; Signed Integer                   ;
; dpri           ; 6                      ; Signed Integer                   ;
; rdw            ; 12                     ; Signed Integer                   ;
; rawc           ; 11                     ; Signed Integer                   ;
; rnwc           ; 2048                   ; Signed Integer                   ;
; rawf           ; 11                     ; Signed Integer                   ;
; rnwf           ; 2048                   ; Signed Integer                   ;
; Pn             ; 1048576                ; Signed Integer                   ;
; mxnbc          ; 24576                  ; Signed Integer                   ;
; mxnbf          ; 24576                  ; Signed Integer                   ;
; rsfc           ; nco_nco_ii_0_sin_c.hex ; String                           ;
; rsff           ; nco_nco_ii_0_sin_f.hex ; String                           ;
; rcfc           ; nco_nco_ii_0_cos_c.hex ; String                           ;
; rcff           ; nco_nco_ii_0_cos_f.hex ; String                           ;
; nc             ; 1                      ; Signed Integer                   ;
; log2nc         ; 0                      ; Signed Integer                   ;
; outselinit     ; 0                      ; Signed Integer                   ;
; paci0          ; 0                      ; Signed Integer                   ;
; paci1          ; 0                      ; Signed Integer                   ;
; paci2          ; 0                      ; Signed Integer                   ;
; paci3          ; 0                      ; Signed Integer                   ;
; paci4          ; 0                      ; Signed Integer                   ;
; paci5          ; 0                      ; Signed Integer                   ;
; paci6          ; 0                      ; Signed Integer                   ;
; paci7          ; 0                      ; Signed Integer                   ;
; hyper_pipeline ; 0                      ; Signed Integer                   ;
+----------------+------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:MIXER_I|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+------------------------+
; Parameter Name                                 ; Value        ; Type                   ;
+------------------------------------------------+--------------+------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE         ;
; LPM_WIDTHA                                     ; 12           ; Signed Integer         ;
; LPM_WIDTHB                                     ; 12           ; Signed Integer         ;
; LPM_WIDTHP                                     ; 16           ; Signed Integer         ;
; LPM_WIDTHR                                     ; 0            ; Untyped                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer         ;
; LATENCY                                        ; 0            ; Untyped                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                ;
; USE_EAB                                        ; OFF          ; Untyped                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                ;
; CBXI_PARAMETER                                 ; mult_76p     ; Untyped                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                ;
+------------------------------------------------+--------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+--------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                               ;
+------------------------+--------------+--------------------------------------------------------------------+
; LPM_WIDTH              ; 12           ; Signed Integer                                                     ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                            ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                            ;
; ONE_INPUT_IS_CONSTANT  ; YES          ; Untyped                                                            ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                     ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                            ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                            ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                            ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                            ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                 ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                            ;
; USE_WYS                ; OFF          ; Untyped                                                            ;
; STYLE                  ; FAST         ; Untyped                                                            ;
; CBXI_PARAMETER         ; add_sub_ikj  ; Untyped                                                            ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                     ;
+------------------------+--------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Hilbert:HILBERT_I ;
+----------------+------------------+----------------------------+
; Parameter Name ; Value            ; Type                       ;
+----------------+------------------+----------------------------+
; coeff1         ; 0000000000000000 ; Signed Binary              ;
; coeff2         ; 1111111111111101 ; Signed Binary              ;
; coeff3         ; 0000000000000000 ; Signed Binary              ;
; coeff4         ; 1111111111111110 ; Signed Binary              ;
; coeff5         ; 0000000000000000 ; Signed Binary              ;
; coeff6         ; 1111111111111101 ; Signed Binary              ;
; coeff7         ; 0000000000000000 ; Signed Binary              ;
; coeff8         ; 1111111111111100 ; Signed Binary              ;
; coeff9         ; 0000000000000000 ; Signed Binary              ;
; coeff10        ; 1111111111111011 ; Signed Binary              ;
; coeff11        ; 0000000000000000 ; Signed Binary              ;
; coeff12        ; 1111111111111001 ; Signed Binary              ;
; coeff13        ; 0000000000000000 ; Signed Binary              ;
; coeff14        ; 1111111111110111 ; Signed Binary              ;
; coeff15        ; 0000000000000000 ; Signed Binary              ;
; coeff16        ; 1111111111110101 ; Signed Binary              ;
; coeff17        ; 0000000000000000 ; Signed Binary              ;
; coeff18        ; 1111111111110011 ; Signed Binary              ;
; coeff19        ; 0000000000000000 ; Signed Binary              ;
; coeff20        ; 1111111111110000 ; Signed Binary              ;
; coeff21        ; 0000000000000000 ; Signed Binary              ;
; coeff22        ; 1111111111101100 ; Signed Binary              ;
; coeff23        ; 0000000000000000 ; Signed Binary              ;
; coeff24        ; 1111111111101000 ; Signed Binary              ;
; coeff25        ; 0000000000000000 ; Signed Binary              ;
; coeff26        ; 1111111111100100 ; Signed Binary              ;
; coeff27        ; 0000000000000000 ; Signed Binary              ;
; coeff28        ; 1111111111011110 ; Signed Binary              ;
; coeff29        ; 0000000000000000 ; Signed Binary              ;
; coeff30        ; 1111111111011000 ; Signed Binary              ;
; coeff31        ; 0000000000000000 ; Signed Binary              ;
; coeff32        ; 1111111111010010 ; Signed Binary              ;
; coeff33        ; 0000000000000000 ; Signed Binary              ;
; coeff34        ; 1111111111001010 ; Signed Binary              ;
; coeff35        ; 0000000000000000 ; Signed Binary              ;
; coeff36        ; 1111111111000010 ; Signed Binary              ;
; coeff37        ; 0000000000000000 ; Signed Binary              ;
; coeff38        ; 1111111110111000 ; Signed Binary              ;
; coeff39        ; 0000000000000000 ; Signed Binary              ;
; coeff40        ; 1111111110101101 ; Signed Binary              ;
; coeff41        ; 0000000000000000 ; Signed Binary              ;
; coeff42        ; 1111111110100010 ; Signed Binary              ;
; coeff43        ; 0000000000000000 ; Signed Binary              ;
; coeff44        ; 1111111110010100 ; Signed Binary              ;
; coeff45        ; 0000000000000000 ; Signed Binary              ;
; coeff46        ; 1111111110000110 ; Signed Binary              ;
; coeff47        ; 0000000000000000 ; Signed Binary              ;
; coeff48        ; 1111111101110110 ; Signed Binary              ;
; coeff49        ; 0000000000000000 ; Signed Binary              ;
; coeff50        ; 1111111101100100 ; Signed Binary              ;
; coeff51        ; 0000000000000000 ; Signed Binary              ;
; coeff52        ; 1111111101010000 ; Signed Binary              ;
; coeff53        ; 0000000000000000 ; Signed Binary              ;
; coeff54        ; 1111111100111011 ; Signed Binary              ;
; coeff55        ; 0000000000000000 ; Signed Binary              ;
; coeff56        ; 1111111100100011 ; Signed Binary              ;
; coeff57        ; 0000000000000000 ; Signed Binary              ;
; coeff58        ; 1111111100001000 ; Signed Binary              ;
; coeff59        ; 0000000000000000 ; Signed Binary              ;
; coeff60        ; 1111111011101011 ; Signed Binary              ;
; coeff61        ; 0000000000000000 ; Signed Binary              ;
; coeff62        ; 1111111011001011 ; Signed Binary              ;
; coeff63        ; 0000000000000000 ; Signed Binary              ;
; coeff64        ; 1111111010100111 ; Signed Binary              ;
; coeff65        ; 0000000000000000 ; Signed Binary              ;
; coeff66        ; 1111111010000000 ; Signed Binary              ;
; coeff67        ; 0000000000000000 ; Signed Binary              ;
; coeff68        ; 1111111001010011 ; Signed Binary              ;
; coeff69        ; 0000000000000000 ; Signed Binary              ;
; coeff70        ; 1111111000100010 ; Signed Binary              ;
; coeff71        ; 0000000000000000 ; Signed Binary              ;
; coeff72        ; 1111110111101010 ; Signed Binary              ;
; coeff73        ; 0000000000000000 ; Signed Binary              ;
; coeff74        ; 1111110110101011 ; Signed Binary              ;
; coeff75        ; 0000000000000000 ; Signed Binary              ;
; coeff76        ; 1111110101100011 ; Signed Binary              ;
; coeff77        ; 0000000000000000 ; Signed Binary              ;
; coeff78        ; 1111110100001111 ; Signed Binary              ;
; coeff79        ; 0000000000000000 ; Signed Binary              ;
; coeff80        ; 1111110010101101 ; Signed Binary              ;
; coeff81        ; 0000000000000000 ; Signed Binary              ;
; coeff82        ; 1111110000111001 ; Signed Binary              ;
; coeff83        ; 0000000000000000 ; Signed Binary              ;
; coeff84        ; 1111101110101011 ; Signed Binary              ;
; coeff85        ; 0000000000000000 ; Signed Binary              ;
; coeff86        ; 1111101011111011 ; Signed Binary              ;
; coeff87        ; 0000000000000000 ; Signed Binary              ;
; coeff88        ; 1111101000010111 ; Signed Binary              ;
; coeff89        ; 0000000000000000 ; Signed Binary              ;
; coeff90        ; 1111100011100110 ; Signed Binary              ;
; coeff91        ; 0000000000000000 ; Signed Binary              ;
; coeff92        ; 1111011100110011 ; Signed Binary              ;
; coeff93        ; 0000000000000000 ; Signed Binary              ;
; coeff94        ; 1111010010001110 ; Signed Binary              ;
; coeff95        ; 0000000000000000 ; Signed Binary              ;
; coeff96        ; 1110111111011000 ; Signed Binary              ;
; coeff97        ; 0000000000000000 ; Signed Binary              ;
; coeff98        ; 1110010011101100 ; Signed Binary              ;
; coeff99        ; 0000000000000000 ; Signed Binary              ;
; coeff100       ; 1010111010001011 ; Signed Binary              ;
; coeff101       ; 0000000000000000 ; Signed Binary              ;
; coeff102       ; 0101000101110101 ; Signed Binary              ;
; coeff103       ; 0000000000000000 ; Signed Binary              ;
; coeff104       ; 0001101100010100 ; Signed Binary              ;
; coeff105       ; 0000000000000000 ; Signed Binary              ;
; coeff106       ; 0001000000101000 ; Signed Binary              ;
; coeff107       ; 0000000000000000 ; Signed Binary              ;
; coeff108       ; 0000101101110010 ; Signed Binary              ;
; coeff109       ; 0000000000000000 ; Signed Binary              ;
; coeff110       ; 0000100011001101 ; Signed Binary              ;
; coeff111       ; 0000000000000000 ; Signed Binary              ;
; coeff112       ; 0000011100011010 ; Signed Binary              ;
; coeff113       ; 0000000000000000 ; Signed Binary              ;
; coeff114       ; 0000010111101001 ; Signed Binary              ;
; coeff115       ; 0000000000000000 ; Signed Binary              ;
; coeff116       ; 0000010100000101 ; Signed Binary              ;
; coeff117       ; 0000000000000000 ; Signed Binary              ;
; coeff118       ; 0000010001010101 ; Signed Binary              ;
; coeff119       ; 0000000000000000 ; Signed Binary              ;
; coeff120       ; 0000001111000111 ; Signed Binary              ;
; coeff121       ; 0000000000000000 ; Signed Binary              ;
; coeff122       ; 0000001101010011 ; Signed Binary              ;
; coeff123       ; 0000000000000000 ; Signed Binary              ;
; coeff124       ; 0000001011110001 ; Signed Binary              ;
; coeff125       ; 0000000000000000 ; Signed Binary              ;
; coeff126       ; 0000001010011101 ; Signed Binary              ;
; coeff127       ; 0000000000000000 ; Signed Binary              ;
; coeff128       ; 0000001001010101 ; Signed Binary              ;
; coeff129       ; 0000000000000000 ; Signed Binary              ;
; coeff130       ; 0000001000010110 ; Signed Binary              ;
; coeff131       ; 0000000000000000 ; Signed Binary              ;
; coeff132       ; 0000000111011110 ; Signed Binary              ;
; coeff133       ; 0000000000000000 ; Signed Binary              ;
; coeff134       ; 0000000110101101 ; Signed Binary              ;
; coeff135       ; 0000000000000000 ; Signed Binary              ;
; coeff136       ; 0000000110000000 ; Signed Binary              ;
; coeff137       ; 0000000000000000 ; Signed Binary              ;
; coeff138       ; 0000000101011001 ; Signed Binary              ;
; coeff139       ; 0000000000000000 ; Signed Binary              ;
; coeff140       ; 0000000100110101 ; Signed Binary              ;
; coeff141       ; 0000000000000000 ; Signed Binary              ;
; coeff142       ; 0000000100010101 ; Signed Binary              ;
; coeff143       ; 0000000000000000 ; Signed Binary              ;
; coeff144       ; 0000000011111000 ; Signed Binary              ;
; coeff145       ; 0000000000000000 ; Signed Binary              ;
; coeff146       ; 0000000011011101 ; Signed Binary              ;
; coeff147       ; 0000000000000000 ; Signed Binary              ;
; coeff148       ; 0000000011000101 ; Signed Binary              ;
; coeff149       ; 0000000000000000 ; Signed Binary              ;
; coeff150       ; 0000000010110000 ; Signed Binary              ;
; coeff151       ; 0000000000000000 ; Signed Binary              ;
; coeff152       ; 0000000010011100 ; Signed Binary              ;
; coeff153       ; 0000000000000000 ; Signed Binary              ;
; coeff154       ; 0000000010001010 ; Signed Binary              ;
; coeff155       ; 0000000000000000 ; Signed Binary              ;
; coeff156       ; 0000000001111010 ; Signed Binary              ;
; coeff157       ; 0000000000000000 ; Signed Binary              ;
; coeff158       ; 0000000001101100 ; Signed Binary              ;
; coeff159       ; 0000000000000000 ; Signed Binary              ;
; coeff160       ; 0000000001011110 ; Signed Binary              ;
; coeff161       ; 0000000000000000 ; Signed Binary              ;
; coeff162       ; 0000000001010011 ; Signed Binary              ;
; coeff163       ; 0000000000000000 ; Signed Binary              ;
; coeff164       ; 0000000001001000 ; Signed Binary              ;
; coeff165       ; 0000000000000000 ; Signed Binary              ;
; coeff166       ; 0000000000111110 ; Signed Binary              ;
; coeff167       ; 0000000000000000 ; Signed Binary              ;
; coeff168       ; 0000000000110110 ; Signed Binary              ;
; coeff169       ; 0000000000000000 ; Signed Binary              ;
; coeff170       ; 0000000000101110 ; Signed Binary              ;
; coeff171       ; 0000000000000000 ; Signed Binary              ;
; coeff172       ; 0000000000101000 ; Signed Binary              ;
; coeff173       ; 0000000000000000 ; Signed Binary              ;
; coeff174       ; 0000000000100010 ; Signed Binary              ;
; coeff175       ; 0000000000000000 ; Signed Binary              ;
; coeff176       ; 0000000000011100 ; Signed Binary              ;
; coeff177       ; 0000000000000000 ; Signed Binary              ;
; coeff178       ; 0000000000011000 ; Signed Binary              ;
; coeff179       ; 0000000000000000 ; Signed Binary              ;
; coeff180       ; 0000000000010100 ; Signed Binary              ;
; coeff181       ; 0000000000000000 ; Signed Binary              ;
; coeff182       ; 0000000000010000 ; Signed Binary              ;
; coeff183       ; 0000000000000000 ; Signed Binary              ;
; coeff184       ; 0000000000001101 ; Signed Binary              ;
; coeff185       ; 0000000000000000 ; Signed Binary              ;
; coeff186       ; 0000000000001011 ; Signed Binary              ;
; coeff187       ; 0000000000000000 ; Signed Binary              ;
; coeff188       ; 0000000000001001 ; Signed Binary              ;
; coeff189       ; 0000000000000000 ; Signed Binary              ;
; coeff190       ; 0000000000000111 ; Signed Binary              ;
; coeff191       ; 0000000000000000 ; Signed Binary              ;
; coeff192       ; 0000000000000101 ; Signed Binary              ;
; coeff193       ; 0000000000000000 ; Signed Binary              ;
; coeff194       ; 0000000000000100 ; Signed Binary              ;
; coeff195       ; 0000000000000000 ; Signed Binary              ;
; coeff196       ; 0000000000000011 ; Signed Binary              ;
; coeff197       ; 0000000000000000 ; Signed Binary              ;
; coeff198       ; 0000000000000010 ; Signed Binary              ;
; coeff199       ; 0000000000000000 ; Signed Binary              ;
; coeff200       ; 0000000000000011 ; Signed Binary              ;
; coeff201       ; 0000000000000000 ; Signed Binary              ;
+----------------+------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux16:MUX_HILBERT_Q|lpm_mux:LPM_MUX_component ;
+------------------------+--------------+----------------------------------------------------+
; Parameter Name         ; Value        ; Type                                               ;
+------------------------+--------------+----------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                     ;
; LPM_WIDTH              ; 16           ; Signed Integer                                     ;
; LPM_SIZE               ; 2            ; Signed Integer                                     ;
; LPM_WIDTHS             ; 1            ; Signed Integer                                     ;
; LPM_PIPELINE           ; 0            ; Untyped                                            ;
; CBXI_PARAMETER         ; mux_tsc      ; Untyped                                            ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                            ;
+------------------------+--------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ciccomp:CICCOMP_Q ;
+----------------+------------------+----------------------------+
; Parameter Name ; Value            ; Type                       ;
+----------------+------------------+----------------------------+
; const_one      ; 1                ; Unsigned Binary            ;
; coeffphase1_1  ; 1111110111100100 ; Signed Binary              ;
; coeffphase1_2  ; 1111110111011010 ; Signed Binary              ;
; coeffphase1_3  ; 1111111001100110 ; Signed Binary              ;
; coeffphase1_4  ; 0000000101111001 ; Signed Binary              ;
; coeffphase1_5  ; 0000011011001100 ; Signed Binary              ;
; coeffphase1_6  ; 0000101111001000 ; Signed Binary              ;
; coeffphase1_7  ; 0000101110000110 ; Signed Binary              ;
; coeffphase1_8  ; 1111111111110001 ; Signed Binary              ;
; coeffphase1_9  ; 1110001101011010 ; Signed Binary              ;
; coeffphase1_10 ; 1011011110100001 ; Signed Binary              ;
; coeffphase1_11 ; 0100100110000001 ; Signed Binary              ;
; coeffphase1_12 ; 0011000111111110 ; Signed Binary              ;
; coeffphase1_13 ; 0000101111110011 ; Signed Binary              ;
; coeffphase1_14 ; 1111100001110111 ; Signed Binary              ;
; coeffphase1_15 ; 1111001101010011 ; Signed Binary              ;
; coeffphase1_16 ; 1111011001101000 ; Signed Binary              ;
; coeffphase1_17 ; 1111110000001011 ; Signed Binary              ;
; coeffphase1_18 ; 0000000001101001 ; Signed Binary              ;
; coeffphase1_19 ; 0000001000100100 ; Signed Binary              ;
; coeffphase1_20 ; 0000000111001101 ; Signed Binary              ;
; coeffphase2_1  ; 0000000111001101 ; Signed Binary              ;
; coeffphase2_2  ; 0000001000100100 ; Signed Binary              ;
; coeffphase2_3  ; 0000000001101001 ; Signed Binary              ;
; coeffphase2_4  ; 1111110000001011 ; Signed Binary              ;
; coeffphase2_5  ; 1111011001101000 ; Signed Binary              ;
; coeffphase2_6  ; 1111001101010011 ; Signed Binary              ;
; coeffphase2_7  ; 1111100001110111 ; Signed Binary              ;
; coeffphase2_8  ; 0000101111110011 ; Signed Binary              ;
; coeffphase2_9  ; 0011000111111110 ; Signed Binary              ;
; coeffphase2_10 ; 0100100110000001 ; Signed Binary              ;
; coeffphase2_11 ; 1011011110100001 ; Signed Binary              ;
; coeffphase2_12 ; 1110001101011010 ; Signed Binary              ;
; coeffphase2_13 ; 1111111111110001 ; Signed Binary              ;
; coeffphase2_14 ; 0000101110000110 ; Signed Binary              ;
; coeffphase2_15 ; 0000101111001000 ; Signed Binary              ;
; coeffphase2_16 ; 0000011011001100 ; Signed Binary              ;
; coeffphase2_17 ; 0000000101111001 ; Signed Binary              ;
; coeffphase2_18 ; 1111111001100110 ; Signed Binary              ;
; coeffphase2_19 ; 1111110111011010 ; Signed Binary              ;
; coeffphase2_20 ; 1111110111100100 ; Signed Binary              ;
+----------------+------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic:CIC_Q|cic_cic_ii_0:cic_ii_0 ;
+-------------------+--------------+-------------------------------------------+
; Parameter Name    ; Value        ; Type                                      ;
+-------------------+--------------+-------------------------------------------+
; DEVICE_FAMILY     ; Cyclone IV E ; String                                    ;
; FILTER_TYPE       ; decimator    ; String                                    ;
; STAGES            ; 6            ; Signed Integer                            ;
; D_DELAY           ; 1            ; Signed Integer                            ;
; VRC_EN            ; 0            ; Signed Integer                            ;
; RCF_MAX           ; 500          ; Signed Integer                            ;
; RCF_MIN           ; 500          ; Signed Integer                            ;
; INTERFACES        ; 1            ; Signed Integer                            ;
; CH_PER_INT        ; 1            ; Signed Integer                            ;
; INT_USE_MEM       ; false        ; String                                    ;
; INT_MEM           ; auto         ; String                                    ;
; DIF_USE_MEM       ; false        ; String                                    ;
; DIF_MEM           ; auto         ; String                                    ;
; IN_WIDTH          ; 16           ; Signed Integer                            ;
; OUT_WIDTH         ; 16           ; Signed Integer                            ;
; ROUND_TYPE        ; CONV_ROUND   ; String                                    ;
; PIPELINING        ; 0            ; Signed Integer                            ;
; C_STAGE_0_WIDTH   ; 70           ; Signed Integer                            ;
; C_STAGE_1_WIDTH   ; 70           ; Signed Integer                            ;
; C_STAGE_2_WIDTH   ; 70           ; Signed Integer                            ;
; C_STAGE_3_WIDTH   ; 70           ; Signed Integer                            ;
; C_STAGE_4_WIDTH   ; 70           ; Signed Integer                            ;
; C_STAGE_5_WIDTH   ; 70           ; Signed Integer                            ;
; C_STAGE_6_WIDTH   ; 70           ; Signed Integer                            ;
; C_STAGE_7_WIDTH   ; 70           ; Signed Integer                            ;
; C_STAGE_8_WIDTH   ; 70           ; Signed Integer                            ;
; C_STAGE_9_WIDTH   ; 70           ; Signed Integer                            ;
; C_STAGE_10_WIDTH  ; 70           ; Signed Integer                            ;
; C_STAGE_11_WIDTH  ; 70           ; Signed Integer                            ;
; MAX_C_STAGE_WIDTH ; 70           ; Signed Integer                            ;
; I_STAGE_0_WIDTH   ; 70           ; Signed Integer                            ;
; I_STAGE_1_WIDTH   ; 70           ; Signed Integer                            ;
; I_STAGE_2_WIDTH   ; 70           ; Signed Integer                            ;
; I_STAGE_3_WIDTH   ; 70           ; Signed Integer                            ;
; I_STAGE_4_WIDTH   ; 70           ; Signed Integer                            ;
; I_STAGE_5_WIDTH   ; 70           ; Signed Integer                            ;
; I_STAGE_6_WIDTH   ; 70           ; Signed Integer                            ;
; I_STAGE_7_WIDTH   ; 70           ; Signed Integer                            ;
; I_STAGE_8_WIDTH   ; 70           ; Signed Integer                            ;
; I_STAGE_9_WIDTH   ; 70           ; Signed Integer                            ;
; I_STAGE_10_WIDTH  ; 70           ; Signed Integer                            ;
; I_STAGE_11_WIDTH  ; 70           ; Signed Integer                            ;
; MAX_I_STAGE_WIDTH ; 70           ; Signed Integer                            ;
+-------------------+--------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:MIXER_Q|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+------------------------+
; Parameter Name                                 ; Value        ; Type                   ;
+------------------------------------------------+--------------+------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE         ;
; LPM_WIDTHA                                     ; 12           ; Signed Integer         ;
; LPM_WIDTHB                                     ; 12           ; Signed Integer         ;
; LPM_WIDTHP                                     ; 16           ; Signed Integer         ;
; LPM_WIDTHR                                     ; 0            ; Untyped                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer         ;
; LATENCY                                        ; 0            ; Untyped                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                ;
; USE_EAB                                        ; OFF          ; Untyped                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                ;
; CBXI_PARAMETER                                 ; mult_76p     ; Untyped                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                ;
+------------------------------------------------+--------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_delay:HILBERT_DELAY_Q ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; bus_length     ; 16    ; Signed Integer                                 ;
; delay_length   ; 103   ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                   ;
+----------------+----------------+------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                ;
; TAP_DISTANCE   ; 103            ; Untyped                                                                ;
; WIDTH          ; 16             ; Untyped                                                                ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                ;
; CBXI_PARAMETER ; shift_taps_d9m ; Untyped                                                                ;
+----------------+----------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ciccomp:CICCOMP_Q|lpm_mult:Mult0   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ciccomp:CICCOMP_I|lpm_mult:Mult0   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Hilbert:HILBERT_I|lpm_mult:Mult0   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                                           ;
+----------------------------------------------------------------+-----------------------+---------+----------------------------------+
; File                                                           ; Location              ; Library ; Checksum                         ;
+----------------------------------------------------------------+-----------------------+---------+----------------------------------+
; db/ip/cic/cic.v                                                ; Project Directory     ; cic     ; 6574af79889e7abd824aedf2c4124185 ;
; db/ip/cic/submodules/alt_cic_core.sv                           ; Project Directory     ; cic     ; d2d3d140623804b0111b5d07a918f51b ;
; db/ip/cic/submodules/alt_cic_dec_siso.sv                       ; Project Directory     ; cic     ; d5b10dc78b1709d7f9d8b6f5a0604537 ;
; db/ip/cic/submodules/alt_dsp_cic_common_pkg.sv                 ; Project Directory     ; cic     ; c8bd62a119ddfcb213c7813bff4c216f ;
; db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd ; Project Directory     ; cic     ; 592ca09c947ba70ddfd4f8f155a818d9 ;
; db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd       ; Project Directory     ; cic     ; 7edeef8dd1a6697dee079783d1252eeb ;
; db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd ; Project Directory     ; cic     ; ec07818113abd4746cd6d768eb62681d ;
; db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd     ; Project Directory     ; cic     ; 93bfc21a53214aced83f3eacc8d31cac ;
; db/ip/cic/submodules/auk_dspip_channel_buffer.vhd              ; Project Directory     ; cic     ; 436474a465221360f56a11483384a567 ;
; db/ip/cic/submodules/auk_dspip_delay.vhd                       ; Project Directory     ; cic     ; 1238fbbe3cc4f9d26e184dde3fa1d6b4 ;
; db/ip/cic/submodules/auk_dspip_differentiator.vhd              ; Project Directory     ; cic     ; 4511fad4fd52d83a57f50049bccb7302 ;
; db/ip/cic/submodules/auk_dspip_downsample.sv                   ; Project Directory     ; cic     ; ec21232dae5d4765eaf5059c77e10f27 ;
; db/ip/cic/submodules/auk_dspip_integrator.vhd                  ; Project Directory     ; cic     ; 177b4f20c996766b2cb75dea26344aca ;
; db/ip/cic/submodules/auk_dspip_lib_pkg.vhd                     ; Project Directory     ; cic     ; 44258d878d9cbb713b0b2863777eec3c ;
; db/ip/cic/submodules/auk_dspip_math_pkg.vhd                    ; Project Directory     ; cic     ; 31251894b0b4cec7a3d397071706df20 ;
; db/ip/cic/submodules/auk_dspip_roundsat.vhd                    ; Project Directory     ; cic     ; 46a0ea7a04c7bfa80dbf706dc26187f6 ;
; db/ip/cic/submodules/cic_cic_ii_0.sv                           ; Project Directory     ; cic     ; 8bedf39e647b4b033c434ceee6c44028 ;
; db/ip/cic/submodules/counter_module.sv                         ; Project Directory     ; cic     ; ed2ab8f7fdd98f751f0dd00fbe770730 ;
; db/ip/debug1/submodules/altsource_probe_top.v                  ; Project Directory     ; debug1  ; 11fee0b12cc1a287b7e17efb28cd895e ;
; db/ip/debug2/submodules/altsource_probe_top.v                  ; Project Directory     ; debug2  ; 11fee0b12cc1a287b7e17efb28cd895e ;
; db/ip/nco/nco.v                                                ; Project Directory     ; nco     ; 8f4b72d58ece911c45949853c61bf27b ;
; db/ip/nco/submodules/asj_altqmcpipe.v                          ; Project Directory     ; nco     ; 566b42dbfbd5e132627996a00ae364d3 ;
; db/ip/nco/submodules/asj_gam_dp.v                              ; Project Directory     ; nco     ; 5cbaced96e78450b65186243ded87fc5 ;
; db/ip/nco/submodules/asj_nco_as_m_cen.v                        ; Project Directory     ; nco     ; 8ceebbf1080a468a1c3abaf54e49f291 ;
; db/ip/nco/submodules/asj_nco_as_m_dp_cen.v                     ; Project Directory     ; nco     ; a963f7c5cb080fccde6e8a21835e4e83 ;
; db/ip/nco/submodules/asj_nco_derot.v                           ; Project Directory     ; nco     ; fe23bcc152877dbed3aec0a445cac38a ;
; db/ip/nco/submodules/asj_nco_isdr.v                            ; Project Directory     ; nco     ; c8ca68b7a3a25a7d70aee5c94f3b632a ;
; db/ip/nco/submodules/asj_nco_madx_cen.v                        ; Project Directory     ; nco     ; f54a321ac21e11c5647d7532ae67cbe5 ;
; db/ip/nco/submodules/asj_nco_mady_cen.v                        ; Project Directory     ; nco     ; 4305334548856efc315d87b9c3ab4fe9 ;
; db/ip/nco/submodules/asj_nco_mob_w.v                           ; Project Directory     ; nco     ; bdce226965ba942deb2a54854f8d4ac6 ;
; db/ip/nco/submodules/nco_nco_ii_0.v                            ; Project Directory     ; nco     ; 5145beb080040dd4f87f1fa36e9efc89 ;
; libraries/megafunctions/a_dpfifo.inc                           ; Quartus Prime Install ; work    ; 37c2d0bb70d5a3f83a4aa09e62c75080 ;
; libraries/megafunctions/a_f2fifo.inc                           ; Quartus Prime Install ; work    ; cebe3836bad826c95e765f77477e8a8b ;
; libraries/megafunctions/a_fffifo.inc                           ; Quartus Prime Install ; work    ; aa34dd03c645beef0c31a3e4ef186db4 ;
; libraries/megafunctions/a_i2fifo.inc                           ; Quartus Prime Install ; work    ; bfe272f05af0cf849bd8b4748efceffe ;
; libraries/megafunctions/a_rdenreg.inc                          ; Quartus Prime Install ; work    ; 3fcdce7559590d5a8afbe64788d201fb ;
; libraries/megafunctions/a_regfifo.inc                          ; Quartus Prime Install ; work    ; 8b2977668c08752c10a1f1977c9b9ee6 ;
; libraries/megafunctions/addcore.inc                            ; Quartus Prime Install ; work    ; e15993f131a5367862d60283fbb5a133 ;
; libraries/megafunctions/aglobal171.inc                         ; Quartus Prime Install ; work    ; 5e51ccbc7a52298c3a01f3b5bfb59350 ;
; libraries/megafunctions/alt_counter_stratix.inc                ; Quartus Prime Install ; work    ; 3e1db420f0a6e888a1525f4eff14d5be ;
; libraries/megafunctions/alt_stratix_add_sub.inc                ; Quartus Prime Install ; work    ; 16df31198e4f1dce2b8df944fbafaefe ;
; libraries/megafunctions/altdpram.inc                           ; Quartus Prime Install ; work    ; 229c034d72d6c571b2f9af0f2aa5d997 ;
; libraries/megafunctions/altpll.tdf                             ; Quartus Prime Install ; work    ; 5e35430d78780b26c08186f6f0ace07e ;
; libraries/megafunctions/altram.inc                             ; Quartus Prime Install ; work    ; ad5518b39ffd3cf1df377e6360d1c9b6 ;
; libraries/megafunctions/altrom.inc                             ; Quartus Prime Install ; work    ; 192b74eafa8debf2248ea73881e77f91 ;
; libraries/megafunctions/altshift.inc                           ; Quartus Prime Install ; work    ; 5c767a29f11db3f131fc886ea42a52bd ;
; libraries/megafunctions/altsyncram.tdf                         ; Quartus Prime Install ; work    ; 2f8637332713961a72cfdbdae87d5e73 ;
; libraries/megafunctions/bypassff.inc                           ; Quartus Prime Install ; work    ; 42d08f243d3471f724fd61ea21a0eb9f ;
; libraries/megafunctions/cmpconst.inc                           ; Quartus Prime Install ; work    ; fe4bfdfa5310384231b99c696fe2e348 ;
; libraries/megafunctions/cycloneii_pll.inc                      ; Quartus Prime Install ; work    ; c2ee779f089b03bc181df753ea85b3ef ;
; libraries/megafunctions/dffeea.inc                             ; Quartus Prime Install ; work    ; 0f11711657cd42ee78437f4349496034 ;
; libraries/megafunctions/look_add.inc                           ; Quartus Prime Install ; work    ; 9091c394592369a07bdf7fbf1ce9ced6 ;
; libraries/megafunctions/lpm_add_sub.inc                        ; Quartus Prime Install ; work    ; 144a73b61081a2a03554ff5acc5e8842 ;
; libraries/megafunctions/lpm_add_sub.tdf                        ; Quartus Prime Install ; work    ; 23f76f48787d37dd7b58779a3cc76bdd ;
; libraries/megafunctions/lpm_compare.inc                        ; Quartus Prime Install ; work    ; bbd3e8c93afb7320934629e5fb011566 ;
; libraries/megafunctions/lpm_constant.inc                       ; Quartus Prime Install ; work    ; 97ffb7e3fef9ce9fce4eff08455d5da5 ;
; libraries/megafunctions/lpm_counter.inc                        ; Quartus Prime Install ; work    ; c5cfeeabc5f2ab60b3453f6abbc42b41 ;
; libraries/megafunctions/lpm_counter.tdf                        ; Quartus Prime Install ; work    ; 1d97c5bce970a65c3ff209f6afb487a9 ;
; libraries/megafunctions/lpm_decode.inc                         ; Quartus Prime Install ; work    ; 10da69a8bbd590d66779e7a142f73790 ;
; libraries/megafunctions/lpm_mult.tdf                           ; Quartus Prime Install ; work    ; abe8e270d1f504476f33b018f21a9ea5 ;
; libraries/megafunctions/lpm_mux.inc                            ; Quartus Prime Install ; work    ; dd87bed90959d6126db09970164b7ba6 ;
; libraries/megafunctions/lpm_mux.tdf                            ; Quartus Prime Install ; work    ; ad9e02b43566ba434e71ac8b84aa1932 ;
; libraries/megafunctions/multcore.inc                           ; Quartus Prime Install ; work    ; ee598ea39a3d6bdc35b167eefc3ee3da ;
; libraries/megafunctions/muxlut.inc                             ; Quartus Prime Install ; work    ; 301e88484af1e80d67bcd099bb975882 ;
; libraries/megafunctions/scfifo.tdf                             ; Quartus Prime Install ; work    ; c16bc052a5180324b98ccab015894db0 ;
; libraries/megafunctions/stratix_pll.inc                        ; Quartus Prime Install ; work    ; a9a94c5b0e18105f7ae8c218a67ec9f7 ;
; libraries/megafunctions/stratix_ram_block.inc                  ; Quartus Prime Install ; work    ; e3a03868917f0b3dd57b6ed1dd195f22 ;
; libraries/megafunctions/stratixii_pll.inc                      ; Quartus Prime Install ; work    ; 6797ab505ed700f1a221e4a213e106a6 ;
; ADC_corrector.v                                                ; Project Directory     ; work    ; 02cef47c40879df3d694abf2c72d5d15 ;
; ciccomp.v                                                      ; Project Directory     ; work    ; 0f5a24a5f0a1b21c75b1555ac3b6cbe7 ;
; data_delay.v                                                   ; Project Directory     ; work    ; fdee6e343b09463e6fb43be0f34c57db ;
; db/a_dpfifo_1lv.tdf                                            ; Project Directory     ; work    ; 6522bb417ecf4914fc7fb30212544205 ;
; db/a_dpfifo_9qv.tdf                                            ; Project Directory     ; work    ; 753fff86dd6c26e906bc73c8530acd7b ;
; db/a_dpfifo_uju.tdf                                            ; Project Directory     ; work    ; 2f562eec058fa9c743678c711962c453 ;
; db/add_sub_fpk.tdf                                             ; Project Directory     ; work    ; 7fc1142984b0c728d89b15e6cdeb9521 ;
; db/add_sub_ikj.tdf                                             ; Project Directory     ; work    ; 6daa87af6ef004936219eddc10ed51c6 ;
; db/add_sub_u4i.tdf                                             ; Project Directory     ; work    ; 45e48237856394551b0ffb7e7e42e832 ;
; db/altsyncram_77h1.tdf                                         ; Project Directory     ; work    ; d6c4e313c7a3be78887b08c1f5f06046 ;
; db/altsyncram_au91.tdf                                         ; Project Directory     ; work    ; 5a10799b7db60eac804c2fe52e1031e2 ;
; db/altsyncram_fu91.tdf                                         ; Project Directory     ; work    ; c0e72877a7f7d693a8a4b4fc6e13450a ;
; db/altsyncram_h982.tdf                                         ; Project Directory     ; work    ; 463feb50436b6506fabefd342085bc40 ;
; db/altsyncram_hah1.tdf                                         ; Project Directory     ; work    ; 9fc9f78f255ddadf8be9e653feaf18f8 ;
; db/altsyncram_l7h1.tdf                                         ; Project Directory     ; work    ; 7e8379c32e10e3a4d9831f706fecd660 ;
; db/cmpr_fs8.tdf                                                ; Project Directory     ; work    ; 39b92e5b6d3f97eca06a617ea3ed0552 ;
; db/cmpr_gs8.tdf                                                ; Project Directory     ; work    ; b9ac3804dd06d63d0f39a06fab43324e ;
; db/cmpr_is8.tdf                                                ; Project Directory     ; work    ; e3dca7299e2ea40e563da16fac014c09 ;
; db/cntr_7a7.tdf                                                ; Project Directory     ; work    ; 776b559bc96614af1cd7adcdd7f917bd ;
; db/cntr_8a7.tdf                                                ; Project Directory     ; work    ; 6ea11c68fe1d1e30a17e09a3eb70e91f ;
; db/cntr_aa7.tdf                                                ; Project Directory     ; work    ; 98e52ac6bd1bcf9f48b497c5fe2aee98 ;
; db/cntr_asi.tdf                                                ; Project Directory     ; work    ; 6fdfe71a86cf0a868a4e147ab9121d4a ;
; db/cntr_q9b.tdf                                                ; Project Directory     ; work    ; 9a1f6e69a6c79a44070cdc3f89e71069 ;
; db/cntr_r9b.tdf                                                ; Project Directory     ; work    ; 0bdcfa0bb8b0d165b22cd546833ccf10 ;
; db/cntr_s9b.tdf                                                ; Project Directory     ; work    ; acab6d46ed93cc37419bce26c7ffc957 ;
; db/cntr_t9b.tdf                                                ; Project Directory     ; work    ; 18e3c5f4c71daf43ec4fe86e08920f4b ;
; db/cntr_u9b.tdf                                                ; Project Directory     ; work    ; 4a3fa7553c2583de5b975104bf309d0e ;
; db/mult_76p.tdf                                                ; Project Directory     ; work    ; 5d3bc03b73214e9b14b77d7c6c7e5194 ;
; db/mux_tsc.tdf                                                 ; Project Directory     ; work    ; 48c7ba0fcd36b9effd3bff7977ad5f52 ;
; db/scfifo_ci71.tdf                                             ; Project Directory     ; work    ; 10f1ab882fa2939726c87e03981c32e1 ;
; db/scfifo_gf71.tdf                                             ; Project Directory     ; work    ; ea644b06b6bd035cfd6988f04da34cd3 ;
; db/scfifo_jm51.tdf                                             ; Project Directory     ; work    ; 1b8ad975e49ad9e54b951a8e624e9d63 ;
; db/second_pll_altpll.v                                         ; Project Directory     ; work    ; 5e48ba318b5d1d510adf352550f9f91b ;
; Hilbert.v                                                      ; Project Directory     ; work    ; feb1e47ecba8686d18031e5be938dbbc ;
; mixer.v                                                        ; Project Directory     ; work    ; 2ecfdea9a3dc6444a989be85dcb41d11 ;
; mux16.v                                                        ; Project Directory     ; work    ; 9c1d9be4382882d0cdd338bca0ded208 ;
; SECOND_PLL.v                                                   ; Project Directory     ; work    ; 118fbb4a998e60da0e41e0f5db086205 ;
; stm32_interface.v                                              ; Project Directory     ; work    ; 2121a2db140e3c1f7dc2ca0729eb3d59 ;
; UA3REO.bdf                                                     ; Project Directory     ; work    ; 2790dabe14f7e21159652539e350d048 ;
+----------------------------------------------------------------+-----------------------+---------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 41                          ;
; cycloneiii_ff         ; 7760                        ;
;     ENA               ; 4709                        ;
;     ENA CLR           ; 1680                        ;
;     ENA SCLR          ; 896                         ;
;     ENA SLD           ; 54                          ;
;     SCLR              ; 39                          ;
;     SLD               ; 90                          ;
;     plain             ; 292                         ;
; cycloneiii_lcell_comb ; 4704                        ;
;     arith             ; 2090                        ;
;         2 data inputs ; 219                         ;
;         3 data inputs ; 1871                        ;
;     normal            ; 2614                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 66                          ;
;         2 data inputs ; 114                         ;
;         3 data inputs ; 173                         ;
;         4 data inputs ; 2259                        ;
; cycloneiii_mac_mult   ; 9                           ;
; cycloneiii_mac_out    ; 9                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 256                         ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 4.38                        ;
+-----------------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core"                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; rate              ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_startofpacket  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; out_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_endofpacket   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "cic:CIC_I|cic_cic_ii_0:cic_ii_0" ;
+-------+-------+----------+----------------------------------+
; Port  ; Type  ; Severity ; Details                          ;
+-------+-------+----------+----------------------------------+
; clken ; Input ; Info     ; Stuck at VCC                     ;
+-------+-------+----------+----------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:16     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition
    Info: Processing started: Mon Oct 08 20:58:24 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off UA3REO -c UA3REO
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "nco.qsys"
Info (12250): 2018.10.08.21:58:40 Progress: Loading FPGA/nco.qsys
Info (12250): 2018.10.08.21:58:41 Progress: Reading input file
Info (12250): 2018.10.08.21:58:41 Progress: Adding nco_ii_0 [altera_nco_ii 17.1]
Info (12250): 2018.10.08.21:58:41 Progress: Parameterizing module nco_ii_0
Info (12250): 2018.10.08.21:58:41 Progress: Building connections
Info (12250): 2018.10.08.21:58:41 Progress: Parameterizing connections
Info (12250): 2018.10.08.21:58:41 Progress: Validating
Info (12250): 2018.10.08.21:58:42 Progress: Done reading input file
Info (12250): Nco: Generating nco "nco" for QUARTUS_SYNTH
Info (12250): Nco_ii_0: "nco" instantiated altera_nco_ii "nco_ii_0"
Info (12250): Nco: Done "nco" with 2 modules, 18 files
Info (12249): Finished elaborating Platform Designer system entity "nco.qsys"
Info (12248): Elaborating Platform Designer system entity "debug2.qsys"
Info (12250): 2018.10.08.21:58:49 Progress: Loading FPGA/debug2.qsys
Info (12250): 2018.10.08.21:58:50 Progress: Reading input file
Info (12250): 2018.10.08.21:58:50 Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 17.1]
Info (12250): 2018.10.08.21:58:50 Progress: Parameterizing module in_system_sources_probes_0
Info (12250): 2018.10.08.21:58:50 Progress: Building connections
Info (12250): 2018.10.08.21:58:50 Progress: Parameterizing connections
Info (12250): 2018.10.08.21:58:50 Progress: Validating
Info (12250): 2018.10.08.21:58:51 Progress: Done reading input file
Info (12250): Debug2: Generating debug2 "debug2" for QUARTUS_SYNTH
Info (12250): In_system_sources_probes_0: "debug2" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info (12250): Debug2: Done "debug2" with 2 modules, 2 files
Info (12249): Finished elaborating Platform Designer system entity "debug2.qsys"
Info (12248): Elaborating Platform Designer system entity "debug1.qsys"
Info (12250): 2018.10.08.21:58:57 Progress: Loading FPGA/debug1.qsys
Info (12250): 2018.10.08.21:58:58 Progress: Reading input file
Info (12250): 2018.10.08.21:58:58 Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 17.1]
Info (12250): 2018.10.08.21:58:59 Progress: Parameterizing module in_system_sources_probes_0
Info (12250): 2018.10.08.21:58:59 Progress: Building connections
Info (12250): 2018.10.08.21:58:59 Progress: Parameterizing connections
Info (12250): 2018.10.08.21:58:59 Progress: Validating
Info (12250): 2018.10.08.21:59:03 Progress: Done reading input file
Info (12250): Debug1: Generating debug1 "debug1" for QUARTUS_SYNTH
Info (12250): In_system_sources_probes_0: "debug1" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info (12250): Debug1: Done "debug1" with 2 modules, 2 files
Info (12249): Finished elaborating Platform Designer system entity "debug1.qsys"
Info (12248): Elaborating Platform Designer system entity "cic.qsys"
Info (12250): 2018.10.08.21:59:15 Progress: Loading FPGA/cic.qsys
Info (12250): 2018.10.08.21:59:16 Progress: Reading input file
Info (12250): 2018.10.08.21:59:16 Progress: Adding cic_ii_0 [altera_cic_ii 17.1]
Info (12250): 2018.10.08.21:59:16 Progress: Parameterizing module cic_ii_0
Info (12250): 2018.10.08.21:59:16 Progress: Building connections
Info (12250): 2018.10.08.21:59:16 Progress: Parameterizing connections
Info (12250): 2018.10.08.21:59:16 Progress: Validating
Info (12250): 2018.10.08.21:59:17 Progress: Done reading input file
Info (12250): Cic: Generating cic "cic" for QUARTUS_SYNTH
Info (12250): Cic_ii_0: "cic" instantiated altera_cic_ii "cic_ii_0"
Info (12250): Cic: Done "cic" with 2 modules, 30 files
Info (12249): Finished elaborating Platform Designer system entity "cic.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file hilbert.v
    Info (12023): Found entity 1: Hilbert File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/Hilbert.v Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file data_delay.v
    Info (12023): Found entity 1: data_delay File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/data_delay.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file adc_corrector.v
    Info (12023): Found entity 1: ADC_corrector File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/ADC_corrector.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mux16.v
    Info (12023): Found entity 1: mux16 File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/mux16.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file second_pll.v
    Info (12023): Found entity 1: SECOND_PLL File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/SECOND_PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mixer.v
    Info (12023): Found entity 1: mixer File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/mixer.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ua3reo.bdf
    Info (12023): Found entity 1: UA3REO
Info (12021): Found 1 design units, including 1 entities, in source file stm32_interface.v
    Info (12023): Found entity 1: stm32_interface File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/stm32_interface.v Line: 1
Warning (12019): Can't analyze file -- file gain.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file ciccomp.v
    Info (12023): Found entity 1: ciccomp File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/ciccomp.v Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/nco.v
    Info (12023): Found entity 1: nco File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/nco.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_altqmcpipe.v
    Info (12023): Found entity 1: asj_altqmcpipe File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/asj_altqmcpipe.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_gam_dp.v
    Info (12023): Found entity 1: asj_gam_dp File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/asj_gam_dp.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_as_m_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_cen File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/asj_nco_as_m_cen.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_as_m_dp_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_dp_cen File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/asj_nco_as_m_dp_cen.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_derot.v
    Info (12023): Found entity 1: asj_nco_derot File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/asj_nco_derot.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_isdr.v
    Info (12023): Found entity 1: asj_nco_isdr File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/asj_nco_isdr.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_madx_cen.v
    Info (12023): Found entity 1: asj_nco_madx_cen File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/asj_nco_madx_cen.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_mady_cen.v
    Info (12023): Found entity 1: asj_nco_mady_cen File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/asj_nco_mady_cen.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_mob_w.v
    Info (12023): Found entity 1: asj_nco_mob_w File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/asj_nco_mob_w.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/nco_nco_ii_0.v
    Info (12023): Found entity 1: nco_nco_ii_0 File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/nco_nco_ii_0.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/debug2/debug2.v
    Info (12023): Found entity 1: debug2 File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/debug2/debug2.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/debug2/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/debug2/submodules/altsource_probe_top.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/debug1/debug1.v
    Info (12023): Found entity 1: debug1 File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/debug1/debug1.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/debug1/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/debug1/submodules/altsource_probe_top.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cic/cic.v
    Info (12023): Found entity 1: cic File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/cic.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/alt_cic_core.sv
    Info (12023): Found entity 1: alt_cic_core File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/alt_cic_core.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/alt_cic_dec_miso.sv
    Info (12023): Found entity 1: alt_cic_dec_miso File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/alt_cic_dec_miso.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/alt_cic_dec_siso.sv
    Info (12023): Found entity 1: alt_cic_dec_siso File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/alt_cic_dec_siso.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/alt_cic_int_simo.sv
    Info (12023): Found entity 1: alt_cic_int_simo File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/alt_cic_int_simo.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/alt_cic_int_siso.sv
    Info (12023): Found entity 1: alt_cic_int_siso File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/alt_cic_int_siso.sv Line: 19
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/cic/submodules/alt_dsp_cic_common_pkg.sv
    Info (12022): Found design unit 1: alt_dsp_cic_common_pkg (SystemVerilog) (cic) File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/alt_dsp_cic_common_pkg.sv Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller-struct File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 53
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink-rtl File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_small_fifo-arch File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd Line: 50
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_small_fifo File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source-rtl File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd Line: 57
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_channel_buffer.vhd
    Info (12022): Found design unit 1: auk_dspip_channel_buffer-SYN File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd Line: 47
    Info (12023): Found entity 1: auk_dspip_channel_buffer File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd Line: 26
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/cic/submodules/auk_dspip_cic_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_cic_lib_pkg (cic) File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_cic_lib_pkg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_delay.vhd
    Info (12022): Found design unit 1: auk_dspip_delay-rtl File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_delay.vhd Line: 79
    Info (12023): Found entity 1: auk_dspip_delay File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_delay.vhd Line: 52
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_differentiator.vhd
    Info (12022): Found design unit 1: auk_dspip_differentiator-SYN File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_differentiator.vhd Line: 82
    Info (12023): Found entity 1: auk_dspip_differentiator File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_differentiator.vhd Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_downsample.sv
    Info (12023): Found entity 1: auk_dspip_downsample File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_downsample.sv Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_fastadd.vhd
    Info (12022): Found design unit 1: auk_dspip_fastadd-beh File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_fastadd.vhd Line: 36
    Info (12023): Found entity 1: auk_dspip_fastadd File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_fastadd.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_fastaddsub.vhd
    Info (12022): Found design unit 1: auk_dspip_fastaddsub-beh File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_fastaddsub.vhd Line: 87
    Info (12023): Found entity 1: auk_dspip_fastaddsub File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_fastaddsub.vhd Line: 69
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_integrator.vhd
    Info (12022): Found design unit 1: auk_dspip_integrator-SYN File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_integrator.vhd Line: 74
    Info (12023): Found entity 1: auk_dspip_integrator File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_integrator.vhd Line: 53
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/cic/submodules/auk_dspip_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg (cic) File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_lib_pkg.vhd Line: 28
Info (12021): Found 2 design units, including 0 entities, in source file db/ip/cic/submodules/auk_dspip_math_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg (cic) File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_math_pkg.vhd Line: 51
    Info (12022): Found design unit 2: auk_dspip_math_pkg-body File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_math_pkg.vhd Line: 128
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_pipelined_adder.vhd
    Info (12022): Found design unit 1: auk_dspip_pipelined_adder-rtl File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_pipelined_adder.vhd Line: 80
    Info (12023): Found entity 1: auk_dspip_pipelined_adder File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_pipelined_adder.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_roundsat.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat-beh File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_roundsat.vhd Line: 61
    Info (12023): Found entity 1: auk_dspip_roundsat File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_roundsat.vhd Line: 45
Info (12021): Found 2 design units, including 0 entities, in source file db/ip/cic/submodules/auk_dspip_text_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg (cic) File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_text_pkg.vhd Line: 60
    Info (12022): Found design unit 2: auk_dspip_text_pkg-body File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_text_pkg.vhd Line: 76
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_upsample.vhd
    Info (12022): Found design unit 1: auk_dspip_upsample-SYN File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_upsample.vhd Line: 59
    Info (12023): Found entity 1: auk_dspip_upsample File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_upsample.vhd Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_variable_downsample.sv
    Info (12023): Found entity 1: auk_dspip_variable_downsample File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_variable_downsample.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/cic_cic_ii_0.sv
    Info (12023): Found entity 1: cic_cic_ii_0 File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/cic_cic_ii_0.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/counter_module.sv
    Info (12023): Found entity 1: counter_module File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/counter_module.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/hyper_pipeline_interface.v
    Info (12023): Found entity 1: hyper_pipeline_interface File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/hyper_pipeline_interface.v Line: 20
Info (12127): Elaborating entity "UA3REO" for the top level hierarchy
Warning (275043): Pin "DAC_OUTPUT[13..0]" is missing source
Warning (275009): Pin "ADC_OTR" not connected
Info (12128): Elaborating entity "SECOND_PLL" for hierarchy "SECOND_PLL:SECOND_PLL"
Info (12128): Elaborating entity "altpll" for hierarchy "SECOND_PLL:SECOND_PLL|altpll:altpll_component" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/SECOND_PLL.v Line: 102
Info (12130): Elaborated megafunction instantiation "SECOND_PLL:SECOND_PLL|altpll:altpll_component" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/SECOND_PLL.v Line: 102
Info (12133): Instantiated megafunction "SECOND_PLL:SECOND_PLL|altpll:altpll_component" with the following parameter: File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/SECOND_PLL.v Line: 102
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "24"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "625"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "24"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "125"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "12"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "3125"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "3"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=SECOND_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/second_pll_altpll.v
    Info (12023): Found entity 1: SECOND_PLL_altpll File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/second_pll_altpll.v Line: 29
Info (12128): Elaborating entity "SECOND_PLL_altpll" for hierarchy "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "stm32_interface" for hierarchy "stm32_interface:STM32_INTERFACE"
Warning (10230): Verilog HDL assignment warning at stm32_interface.v(38): truncated value with size 32 to match size of target (16) File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/stm32_interface.v Line: 38
Warning (10230): Verilog HDL assignment warning at stm32_interface.v(39): truncated value with size 32 to match size of target (16) File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/stm32_interface.v Line: 39
Info (12128): Elaborating entity "mux16" for hierarchy "mux16:MUX_HILBERT_I"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "mux16:MUX_HILBERT_I|lpm_mux:LPM_MUX_component" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/mux16.v Line: 68
Info (12130): Elaborated megafunction instantiation "mux16:MUX_HILBERT_I|lpm_mux:LPM_MUX_component" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/mux16.v Line: 68
Info (12133): Instantiated megafunction "mux16:MUX_HILBERT_I|lpm_mux:LPM_MUX_component" with the following parameter: File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/mux16.v Line: 68
    Info (12134): Parameter "lpm_size" = "2"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widths" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/mux_tsc.tdf Line: 22
Info (12128): Elaborating entity "mux_tsc" for hierarchy "mux16:MUX_HILBERT_I|lpm_mux:LPM_MUX_component|mux_tsc:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "ciccomp" for hierarchy "ciccomp:CICCOMP_I"
Warning (10230): Verilog HDL assignment warning at ciccomp.v(529): truncated value with size 30 to match size of target (16) File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/ciccomp.v Line: 529
Info (12128): Elaborating entity "cic" for hierarchy "cic:CIC_I"
Info (12128): Elaborating entity "cic_cic_ii_0" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/cic.v Line: 31
Info (12128): Elaborating entity "alt_cic_core" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/cic_cic_ii_0.sv Line: 213
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/alt_cic_core.sv Line: 326
Info (12128): Elaborating entity "scfifo" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 123
Info (12130): Elaborated megafunction instantiation "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 123
Info (12133): Instantiated megafunction "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO" with the following parameter: File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 123
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "allow_rwcycle_when_full" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "4"
    Info (12134): Parameter "almost_full_value" = "0"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_width" = "18"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "scfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_gf71.tdf
    Info (12023): Found entity 1: scfifo_gf71 File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/scfifo_gf71.tdf Line: 24
Info (12128): Elaborating entity "scfifo_gf71" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_1lv.tdf
    Info (12023): Found entity 1: a_dpfifo_1lv File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/a_dpfifo_1lv.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_1lv" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/scfifo_gf71.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l7h1.tdf
    Info (12023): Found entity 1: altsyncram_l7h1 File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/altsyncram_l7h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_l7h1" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/a_dpfifo_1lv.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf
    Info (12023): Found entity 1: cmpr_gs8 File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/cmpr_gs8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|cmpr_gs8:almost_full_comparer" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/a_dpfifo_1lv.tdf Line: 52
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|cmpr_gs8:two_comparison" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/a_dpfifo_1lv.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_r9b.tdf
    Info (12023): Found entity 1: cntr_r9b File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/cntr_r9b.tdf Line: 25
Info (12128): Elaborating entity "cntr_r9b" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|cntr_r9b:rd_ptr_msb" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/a_dpfifo_1lv.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8a7.tdf
    Info (12023): Found entity 1: cntr_8a7 File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/cntr_8a7.tdf Line: 25
Info (12128): Elaborating entity "cntr_8a7" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|cntr_8a7:usedw_counter" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/a_dpfifo_1lv.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_s9b.tdf
    Info (12023): Found entity 1: cntr_s9b File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/cntr_s9b.tdf Line: 25
Info (12128): Elaborating entity "cntr_s9b" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|cntr_s9b:wr_ptr" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/a_dpfifo_1lv.tdf Line: 56
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/alt_cic_core.sv Line: 358
Info (12128): Elaborating entity "scfifo" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd Line: 116
Info (12130): Elaborated megafunction instantiation "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd Line: 116
Info (12133): Instantiated megafunction "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO" with the following parameter: File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd Line: 116
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "allow_rwcycle_when_full" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "0"
    Info (12134): Parameter "almost_full_value" = "13"
    Info (12134): Parameter "lpm_numwords" = "21"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_width" = "17"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "scfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ci71.tdf
    Info (12023): Found entity 1: scfifo_ci71 File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/scfifo_ci71.tdf Line: 24
Info (12128): Elaborating entity "scfifo_ci71" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_9qv.tdf
    Info (12023): Found entity 1: a_dpfifo_9qv File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/a_dpfifo_9qv.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_9qv" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/scfifo_ci71.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hah1.tdf
    Info (12023): Found entity 1: altsyncram_hah1 File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/altsyncram_hah1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hah1" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/a_dpfifo_9qv.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_is8.tdf
    Info (12023): Found entity 1: cmpr_is8 File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/cmpr_is8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_is8" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cmpr_is8:almost_full_comparer" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/a_dpfifo_9qv.tdf Line: 52
Info (12128): Elaborating entity "cmpr_is8" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cmpr_is8:two_comparison" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/a_dpfifo_9qv.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_t9b.tdf
    Info (12023): Found entity 1: cntr_t9b File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/cntr_t9b.tdf Line: 25
Info (12128): Elaborating entity "cntr_t9b" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_t9b:rd_ptr_msb" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/a_dpfifo_9qv.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_aa7.tdf
    Info (12023): Found entity 1: cntr_aa7 File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/cntr_aa7.tdf Line: 25
Info (12128): Elaborating entity "cntr_aa7" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_aa7:usedw_counter" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/a_dpfifo_9qv.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u9b.tdf
    Info (12023): Found entity 1: cntr_u9b File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/cntr_u9b.tdf Line: 25
Info (12128): Elaborating entity "cntr_u9b" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/a_dpfifo_9qv.tdf Line: 56
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/alt_cic_core.sv Line: 408
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_small_fifo" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 196
Info (12128): Elaborating entity "alt_cic_dec_siso" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/alt_cic_core.sv Line: 475
Info (12128): Elaborating entity "auk_dspip_roundsat" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/alt_cic_dec_siso.sv Line: 239
Info (12128): Elaborating entity "auk_dspip_integrator" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/alt_cic_dec_siso.sv Line: 275
Info (12128): Elaborating entity "auk_dspip_delay" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_integrator.vhd Line: 97
Info (12128): Elaborating entity "auk_dspip_downsample" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/alt_cic_dec_siso.sv Line: 330
Info (12128): Elaborating entity "counter_module" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_downsample.sv Line: 50
Info (12128): Elaborating entity "counter_module" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_downsample.sv Line: 79
Info (12128): Elaborating entity "auk_dspip_channel_buffer" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/alt_cic_dec_siso.sv Line: 367
Info (12128): Elaborating entity "scfifo" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd Line: 89
Info (12130): Elaborated megafunction instantiation "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd Line: 89
Info (12133): Instantiated megafunction "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO" with the following parameter: File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd Line: 89
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "allow_rwcycle_when_full" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "0"
    Info (12134): Parameter "almost_full_value" = "0"
    Info (12134): Parameter "lpm_numwords" = "3"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_width" = "70"
    Info (12134): Parameter "lpm_widthu" = "2"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "scfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jm51.tdf
    Info (12023): Found entity 1: scfifo_jm51 File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/scfifo_jm51.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jm51" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_uju.tdf
    Info (12023): Found entity 1: a_dpfifo_uju File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/a_dpfifo_uju.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_uju" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/scfifo_jm51.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_77h1.tdf
    Info (12023): Found entity 1: altsyncram_77h1 File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/altsyncram_77h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_77h1" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|altsyncram_77h1:FIFOram" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/a_dpfifo_uju.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_fs8.tdf
    Info (12023): Found entity 1: cmpr_fs8 File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/cmpr_fs8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_fs8" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|cmpr_fs8:almost_full_comparer" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/a_dpfifo_uju.tdf Line: 50
Info (12128): Elaborating entity "cmpr_fs8" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|cmpr_fs8:two_comparison" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/a_dpfifo_uju.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_q9b.tdf
    Info (12023): Found entity 1: cntr_q9b File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/cntr_q9b.tdf Line: 25
Info (12128): Elaborating entity "cntr_q9b" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|cntr_q9b:rd_ptr_msb" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/a_dpfifo_uju.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7a7.tdf
    Info (12023): Found entity 1: cntr_7a7 File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/cntr_7a7.tdf Line: 25
Info (12128): Elaborating entity "cntr_7a7" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_jm51:auto_generated|a_dpfifo_uju:dpfifo|cntr_7a7:usedw_counter" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/a_dpfifo_uju.tdf Line: 53
Info (12128): Elaborating entity "counter_module" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/alt_cic_dec_siso.sv Line: 419
Info (12128): Elaborating entity "counter_module" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:channel_out_int_inst" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/alt_cic_dec_siso.sv Line: 432
Info (12128): Elaborating entity "auk_dspip_differentiator" for hierarchy "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/alt_cic_dec_siso.sv Line: 658
Info (12128): Elaborating entity "nco" for hierarchy "nco:NCO"
Info (12128): Elaborating entity "nco_nco_ii_0" for hierarchy "nco:NCO|nco_nco_ii_0:nco_ii_0" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/nco.v Line: 24
Info (12128): Elaborating entity "asj_altqmcpipe" for hierarchy "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/nco_nco_ii_0.v Line: 304
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/asj_altqmcpipe.v Line: 63
Info (12130): Elaborated megafunction instantiation "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/asj_altqmcpipe.v Line: 63
Info (12133): Instantiated megafunction "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc" with the following parameter: File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/asj_altqmcpipe.v Line: 63
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "22"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u4i.tdf
    Info (12023): Found entity 1: add_sub_u4i File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/add_sub_u4i.tdf Line: 22
Info (12128): Elaborating entity "add_sub_u4i" for hierarchy "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_u4i:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "asj_gam_dp" for hierarchy "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/nco_nco_ii_0.v Line: 326
Info (12128): Elaborating entity "asj_nco_as_m_dp_cen" for hierarchy "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/nco_nco_ii_0.v Line: 338
Info (12128): Elaborating entity "altsyncram" for hierarchy "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/asj_nco_as_m_dp_cen.v Line: 109
Info (12130): Elaborated megafunction instantiation "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/asj_nco_as_m_dp_cen.v Line: 109
Info (12133): Instantiated megafunction "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component" with the following parameter: File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/asj_nco_as_m_dp_cen.v Line: 109
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "width_b" = "12"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "nco_nco_ii_0_sin_c.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h982.tdf
    Info (12023): Found entity 1: altsyncram_h982 File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/altsyncram_h982.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_h982" for hierarchy "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "asj_nco_as_m_cen" for hierarchy "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/nco_nco_ii_0.v Line: 350
Info (12128): Elaborating entity "altsyncram" for hierarchy "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/asj_nco_as_m_cen.v Line: 65
Info (12130): Elaborated megafunction instantiation "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/asj_nco_as_m_cen.v Line: 65
Info (12133): Instantiated megafunction "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0" with the following parameter: File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/asj_nco_as_m_cen.v Line: 65
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "nco_nco_ii_0_sin_f.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fu91.tdf
    Info (12023): Found entity 1: altsyncram_fu91 File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/altsyncram_fu91.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fu91" for hierarchy "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "asj_nco_as_m_cen" for hierarchy "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/nco_nco_ii_0.v Line: 362
Info (12128): Elaborating entity "altsyncram" for hierarchy "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/asj_nco_as_m_cen.v Line: 65
Info (12130): Elaborated megafunction instantiation "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/asj_nco_as_m_cen.v Line: 65
Info (12133): Instantiated megafunction "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0" with the following parameter: File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/asj_nco_as_m_cen.v Line: 65
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "nco_nco_ii_0_cos_f.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_au91.tdf
    Info (12023): Found entity 1: altsyncram_au91 File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/altsyncram_au91.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_au91" for hierarchy "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "asj_nco_madx_cen" for hierarchy "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/nco_nco_ii_0.v Line: 377
Info (12128): Elaborating entity "asj_nco_mady_cen" for hierarchy "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/nco_nco_ii_0.v Line: 389
Info (12128): Elaborating entity "asj_nco_derot" for hierarchy "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_derot:ux0136" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/nco_nco_ii_0.v Line: 402
Info (12128): Elaborating entity "asj_nco_mob_w" for hierarchy "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/nco_nco_ii_0.v Line: 410
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/asj_nco_mob_w.v Line: 75
Info (12130): Elaborated megafunction instantiation "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/asj_nco_mob_w.v Line: 75
Info (12133): Instantiated megafunction "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component" with the following parameter: File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/asj_nco_mob_w.v Line: 75
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fpk.tdf
    Info (12023): Found entity 1: add_sub_fpk File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/add_sub_fpk.tdf Line: 22
Info (12128): Elaborating entity "add_sub_fpk" for hierarchy "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "asj_nco_isdr" for hierarchy "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/nco_nco_ii_0.v Line: 428
Info (12128): Elaborating entity "lpm_counter" for hierarchy "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/asj_nco_isdr.v Line: 59
Info (12130): Elaborated megafunction instantiation "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/asj_nco_isdr.v Line: 59
Info (12133): Instantiated megafunction "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" with the following parameter: File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/asj_nco_isdr.v Line: 59
    Info (12134): Parameter "lpm_width" = "4"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_direction" = "UP"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_asi.tdf
    Info (12023): Found entity 1: cntr_asi File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/cntr_asi.tdf Line: 25
Info (12128): Elaborating entity "cntr_asi" for hierarchy "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_asi:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 258
Info (12128): Elaborating entity "mixer" for hierarchy "mixer:MIXER_I"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "mixer:MIXER_I|lpm_mult:lpm_mult_component" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/mixer.v Line: 61
Info (12130): Elaborated megafunction instantiation "mixer:MIXER_I|lpm_mult:lpm_mult_component" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/mixer.v Line: 61
Info (12133): Instantiated megafunction "mixer:MIXER_I|lpm_mult:lpm_mult_component" with the following parameter: File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/mixer.v Line: 61
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "12"
    Info (12134): Parameter "lpm_widthb" = "12"
    Info (12134): Parameter "lpm_widthp" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_76p.tdf
    Info (12023): Found entity 1: mult_76p File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/mult_76p.tdf Line: 28
Info (12128): Elaborating entity "mult_76p" for hierarchy "mixer:MIXER_I|lpm_mult:lpm_mult_component|mult_76p:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "ADC_corrector" for hierarchy "ADC_corrector:ADC_CORRECTOR"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/ADC_corrector.v Line: 66
Info (12130): Elaborated megafunction instantiation "ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/ADC_corrector.v Line: 66
Info (12133): Instantiated megafunction "ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter: File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/ADC_corrector.v Line: 66
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ikj.tdf
    Info (12023): Found entity 1: add_sub_ikj File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/add_sub_ikj.tdf Line: 22
Info (12128): Elaborating entity "add_sub_ikj" for hierarchy "ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "Hilbert" for hierarchy "Hilbert:HILBERT_I"
Warning (10230): Verilog HDL assignment warning at Hilbert.v(939): truncated value with size 33 to match size of target (32) File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/Hilbert.v Line: 939
Warning (10230): Verilog HDL assignment warning at Hilbert.v(975): truncated value with size 30 to match size of target (16) File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/Hilbert.v Line: 975
Info (12128): Elaborating entity "data_delay" for hierarchy "data_delay:HILBERT_DELAY_Q"
Warning (12020): Port "counter_max" on the entity instantiation of "rate_cnt_inst" is connected to a signal of width 32. The formal width of the signal in the module is 9.  The extra bits will be ignored. File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/alt_cic_dec_siso.sv Line: 486
Warning (12020): Port "counter_max" on the entity instantiation of "channel_out_int_inst" is connected to a signal of width 32. The formal width of the signal in the module is 2.  The extra bits will be ignored. File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/alt_cic_dec_siso.sv Line: 432
Warning (12020): Port "counter_max" on the entity instantiation of "latency_cnt_inst" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/alt_cic_dec_siso.sv Line: 419
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 9.  The extra bits will be ignored. File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "rate_cnt_inst" is connected to a signal of width 32. The formal width of the signal in the module is 9.  The extra bits will be ignored. File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/alt_cic_dec_siso.sv Line: 486
Warning (12020): Port "counter_max" on the entity instantiation of "channel_out_int_inst" is connected to a signal of width 32. The formal width of the signal in the module is 2.  The extra bits will be ignored. File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/alt_cic_dec_siso.sv Line: 432
Warning (12020): Port "counter_max" on the entity instantiation of "latency_cnt_inst" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/alt_cic_dec_siso.sv Line: 419
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 9.  The extra bits will be ignored. File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_downsample.sv Line: 50
Info (12205): 1 design partition requires Analysis and Synthesis
    Info (12211): Partition "Top" requires synthesis because there were changes to its dependent source files
Info (12209): No design partitions will skip synthesis in the current incremental compilation
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[16]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/altsyncram_hah1.tdf Line: 551
        Warning (14320): Synthesized away node "cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|q_b[16]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/altsyncram_l7h1.tdf Line: 551
        Warning (14320): Synthesized away node "cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|q_b[17]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/altsyncram_l7h1.tdf Line: 583
        Warning (14320): Synthesized away node "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[16]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/altsyncram_hah1.tdf Line: 551
        Warning (14320): Synthesized away node "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|q_b[16]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/altsyncram_l7h1.tdf Line: 551
        Warning (14320): Synthesized away node "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|q_b[17]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/altsyncram_l7h1.tdf Line: 583
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "data_delay:HILBERT_DELAY_Q|fifo_buf_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 103
        Info (286033): Parameter WIDTH set to 16
Info (278001): Inferred 7 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ciccomp:CICCOMP_Q|Mult0" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/ciccomp.v Line: 481
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ciccomp:CICCOMP_I|Mult0" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/ciccomp.v Line: 481
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Hilbert:HILBERT_I|Mult0" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/Hilbert.v Line: 938
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|Mult1" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/asj_nco_madx_cen.v Line: 51
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|Mult0" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/asj_nco_madx_cen.v Line: 50
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|Mult1" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/asj_nco_mady_cen.v Line: 52
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|Mult0" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/asj_nco_mady_cen.v Line: 51
Info (12130): Elaborated megafunction instantiation "data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0"
Info (12133): Instantiated megafunction "data_delay:HILBERT_DELAY_Q|altshift_taps:fifo_buf_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "103"
    Info (12134): Parameter "WIDTH" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_d9m.tdf
    Info (12023): Found entity 1: shift_taps_d9m File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/shift_taps_d9m.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ak81.tdf
    Info (12023): Found entity 1: altsyncram_ak81 File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/altsyncram_ak81.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_asf.tdf
    Info (12023): Found entity 1: cntr_asf File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/cntr_asf.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/cmpr_tgc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "ciccomp:CICCOMP_Q|lpm_mult:Mult0" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/ciccomp.v Line: 481
Info (12133): Instantiated megafunction "ciccomp:CICCOMP_Q|lpm_mult:Mult0" with the following parameter: File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/ciccomp.v Line: 481
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_36t.tdf
    Info (12023): Found entity 1: mult_36t File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/mult_36t.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Hilbert:HILBERT_I|lpm_mult:Mult0" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/Hilbert.v Line: 938
Info (12133): Instantiated megafunction "Hilbert:HILBERT_I|lpm_mult:Mult0" with the following parameter: File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/Hilbert.v Line: 938
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|lpm_mult:Mult1" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/asj_nco_madx_cen.v Line: 51
Info (12133): Instantiated megafunction "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|lpm_mult:Mult1" with the following parameter: File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/nco/submodules/asj_nco_madx_cen.v Line: 51
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_t5t.tdf
    Info (12023): Found entity 1: mult_t5t File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/mult_t5t.tdf Line: 28
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DAC_OUTPUT[13]" is stuck at GND
    Warning (13410): Pin "DAC_OUTPUT[12]" is stuck at GND
    Warning (13410): Pin "DAC_OUTPUT[11]" is stuck at GND
    Warning (13410): Pin "DAC_OUTPUT[10]" is stuck at GND
    Warning (13410): Pin "DAC_OUTPUT[9]" is stuck at GND
    Warning (13410): Pin "DAC_OUTPUT[8]" is stuck at GND
    Warning (13410): Pin "DAC_OUTPUT[7]" is stuck at GND
    Warning (13410): Pin "DAC_OUTPUT[6]" is stuck at GND
    Warning (13410): Pin "DAC_OUTPUT[5]" is stuck at GND
    Warning (13410): Pin "DAC_OUTPUT[4]" is stuck at GND
    Warning (13410): Pin "DAC_OUTPUT[3]" is stuck at GND
    Warning (13410): Pin "DAC_OUTPUT[2]" is stuck at GND
    Warning (13410): Pin "DAC_OUTPUT[1]" is stuck at GND
    Warning (13410): Pin "DAC_OUTPUT[0]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 58 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 10573 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 21 output pins
    Info (21061): Implemented 10257 logic cells
    Info (21064): Implemented 256 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 18 DSP elements
Warning (20013): Ignored 34 assignments for entity "altsource_probe_top" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "debug1" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "debug2" -- entity does not exist in design
Info (144001): Generated suppressed messages file D:/Dropbox/Develop/Projects/UA3REO/FPGA/output_files/UA3REO.map.smsg
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings
    Info: Peak virtual memory: 4939 megabytes
    Info: Processing ended: Mon Oct 08 20:59:52 2018
    Info: Elapsed time: 00:01:28
    Info: Total CPU time (on all processors): 00:02:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Dropbox/Develop/Projects/UA3REO/FPGA/output_files/UA3REO.map.smsg.


