#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Apr  7 12:01:50 2025
# Process ID: 20232
# Current directory: C:/Users/26041/Desktop/Math Logic/Projects/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13860 C:\Users\26041\Desktop\Math Logic\Projects\project_1\project_1.xpr
# Log file: C:/Users/26041/Desktop/Math Logic/Projects/project_1/vivado.log
# Journal file: C:/Users/26041/Desktop/Math Logic/Projects/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 15
[Mon Apr  7 12:02:29 2025] Launched synth_1...
Run output will be captured here: C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 15
[Mon Apr  7 12:02:50 2025] Launched impl_1...
Run output will be captured here: C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1673.312 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1673.312 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1673.312 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1868.785 ; gain = 1055.383
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 15
[Mon Apr  7 12:04:36 2025] Launched impl_1...
Run output will be captured here: C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.runs/impl_1/runme.log
file mkdir C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.srcs/sources_1/new
file mkdir C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.srcs/sources_1/new
file mkdir C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.srcs/sources_1/new
file mkdir C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.srcs/sources_1/new
file mkdir C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.srcs/sources_1/new
file mkdir C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.srcs/sources_1/new
file mkdir {C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.srcs/sources_1/new}
close [ open {C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.srcs/sources_1/new/voter_plus.v} w ]
add_files {{C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.srcs/sources_1/new/voter_plus.v}}
update_compile_order -fileset sources_1
file mkdir C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.srcs/sim_1/new
file mkdir C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.srcs/sim_1/new
file mkdir C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.srcs/sim_1/new
file mkdir C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.srcs/sim_1/new
file mkdir C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.srcs/sim_1/new
file mkdir {C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.srcs/sim_1/new}
close [ open {C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.srcs/sim_1/new/voter_plus_tb.v} w ]
add_files -fileset sim_1 {{C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.srcs/sim_1/new/voter_plus_tb.v}}
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.srcs/sources_1/new/voter_plus.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.srcs/sources_1/new/voter_plus.v}}
add_files -norecurse {{C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.srcs/sources_1/new/voter_plus.v}}
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/26041/Desktop/Math Logic/Projects/project_1/voter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/26041/Desktop/Math Logic/Projects/project_1/voter_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.srcs/sources_1/new/voter_plus.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.srcs/sim_1/new/voter_plus_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
export_ip_user_files -of_objects  [get_files {{C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.srcs/sources_1/new/voter_plus.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.srcs/sources_1/new/voter_plus.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.srcs/sim_1/new/voter_plus_tb.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.srcs/sim_1/new/voter_plus_tb.v}}
close_project
create_project project_2 {C:/Users/26041/Desktop/Math Logic/Projects/project_2} -part xc7a200tfbg676-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
file mkdir C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.srcs/sources_1/new
file mkdir C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.srcs/sources_1/new
file mkdir C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.srcs/sources_1/new
file mkdir C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.srcs/sources_1/new
file mkdir C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.srcs/sources_1/new
file mkdir C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.srcs/sources_1/new
file mkdir {C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.srcs/sources_1/new}
close [ open {C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.srcs/sources_1/new/voter_plus.v} w ]
add_files {{C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.srcs/sources_1/new/voter_plus.v}}
update_compile_order -fileset sources_1
file mkdir C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.srcs/sim_1/new
file mkdir C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.srcs/sim_1/new
file mkdir C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.srcs/sim_1/new
file mkdir C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.srcs/sim_1/new
file mkdir C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.srcs/sim_1/new
file mkdir {C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.srcs/sim_1/new}
close [ open {C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.srcs/sim_1/new/voter_plus_tb.v} w ]
add_files -fileset sim_1 {{C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.srcs/sim_1/new/voter_plus_tb.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 15
[Mon Apr  7 12:27:02 2025] Launched synth_1...
Run output will be captured here: C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 15
[Mon Apr  7 12:27:20 2025] Launched impl_1...
Run output will be captured here: C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbg676-1
Top: voter_plus
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1916.832 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'voter_plus' [C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.srcs/sources_1/new/voter_plus.v:1]
INFO: [Synth 8-6155] done synthesizing module 'voter_plus' (1#1) [C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.srcs/sources_1/new/voter_plus.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1916.832 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1916.832 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1916.832 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1916.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1944.090 ; gain = 27.258
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'voter_plus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj voter_plus_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.srcs/sources_1/new/voter_plus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module voter_plus
INFO: [VRFC 10-2458] undeclared symbol h1, assumed default net type wire [C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.srcs/sources_1/new/voter_plus.v:4]
INFO: [VRFC 10-2458] undeclared symbol h2, assumed default net type wire [C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.srcs/sources_1/new/voter_plus.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.srcs/sim_1/new/voter_plus_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module voter_plus_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d8bc4bb40b344d38960ead8f085a1750 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot voter_plus_tb_behav xil_defaultlib.voter_plus_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.srcs/sources_1/new/voter_plus.v" Line 1. Module voter_plus doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.voter_plus
Compiling module xil_defaultlib.voter_plus_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot voter_plus_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/26041/Desktop/Math -notrace
couldn't read file "C:/Users/26041/Desktop/Math": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Apr  7 12:28:45 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "voter_plus_tb_behav -key {Behavioral:sim_1:Functional:voter_plus_tb} -tclbatch {voter_plus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source voter_plus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'voter_plus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2260.195 ; gain = 14.793
launch_runs impl_1 -to_step write_bitstream -jobs 15
[Mon Apr  7 12:29:21 2025] Launched impl_1...
Run output will be captured here: C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.runs/impl_1/runme.log
add_files -fileset constrs_1 -norecurse {{C:/Users/26041/Desktop/Math Logic/Projects/project_1/remote.xdc}}
import_files -fileset constrs_1 {{C:/Users/26041/Desktop/Math Logic/Projects/project_1/remote.xdc}}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 15
[Mon Apr  7 12:30:21 2025] Launched synth_1...
Run output will be captured here: C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.runs/synth_1/runme.log
[Mon Apr  7 12:30:21 2025] Launched impl_1...
Run output will be captured here: C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.runs/impl_1/runme.log
set_property target_simulator ModelSim [current_project]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -install_path D:/modelsim_dlx64_10.6c/win64pe
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modelsim_dlx64_10.6c/win64pe/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
CRITICAL WARNING: [USF-modelsim-8] Failed to find the pre-compiled simulation library!
INFO: [USF-modelsim-9]  Recommendation:- Please follow these instructions to resolve this issue:-
 - set the 'COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR' project property to the directory where Xilinx simulation libraries are compiled for ModelSim/QuestaSim, or
 - set the 'MODELSIM' environment variable to point to the modelsim.ini file, or
 - set the 'WD_MGC' environment variable to point to the directory containing the modelsim.ini file
INFO: [SIM-utils-54] Inspecting design source files for 'voter_plus_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.sim/sim_1/behav/modelsim'
Reading D:/modelsim_dlx64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {voter_plus_tb_compile.do}
# ** Error: Model Technology ModelSim DE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Copying D:/modelsim_dlx64_10.6c/win64pe/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:/modelsim_dlx64_10.6c/win64pe/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
#          MODELSIM set to D:/modelsim_dlx64_10.6c/win64pe/../modelsim.ini.
#          The MODELSIM environment variable is used to find the modelsim.ini
#          file, so this local copy will not be used.
# Error in macro ./voter_plus_tb_compile.do line 14
# Model Technology ModelSim DE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Copying D:/modelsim_dlx64_10.6c/win64pe/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:/modelsim_dlx64_10.6c/win64pe/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
#          MODELSIM set to D:/modelsim_dlx64_10.6c/win64pe/../modelsim.ini.
#          The MODELSIM environment variable is used to find the modelsim.ini
#          file, so this local copy will not be used.
#     while executing
# "exec <nul: {D:\modelsim_dlx64_10.6c\win64pe\vmap.EXE} xil_defaultlib modelsim_lib/msim/xil_defaultlib"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "D:\\modelsim_dlx64_10.6c\\win64pe\\vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib"
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:52 . Memory (MB): peak = 2260.195 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:01:52 . Memory (MB): peak = 2260.195 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation -install_path D:/modelsim_dlx64_10.6c/win64pe
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modelsim_dlx64_10.6c/win64pe/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [SIM-utils-54] Inspecting design source files for 'voter_plus_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.sim/sim_1/behav/modelsim'
Reading D:/modelsim_dlx64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {voter_plus_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim DE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 12:33:13 on Apr 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../../project_2.srcs/sources_1/new/voter_plus.v ../../../../project_2.srcs/sim_1/new/voter_plus_tb.v 
# -- Compiling module voter_plus
# -- Compiling module voter_plus_tb
# 
# Top level modules:
# 	voter_plus_tb
# End time: 12:33:13 on Apr 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 12:33:13 on Apr 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 12:33:13 on Apr 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.sim/sim_1/behav/modelsim'
Program launched (PID=21352)
open_project {C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbg676-1
Top: voter
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2260.195 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'voter' [C:/Users/26041/Desktop/Math Logic/Projects/project_1/voter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'voter' (1#1) [C:/Users/26041/Desktop/Math Logic/Projects/project_1/voter.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2260.195 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2260.195 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2260.195 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.srcs/constrs_1/new/voter_remote.xdc]
Finished Parsing XDC File [C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.srcs/constrs_1/new/voter_remote.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2260.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2284.375 ; gain = 24.180
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
launch_simulation -install_path D:/modelsim_dlx64_10.6c/win64pe
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modelsim_dlx64_10.6c/win64pe/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [SIM-utils-54] Inspecting design source files for 'voter_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.sim/sim_1/behav/modelsim'
Reading D:/modelsim_dlx64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {voter_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim DE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 13:07:36 on Apr 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../../voter.v ../../../../voter_tb.v 
# -- Skipping module voter
# -- Compiling module voter_tb
# 
# Top level modules:
# 	voter_tb
# End time: 13:07:36 on Apr 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 13:07:36 on Apr 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 13:07:36 on Apr 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/26041/Desktop/Math Logic/Projects/project_1/project_1.sim/sim_1/behav/modelsim'
Program launched (PID=23260)
close_project
launch_simulation -install_path D:/modelsim_dlx64_10.6c/win64pe
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modelsim_dlx64_10.6c/win64pe/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [SIM-utils-54] Inspecting design source files for 'voter_plus_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.sim/sim_1/behav/modelsim'
Reading D:/modelsim_dlx64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {voter_plus_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim DE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 19:14:21 on Apr 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../../project_2.srcs/sources_1/new/voter_plus.v ../../../../project_2.srcs/sim_1/new/voter_plus_tb.v 
# -- Skipping module voter_plus
# -- Skipping module voter_plus_tb
# 
# Top level modules:
# 	voter_plus_tb
# End time: 19:14:21 on Apr 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 19:14:21 on Apr 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 19:14:21 on Apr 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.sim/sim_1/behav/modelsim'
Program launched (PID=23012)
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr  7 19:34:05 2025...
