INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Lab0/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Lab0/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Half_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Lab0/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
