ARM GAS  /tmp/ccOKALQf.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.eabi_attribute 28, 1
   5              		.fpu fpv4-sp-d16
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.thumb
  16              		.syntax unified
  17              		.file	"stm32f3xx_hal_rcc.c"
  18              		.text
  19              	.Ltext0:
  20              		.cfi_sections	.debug_frame
  21              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  22              		.align	2
  23              		.global	HAL_RCC_DeInit
  24              		.thumb
  25              		.thumb_func
  27              	HAL_RCC_DeInit:
  28              	.LFB124:
  29              		.file 1 "Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c"
   1:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
   2:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************
   3:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @file    stm32f3xx_hal_rcc.c
   4:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @author  MCD Application Team
   5:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @version V1.4.0
   6:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @date    16-December-2016
   7:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   8:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following 
   9:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
  10:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
  11:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           + Peripheral Control functions
  12:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *       
  13:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim                
  14:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  15:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                       ##### RCC specific features #####
  16:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  17:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  18:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       After reset the device is running from Internal High Speed oscillator
  19:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (HSI 8MHz) with Flash 0 wait state, Flash prefetch buffer is enabled, 
  20:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       and all peripherals are off except internal SRAM, Flash and JTAG.
  21:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) buses;
  22:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           all peripherals mapped on these buses are running at HSI speed.
  23:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  24:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  25:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  26:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] Once the device started from reset, the user application has to:
  27:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  28:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  29:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings  
ARM GAS  /tmp/ccOKALQf.s 			page 2


  30:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the AHB and APB buses prescalers
  31:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  32:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals whose clocks are not
  33:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           derived from the System clock (RTC, ADC, I2C, I2S, TIM, USB FS)
  34:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  35:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                       ##### RCC Limitations #####
  36:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  37:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  38:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       A delay between an RCC peripheral clock enable and the effective peripheral 
  39:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       enabling should be taken into account in order to manage the peripheral read/write 
  40:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       from/to registers.
  41:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) This delay depends on the peripheral mapping.
  42:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  43:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  44:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  45:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       Workarounds:
  46:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  47:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
  48:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  49:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
  50:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************
  51:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @attention
  52:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  53:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  54:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  55:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * Redistribution and use in source and binary forms, with or without modification,
  56:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * are permitted provided that the following conditions are met:
  57:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  58:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      this list of conditions and the following disclaimer.
  59:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  60:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      this list of conditions and the following disclaimer in the documentation
  61:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      and/or other materials provided with the distribution.
  62:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  63:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      may be used to endorse or promote products derived from this software
  64:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      without specific prior written permission.
  65:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  66:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  67:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  68:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  69:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  70:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  71:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  72:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  73:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  74:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  75:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  76:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  77:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************  
  78:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** */
  79:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  80:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  81:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #include "stm32f3xx_hal.h"
  82:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  83:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @addtogroup STM32F3xx_HAL_Driver
  84:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
  85:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  86:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
ARM GAS  /tmp/ccOKALQf.s 			page 3


  87:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC RCC
  88:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** * @brief RCC HAL module driver
  89:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
  90:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  91:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  92:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  93:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  94:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  95:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  96:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Constants RCC Private Constants
  97:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  * @{
  98:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  */
  99:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Bits position in  in the CFGR register */
 100:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_HPRE_BITNUMBER           POSITION_VAL(RCC_CFGR_HPRE)
 101:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_PPRE1_BITNUMBER          POSITION_VAL(RCC_CFGR_PPRE1)
 102:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_PPRE2_BITNUMBER          POSITION_VAL(RCC_CFGR_PPRE2)
 103:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 104:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 105:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 106:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
 107:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Macros RCC Private Macros
 108:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 110:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 111:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_CLK_ENABLE()     __HAL_RCC_GPIOA_CLK_ENABLE()
 112:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
 113:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
 114:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 115:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 116:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 117:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 118:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 119:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
 120:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
 121:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 122:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 123:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 124:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                                        10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
 125:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 126:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                                          9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};
 127:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 128:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 129:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 130:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 131:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 132:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Exported functions ---------------------------------------------------------*/
 133:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 134:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 135:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 136:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 137:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 138:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions 
 139:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *  @brief    Initialization and Configuration functions 
 140:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 141:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim    
 142:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 143:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
ARM GAS  /tmp/ccOKALQf.s 			page 4


 144:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 145:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]
 146:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       This section provides functions allowing to configure the internal/external oscillators
 147:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System buses clocks (SYSCLK, AHB, APB1
 148:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       and APB2).
 149:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 150:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 151:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) HSI (high-speed internal), 8 MHz factory-trimmed RC used directly or through
 152:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           the PLL as System clock source.
 153:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           The HSI clock can be used also to clock the USART and I2C peripherals.
 154:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 155:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) LSI (low-speed internal), ~40 KHz low consumption RC used as IWDG and/or RTC
 156:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock source.
 157:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 158:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) HSE (high-speed external), 4 to 32 MHz crystal oscillator used directly or
 159:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           through the PLL as System clock source. Can be used also as RTC clock source.
 160:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 161:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.   
 162:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 163:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) PLL (clocked by HSI or HSE), featuring different output clocks:
 164:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The first output is used to generate the high speed system clock (up to 72 MHz)
 165:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The second output is used to generate the clock for the USB FS (48 MHz)
 166:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The third output may be used to generate the clock for the ADC peripherals (up to 72 M
 167:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The fourth output may be used to generate the clock for the TIM peripherals (144 MHz)
 168:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 169:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) CSS (Clock security system), once enable using the macro __HAL_RCC_CSS_ENABLE()
 170:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           and if a HSE clock failure occurs(HSE used directly or through PLL as System 
 171:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock source), the System clocks automatically switched to HSI and an interrupt
 172:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           is generated if enabled. The interrupt is linked to the Cortex-M4 NMI 
 173:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           (Non-Maskable Interrupt) exception vector.   
 174:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 175:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) MCO (microcontroller clock output), used to output SYSCLK, HSI, HSE, LSI, LSE or PLL
 176:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock (divided by 2) output on pin (such as PA8 pin).
 177:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 178:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] System, AHB and APB buses clocks configuration
 179:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 180:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           HSE and PLL.
 181:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           The AHB clock (HCLK) is derived from System clock through configurable
 182:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           prescaler and used to clock the CPU, memory and peripherals mapped
 183:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 184:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           from AHB clock through configurable prescalers and used to clock
 185:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           the peripherals mapped on these buses. You can use
 186:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           "@ref HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 187:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 188:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) All the peripheral clocks are derived from the System clock (SYSCLK) except:
 189:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The FLASH program/erase clock  which is always HSI 8MHz clock.
 190:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The USB 48 MHz clock which is derived from the PLL VCO clock.
 191:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The USART clock which can be derived as well from HSI 8MHz, LSI or LSE.
 192:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The I2C clock which can be derived as well from HSI 8MHz clock.
 193:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The ADC clock which is derived from PLL output.
 194:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The RTC clock which is derived from the LSE, LSI or 1 MHz HSE_RTC
 195:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              (HSE divided by a programmable prescaler). The System clock (SYSCLK)
 196:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              frequency must be higher or equal to the RTC clock frequency.
 197:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) IWDG clock which is always the LSI clock.
 198:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 199:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****          (#) For the STM32F3xx devices, the maximum frequency of the SYSCLK, HCLK, PCLK1 and PCLK2 
 200:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              Depending on the SYSCLK frequency, the flash latency should be adapted accordingly.
ARM GAS  /tmp/ccOKALQf.s 			page 5


 201:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 202:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****          (#) After reset, the System clock source is the HSI (8 MHz) with 0 WS and
 203:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              prefetch is disabled.
 204:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
 205:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 206:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 207:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 208:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /*
 209:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   Additional consideration on the SYSCLK based on Latency settings:
 210:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         +-----------------------------------------------+
 211:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         | Latency       | SYSCLK clock frequency (MHz)  |
 212:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 213:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |0WS(1CPU cycle)|       0 < SYSCLK <= 24        |
 214:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 215:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |1WS(2CPU cycle)|      24 < SYSCLK <= 48        |
 216:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 217:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |2WS(3CPU cycle)|      48 < SYSCLK <= 72        |
 218:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         +-----------------------------------------------+
 219:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 220:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 221:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 222:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 223:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 224:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - HSI ON and used as system clock source
 225:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - HSE and PLL OFF
 226:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 227:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - CSS and MCO1 OFF
 228:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - All interrupts disabled
 229:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   This function does not modify the configuration of the
 230:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - Peripheral clocks
 231:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 232:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 233:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 234:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_DeInit(void)
 235:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
  30              		.loc 1 235 0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 236:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set HSION bit, HSITRIM[4:0] bits to the reset value*/
 237:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_HSION | RCC_CR_HSITRIM_4); 
  35              		.loc 1 237 0
  36 0000 0D4B     		ldr	r3, .L2
  37 0002 1A68     		ldr	r2, [r3]
  38 0004 42F08102 		orr	r2, r2, #129
  39 0008 1A60     		str	r2, [r3]
 238:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 239:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0] and MCOSEL[2:0] bits */
 240:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CFGR, RCC_CFGR_SW | RCC_CFGR_HPRE | RCC_CFGR_PPRE1 | RCC_CFGR_PPRE2 | RCC_CFGR_MCO
  40              		.loc 1 240 0
  41 000a 5968     		ldr	r1, [r3, #4]
  42 000c 0B4A     		ldr	r2, .L2+4
  43 000e 0A40     		ands	r2, r2, r1
  44 0010 5A60     		str	r2, [r3, #4]
 241:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 242:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset HSEON, CSSON, PLLON bits */
ARM GAS  /tmp/ccOKALQf.s 			page 6


 243:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON | RCC_CR_CSSON | RCC_CR_HSEON);
  45              		.loc 1 243 0
  46 0012 1A68     		ldr	r2, [r3]
  47 0014 22F08472 		bic	r2, r2, #17301504
  48 0018 22F48032 		bic	r2, r2, #65536
  49 001c 1A60     		str	r2, [r3]
 244:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 245:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset HSEBYP bit */
 246:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
  50              		.loc 1 246 0
  51 001e 1A68     		ldr	r2, [r3]
  52 0020 22F48022 		bic	r2, r2, #262144
  53 0024 1A60     		str	r2, [r3]
 247:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 248:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR register */
 249:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR);
  54              		.loc 1 249 0
  55 0026 0022     		movs	r2, #0
  56 0028 5A60     		str	r2, [r3, #4]
 250:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 251:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR2 register */
 252:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR2);
  57              		.loc 1 252 0
  58 002a DA62     		str	r2, [r3, #44]
 253:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 254:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR3 register */
 255:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR3);
  59              		.loc 1 255 0
  60 002c 1A63     		str	r2, [r3, #48]
 256:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 257:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Disable all interrupts */
 258:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CIR);
  61              		.loc 1 258 0
  62 002e 9A60     		str	r2, [r3, #8]
 259:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 260:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 261:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SystemCoreClock = HSI_VALUE;
  63              		.loc 1 261 0
  64 0030 034A     		ldr	r2, .L2+8
  65 0032 044B     		ldr	r3, .L2+12
  66 0034 1A60     		str	r2, [r3]
  67 0036 7047     		bx	lr
  68              	.L3:
  69              		.align	2
  70              	.L2:
  71 0038 00100240 		.word	1073876992
  72 003c 0CC0FFF8 		.word	-117456884
  73 0040 00127A00 		.word	8000000
  74 0044 00000000 		.word	SystemCoreClock
  75              		.cfi_endproc
  76              	.LFE124:
  78              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
  79              		.align	2
  80              		.global	HAL_RCC_OscConfig
  81              		.thumb
  82              		.thumb_func
  84              	HAL_RCC_OscConfig:
ARM GAS  /tmp/ccOKALQf.s 			page 7


  85              	.LFB125:
 262:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 263:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 264:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 265:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 266:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 267:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 268:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 269:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 270:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 271:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to LSE Off
 272:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 273:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 274:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to HSE Off
 275:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 276:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
 277:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 278:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 279:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
  86              		.loc 1 279 0
  87              		.cfi_startproc
  88              		@ args = 0, pretend = 0, frame = 8
  89              		@ frame_needed = 0, uses_anonymous_args = 0
  90              	.LVL0:
  91 0000 70B5     		push	{r4, r5, r6, lr}
  92              	.LCFI0:
  93              		.cfi_def_cfa_offset 16
  94              		.cfi_offset 4, -16
  95              		.cfi_offset 5, -12
  96              		.cfi_offset 6, -8
  97              		.cfi_offset 14, -4
  98 0002 82B0     		sub	sp, sp, #8
  99              	.LCFI1:
 100              		.cfi_def_cfa_offset 24
 101 0004 0446     		mov	r4, r0
 102              	.LVL1:
 280:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****    uint32_t tickstart = 0U;
 281:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 282:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 283:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_OscInitStruct != NULL);
 284:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 285:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 286:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/ 
 287:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 103              		.loc 1 287 0
 104 0006 0368     		ldr	r3, [r0]
 105 0008 13F0010F 		tst	r3, #1
 106 000c 00F09D80 		beq	.L5
 288:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 289:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 290:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 291:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 292:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowe
 293:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 107              		.loc 1 293 0
 108 0010 B64B     		ldr	r3, .L95
 109 0012 5B68     		ldr	r3, [r3, #4]
ARM GAS  /tmp/ccOKALQf.s 			page 8


 110 0014 03F00C03 		and	r3, r3, #12
 111 0018 042B     		cmp	r3, #4
 112 001a 0AD0     		beq	.L6
 294:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 113              		.loc 1 294 0
 114 001c B34B     		ldr	r3, .L95
 115 001e 5B68     		ldr	r3, [r3, #4]
 116 0020 03F00C03 		and	r3, r3, #12
 117 0024 082B     		cmp	r3, #8
 118 0026 1BD1     		bne	.L7
 119              		.loc 1 294 0 is_stmt 0 discriminator 1
 120 0028 B04B     		ldr	r3, .L95
 121 002a 5B68     		ldr	r3, [r3, #4]
 122 002c 13F4803F 		tst	r3, #65536
 123 0030 16D0     		beq	.L7
 124              	.L6:
 125              	.LVL2:
 126              	.LBB166:
 127              	.LBB167:
 128              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V4.30
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     20. October 2015
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:Drivers/CMSIS/Include/cmsis_gcc.h **** 
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****    All rights reserved.
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****      specific prior written permission.
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****    *
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:Drivers/CMSIS/Include/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:Drivers/CMSIS/Include/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:Drivers/CMSIS/Include/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:Drivers/CMSIS/Include/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:Drivers/CMSIS/Include/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:Drivers/CMSIS/Include/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:Drivers/CMSIS/Include/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:Drivers/CMSIS/Include/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:Drivers/CMSIS/Include/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccOKALQf.s 			page 9


  38:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  47:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
  51:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  53:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  54:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  60:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  62:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:Drivers/CMSIS/Include/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  73:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  74:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  75:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
  77:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  80:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
  83:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  87:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  88:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  89:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
ARM GAS  /tmp/ccOKALQf.s 			page 10


  95:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  98:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  99:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 100:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 101:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 105:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 108:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 109:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 111:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 114:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 115:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 116:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 118:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 123:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 125:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 126:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 127:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 128:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 132:Drivers/CMSIS/Include/cmsis_gcc.h ****     \return               xPSR Register value
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 137:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 142:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 148:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccOKALQf.s 			page 11


 152:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 155:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 169:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 172:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 175:Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 196:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccOKALQf.s 			page 12


 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 222:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 228:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 231:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 232:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 234:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 250:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccOKALQf.s 			page 13


 266:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 267:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 269:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 279:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 281:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 284:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 288:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 291:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 299:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 301:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 306:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 311:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
ARM GAS  /tmp/ccOKALQf.s 			page 14


 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(0);
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 329:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 332:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 342:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 345:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 352:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 358:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 368:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 369:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("nop");
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 378:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 379:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccOKALQf.s 			page 15


 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 384:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfi");
 386:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 387:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 392:Drivers/CMSIS/Include/cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfe");
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 399:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 403:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sev");
 407:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 408:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 409:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 410:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 426:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 427:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 428:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
ARM GAS  /tmp/ccOKALQf.s 			page 16


 437:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 439:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 441:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 445:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in integer value.
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 455:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 457:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 458:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 459:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 461:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 462:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 463:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 465:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in two unsigned short values.
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 467:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 468:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV16(uint32_t value)
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 472:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 475:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 478:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 479:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order in signed short value
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a signed short value with sign extension to integer.
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 482:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 483:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE int32_t __REVSH(int32_t value)
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (short)__builtin_bswap16(value);
 488:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t result;
 490:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccOKALQf.s 			page 17


 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 501:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Number of Bits to rotate
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 504:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 505:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 508:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 516:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 528:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 529:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 129              		.loc 2 531 0 is_stmt 1
 130 0032 4FF40033 		mov	r3, #131072
 131              		.syntax unified
 132              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 133 0036 93FAA3F3 		rbit r3, r3
 134              	@ 0 "" 2
 135              	.LVL3:
 136              		.thumb
 137              		.syntax unified
 138              	.LBE167:
 139              	.LBE166:
 295:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 296:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_
 140              		.loc 1 296 0
 141 003a AC4B     		ldr	r3, .L95
 142 003c 1968     		ldr	r1, [r3]
 143              	.LVL4:
 144              	.LBB168:
 145              	.LBB169:
ARM GAS  /tmp/ccOKALQf.s 			page 18


 146              		.loc 2 531 0
 147 003e 4FF40033 		mov	r3, #131072
 148              		.syntax unified
 149              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 150 0042 93FAA3F3 		rbit r3, r3
 151              	@ 0 "" 2
 152              	.LVL5:
 153              		.thumb
 154              		.syntax unified
 155              	.LBE169:
 156              	.LBE168:
 157              		.loc 1 296 0
 158 0046 B3FA83F3 		clz	r3, r3
 159 004a 03F01F03 		and	r3, r3, #31
 160 004e 0122     		movs	r2, #1
 161 0050 02FA03F3 		lsl	r3, r2, r3
 162 0054 1942     		tst	r1, r3
 163 0056 78D0     		beq	.L5
 164              		.loc 1 296 0 is_stmt 0 discriminator 13
 165 0058 6368     		ldr	r3, [r4, #4]
 166 005a 002B     		cmp	r3, #0
 167 005c 75D1     		bne	.L5
 168 005e B8E2     		b	.L77
 169              	.L7:
 297:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 298:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 299:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 300:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 301:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 302:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 303:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 304:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 170              		.loc 1 304 0 is_stmt 1
 171 0060 6368     		ldr	r3, [r4, #4]
 172 0062 B3F5803F 		cmp	r3, #65536
 173 0066 05D1     		bne	.L11
 174              		.loc 1 304 0 is_stmt 0 discriminator 1
 175 0068 A04A     		ldr	r2, .L95
 176 006a 1368     		ldr	r3, [r2]
 177 006c 43F48033 		orr	r3, r3, #65536
 178 0070 1360     		str	r3, [r2]
 179 0072 26E0     		b	.L12
 180              	.L11:
 181              		.loc 1 304 0 discriminator 2
 182 0074 63B9     		cbnz	r3, .L13
 183              		.loc 1 304 0 discriminator 3
 184 0076 03F18043 		add	r3, r3, #1073741824
 185 007a 03F50433 		add	r3, r3, #135168
 186 007e 1A68     		ldr	r2, [r3]
 187 0080 22F48032 		bic	r2, r2, #65536
 188 0084 1A60     		str	r2, [r3]
 189 0086 1A68     		ldr	r2, [r3]
 190 0088 22F48022 		bic	r2, r2, #262144
 191 008c 1A60     		str	r2, [r3]
 192 008e 18E0     		b	.L12
 193              	.L13:
 194              		.loc 1 304 0 discriminator 4
ARM GAS  /tmp/ccOKALQf.s 			page 19


 195 0090 B3F5A02F 		cmp	r3, #327680
 196 0094 0CD1     		bne	.L14
 197              		.loc 1 304 0 discriminator 5
 198 0096 03F18043 		add	r3, r3, #1073741824
 199 009a A3F53C33 		sub	r3, r3, #192512
 200 009e 1A68     		ldr	r2, [r3]
 201 00a0 42F48022 		orr	r2, r2, #262144
 202 00a4 1A60     		str	r2, [r3]
 203 00a6 1A68     		ldr	r2, [r3]
 204 00a8 42F48032 		orr	r2, r2, #65536
 205 00ac 1A60     		str	r2, [r3]
 206 00ae 08E0     		b	.L12
 207              	.L14:
 208              		.loc 1 304 0 discriminator 6
 209 00b0 8E4B     		ldr	r3, .L95
 210 00b2 1A68     		ldr	r2, [r3]
 211 00b4 22F48032 		bic	r2, r2, #65536
 212 00b8 1A60     		str	r2, [r3]
 213 00ba 1A68     		ldr	r2, [r3]
 214 00bc 22F48022 		bic	r2, r2, #262144
 215 00c0 1A60     		str	r2, [r3]
 216              	.L12:
 305:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 306:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 307:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Configure the HSE predivision factor --------------------------------*/
 308:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 217              		.loc 1 308 0 is_stmt 1
 218 00c2 8A49     		ldr	r1, .L95
 219 00c4 CB6A     		ldr	r3, [r1, #44]
 220 00c6 23F00F02 		bic	r2, r3, #15
 221 00ca A368     		ldr	r3, [r4, #8]
 222 00cc 1343     		orrs	r3, r3, r2
 223 00ce CB62     		str	r3, [r1, #44]
 309:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
 310:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 311:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        /* Check the HSE State */
 312:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 224              		.loc 1 312 0
 225 00d0 6368     		ldr	r3, [r4, #4]
 226 00d2 EBB1     		cbz	r3, .L15
 313:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 314:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 315:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 227              		.loc 1 315 0
 228 00d4 FFF7FEFF 		bl	HAL_GetTick
 229              	.LVL6:
 230 00d8 0546     		mov	r5, r0
 231              	.LVL7:
 316:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 317:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSE is ready */
 318:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 232              		.loc 1 318 0
 233 00da 05E0     		b	.L16
 234              	.LVL8:
 235              	.L19:
 319:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 320:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
ARM GAS  /tmp/ccOKALQf.s 			page 20


 236              		.loc 1 320 0
 237 00dc FFF7FEFF 		bl	HAL_GetTick
 238              	.LVL9:
 239 00e0 401B     		subs	r0, r0, r5
 240 00e2 6428     		cmp	r0, #100
 241 00e4 00F27782 		bhi	.L78
 242              	.L16:
 243              	.LVL10:
 244              	.LBB170:
 245              	.LBB171:
 246              		.loc 2 531 0
 247 00e8 4FF40033 		mov	r3, #131072
 248              		.syntax unified
 249              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 250 00ec 93FAA3F3 		rbit r3, r3
 251              	@ 0 "" 2
 252              	.LVL11:
 253              		.thumb
 254              		.syntax unified
 255              	.LBE171:
 256              	.LBE170:
 318:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 257              		.loc 1 318 0
 258 00f0 7E4B     		ldr	r3, .L95
 259 00f2 1968     		ldr	r1, [r3]
 260              	.LVL12:
 261              	.LBB172:
 262              	.LBB173:
 263              		.loc 2 531 0
 264 00f4 4FF40033 		mov	r3, #131072
 265              		.syntax unified
 266              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 267 00f8 93FAA3F3 		rbit r3, r3
 268              	@ 0 "" 2
 269              	.LVL13:
 270              		.thumb
 271              		.syntax unified
 272              	.LBE173:
 273              	.LBE172:
 318:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 274              		.loc 1 318 0
 275 00fc B3FA83F3 		clz	r3, r3
 276 0100 03F01F03 		and	r3, r3, #31
 277 0104 0122     		movs	r2, #1
 278 0106 02FA03F3 		lsl	r3, r2, r3
 279 010a 1942     		tst	r1, r3
 280 010c E6D0     		beq	.L19
 281 010e 1CE0     		b	.L5
 282              	.LVL14:
 283              	.L15:
 321:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 322:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 323:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 324:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 325:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 326:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 327:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
ARM GAS  /tmp/ccOKALQf.s 			page 21


 328:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 329:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 284              		.loc 1 329 0
 285 0110 FFF7FEFF 		bl	HAL_GetTick
 286              	.LVL15:
 287 0114 0546     		mov	r5, r0
 288              	.LVL16:
 330:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 331:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSE is disabled */
 332:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 289              		.loc 1 332 0
 290 0116 05E0     		b	.L20
 291              	.LVL17:
 292              	.L23:
 333:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 334:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 293              		.loc 1 334 0
 294 0118 FFF7FEFF 		bl	HAL_GetTick
 295              	.LVL18:
 296 011c 401B     		subs	r0, r0, r5
 297 011e 6428     		cmp	r0, #100
 298 0120 00F25B82 		bhi	.L79
 299              	.L20:
 300              	.LVL19:
 301              	.LBB174:
 302              	.LBB175:
 303              		.loc 2 531 0
 304 0124 4FF40033 		mov	r3, #131072
 305              		.syntax unified
 306              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 307 0128 93FAA3F3 		rbit r3, r3
 308              	@ 0 "" 2
 309              	.LVL20:
 310              		.thumb
 311              		.syntax unified
 312              	.LBE175:
 313              	.LBE174:
 332:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 314              		.loc 1 332 0
 315 012c 6F4B     		ldr	r3, .L95
 316 012e 1968     		ldr	r1, [r3]
 317              	.LVL21:
 318              	.LBB176:
 319              	.LBB177:
 320              		.loc 2 531 0
 321 0130 4FF40033 		mov	r3, #131072
 322              		.syntax unified
 323              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 324 0134 93FAA3F3 		rbit r3, r3
 325              	@ 0 "" 2
 326              	.LVL22:
 327              		.thumb
 328              		.syntax unified
 329              	.LBE177:
 330              	.LBE176:
 332:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 331              		.loc 1 332 0
ARM GAS  /tmp/ccOKALQf.s 			page 22


 332 0138 B3FA83F3 		clz	r3, r3
 333 013c 03F01F03 		and	r3, r3, #31
 334 0140 0122     		movs	r2, #1
 335 0142 02FA03F3 		lsl	r3, r2, r3
 336 0146 1942     		tst	r1, r3
 337 0148 E6D1     		bne	.L23
 338              	.LVL23:
 339              	.L5:
 335:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 336:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 337:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 338:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 339:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 340:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 342:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/ 
 343:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 340              		.loc 1 343 0
 341 014a 2368     		ldr	r3, [r4]
 342 014c 13F0020F 		tst	r3, #2
 343 0150 00F09080 		beq	.L24
 344:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 345:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 346:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 347:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 348:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 350:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 344              		.loc 1 350 0
 345 0154 654B     		ldr	r3, .L95
 346 0156 5B68     		ldr	r3, [r3, #4]
 347 0158 13F00C0F 		tst	r3, #12
 348 015c 0AD0     		beq	.L25
 351:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 349              		.loc 1 351 0
 350 015e 634B     		ldr	r3, .L95
 351 0160 5B68     		ldr	r3, [r3, #4]
 352 0162 03F00C03 		and	r3, r3, #12
 353 0166 082B     		cmp	r3, #8
 354 0168 27D1     		bne	.L26
 355              		.loc 1 351 0 is_stmt 0 discriminator 1
 356 016a 604B     		ldr	r3, .L95
 357 016c 5B68     		ldr	r3, [r3, #4]
 358 016e 13F4803F 		tst	r3, #65536
 359 0172 22D1     		bne	.L26
 360              	.L25:
 361              	.LVL24:
 362              	.LBB178:
 363              	.LBB179:
 364              		.loc 2 531 0 is_stmt 1
 365 0174 0223     		movs	r3, #2
 366              		.syntax unified
 367              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 368 0176 93FAA3F3 		rbit r3, r3
 369              	@ 0 "" 2
 370              	.LVL25:
 371              		.thumb
ARM GAS  /tmp/ccOKALQf.s 			page 23


 372              		.syntax unified
 373              	.LBE179:
 374              	.LBE178:
 352:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 353:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* When HSI is used as system clock it will not disabled */
 354:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_
 375              		.loc 1 354 0
 376 017a 5C4B     		ldr	r3, .L95
 377 017c 1968     		ldr	r1, [r3]
 378              	.LVL26:
 379              	.LBB180:
 380              	.LBB181:
 381              		.loc 2 531 0
 382 017e 0223     		movs	r3, #2
 383              		.syntax unified
 384              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 385 0180 93FAA3F3 		rbit r3, r3
 386              	@ 0 "" 2
 387              	.LVL27:
 388              		.thumb
 389              		.syntax unified
 390              	.LBE181:
 391              	.LBE180:
 392              		.loc 1 354 0
 393 0184 B3FA83F3 		clz	r3, r3
 394 0188 03F01F03 		and	r3, r3, #31
 395 018c 0122     		movs	r2, #1
 396 018e 02FA03F3 		lsl	r3, r2, r3
 397 0192 1942     		tst	r1, r3
 398 0194 03D0     		beq	.L29
 399              		.loc 1 354 0 is_stmt 0 discriminator 13
 400 0196 2369     		ldr	r3, [r4, #16]
 401 0198 9342     		cmp	r3, r2
 402 019a 40F02082 		bne	.L80
 403              	.L29:
 355:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 356:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 357:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 358:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 359:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 360:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 361:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 362:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 404              		.loc 1 362 0 is_stmt 1
 405 019e 5348     		ldr	r0, .L95
 406 01a0 0368     		ldr	r3, [r0]
 407 01a2 23F0F801 		bic	r1, r3, #248
 408 01a6 6369     		ldr	r3, [r4, #20]
 409              	.LVL28:
 410              	.LBB182:
 411              	.LBB183:
 412              		.loc 2 531 0
 413 01a8 F822     		movs	r2, #248
 414              		.syntax unified
 415              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 416 01aa 92FAA2F2 		rbit r2, r2
 417              	@ 0 "" 2
ARM GAS  /tmp/ccOKALQf.s 			page 24


 418              	.LVL29:
 419              		.thumb
 420              		.syntax unified
 421              	.LBE183:
 422              	.LBE182:
 423              		.loc 1 362 0
 424 01ae B2FA82F2 		clz	r2, r2
 425 01b2 9340     		lsls	r3, r3, r2
 426 01b4 0B43     		orrs	r3, r3, r1
 427 01b6 0360     		str	r3, [r0]
 354:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 428              		.loc 1 354 0
 429 01b8 5CE0     		b	.L24
 430              	.L26:
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 364:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 365:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 366:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 367:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSI State */
 368:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 431              		.loc 1 368 0
 432 01ba 2369     		ldr	r3, [r4, #16]
 433 01bc 9BB3     		cbz	r3, .L30
 434              	.LVL30:
 435              	.LBB184:
 436              	.LBB185:
 437              		.loc 2 531 0
 438 01be 0122     		movs	r2, #1
 439              		.syntax unified
 440              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 441 01c0 92FAA2F3 		rbit r3, r2
 442              	@ 0 "" 2
 443              	.LVL31:
 444              		.thumb
 445              		.syntax unified
 446              	.LBE185:
 447              	.LBE184:
 369:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 370:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        /* Enable the Internal High Speed oscillator (HSI). */
 371:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 448              		.loc 1 371 0
 449 01c4 B3FA83F3 		clz	r3, r3
 450 01c8 03F18453 		add	r3, r3, #276824064
 451 01cc 03F58413 		add	r3, r3, #1081344
 452 01d0 9B00     		lsls	r3, r3, #2
 453 01d2 1A60     		str	r2, [r3]
 372:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 373:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 374:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 454              		.loc 1 374 0
 455 01d4 FFF7FEFF 		bl	HAL_GetTick
 456              	.LVL32:
 457 01d8 0546     		mov	r5, r0
 458              	.LVL33:
 375:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 376:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSI is ready */
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
ARM GAS  /tmp/ccOKALQf.s 			page 25


 459              		.loc 1 377 0
 460 01da 05E0     		b	.L31
 461              	.LVL34:
 462              	.L34:
 378:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 463              		.loc 1 379 0
 464 01dc FFF7FEFF 		bl	HAL_GetTick
 465              	.LVL35:
 466 01e0 401B     		subs	r0, r0, r5
 467 01e2 0228     		cmp	r0, #2
 468 01e4 00F2FD81 		bhi	.L81
 469              	.L31:
 470              	.LVL36:
 471              	.LBB186:
 472              	.LBB187:
 473              		.loc 2 531 0
 474 01e8 0223     		movs	r3, #2
 475              		.syntax unified
 476              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 477 01ea 93FAA3F3 		rbit r3, r3
 478              	@ 0 "" 2
 479              	.LVL37:
 480              		.thumb
 481              		.syntax unified
 482              	.LBE187:
 483              	.LBE186:
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 484              		.loc 1 377 0
 485 01ee 3F4B     		ldr	r3, .L95
 486 01f0 1968     		ldr	r1, [r3]
 487              	.LVL38:
 488              	.LBB188:
 489              	.LBB189:
 490              		.loc 2 531 0
 491 01f2 0223     		movs	r3, #2
 492              		.syntax unified
 493              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 494 01f4 93FAA3F3 		rbit r3, r3
 495              	@ 0 "" 2
 496              	.LVL39:
 497              		.thumb
 498              		.syntax unified
 499              	.LBE189:
 500              	.LBE188:
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 501              		.loc 1 377 0
 502 01f8 B3FA83F3 		clz	r3, r3
 503 01fc 03F01F03 		and	r3, r3, #31
 504 0200 0122     		movs	r2, #1
 505 0202 02FA03F3 		lsl	r3, r2, r3
 506 0206 1942     		tst	r1, r3
 507 0208 E8D0     		beq	.L34
 380:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 381:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 382:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 383:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
ARM GAS  /tmp/ccOKALQf.s 			page 26


 384:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                 
 385:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 386:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 508              		.loc 1 386 0
 509 020a 3848     		ldr	r0, .L95
 510 020c 0368     		ldr	r3, [r0]
 511 020e 23F0F801 		bic	r1, r3, #248
 512 0212 6369     		ldr	r3, [r4, #20]
 513              	.LVL40:
 514              	.LBB190:
 515              	.LBB191:
 516              		.loc 2 531 0
 517 0214 F822     		movs	r2, #248
 518              		.syntax unified
 519              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 520 0216 92FAA2F2 		rbit r2, r2
 521              	@ 0 "" 2
 522              	.LVL41:
 523              		.thumb
 524              		.syntax unified
 525              	.LBE191:
 526              	.LBE190:
 527              		.loc 1 386 0
 528 021a B2FA82F2 		clz	r2, r2
 529 021e 9340     		lsls	r3, r3, r2
 530 0220 0B43     		orrs	r3, r3, r1
 531 0222 0360     		str	r3, [r0]
 532 0224 26E0     		b	.L24
 533              	.LVL42:
 534              	.L30:
 535              	.LBB192:
 536              	.LBB193:
 537              		.loc 2 531 0
 538 0226 0123     		movs	r3, #1
 539              		.syntax unified
 540              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 541 0228 93FAA3F3 		rbit r3, r3
 542              	@ 0 "" 2
 543              	.LVL43:
 544              		.thumb
 545              		.syntax unified
 546              	.LBE193:
 547              	.LBE192:
 387:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 388:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 389:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 390:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 391:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 548              		.loc 1 391 0
 549 022c B3FA83F3 		clz	r3, r3
 550 0230 03F18453 		add	r3, r3, #276824064
 551 0234 03F58413 		add	r3, r3, #1081344
 552 0238 9B00     		lsls	r3, r3, #2
 553 023a 0022     		movs	r2, #0
 554 023c 1A60     		str	r2, [r3]
 392:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 393:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
ARM GAS  /tmp/ccOKALQf.s 			page 27


 394:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 555              		.loc 1 394 0
 556 023e FFF7FEFF 		bl	HAL_GetTick
 557              	.LVL44:
 558 0242 0546     		mov	r5, r0
 559              	.LVL45:
 395:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 396:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSI is disabled */
 397:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 560              		.loc 1 397 0
 561 0244 05E0     		b	.L35
 562              	.LVL46:
 563              	.L38:
 398:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 399:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 564              		.loc 1 399 0
 565 0246 FFF7FEFF 		bl	HAL_GetTick
 566              	.LVL47:
 567 024a 401B     		subs	r0, r0, r5
 568 024c 0228     		cmp	r0, #2
 569 024e 00F2CA81 		bhi	.L82
 570              	.L35:
 571              	.LVL48:
 572              	.LBB194:
 573              	.LBB195:
 574              		.loc 2 531 0
 575 0252 0223     		movs	r3, #2
 576              		.syntax unified
 577              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 578 0254 93FAA3F3 		rbit r3, r3
 579              	@ 0 "" 2
 580              	.LVL49:
 581              		.thumb
 582              		.syntax unified
 583              	.LBE195:
 584              	.LBE194:
 397:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 585              		.loc 1 397 0
 586 0258 244B     		ldr	r3, .L95
 587 025a 1968     		ldr	r1, [r3]
 588              	.LVL50:
 589              	.LBB196:
 590              	.LBB197:
 591              		.loc 2 531 0
 592 025c 0223     		movs	r3, #2
 593              		.syntax unified
 594              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 595 025e 93FAA3F3 		rbit r3, r3
 596              	@ 0 "" 2
 597              	.LVL51:
 598              		.thumb
 599              		.syntax unified
 600              	.LBE197:
 601              	.LBE196:
 397:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 602              		.loc 1 397 0
 603 0262 B3FA83F3 		clz	r3, r3
ARM GAS  /tmp/ccOKALQf.s 			page 28


 604 0266 03F01F03 		and	r3, r3, #31
 605 026a 0122     		movs	r2, #1
 606 026c 02FA03F3 		lsl	r3, r2, r3
 607 0270 1942     		tst	r1, r3
 608 0272 E8D1     		bne	.L38
 609              	.LVL52:
 610              	.L24:
 400:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 401:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 402:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 403:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 404:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 405:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 406:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 407:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/ 
 408:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 611              		.loc 1 408 0
 612 0274 2368     		ldr	r3, [r4]
 613 0276 13F0080F 		tst	r3, #8
 614 027a 55D0     		beq	.L39
 409:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 410:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 411:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 412:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 413:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSI State */
 414:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 615              		.loc 1 414 0
 616 027c A369     		ldr	r3, [r4, #24]
 617 027e 3BB3     		cbz	r3, .L40
 618              	.LVL53:
 619              	.LBB198:
 620              	.LBB199:
 621              		.loc 2 531 0
 622 0280 0121     		movs	r1, #1
 623              		.syntax unified
 624              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 625 0282 91FAA1F2 		rbit r2, r1
 626              	@ 0 "" 2
 627              	.LVL54:
 628              		.thumb
 629              		.syntax unified
 630              	.LBE199:
 631              	.LBE198:
 415:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 416:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 417:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 632              		.loc 1 417 0
 633 0286 B2FA82F2 		clz	r2, r2
 634 028a 194B     		ldr	r3, .L95+4
 635 028c 1344     		add	r3, r3, r2
 636 028e 9B00     		lsls	r3, r3, #2
 637 0290 1960     		str	r1, [r3]
 418:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 419:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 420:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 638              		.loc 1 420 0
 639 0292 FFF7FEFF 		bl	HAL_GetTick
ARM GAS  /tmp/ccOKALQf.s 			page 29


 640              	.LVL55:
 641 0296 0546     		mov	r5, r0
 642              	.LVL56:
 421:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 422:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSI is ready */  
 423:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 643              		.loc 1 423 0
 644 0298 05E0     		b	.L41
 645              	.LVL57:
 646              	.L42:
 424:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 425:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 647              		.loc 1 425 0
 648 029a FFF7FEFF 		bl	HAL_GetTick
 649              	.LVL58:
 650 029e 401B     		subs	r0, r0, r5
 651 02a0 0228     		cmp	r0, #2
 652 02a2 00F2A281 		bhi	.L83
 653              	.L41:
 654              	.LVL59:
 655              	.LBB200:
 656              	.LBB201:
 657              		.loc 2 531 0
 658 02a6 0223     		movs	r3, #2
 659              		.syntax unified
 660              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 661 02a8 93FAA3F2 		rbit r2, r3
 662              	@ 0 "" 2
 663              	.LVL60:
 664              		.thumb
 665              		.syntax unified
 666              	.LBE201:
 667              	.LBE200:
 668              	.LBB202:
 669              	.LBB203:
 670              		.syntax unified
 671              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 672 02ac 93FAA3F2 		rbit r2, r3
 673              	@ 0 "" 2
 674              	.LVL61:
 675              		.thumb
 676              		.syntax unified
 677              	.LBE203:
 678              	.LBE202:
 679              	.LBB204:
 680              	.LBB205:
 681              		.syntax unified
 682              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 683 02b0 93FAA3F2 		rbit r2, r3
 684              	@ 0 "" 2
 685              	.LVL62:
 686              		.thumb
 687              		.syntax unified
 688              	.LBE205:
 689              	.LBE204:
 423:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 690              		.loc 1 423 0
ARM GAS  /tmp/ccOKALQf.s 			page 30


 691 02b4 0D4A     		ldr	r2, .L95
 692 02b6 516A     		ldr	r1, [r2, #36]
 693              	.LVL63:
 694              	.LBB206:
 695              	.LBB207:
 696              		.loc 2 531 0
 697              		.syntax unified
 698              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 699 02b8 93FAA3F3 		rbit r3, r3
 700              	@ 0 "" 2
 701              	.LVL64:
 702              		.thumb
 703              		.syntax unified
 704              	.LBE207:
 705              	.LBE206:
 423:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 706              		.loc 1 423 0
 707 02bc B3FA83F3 		clz	r3, r3
 708 02c0 03F01F03 		and	r3, r3, #31
 709 02c4 0122     		movs	r2, #1
 710 02c6 02FA03F3 		lsl	r3, r2, r3
 711 02ca 1942     		tst	r1, r3
 712 02cc E5D0     		beq	.L42
 713 02ce 2BE0     		b	.L39
 714              	.LVL65:
 715              	.L40:
 716              	.LBB208:
 717              	.LBB209:
 718              		.loc 2 531 0
 719 02d0 0122     		movs	r2, #1
 720              		.syntax unified
 721              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 722 02d2 92FAA2F2 		rbit r2, r2
 723              	@ 0 "" 2
 724              	.LVL66:
 725              		.thumb
 726              		.syntax unified
 727              	.LBE209:
 728              	.LBE208:
 426:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 427:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 428:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 429:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 430:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 431:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 432:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 433:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 434:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 729              		.loc 1 434 0
 730 02d6 B2FA82F2 		clz	r2, r2
 731 02da 054B     		ldr	r3, .L95+4
 732 02dc 1344     		add	r3, r3, r2
 733 02de 9B00     		lsls	r3, r3, #2
 734 02e0 0022     		movs	r2, #0
 735 02e2 1A60     		str	r2, [r3]
 435:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 436:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
ARM GAS  /tmp/ccOKALQf.s 			page 31


 437:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 736              		.loc 1 437 0
 737 02e4 FFF7FEFF 		bl	HAL_GetTick
 738              	.LVL67:
 739 02e8 0546     		mov	r5, r0
 740              	.LVL68:
 438:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 439:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSI is disabled */  
 440:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 741              		.loc 1 440 0
 742 02ea 09E0     		b	.L43
 743              	.L96:
 744              		.align	2
 745              	.L95:
 746 02ec 00100240 		.word	1073876992
 747 02f0 20819010 		.word	277905696
 748              	.LVL69:
 749              	.L44:
 441:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 442:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 750              		.loc 1 442 0
 751 02f4 FFF7FEFF 		bl	HAL_GetTick
 752              	.LVL70:
 753 02f8 401B     		subs	r0, r0, r5
 754 02fa 0228     		cmp	r0, #2
 755 02fc 00F27781 		bhi	.L84
 756              	.L43:
 757              	.LVL71:
 758              	.LBB210:
 759              	.LBB211:
 760              		.loc 2 531 0
 761 0300 0223     		movs	r3, #2
 762              		.syntax unified
 763              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 764 0302 93FAA3F2 		rbit r2, r3
 765              	@ 0 "" 2
 766              	.LVL72:
 767              		.thumb
 768              		.syntax unified
 769              	.LBE211:
 770              	.LBE210:
 771              	.LBB212:
 772              	.LBB213:
 773              		.syntax unified
 774              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 775 0306 93FAA3F2 		rbit r2, r3
 776              	@ 0 "" 2
 777              	.LVL73:
 778              		.thumb
 779              		.syntax unified
 780              	.LBE213:
 781              	.LBE212:
 782              	.LBB214:
 783              	.LBB215:
 784              		.syntax unified
 785              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 786 030a 93FAA3F2 		rbit r2, r3
ARM GAS  /tmp/ccOKALQf.s 			page 32


 787              	@ 0 "" 2
 788              	.LVL74:
 789              		.thumb
 790              		.syntax unified
 791              	.LBE215:
 792              	.LBE214:
 440:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 793              		.loc 1 440 0
 794 030e BE4A     		ldr	r2, .L97
 795 0310 516A     		ldr	r1, [r2, #36]
 796              	.LVL75:
 797              	.LBB216:
 798              	.LBB217:
 799              		.loc 2 531 0
 800              		.syntax unified
 801              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 802 0312 93FAA3F3 		rbit r3, r3
 803              	@ 0 "" 2
 804              	.LVL76:
 805              		.thumb
 806              		.syntax unified
 807              	.LBE217:
 808              	.LBE216:
 440:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 809              		.loc 1 440 0
 810 0316 B3FA83F3 		clz	r3, r3
 811 031a 03F01F03 		and	r3, r3, #31
 812 031e 0122     		movs	r2, #1
 813 0320 02FA03F3 		lsl	r3, r2, r3
 814 0324 1942     		tst	r1, r3
 815 0326 E5D1     		bne	.L44
 816              	.LVL77:
 817              	.L39:
 443:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 445:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 446:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 447:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 448:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 449:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/ 
 450:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 818              		.loc 1 450 0
 819 0328 2368     		ldr	r3, [r4]
 820 032a 13F0040F 		tst	r3, #4
 821 032e 00F0BA80 		beq	.L45
 822              	.LVL78:
 823              	.LBB218:
 451:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 452:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 453:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 454:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 455:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 456:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 457:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 458:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 459:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 824              		.loc 1 459 0
ARM GAS  /tmp/ccOKALQf.s 			page 33


 825 0332 B54B     		ldr	r3, .L97
 826 0334 DB69     		ldr	r3, [r3, #28]
 827 0336 13F0805F 		tst	r3, #268435456
 828 033a 0BD1     		bne	.L85
 829              	.LBB219:
 460:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 461:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 830              		.loc 1 461 0
 831 033c B24B     		ldr	r3, .L97
 832 033e DA69     		ldr	r2, [r3, #28]
 833 0340 42F08052 		orr	r2, r2, #268435456
 834 0344 DA61     		str	r2, [r3, #28]
 835 0346 DB69     		ldr	r3, [r3, #28]
 836 0348 03F08053 		and	r3, r3, #268435456
 837 034c 0193     		str	r3, [sp, #4]
 838 034e 019B     		ldr	r3, [sp, #4]
 839              	.LVL79:
 840              	.LBE219:
 462:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       pwrclkchanged = SET;
 841              		.loc 1 462 0
 842 0350 0125     		movs	r5, #1
 843 0352 00E0     		b	.L46
 844              	.LVL80:
 845              	.L85:
 452:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 846              		.loc 1 452 0
 847 0354 0025     		movs	r5, #0
 848              	.LVL81:
 849              	.L46:
 463:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 464:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 465:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 850              		.loc 1 465 0
 851 0356 AD4B     		ldr	r3, .L97+4
 852 0358 1B68     		ldr	r3, [r3]
 853 035a 13F4807F 		tst	r3, #256
 854 035e 13D1     		bne	.L47
 466:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 467:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 468:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 855              		.loc 1 468 0
 856 0360 AA4A     		ldr	r2, .L97+4
 857 0362 1368     		ldr	r3, [r2]
 858 0364 43F48073 		orr	r3, r3, #256
 859 0368 1360     		str	r3, [r2]
 469:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 470:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 471:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 860              		.loc 1 471 0
 861 036a FFF7FEFF 		bl	HAL_GetTick
 862              	.LVL82:
 863 036e 0646     		mov	r6, r0
 864              	.LVL83:
 472:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 473:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 865              		.loc 1 473 0
 866 0370 05E0     		b	.L48
ARM GAS  /tmp/ccOKALQf.s 			page 34


 867              	.LVL84:
 868              	.L49:
 474:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 475:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 869              		.loc 1 475 0
 870 0372 FFF7FEFF 		bl	HAL_GetTick
 871              	.LVL85:
 872 0376 801B     		subs	r0, r0, r6
 873 0378 6428     		cmp	r0, #100
 874 037a 00F23A81 		bhi	.L86
 875              	.L48:
 473:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 876              		.loc 1 473 0
 877 037e A34B     		ldr	r3, .L97+4
 878 0380 1B68     		ldr	r3, [r3]
 879 0382 13F4807F 		tst	r3, #256
 880 0386 F4D0     		beq	.L49
 881              	.LVL86:
 882              	.L47:
 476:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 477:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 478:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 479:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 480:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 481:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 482:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 483:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 883              		.loc 1 483 0
 884 0388 E368     		ldr	r3, [r4, #12]
 885 038a 012B     		cmp	r3, #1
 886 038c 05D1     		bne	.L50
 887              		.loc 1 483 0 is_stmt 0 discriminator 1
 888 038e 9E4A     		ldr	r2, .L97
 889 0390 136A     		ldr	r3, [r2, #32]
 890 0392 43F00103 		orr	r3, r3, #1
 891 0396 1362     		str	r3, [r2, #32]
 892 0398 22E0     		b	.L51
 893              	.L50:
 894              		.loc 1 483 0 discriminator 2
 895 039a 63B9     		cbnz	r3, .L52
 896              		.loc 1 483 0 discriminator 3
 897 039c 03F18043 		add	r3, r3, #1073741824
 898 03a0 03F50433 		add	r3, r3, #135168
 899 03a4 1A6A     		ldr	r2, [r3, #32]
 900 03a6 22F00102 		bic	r2, r2, #1
 901 03aa 1A62     		str	r2, [r3, #32]
 902 03ac 1A6A     		ldr	r2, [r3, #32]
 903 03ae 22F00402 		bic	r2, r2, #4
 904 03b2 1A62     		str	r2, [r3, #32]
 905 03b4 14E0     		b	.L51
 906              	.L52:
 907              		.loc 1 483 0 discriminator 4
 908 03b6 052B     		cmp	r3, #5
 909 03b8 09D1     		bne	.L53
 910              		.loc 1 483 0 discriminator 5
 911 03ba 934B     		ldr	r3, .L97
 912 03bc 1A6A     		ldr	r2, [r3, #32]
ARM GAS  /tmp/ccOKALQf.s 			page 35


 913 03be 42F00402 		orr	r2, r2, #4
 914 03c2 1A62     		str	r2, [r3, #32]
 915 03c4 1A6A     		ldr	r2, [r3, #32]
 916 03c6 42F00102 		orr	r2, r2, #1
 917 03ca 1A62     		str	r2, [r3, #32]
 918 03cc 08E0     		b	.L51
 919              	.L53:
 920              		.loc 1 483 0 discriminator 6
 921 03ce 8E4B     		ldr	r3, .L97
 922 03d0 1A6A     		ldr	r2, [r3, #32]
 923 03d2 22F00102 		bic	r2, r2, #1
 924 03d6 1A62     		str	r2, [r3, #32]
 925 03d8 1A6A     		ldr	r2, [r3, #32]
 926 03da 22F00402 		bic	r2, r2, #4
 927 03de 1A62     		str	r2, [r3, #32]
 928              	.L51:
 484:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 485:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 929              		.loc 1 485 0 is_stmt 1
 930 03e0 E368     		ldr	r3, [r4, #12]
 931 03e2 6BB3     		cbz	r3, .L54
 486:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 487:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 488:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 932              		.loc 1 488 0
 933 03e4 FFF7FEFF 		bl	HAL_GetTick
 934              	.LVL87:
 935 03e8 0646     		mov	r6, r0
 936              	.LVL88:
 489:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 490:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSE is ready */  
 491:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 937              		.loc 1 491 0
 938 03ea 07E0     		b	.L55
 939              	.LVL89:
 940              	.L58:
 492:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 493:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 941              		.loc 1 493 0
 942 03ec FFF7FEFF 		bl	HAL_GetTick
 943              	.LVL90:
 944 03f0 801B     		subs	r0, r0, r6
 945 03f2 41F28833 		movw	r3, #5000
 946 03f6 9842     		cmp	r0, r3
 947 03f8 00F2FD80 		bhi	.L87
 948              	.L55:
 949              	.LVL91:
 950              	.LBB220:
 951              	.LBB221:
 952              		.loc 2 531 0
 953 03fc 0223     		movs	r3, #2
 954              		.syntax unified
 955              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 956 03fe 93FAA3F2 		rbit r2, r3
 957              	@ 0 "" 2
 958              	.LVL92:
 959              		.thumb
ARM GAS  /tmp/ccOKALQf.s 			page 36


 960              		.syntax unified
 961              	.LBE221:
 962              	.LBE220:
 963              	.LBB222:
 964              	.LBB223:
 965              		.syntax unified
 966              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 967 0402 93FAA3F3 		rbit r3, r3
 968              	@ 0 "" 2
 969              	.LVL93:
 970              		.thumb
 971              		.syntax unified
 972              	.LBE223:
 973              	.LBE222:
 491:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 974              		.loc 1 491 0
 975 0406 B3FA83F3 		clz	r3, r3
 976 040a 5B09     		lsrs	r3, r3, #5
 977 040c 43F00203 		orr	r3, r3, #2
 978 0410 DBB2     		uxtb	r3, r3
 979 0412 022B     		cmp	r3, #2
 980 0414 02D1     		bne	.L56
 491:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 981              		.loc 1 491 0 is_stmt 0 discriminator 4
 982 0416 7C4B     		ldr	r3, .L97
 983 0418 196A     		ldr	r1, [r3, #32]
 984 041a 04E0     		b	.L57
 985              	.L56:
 986              	.LVL94:
 987              	.LBB224:
 988              	.LBB225:
 989              		.loc 2 531 0 is_stmt 1
 990 041c 0223     		movs	r3, #2
 991              		.syntax unified
 992              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 993 041e 93FAA3F3 		rbit r3, r3
 994              	@ 0 "" 2
 995              	.LVL95:
 996              		.thumb
 997              		.syntax unified
 998              	.LBE225:
 999              	.LBE224:
 491:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1000              		.loc 1 491 0
 1001 0422 794B     		ldr	r3, .L97
 1002 0424 596A     		ldr	r1, [r3, #36]
 1003              	.L57:
 1004              	.LVL96:
 1005              	.LBB226:
 1006              	.LBB227:
 1007              		.loc 2 531 0 discriminator 11
 1008 0426 0223     		movs	r3, #2
 1009              		.syntax unified
 1010              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1011 0428 93FAA3F3 		rbit r3, r3
 1012              	@ 0 "" 2
 1013              	.LVL97:
ARM GAS  /tmp/ccOKALQf.s 			page 37


 1014              		.thumb
 1015              		.syntax unified
 1016              	.LBE227:
 1017              	.LBE226:
 491:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1018              		.loc 1 491 0 discriminator 11
 1019 042c B3FA83F3 		clz	r3, r3
 1020 0430 03F01F03 		and	r3, r3, #31
 1021 0434 0122     		movs	r2, #1
 1022 0436 02FA03F3 		lsl	r3, r2, r3
 1023 043a 1942     		tst	r1, r3
 1024 043c D6D0     		beq	.L58
 1025 043e 2CE0     		b	.L59
 1026              	.LVL98:
 1027              	.L54:
 494:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 495:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 496:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 497:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 498:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 499:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 500:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 501:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 502:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1028              		.loc 1 502 0
 1029 0440 FFF7FEFF 		bl	HAL_GetTick
 1030              	.LVL99:
 1031 0444 0646     		mov	r6, r0
 1032              	.LVL100:
 503:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 504:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSE is disabled */  
 505:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 1033              		.loc 1 505 0
 1034 0446 07E0     		b	.L60
 1035              	.LVL101:
 1036              	.L63:
 506:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 507:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 1037              		.loc 1 507 0
 1038 0448 FFF7FEFF 		bl	HAL_GetTick
 1039              	.LVL102:
 1040 044c 801B     		subs	r0, r0, r6
 1041 044e 41F28833 		movw	r3, #5000
 1042 0452 9842     		cmp	r0, r3
 1043 0454 00F2D180 		bhi	.L88
 1044              	.L60:
 1045              	.LVL103:
 1046              	.LBB228:
 1047              	.LBB229:
 1048              		.loc 2 531 0
 1049 0458 0223     		movs	r3, #2
 1050              		.syntax unified
 1051              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1052 045a 93FAA3F2 		rbit r2, r3
 1053              	@ 0 "" 2
 1054              	.LVL104:
 1055              		.thumb
ARM GAS  /tmp/ccOKALQf.s 			page 38


 1056              		.syntax unified
 1057              	.LBE229:
 1058              	.LBE228:
 1059              	.LBB230:
 1060              	.LBB231:
 1061              		.syntax unified
 1062              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1063 045e 93FAA3F3 		rbit r3, r3
 1064              	@ 0 "" 2
 1065              	.LVL105:
 1066              		.thumb
 1067              		.syntax unified
 1068              	.LBE231:
 1069              	.LBE230:
 505:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1070              		.loc 1 505 0
 1071 0462 B3FA83F3 		clz	r3, r3
 1072 0466 5B09     		lsrs	r3, r3, #5
 1073 0468 43F00203 		orr	r3, r3, #2
 1074 046c DBB2     		uxtb	r3, r3
 1075 046e 022B     		cmp	r3, #2
 1076 0470 02D1     		bne	.L61
 505:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1077              		.loc 1 505 0 is_stmt 0 discriminator 4
 1078 0472 654B     		ldr	r3, .L97
 1079 0474 196A     		ldr	r1, [r3, #32]
 1080 0476 04E0     		b	.L62
 1081              	.L61:
 1082              	.LVL106:
 1083              	.LBB232:
 1084              	.LBB233:
 1085              		.loc 2 531 0 is_stmt 1
 1086 0478 0223     		movs	r3, #2
 1087              		.syntax unified
 1088              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1089 047a 93FAA3F3 		rbit r3, r3
 1090              	@ 0 "" 2
 1091              	.LVL107:
 1092              		.thumb
 1093              		.syntax unified
 1094              	.LBE233:
 1095              	.LBE232:
 505:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1096              		.loc 1 505 0
 1097 047e 624B     		ldr	r3, .L97
 1098 0480 596A     		ldr	r1, [r3, #36]
 1099              	.L62:
 1100              	.LVL108:
 1101              	.LBB234:
 1102              	.LBB235:
 1103              		.loc 2 531 0 discriminator 11
 1104 0482 0223     		movs	r3, #2
 1105              		.syntax unified
 1106              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1107 0484 93FAA3F3 		rbit r3, r3
 1108              	@ 0 "" 2
 1109              	.LVL109:
ARM GAS  /tmp/ccOKALQf.s 			page 39


 1110              		.thumb
 1111              		.syntax unified
 1112              	.LBE235:
 1113              	.LBE234:
 505:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1114              		.loc 1 505 0 discriminator 11
 1115 0488 B3FA83F3 		clz	r3, r3
 1116 048c 03F01F03 		and	r3, r3, #31
 1117 0490 0122     		movs	r2, #1
 1118 0492 02FA03F3 		lsl	r3, r2, r3
 1119 0496 1942     		tst	r1, r3
 1120 0498 D6D1     		bne	.L63
 1121              	.L59:
 508:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 509:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 510:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 511:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 512:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 513:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 514:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Require to disable power clock if necessary */
 515:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(pwrclkchanged == SET)
 1122              		.loc 1 515 0
 1123 049a 25B1     		cbz	r5, .L45
 516:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 517:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 1124              		.loc 1 517 0
 1125 049c 5A4A     		ldr	r2, .L97
 1126 049e D369     		ldr	r3, [r2, #28]
 1127 04a0 23F08053 		bic	r3, r3, #268435456
 1128 04a4 D361     		str	r3, [r2, #28]
 1129              	.LVL110:
 1130              	.L45:
 1131              	.LBE218:
 518:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 519:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 520:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 521:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 522:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 523:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 524:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 1132              		.loc 1 524 0
 1133 04a6 E369     		ldr	r3, [r4, #28]
 1134 04a8 002B     		cmp	r3, #0
 1135 04aa 00F0A880 		beq	.L89
 525:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 526:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 527:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 1136              		.loc 1 527 0
 1137 04ae 564A     		ldr	r2, .L97
 1138 04b0 5268     		ldr	r2, [r2, #4]
 1139 04b2 02F00C02 		and	r2, r2, #12
 1140 04b6 082A     		cmp	r2, #8
 1141 04b8 00F0A380 		beq	.L90
 528:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     { 
 529:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 1142              		.loc 1 529 0
 1143 04bc 022B     		cmp	r3, #2
ARM GAS  /tmp/ccOKALQf.s 			page 40


 1144 04be 5DD1     		bne	.L64
 1145              	.LVL111:
 1146              	.LBB236:
 1147              	.LBB237:
 1148              		.loc 2 531 0
 1149 04c0 4FF08073 		mov	r3, #16777216
 1150              		.syntax unified
 1151              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1152 04c4 93FAA3F3 		rbit r3, r3
 1153              	@ 0 "" 2
 1154              	.LVL112:
 1155              		.thumb
 1156              		.syntax unified
 1157              	.LBE237:
 1158              	.LBE236:
 530:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 531:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Check the parameters */
 532:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 533:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 534:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 535:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
 536:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 537:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 538:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the main PLL. */
 539:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 1159              		.loc 1 539 0
 1160 04c8 B3FA83F3 		clz	r3, r3
 1161 04cc 03F18453 		add	r3, r3, #276824064
 1162 04d0 03F58413 		add	r3, r3, #1081344
 1163 04d4 9B00     		lsls	r3, r3, #2
 1164 04d6 0022     		movs	r2, #0
 1165 04d8 1A60     		str	r2, [r3]
 540:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 541:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 542:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1166              		.loc 1 542 0
 1167 04da FFF7FEFF 		bl	HAL_GetTick
 1168              	.LVL113:
 1169 04de 0546     		mov	r5, r0
 1170              	.LVL114:
 543:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 544:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 545:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 1171              		.loc 1 545 0
 1172 04e0 05E0     		b	.L65
 1173              	.LVL115:
 1174              	.L68:
 546:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 547:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 1175              		.loc 1 547 0
 1176 04e2 FFF7FEFF 		bl	HAL_GetTick
 1177              	.LVL116:
 1178 04e6 401B     		subs	r0, r0, r5
 1179 04e8 0228     		cmp	r0, #2
 1180 04ea 00F29180 		bhi	.L91
 1181              	.L65:
 1182              	.LVL117:
ARM GAS  /tmp/ccOKALQf.s 			page 41


 1183              	.LBB238:
 1184              	.LBB239:
 1185              		.loc 2 531 0
 1186 04ee 4FF00073 		mov	r3, #33554432
 1187              		.syntax unified
 1188              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1189 04f2 93FAA3F3 		rbit r3, r3
 1190              	@ 0 "" 2
 1191              	.LVL118:
 1192              		.thumb
 1193              		.syntax unified
 1194              	.LBE239:
 1195              	.LBE238:
 545:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1196              		.loc 1 545 0
 1197 04f6 444B     		ldr	r3, .L97
 1198 04f8 1968     		ldr	r1, [r3]
 1199              	.LVL119:
 1200              	.LBB240:
 1201              	.LBB241:
 1202              		.loc 2 531 0
 1203 04fa 4FF00073 		mov	r3, #33554432
 1204              		.syntax unified
 1205              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1206 04fe 93FAA3F3 		rbit r3, r3
 1207              	@ 0 "" 2
 1208              	.LVL120:
 1209              		.thumb
 1210              		.syntax unified
 1211              	.LBE241:
 1212              	.LBE240:
 545:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1213              		.loc 1 545 0
 1214 0502 B3FA83F3 		clz	r3, r3
 1215 0506 03F01F03 		and	r3, r3, #31
 1216 050a 0122     		movs	r2, #1
 1217 050c 02FA03F3 		lsl	r3, r2, r3
 1218 0510 1942     		tst	r1, r3
 1219 0512 E6D1     		bne	.L68
 548:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 549:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 551:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 552:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 553:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 554:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Configure the main PLL clock source, predivider and multiplication factor. */
 555:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 556:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 557:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLMUL);
 558:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 559:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Configure the main PLL clock source and multiplication factor. */
 560:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 1220              		.loc 1 560 0
 1221 0514 3C48     		ldr	r0, .L97
 1222 0516 4368     		ldr	r3, [r0, #4]
 1223 0518 23F47411 		bic	r1, r3, #3997696
 1224 051c 636A     		ldr	r3, [r4, #36]
ARM GAS  /tmp/ccOKALQf.s 			page 42


 1225 051e 226A     		ldr	r2, [r4, #32]
 1226 0520 1343     		orrs	r3, r3, r2
 1227 0522 0B43     		orrs	r3, r3, r1
 1228 0524 4360     		str	r3, [r0, #4]
 1229              	.LVL121:
 1230              	.LBB242:
 1231              	.LBB243:
 1232              		.loc 2 531 0
 1233 0526 4FF08073 		mov	r3, #16777216
 1234              		.syntax unified
 1235              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1236 052a 93FAA3F3 		rbit r3, r3
 1237              	@ 0 "" 2
 1238              	.LVL122:
 1239              		.thumb
 1240              		.syntax unified
 1241              	.LBE243:
 1242              	.LBE242:
 561:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                            RCC_OscInitStruct->PLL.PLLMUL);
 562:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
 563:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Enable the main PLL. */
 564:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 1243              		.loc 1 564 0
 1244 052e B3FA83F3 		clz	r3, r3
 1245 0532 03F18453 		add	r3, r3, #276824064
 1246 0536 03F58413 		add	r3, r3, #1081344
 1247 053a 9B00     		lsls	r3, r3, #2
 1248 053c 0122     		movs	r2, #1
 1249 053e 1A60     		str	r2, [r3]
 565:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 566:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 567:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1250              		.loc 1 567 0
 1251 0540 FFF7FEFF 		bl	HAL_GetTick
 1252              	.LVL123:
 1253 0544 0446     		mov	r4, r0
 1254              	.LVL124:
 568:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 569:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is ready */
 570:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 1255              		.loc 1 570 0
 1256 0546 04E0     		b	.L69
 1257              	.LVL125:
 1258              	.L72:
 571:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 572:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 1259              		.loc 1 572 0
 1260 0548 FFF7FEFF 		bl	HAL_GetTick
 1261              	.LVL126:
 1262 054c 001B     		subs	r0, r0, r4
 1263 054e 0228     		cmp	r0, #2
 1264 0550 60D8     		bhi	.L92
 1265              	.L69:
 1266              	.LVL127:
 1267              	.LBB244:
 1268              	.LBB245:
 1269              		.loc 2 531 0
ARM GAS  /tmp/ccOKALQf.s 			page 43


 1270 0552 4FF00073 		mov	r3, #33554432
 1271              		.syntax unified
 1272              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1273 0556 93FAA3F3 		rbit r3, r3
 1274              	@ 0 "" 2
 1275              	.LVL128:
 1276              		.thumb
 1277              		.syntax unified
 1278              	.LBE245:
 1279              	.LBE244:
 570:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1280              		.loc 1 570 0
 1281 055a 2B4B     		ldr	r3, .L97
 1282 055c 1968     		ldr	r1, [r3]
 1283              	.LVL129:
 1284              	.LBB246:
 1285              	.LBB247:
 1286              		.loc 2 531 0
 1287 055e 4FF00073 		mov	r3, #33554432
 1288              		.syntax unified
 1289              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1290 0562 93FAA3F3 		rbit r3, r3
 1291              	@ 0 "" 2
 1292              	.LVL130:
 1293              		.thumb
 1294              		.syntax unified
 1295              	.LBE247:
 1296              	.LBE246:
 570:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1297              		.loc 1 570 0
 1298 0566 B3FA83F3 		clz	r3, r3
 1299 056a 03F01F03 		and	r3, r3, #31
 1300 056e 0122     		movs	r2, #1
 1301 0570 02FA03F3 		lsl	r3, r2, r3
 1302 0574 1942     		tst	r1, r3
 1303 0576 E7D0     		beq	.L72
 573:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 574:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 575:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 576:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 577:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 578:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 579:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 580:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the main PLL. */
 581:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 582:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  
 583:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 584:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 585:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 586:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is disabled */  
 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 588:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 589:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 590:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 591:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 593:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
ARM GAS  /tmp/ccOKALQf.s 			page 44


 594:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 595:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 596:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 597:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 598:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_ERROR;
 599:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 600:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 601:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 602:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
 1304              		.loc 1 602 0
 1305 0578 0020     		movs	r0, #0
 1306 057a 4EE0     		b	.L10
 1307              	.LVL131:
 1308              	.L64:
 1309              	.LBB248:
 1310              	.LBB249:
 1311              		.loc 2 531 0
 1312 057c 4FF08073 		mov	r3, #16777216
 1313              		.syntax unified
 1314              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1315 0580 93FAA3F3 		rbit r3, r3
 1316              	@ 0 "" 2
 1317              	.LVL132:
 1318              		.thumb
 1319              		.syntax unified
 1320              	.LBE249:
 1321              	.LBE248:
 581:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  
 1322              		.loc 1 581 0
 1323 0584 B3FA83F3 		clz	r3, r3
 1324 0588 03F18453 		add	r3, r3, #276824064
 1325 058c 03F58413 		add	r3, r3, #1081344
 1326 0590 9B00     		lsls	r3, r3, #2
 1327 0592 0022     		movs	r2, #0
 1328 0594 1A60     		str	r2, [r3]
 584:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1329              		.loc 1 584 0
 1330 0596 FFF7FEFF 		bl	HAL_GetTick
 1331              	.LVL133:
 1332 059a 0446     		mov	r4, r0
 1333              	.LVL134:
 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1334              		.loc 1 587 0
 1335 059c 04E0     		b	.L73
 1336              	.LVL135:
 1337              	.L76:
 589:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1338              		.loc 1 589 0
 1339 059e FFF7FEFF 		bl	HAL_GetTick
 1340              	.LVL136:
 1341 05a2 001B     		subs	r0, r0, r4
 1342 05a4 0228     		cmp	r0, #2
 1343 05a6 37D8     		bhi	.L93
 1344              	.L73:
 1345              	.LVL137:
 1346              	.LBB250:
 1347              	.LBB251:
ARM GAS  /tmp/ccOKALQf.s 			page 45


 1348              		.loc 2 531 0
 1349 05a8 4FF00073 		mov	r3, #33554432
 1350              		.syntax unified
 1351              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1352 05ac 93FAA3F3 		rbit r3, r3
 1353              	@ 0 "" 2
 1354              	.LVL138:
 1355              		.thumb
 1356              		.syntax unified
 1357              	.LBE251:
 1358              	.LBE250:
 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1359              		.loc 1 587 0
 1360 05b0 154B     		ldr	r3, .L97
 1361 05b2 1968     		ldr	r1, [r3]
 1362              	.LVL139:
 1363              	.LBB252:
 1364              	.LBB253:
 1365              		.loc 2 531 0
 1366 05b4 4FF00073 		mov	r3, #33554432
 1367              		.syntax unified
 1368              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1369 05b8 93FAA3F3 		rbit r3, r3
 1370              	@ 0 "" 2
 1371              	.LVL140:
 1372              		.thumb
 1373              		.syntax unified
 1374              	.LBE253:
 1375              	.LBE252:
 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1376              		.loc 1 587 0
 1377 05bc B3FA83F3 		clz	r3, r3
 1378 05c0 03F01F03 		and	r3, r3, #31
 1379 05c4 0122     		movs	r2, #1
 1380 05c6 02FA03F3 		lsl	r3, r2, r3
 1381 05ca 1942     		tst	r1, r3
 1382 05cc E7D1     		bne	.L76
 1383              		.loc 1 602 0
 1384 05ce 0020     		movs	r0, #0
 1385 05d0 23E0     		b	.L10
 1386              	.LVL141:
 1387              	.L77:
 298:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 1388              		.loc 1 298 0
 1389 05d2 0120     		movs	r0, #1
 1390              	.LVL142:
 1391 05d4 21E0     		b	.L10
 1392              	.LVL143:
 1393              	.L78:
 322:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 1394              		.loc 1 322 0
 1395 05d6 0320     		movs	r0, #3
 1396 05d8 1FE0     		b	.L10
 1397              	.L79:
 336:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 1398              		.loc 1 336 0
 1399 05da 0320     		movs	r0, #3
ARM GAS  /tmp/ccOKALQf.s 			page 46


 1400 05dc 1DE0     		b	.L10
 1401              	.LVL144:
 1402              	.L80:
 356:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 1403              		.loc 1 356 0
 1404 05de 0120     		movs	r0, #1
 1405 05e0 1BE0     		b	.L10
 1406              	.LVL145:
 1407              	.L81:
 381:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 1408              		.loc 1 381 0
 1409 05e2 0320     		movs	r0, #3
 1410 05e4 19E0     		b	.L10
 1411              	.L82:
 401:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 1412              		.loc 1 401 0
 1413 05e6 0320     		movs	r0, #3
 1414 05e8 17E0     		b	.L10
 1415              	.L83:
 427:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 1416              		.loc 1 427 0
 1417 05ea 0320     		movs	r0, #3
 1418 05ec 15E0     		b	.L10
 1419              	.L84:
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 1420              		.loc 1 444 0
 1421 05ee 0320     		movs	r0, #3
 1422 05f0 13E0     		b	.L10
 1423              	.LVL146:
 1424              	.L86:
 1425              	.LBB254:
 477:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 1426              		.loc 1 477 0
 1427 05f2 0320     		movs	r0, #3
 1428 05f4 11E0     		b	.L10
 1429              	.L87:
 495:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 1430              		.loc 1 495 0
 1431 05f6 0320     		movs	r0, #3
 1432 05f8 0FE0     		b	.L10
 1433              	.L88:
 509:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 1434              		.loc 1 509 0
 1435 05fa 0320     		movs	r0, #3
 1436 05fc 0DE0     		b	.L10
 1437              	.LVL147:
 1438              	.L89:
 1439              	.LBE254:
 1440              		.loc 1 602 0
 1441 05fe 0020     		movs	r0, #0
 1442 0600 0BE0     		b	.L10
 1443              	.L90:
 598:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 1444              		.loc 1 598 0
 1445 0602 0120     		movs	r0, #1
 1446 0604 09E0     		b	.L10
 1447              	.L98:
ARM GAS  /tmp/ccOKALQf.s 			page 47


 1448 0606 00BF     		.align	2
 1449              	.L97:
 1450 0608 00100240 		.word	1073876992
 1451 060c 00700040 		.word	1073770496
 1452              	.LVL148:
 1453              	.L91:
 549:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 1454              		.loc 1 549 0
 1455 0610 0320     		movs	r0, #3
 1456 0612 02E0     		b	.L10
 1457              	.LVL149:
 1458              	.L92:
 574:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 1459              		.loc 1 574 0
 1460 0614 0320     		movs	r0, #3
 1461 0616 00E0     		b	.L10
 1462              	.L93:
 591:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 1463              		.loc 1 591 0
 1464 0618 0320     		movs	r0, #3
 1465              	.LVL150:
 1466              	.L10:
 603:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 1467              		.loc 1 603 0
 1468 061a 02B0     		add	sp, sp, #8
 1469              	.LCFI2:
 1470              		.cfi_def_cfa_offset 16
 1471              		@ sp needed
 1472 061c 70BD     		pop	{r4, r5, r6, pc}
 1473              		.cfi_endproc
 1474              	.LFE125:
 1476 061e 00BF     		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 1477              		.align	2
 1478              		.global	HAL_RCC_MCOConfig
 1479              		.thumb
 1480              		.thumb_func
 1482              	HAL_RCC_MCOConfig:
 1483              	.LFB127:
 604:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 605:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 606:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Initializes the CPU, AHB and APB buses clocks according to the specified 
 607:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
 608:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 609:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 610:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  FLatency FLASH Latency                   
 611:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          The value of this parameter depend on device used within the same series
 612:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
 613:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         and updated by @ref HAL_RCC_GetHCLKFreq() function called within this function
 614:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 615:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 616:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         start-up from Reset, wake-up from STOP and STANDBY mode, or in case
 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 618:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 619:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 620:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 621:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         clock source is ready (clock stable after start-up delay or PLL locked). 
 622:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
ARM GAS  /tmp/ccOKALQf.s 			page 48


 623:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         occur when the clock source will be ready. 
 624:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
 625:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         currently used as system clock source.
 626:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
 627:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 628:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 629:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 630:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0U;
 631:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 632:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 633:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_ClkInitStruct != NULL);
 634:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 635:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 636:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 637:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
 638:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   must be correctly programmed according to the frequency of the CPU clock 
 639:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     (HCLK) of the device. */
 640:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 641:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 642:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 643:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 644:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 645:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 646:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 647:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 648:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 649:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 650:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 651:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_ERROR;
 652:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 653:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 654:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 655:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 656:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 657:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 658:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 659:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 660:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 661:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 662:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/ 
 663:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 664:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 665:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 666:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 667:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
 668:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 669:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 670:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSE ready flag */  
 671:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 672:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 673:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 674:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 675:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 676:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
 677:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 678:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 679:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the PLL ready flag */  
ARM GAS  /tmp/ccOKALQf.s 			page 49


 680:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 681:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 682:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 683:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 684:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 685:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
 686:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 687:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 688:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSI ready flag */  
 689:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 690:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 691:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 692:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 693:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 694:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 695:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 696:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Get Start Tick */
 697:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 698:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 699:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 700:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 701:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 702:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 703:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 704:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 705:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 706:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 707:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 708:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 709:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 710:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 711:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 712:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 713:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 714:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 715:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 716:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 717:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 718:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 719:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 720:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 721:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 722:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 723:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 724:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 725:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 726:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 727:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 728:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }      
 729:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }    
 730:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 731:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 732:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 733:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 734:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 735:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 736:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
ARM GAS  /tmp/ccOKALQf.s 			page 50


 737:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 738:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 739:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 740:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_ERROR;
 741:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 742:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }    
 743:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 744:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/ 
 745:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 746:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 747:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 748:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 749:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 750:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 751:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/ 
 752:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 753:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 754:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 755:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 756:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 757:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  
 758:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 759:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CF
 760:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 761:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings*/
 762:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   HAL_InitTick (TICK_INT_PRIORITY);
 763:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 764:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
 765:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 766:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 767:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 768:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 769:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 770:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 771:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
 772:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *  @brief   RCC clocks control functions
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 774:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim   
 775:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 776:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                   ##### Peripheral Control functions #####
 777:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================  
 778:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]
 779:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     This subsection provides a set of functions allowing to control the RCC Clocks 
 780:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     frequencies.
 781:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 782:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
 783:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 784:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 785:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 786:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_MCOPRE)
 787:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 788:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
 789:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   MCO pin should be configured in alternate function mode.
 790:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 791:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 792:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8).
 793:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
ARM GAS  /tmp/ccOKALQf.s 			page 51


 794:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 795:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK     No clock selected
 796:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK      System Clock selected as MCO clock
 797:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI         HSI selected as MCO clock
 798:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE         HSE selected as MCO clock
 799:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI         LSI selected as MCO clock
 800:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE         LSE selected as MCO clock
 801:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK      PLLCLK selected as MCO clock
 802:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK_DIV2 PLLCLK Divided by 2 selected as MCO clock
 803:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCO DIV.
 804:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 805:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1   no division applied to MCO clock
 806:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_2   division by 2 applied to MCO clock
 807:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_4   division by 4 applied to MCO clock
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_8   division by 8 applied to MCO clock
 809:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
 810:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_32  division by 32 applied to MCO clock
 811:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_64  division by 64 applied to MCO clock
 812:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_128 division by 128 applied to MCO clock
 813:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 814:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 815:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 816:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 817:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
 818:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   MCO pin should be configured in alternate function mode.
 819:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 820:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 821:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8).
 822:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 823:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 824:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK     No clock selected as MCO clock
 825:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK      System clock selected as MCO clock
 826:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI         HSI selected as MCO clock
 827:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE         HSE selected as MCO clock
 828:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI         LSI selected as MCO clock
 829:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE         LSE selected as MCO clock
 830:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK_DIV2 PLLCLK Divided by 2 selected as MCO clock
 831:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCO DIV.
 832:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 833:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
 834:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 835:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 836:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 837:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
 838:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 1484              		.loc 1 838 0
 1485              		.cfi_startproc
 1486              		@ args = 0, pretend = 0, frame = 24
 1487              		@ frame_needed = 0, uses_anonymous_args = 0
 1488              	.LVL151:
 1489 0000 70B5     		push	{r4, r5, r6, lr}
 1490              	.LCFI3:
 1491              		.cfi_def_cfa_offset 16
 1492              		.cfi_offset 4, -16
 1493              		.cfi_offset 5, -12
 1494              		.cfi_offset 6, -8
 1495              		.cfi_offset 14, -4
ARM GAS  /tmp/ccOKALQf.s 			page 52


 1496 0002 86B0     		sub	sp, sp, #24
 1497              	.LCFI4:
 1498              		.cfi_def_cfa_offset 40
 1499 0004 0E46     		mov	r6, r1
 1500 0006 1546     		mov	r5, r2
 839:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   GPIO_InitTypeDef gpio = {0};
 1501              		.loc 1 839 0
 1502 0008 0023     		movs	r3, #0
 1503 000a 0393     		str	r3, [sp, #12]
 1504 000c 0593     		str	r3, [sp, #20]
 840:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 841:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 842:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
 843:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 844:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
 845:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 846:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the MCO1 pin in alternate function mode */
 847:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Mode      = GPIO_MODE_AF_PP;
 1505              		.loc 1 847 0
 1506 000e 0223     		movs	r3, #2
 1507 0010 0293     		str	r3, [sp, #8]
 848:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 1508              		.loc 1 848 0
 1509 0012 0323     		movs	r3, #3
 1510 0014 0493     		str	r3, [sp, #16]
 849:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Pull      = GPIO_NOPULL;
 850:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Pin       = MCO1_PIN;
 1511              		.loc 1 850 0
 1512 0016 4FF48073 		mov	r3, #256
 1513 001a 0193     		str	r3, [sp, #4]
 1514              	.LBB255:
 851:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Alternate = GPIO_AF0_MCO;
 852:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 853:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* MCO1 Clock Enable */
 854:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   MCO1_CLK_ENABLE();
 1515              		.loc 1 854 0
 1516 001c 0B4C     		ldr	r4, .L101
 1517 001e 6369     		ldr	r3, [r4, #20]
 1518 0020 43F40033 		orr	r3, r3, #131072
 1519 0024 6361     		str	r3, [r4, #20]
 1520 0026 6369     		ldr	r3, [r4, #20]
 1521 0028 03F40033 		and	r3, r3, #131072
 1522 002c 0093     		str	r3, [sp]
 1523 002e 009B     		ldr	r3, [sp]
 1524              	.LBE255:
 855:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 856:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 1525              		.loc 1 856 0
 1526 0030 01A9     		add	r1, sp, #4
 1527              	.LVL152:
 1528 0032 4FF09040 		mov	r0, #1207959552
 1529              	.LVL153:
 1530 0036 FFF7FEFF 		bl	HAL_GPIO_Init
 1531              	.LVL154:
 857:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 858:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the MCO clock source */
 859:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
ARM GAS  /tmp/ccOKALQf.s 			page 53


 1532              		.loc 1 859 0
 1533 003a 6368     		ldr	r3, [r4, #4]
 1534 003c 23F0EE43 		bic	r3, r3, #1996488704
 1535 0040 3543     		orrs	r5, r5, r6
 1536              	.LVL155:
 1537 0042 1D43     		orrs	r5, r5, r3
 1538 0044 6560     		str	r5, [r4, #4]
 860:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 1539              		.loc 1 860 0
 1540 0046 06B0     		add	sp, sp, #24
 1541              	.LCFI5:
 1542              		.cfi_def_cfa_offset 16
 1543              		@ sp needed
 1544 0048 70BD     		pop	{r4, r5, r6, pc}
 1545              	.LVL156:
 1546              	.L102:
 1547 004a 00BF     		.align	2
 1548              	.L101:
 1549 004c 00100240 		.word	1073876992
 1550              		.cfi_endproc
 1551              	.LFE127:
 1553              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 1554              		.align	2
 1555              		.global	HAL_RCC_EnableCSS
 1556              		.thumb
 1557              		.thumb_func
 1559              	HAL_RCC_EnableCSS:
 1560              	.LFB128:
 861:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 862:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 863:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Enables the Clock Security System.
 864:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 865:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 866:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 867:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to 
 868:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.  
 869:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 870:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 871:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
 872:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 1561              		.loc 1 872 0
 1562              		.cfi_startproc
 1563              		@ args = 0, pretend = 0, frame = 0
 1564              		@ frame_needed = 0, uses_anonymous_args = 0
 1565              		@ link register save eliminated.
 1566              	.LVL157:
 1567              	.LBB256:
 1568              	.LBB257:
 1569              		.loc 2 531 0
 1570 0000 4FF40023 		mov	r3, #524288
 1571              		.syntax unified
 1572              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1573 0004 93FAA3F3 		rbit r3, r3
 1574              	@ 0 "" 2
 1575              	.LVL158:
 1576              		.thumb
 1577              		.syntax unified
ARM GAS  /tmp/ccOKALQf.s 			page 54


 1578              	.LBE257:
 1579              	.LBE256:
 873:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 1580              		.loc 1 873 0
 1581 0008 B3FA83F3 		clz	r3, r3
 1582 000c 03F18453 		add	r3, r3, #276824064
 1583 0010 03F58413 		add	r3, r3, #1081344
 1584 0014 9B00     		lsls	r3, r3, #2
 1585 0016 0122     		movs	r2, #1
 1586 0018 1A60     		str	r2, [r3]
 1587 001a 7047     		bx	lr
 1588              		.cfi_endproc
 1589              	.LFE128:
 1591              		.section	.text.HAL_RCC_DisableCSS,"ax",%progbits
 1592              		.align	2
 1593              		.global	HAL_RCC_DisableCSS
 1594              		.thumb
 1595              		.thumb_func
 1597              	HAL_RCC_DisableCSS:
 1598              	.LFB129:
 874:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 875:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 876:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 877:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Disables the Clock Security System.
 878:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 879:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 880:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_DisableCSS(void)
 881:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 1599              		.loc 1 881 0
 1600              		.cfi_startproc
 1601              		@ args = 0, pretend = 0, frame = 0
 1602              		@ frame_needed = 0, uses_anonymous_args = 0
 1603              		@ link register save eliminated.
 1604              	.LVL159:
 1605              	.LBB258:
 1606              	.LBB259:
 1607              		.loc 2 531 0
 1608 0000 4FF40023 		mov	r3, #524288
 1609              		.syntax unified
 1610              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1611 0004 93FAA3F3 		rbit r3, r3
 1612              	@ 0 "" 2
 1613              	.LVL160:
 1614              		.thumb
 1615              		.syntax unified
 1616              	.LBE259:
 1617              	.LBE258:
 882:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 1618              		.loc 1 882 0
 1619 0008 B3FA83F3 		clz	r3, r3
 1620 000c 03F18453 		add	r3, r3, #276824064
 1621 0010 03F58413 		add	r3, r3, #1081344
 1622 0014 9B00     		lsls	r3, r3, #2
 1623 0016 0022     		movs	r2, #0
 1624 0018 1A60     		str	r2, [r3]
 1625 001a 7047     		bx	lr
 1626              		.cfi_endproc
ARM GAS  /tmp/ccOKALQf.s 			page 55


 1627              	.LFE129:
 1629              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 1630              		.align	2
 1631              		.global	HAL_RCC_GetSysClockFreq
 1632              		.thumb
 1633              		.thumb_func
 1635              	HAL_RCC_GetSysClockFreq:
 1636              	.LFB130:
 883:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 884:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 885:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 886:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the SYSCLK frequency     
 887:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real 
 888:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined 
 889:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         constant and the selected clock source:
 890:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 891:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns a value based on HSE_VALUE
 892:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           divided by PREDIV factor(**)
 893:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns a value based on HSE_VALUE
 894:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           divided by PREDIV factor(**) or HSI_VALUE(*) multiplied by the PLL factor.
 895:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f3xx_hal_conf.h file (default value
 896:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *               8 MHz) but the real value may vary depending on the variations
 897:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *               in voltage and temperature.
 898:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f3xx_hal_conf.h file (default value
 899:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                8 MHz), user has to ensure that HSE_VALUE is same as the real
 900:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 901:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                have wrong result.
 902:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                  
 903:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 904:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         value for HSE crystal.
 905:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 906:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the 
 907:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         baud-rate for the communication peripherals or configure other parameters.
 908:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 909:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
 910:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
 911:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         
 912:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval SYSCLK frequency
 913:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 914:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetSysClockFreq(void)
 915:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 1637              		.loc 1 915 0
 1638              		.cfi_startproc
 1639              		@ args = 0, pretend = 0, frame = 0
 1640              		@ frame_needed = 0, uses_anonymous_args = 0
 1641              		@ link register save eliminated.
 1642              	.LVL161:
 916:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 917:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t sysclockfreq = 0U;
 918:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 919:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tmpreg = RCC->CFGR;
 1643              		.loc 1 919 0
 1644 0000 164B     		ldr	r3, .L111
 1645 0002 5B68     		ldr	r3, [r3, #4]
 1646              	.LVL162:
 920:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 921:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
ARM GAS  /tmp/ccOKALQf.s 			page 56


 922:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   switch (tmpreg & RCC_CFGR_SWS)
 1647              		.loc 1 922 0
 1648 0004 03F00C02 		and	r2, r3, #12
 1649 0008 082A     		cmp	r2, #8
 1650 000a 25D1     		bne	.L110
 923:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 924:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
 925:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 926:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = HSE_VALUE;
 927:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
 928:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 929:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
 930:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 931:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLL
 1651              		.loc 1 931 0
 1652 000c 03F47011 		and	r1, r3, #3932160
 1653              	.LVL163:
 1654              	.LBB260:
 1655              	.LBB261:
 1656              		.loc 2 531 0
 1657 0010 4FF47012 		mov	r2, #3932160
 1658              		.syntax unified
 1659              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1660 0014 92FAA2F2 		rbit r2, r2
 1661              	@ 0 "" 2
 1662              	.LVL164:
 1663              		.thumb
 1664              		.syntax unified
 1665              	.LBE261:
 1666              	.LBE260:
 1667              		.loc 1 931 0
 1668 0018 B2FA82F2 		clz	r2, r2
 1669 001c 21FA02F2 		lsr	r2, r1, r2
 1670 0020 0F49     		ldr	r1, .L111+4
 1671 0022 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 1672              	.LVL165:
 932:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 1673              		.loc 1 932 0
 1674 0024 0D49     		ldr	r1, .L111
 1675 0026 C96A     		ldr	r1, [r1, #44]
 1676 0028 01F00F00 		and	r0, r1, #15
 1677              	.LVL166:
 1678              	.LBB262:
 1679              	.LBB263:
 1680              		.loc 2 531 0
 1681 002c 0F21     		movs	r1, #15
 1682              		.syntax unified
 1683              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1684 002e 91FAA1F1 		rbit r1, r1
 1685              	@ 0 "" 2
 1686              	.LVL167:
 1687              		.thumb
 1688              		.syntax unified
 1689              	.LBE263:
 1690              	.LBE262:
 1691              		.loc 1 932 0
 1692 0032 B1FA81F1 		clz	r1, r1
ARM GAS  /tmp/ccOKALQf.s 			page 57


 1693 0036 20FA01F1 		lsr	r1, r0, r1
 1694 003a 0A48     		ldr	r0, .L111+8
 1695 003c 405C     		ldrb	r0, [r0, r1]	@ zero_extendqisi2
 1696              	.LVL168:
 933:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 934:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 1697              		.loc 1 934 0
 1698 003e 13F4803F 		tst	r3, #65536
 1699 0042 05D0     		beq	.L108
 935:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 936:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
 937:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (HSE_VALUE / prediv) * pllmul;
 1700              		.loc 1 937 0
 1701 0044 084B     		ldr	r3, .L111+12
 1702              	.LVL169:
 1703 0046 B3FBF0F0 		udiv	r0, r3, r0
 1704              	.LVL170:
 1705 004a 00FB02F0 		mul	r0, r0, r2
 1706              	.LVL171:
 1707 004e 7047     		bx	lr
 1708              	.LVL172:
 1709              	.L108:
 938:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 939:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 940:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 941:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
 942:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (HSI_VALUE >> 1U) * pllmul;
 1710              		.loc 1 942 0
 1711 0050 0648     		ldr	r0, .L111+16
 1712              	.LVL173:
 1713 0052 00FB02F0 		mul	r0, r0, r2
 1714              	.LVL174:
 1715 0056 7047     		bx	lr
 1716              	.LVL175:
 1717              	.L110:
 926:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
 1718              		.loc 1 926 0
 1719 0058 0348     		ldr	r0, .L111+12
 1720              	.LVL176:
 943:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 944:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 945:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 946:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 947:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
 948:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (HSE_VALUE / prediv) * pllmul;
 949:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 950:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 951:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 952:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
 953:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (HSI_VALUE / prediv) * pllmul;
 954:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 955:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
 956:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = pllclk;
 957:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
 958:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 959:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
 960:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     default: /* HSI used as system clock */
ARM GAS  /tmp/ccOKALQf.s 			page 58


 961:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 962:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
 963:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
 964:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 965:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 966:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return sysclockfreq;
 967:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 1721              		.loc 1 967 0
 1722 005a 7047     		bx	lr
 1723              	.L112:
 1724              		.align	2
 1725              	.L111:
 1726 005c 00100240 		.word	1073876992
 1727 0060 00000000 		.word	.LANCHOR0
 1728 0064 00000000 		.word	.LANCHOR1
 1729 0068 00127A00 		.word	8000000
 1730 006c 00093D00 		.word	4000000
 1731              		.cfi_endproc
 1732              	.LFE130:
 1734              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 1735              		.align	2
 1736              		.global	HAL_RCC_ClockConfig
 1737              		.thumb
 1738              		.thumb_func
 1740              	HAL_RCC_ClockConfig:
 1741              	.LFB126:
 629:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0U;
 1742              		.loc 1 629 0
 1743              		.cfi_startproc
 1744              		@ args = 0, pretend = 0, frame = 0
 1745              		@ frame_needed = 0, uses_anonymous_args = 0
 1746              	.LVL177:
 1747 0000 70B5     		push	{r4, r5, r6, lr}
 1748              	.LCFI6:
 1749              		.cfi_def_cfa_offset 16
 1750              		.cfi_offset 4, -16
 1751              		.cfi_offset 5, -12
 1752              		.cfi_offset 6, -8
 1753              		.cfi_offset 14, -4
 1754              	.LVL178:
 642:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 1755              		.loc 1 642 0
 1756 0002 744B     		ldr	r3, .L147
 1757 0004 1B68     		ldr	r3, [r3]
 1758 0006 03F00703 		and	r3, r3, #7
 1759 000a 8B42     		cmp	r3, r1
 1760 000c 0BD2     		bcs	.L114
 645:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 1761              		.loc 1 645 0
 1762 000e 714A     		ldr	r2, .L147
 1763 0010 1368     		ldr	r3, [r2]
 1764 0012 23F00703 		bic	r3, r3, #7
 1765 0016 0B43     		orrs	r3, r3, r1
 1766 0018 1360     		str	r3, [r2]
 649:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 1767              		.loc 1 649 0
 1768 001a 1368     		ldr	r3, [r2]
ARM GAS  /tmp/ccOKALQf.s 			page 59


 1769 001c 03F00703 		and	r3, r3, #7
 1770 0020 9942     		cmp	r1, r3
 1771 0022 40F0C680 		bne	.L137
 1772              	.L114:
 656:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 1773              		.loc 1 656 0
 1774 0026 0368     		ldr	r3, [r0]
 1775 0028 13F0020F 		tst	r3, #2
 1776 002c 06D0     		beq	.L116
 659:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 1777              		.loc 1 659 0
 1778 002e 6A4C     		ldr	r4, .L147+4
 1779 0030 6368     		ldr	r3, [r4, #4]
 1780 0032 23F0F002 		bic	r2, r3, #240
 1781 0036 8368     		ldr	r3, [r0, #8]
 1782 0038 1343     		orrs	r3, r3, r2
 1783 003a 6360     		str	r3, [r4, #4]
 1784              	.L116:
 1785 003c 0D46     		mov	r5, r1
 1786 003e 0446     		mov	r4, r0
 663:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 1787              		.loc 1 663 0
 1788 0040 0368     		ldr	r3, [r0]
 1789 0042 13F0010F 		tst	r3, #1
 1790 0046 75D0     		beq	.L117
 668:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 1791              		.loc 1 668 0
 1792 0048 4268     		ldr	r2, [r0, #4]
 1793 004a 012A     		cmp	r2, #1
 1794 004c 13D1     		bne	.L118
 1795              	.LVL179:
 1796              	.LBB264:
 1797              	.LBB265:
 1798              		.loc 2 531 0
 1799 004e 4FF40033 		mov	r3, #131072
 1800              		.syntax unified
 1801              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1802 0052 93FAA3F3 		rbit r3, r3
 1803              	@ 0 "" 2
 1804              	.LVL180:
 1805              		.thumb
 1806              		.syntax unified
 1807              	.LBE265:
 1808              	.LBE264:
 671:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1809              		.loc 1 671 0
 1810 0056 604B     		ldr	r3, .L147+4
 1811 0058 1868     		ldr	r0, [r3]
 1812              	.LVL181:
 1813              	.LBB266:
 1814              	.LBB267:
 1815              		.loc 2 531 0
 1816 005a 4FF40033 		mov	r3, #131072
 1817              		.syntax unified
 1818              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1819 005e 93FAA3F3 		rbit r3, r3
 1820              	@ 0 "" 2
ARM GAS  /tmp/ccOKALQf.s 			page 60


 1821              	.LVL182:
 1822              		.thumb
 1823              		.syntax unified
 1824              	.LBE267:
 1825              	.LBE266:
 671:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1826              		.loc 1 671 0
 1827 0062 B3FA83F3 		clz	r3, r3
 1828 0066 03F01F03 		and	r3, r3, #31
 1829 006a 0121     		movs	r1, #1
 1830              	.LVL183:
 1831 006c 01FA03F3 		lsl	r3, r1, r3
 1832 0070 1842     		tst	r0, r3
 1833 0072 27D1     		bne	.L121
 1834 0074 9FE0     		b	.L138
 1835              	.LVL184:
 1836              	.L118:
 677:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 1837              		.loc 1 677 0
 1838 0076 022A     		cmp	r2, #2
 1839 0078 13D1     		bne	.L122
 1840              	.LVL185:
 1841              	.LBB268:
 1842              	.LBB269:
 1843              		.loc 2 531 0
 1844 007a 4FF00073 		mov	r3, #33554432
 1845              		.syntax unified
 1846              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1847 007e 93FAA3F3 		rbit r3, r3
 1848              	@ 0 "" 2
 1849              	.LVL186:
 1850              		.thumb
 1851              		.syntax unified
 1852              	.LBE269:
 1853              	.LBE268:
 680:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1854              		.loc 1 680 0
 1855 0082 554B     		ldr	r3, .L147+4
 1856 0084 1868     		ldr	r0, [r3]
 1857              	.LVL187:
 1858              	.LBB270:
 1859              	.LBB271:
 1860              		.loc 2 531 0
 1861 0086 4FF00073 		mov	r3, #33554432
 1862              		.syntax unified
 1863              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1864 008a 93FAA3F3 		rbit r3, r3
 1865              	@ 0 "" 2
 1866              	.LVL188:
 1867              		.thumb
 1868              		.syntax unified
 1869              	.LBE271:
 1870              	.LBE270:
 680:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1871              		.loc 1 680 0
 1872 008e B3FA83F3 		clz	r3, r3
 1873 0092 03F01F03 		and	r3, r3, #31
ARM GAS  /tmp/ccOKALQf.s 			page 61


 1874 0096 0121     		movs	r1, #1
 1875              	.LVL189:
 1876 0098 01FA03F3 		lsl	r3, r1, r3
 1877 009c 1842     		tst	r0, r3
 1878 009e 11D1     		bne	.L121
 1879 00a0 8BE0     		b	.L139
 1880              	.LVL190:
 1881              	.L122:
 1882              	.LBB272:
 1883              	.LBB273:
 1884              		.loc 2 531 0
 1885 00a2 0223     		movs	r3, #2
 1886              		.syntax unified
 1887              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1888 00a4 93FAA3F3 		rbit r3, r3
 1889              	@ 0 "" 2
 1890              	.LVL191:
 1891              		.thumb
 1892              		.syntax unified
 1893              	.LBE273:
 1894              	.LBE272:
 689:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1895              		.loc 1 689 0
 1896 00a8 4B4B     		ldr	r3, .L147+4
 1897 00aa 1868     		ldr	r0, [r3]
 1898              	.LVL192:
 1899              	.LBB274:
 1900              	.LBB275:
 1901              		.loc 2 531 0
 1902 00ac 0223     		movs	r3, #2
 1903              		.syntax unified
 1904              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1905 00ae 93FAA3F3 		rbit r3, r3
 1906              	@ 0 "" 2
 1907              	.LVL193:
 1908              		.thumb
 1909              		.syntax unified
 1910              	.LBE275:
 1911              	.LBE274:
 689:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1912              		.loc 1 689 0
 1913 00b2 B3FA83F3 		clz	r3, r3
 1914 00b6 03F01F03 		and	r3, r3, #31
 1915 00ba 0121     		movs	r1, #1
 1916              	.LVL194:
 1917 00bc 01FA03F3 		lsl	r3, r1, r3
 1918 00c0 1842     		tst	r0, r3
 1919 00c2 7CD0     		beq	.L140
 1920              	.L121:
 694:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 1921              		.loc 1 694 0
 1922 00c4 4449     		ldr	r1, .L147+4
 1923 00c6 4B68     		ldr	r3, [r1, #4]
 1924 00c8 23F00303 		bic	r3, r3, #3
 1925 00cc 1343     		orrs	r3, r3, r2
 1926 00ce 4B60     		str	r3, [r1, #4]
 697:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
ARM GAS  /tmp/ccOKALQf.s 			page 62


 1927              		.loc 1 697 0
 1928 00d0 FFF7FEFF 		bl	HAL_GetTick
 1929              	.LVL195:
 1930 00d4 0646     		mov	r6, r0
 1931              	.LVL196:
 699:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 1932              		.loc 1 699 0
 1933 00d6 6368     		ldr	r3, [r4, #4]
 1934 00d8 012B     		cmp	r3, #1
 1935 00da 0ED1     		bne	.L145
 1936 00dc 06E0     		b	.L127
 1937              	.LVL197:
 1938              	.L129:
 703:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1939              		.loc 1 703 0
 1940 00de FFF7FEFF 		bl	HAL_GetTick
 1941              	.LVL198:
 1942 00e2 801B     		subs	r0, r0, r6
 1943 00e4 41F28833 		movw	r3, #5000
 1944 00e8 9842     		cmp	r0, r3
 1945 00ea 6AD8     		bhi	.L141
 1946              	.L127:
 701:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1947              		.loc 1 701 0
 1948 00ec 3A4B     		ldr	r3, .L147+4
 1949 00ee 5B68     		ldr	r3, [r3, #4]
 1950 00f0 03F00C03 		and	r3, r3, #12
 1951 00f4 042B     		cmp	r3, #4
 1952 00f6 F2D1     		bne	.L129
 1953 00f8 1CE0     		b	.L117
 1954              	.LVL199:
 1955              	.L145:
 709:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 1956              		.loc 1 709 0
 1957 00fa 022B     		cmp	r3, #2
 1958 00fc 15D1     		bne	.L131
 1959 00fe 06E0     		b	.L130
 1960              	.LVL200:
 1961              	.L132:
 713:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1962              		.loc 1 713 0
 1963 0100 FFF7FEFF 		bl	HAL_GetTick
 1964              	.LVL201:
 1965 0104 801B     		subs	r0, r0, r6
 1966 0106 41F28833 		movw	r3, #5000
 1967 010a 9842     		cmp	r0, r3
 1968 010c 5BD8     		bhi	.L142
 1969              	.L130:
 711:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1970              		.loc 1 711 0
 1971 010e 324B     		ldr	r3, .L147+4
 1972 0110 5B68     		ldr	r3, [r3, #4]
 1973 0112 03F00C03 		and	r3, r3, #12
 1974 0116 082B     		cmp	r3, #8
 1975 0118 F2D1     		bne	.L132
 1976 011a 0BE0     		b	.L117
 1977              	.L133:
ARM GAS  /tmp/ccOKALQf.s 			page 63


 723:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1978              		.loc 1 723 0
 1979 011c FFF7FEFF 		bl	HAL_GetTick
 1980              	.LVL202:
 1981 0120 801B     		subs	r0, r0, r6
 1982 0122 41F28833 		movw	r3, #5000
 1983 0126 9842     		cmp	r0, r3
 1984 0128 4FD8     		bhi	.L143
 1985              	.L131:
 721:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1986              		.loc 1 721 0
 1987 012a 2B4B     		ldr	r3, .L147+4
 1988 012c 5B68     		ldr	r3, [r3, #4]
 1989 012e 13F00C0F 		tst	r3, #12
 1990 0132 F3D1     		bne	.L133
 1991              	.LVL203:
 1992              	.L117:
 731:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 1993              		.loc 1 731 0
 1994 0134 274B     		ldr	r3, .L147
 1995 0136 1B68     		ldr	r3, [r3]
 1996 0138 03F00703 		and	r3, r3, #7
 1997 013c 9D42     		cmp	r5, r3
 1998 013e 0AD2     		bcs	.L134
 734:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 1999              		.loc 1 734 0
 2000 0140 244A     		ldr	r2, .L147
 2001 0142 1368     		ldr	r3, [r2]
 2002 0144 23F00703 		bic	r3, r3, #7
 2003 0148 2B43     		orrs	r3, r3, r5
 2004 014a 1360     		str	r3, [r2]
 738:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2005              		.loc 1 738 0
 2006 014c 1368     		ldr	r3, [r2]
 2007 014e 03F00703 		and	r3, r3, #7
 2008 0152 9D42     		cmp	r5, r3
 2009 0154 3BD1     		bne	.L144
 2010              	.L134:
 745:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2011              		.loc 1 745 0
 2012 0156 2368     		ldr	r3, [r4]
 2013 0158 13F0040F 		tst	r3, #4
 2014 015c 06D0     		beq	.L135
 748:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2015              		.loc 1 748 0
 2016 015e 1E49     		ldr	r1, .L147+4
 2017 0160 4B68     		ldr	r3, [r1, #4]
 2018 0162 23F4E062 		bic	r2, r3, #1792
 2019 0166 E368     		ldr	r3, [r4, #12]
 2020 0168 1343     		orrs	r3, r3, r2
 2021 016a 4B60     		str	r3, [r1, #4]
 2022              	.L135:
 752:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2023              		.loc 1 752 0
 2024 016c 2368     		ldr	r3, [r4]
 2025 016e 13F0080F 		tst	r3, #8
 2026 0172 07D0     		beq	.L136
ARM GAS  /tmp/ccOKALQf.s 			page 64


 755:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2027              		.loc 1 755 0
 2028 0174 184A     		ldr	r2, .L147+4
 2029 0176 5368     		ldr	r3, [r2, #4]
 2030 0178 23F46053 		bic	r3, r3, #14336
 2031 017c 2169     		ldr	r1, [r4, #16]
 2032 017e 43EAC103 		orr	r3, r3, r1, lsl #3
 2033 0182 5360     		str	r3, [r2, #4]
 2034              	.L136:
 759:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2035              		.loc 1 759 0
 2036 0184 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2037              	.LVL204:
 2038 0188 134B     		ldr	r3, .L147+4
 2039 018a 5B68     		ldr	r3, [r3, #4]
 2040 018c 03F0F002 		and	r2, r3, #240
 2041              	.LVL205:
 2042              	.LBB276:
 2043              	.LBB277:
 2044              		.loc 2 531 0
 2045 0190 F023     		movs	r3, #240
 2046              		.syntax unified
 2047              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2048 0192 93FAA3F3 		rbit r3, r3
 2049              	@ 0 "" 2
 2050              	.LVL206:
 2051              		.thumb
 2052              		.syntax unified
 2053              	.LBE277:
 2054              	.LBE276:
 759:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2055              		.loc 1 759 0
 2056 0196 B3FA83F3 		clz	r3, r3
 2057 019a 22FA03F3 		lsr	r3, r2, r3
 2058 019e 0F4A     		ldr	r2, .L147+8
 2059 01a0 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 2060 01a2 D840     		lsrs	r0, r0, r3
 2061 01a4 0E4B     		ldr	r3, .L147+12
 2062 01a6 1860     		str	r0, [r3]
 762:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 2063              		.loc 1 762 0
 2064 01a8 0020     		movs	r0, #0
 2065 01aa FFF7FEFF 		bl	HAL_InitTick
 2066              	.LVL207:
 764:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2067              		.loc 1 764 0
 2068 01ae 0020     		movs	r0, #0
 2069 01b0 70BD     		pop	{r4, r5, r6, pc}
 2070              	.LVL208:
 2071              	.L137:
 651:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 2072              		.loc 1 651 0
 2073 01b2 0120     		movs	r0, #1
 2074              	.LVL209:
 2075 01b4 70BD     		pop	{r4, r5, r6, pc}
 2076              	.LVL210:
 2077              	.L138:
ARM GAS  /tmp/ccOKALQf.s 			page 65


 673:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2078              		.loc 1 673 0
 2079 01b6 0120     		movs	r0, #1
 2080 01b8 70BD     		pop	{r4, r5, r6, pc}
 2081              	.LVL211:
 2082              	.L139:
 682:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2083              		.loc 1 682 0
 2084 01ba 0120     		movs	r0, #1
 2085 01bc 70BD     		pop	{r4, r5, r6, pc}
 2086              	.LVL212:
 2087              	.L140:
 691:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2088              		.loc 1 691 0
 2089 01be 0120     		movs	r0, #1
 2090 01c0 70BD     		pop	{r4, r5, r6, pc}
 2091              	.LVL213:
 2092              	.L141:
 705:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 2093              		.loc 1 705 0
 2094 01c2 0320     		movs	r0, #3
 2095 01c4 70BD     		pop	{r4, r5, r6, pc}
 2096              	.LVL214:
 2097              	.L142:
 715:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 2098              		.loc 1 715 0
 2099 01c6 0320     		movs	r0, #3
 2100 01c8 70BD     		pop	{r4, r5, r6, pc}
 2101              	.LVL215:
 2102              	.L143:
 725:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 2103              		.loc 1 725 0
 2104 01ca 0320     		movs	r0, #3
 2105 01cc 70BD     		pop	{r4, r5, r6, pc}
 2106              	.LVL216:
 2107              	.L144:
 740:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 2108              		.loc 1 740 0
 2109 01ce 0120     		movs	r0, #1
 765:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2110              		.loc 1 765 0
 2111 01d0 70BD     		pop	{r4, r5, r6, pc}
 2112              	.LVL217:
 2113              	.L148:
 2114 01d2 00BF     		.align	2
 2115              	.L147:
 2116 01d4 00200240 		.word	1073881088
 2117 01d8 00100240 		.word	1073876992
 2118 01dc 00000000 		.word	AHBPrescTable
 2119 01e0 00000000 		.word	SystemCoreClock
 2120              		.cfi_endproc
 2121              	.LFE126:
 2123              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 2124              		.align	2
 2125              		.global	HAL_RCC_GetHCLKFreq
 2126              		.thumb
 2127              		.thumb_func
ARM GAS  /tmp/ccOKALQf.s 			page 66


 2129              	HAL_RCC_GetHCLKFreq:
 2130              	.LFB131:
 968:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 969:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 970:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the HCLK frequency     
 971:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
 972:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
 973:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * 
 974:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
 975:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         and updated within this function
 976:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HCLK frequency
 977:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 978:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
 979:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2131              		.loc 1 979 0
 2132              		.cfi_startproc
 2133              		@ args = 0, pretend = 0, frame = 0
 2134              		@ frame_needed = 0, uses_anonymous_args = 0
 2135              		@ link register save eliminated.
 980:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return SystemCoreClock;
 981:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2136              		.loc 1 981 0
 2137 0000 014B     		ldr	r3, .L150
 2138 0002 1868     		ldr	r0, [r3]
 2139 0004 7047     		bx	lr
 2140              	.L151:
 2141 0006 00BF     		.align	2
 2142              	.L150:
 2143 0008 00000000 		.word	SystemCoreClock
 2144              		.cfi_endproc
 2145              	.LFE131:
 2147              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 2148              		.align	2
 2149              		.global	HAL_RCC_GetPCLK1Freq
 2150              		.thumb
 2151              		.thumb_func
 2153              	HAL_RCC_GetPCLK1Freq:
 2154              	.LFB132:
 982:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 983:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 984:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the PCLK1 frequency     
 985:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
 986:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
 987:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval PCLK1 frequency
 988:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 989:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
 990:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2155              		.loc 1 990 0
 2156              		.cfi_startproc
 2157              		@ args = 0, pretend = 0, frame = 0
 2158              		@ frame_needed = 0, uses_anonymous_args = 0
 2159 0000 08B5     		push	{r3, lr}
 2160              	.LCFI7:
 2161              		.cfi_def_cfa_offset 8
 2162              		.cfi_offset 3, -8
 2163              		.cfi_offset 14, -4
 991:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
ARM GAS  /tmp/ccOKALQf.s 			page 67


 992:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BIT
 2164              		.loc 1 992 0
 2165 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2166              	.LVL218:
 2167 0006 084B     		ldr	r3, .L154
 2168 0008 5B68     		ldr	r3, [r3, #4]
 2169 000a 03F4E062 		and	r2, r3, #1792
 2170              	.LVL219:
 2171              	.LBB278:
 2172              	.LBB279:
 2173              		.loc 2 531 0
 2174 000e 4FF4E063 		mov	r3, #1792
 2175              		.syntax unified
 2176              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2177 0012 93FAA3F3 		rbit r3, r3
 2178              	@ 0 "" 2
 2179              	.LVL220:
 2180              		.thumb
 2181              		.syntax unified
 2182              	.LBE279:
 2183              	.LBE278:
 2184              		.loc 1 992 0
 2185 0016 B3FA83F3 		clz	r3, r3
 2186 001a 22FA03F3 		lsr	r3, r2, r3
 2187 001e 034A     		ldr	r2, .L154+4
 2188 0020 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 993:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }    
 2189              		.loc 1 993 0
 2190 0022 D840     		lsrs	r0, r0, r3
 2191 0024 08BD     		pop	{r3, pc}
 2192              	.L155:
 2193 0026 00BF     		.align	2
 2194              	.L154:
 2195 0028 00100240 		.word	1073876992
 2196 002c 00000000 		.word	APBPrescTable
 2197              		.cfi_endproc
 2198              	.LFE132:
 2200              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 2201              		.align	2
 2202              		.global	HAL_RCC_GetPCLK2Freq
 2203              		.thumb
 2204              		.thumb_func
 2206              	HAL_RCC_GetPCLK2Freq:
 2207              	.LFB133:
 994:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 995:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 996:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the PCLK2 frequency     
 997:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
 998:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
 999:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval PCLK2 frequency
1000:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1001:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
1002:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2208              		.loc 1 1002 0
 2209              		.cfi_startproc
 2210              		@ args = 0, pretend = 0, frame = 0
 2211              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccOKALQf.s 			page 68


 2212 0000 08B5     		push	{r3, lr}
 2213              	.LCFI8:
 2214              		.cfi_def_cfa_offset 8
 2215              		.cfi_offset 3, -8
 2216              		.cfi_offset 14, -4
1003:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
1004:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITN
 2217              		.loc 1 1004 0
 2218 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2219              	.LVL221:
 2220 0006 084B     		ldr	r3, .L158
 2221 0008 5B68     		ldr	r3, [r3, #4]
 2222 000a 03F46052 		and	r2, r3, #14336
 2223              	.LVL222:
 2224              	.LBB280:
 2225              	.LBB281:
 2226              		.loc 2 531 0
 2227 000e 4FF46053 		mov	r3, #14336
 2228              		.syntax unified
 2229              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2230 0012 93FAA3F3 		rbit r3, r3
 2231              	@ 0 "" 2
 2232              	.LVL223:
 2233              		.thumb
 2234              		.syntax unified
 2235              	.LBE281:
 2236              	.LBE280:
 2237              		.loc 1 1004 0
 2238 0016 B3FA83F3 		clz	r3, r3
 2239 001a 22FA03F3 		lsr	r3, r2, r3
 2240 001e 034A     		ldr	r2, .L158+4
 2241 0020 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
1005:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** } 
 2242              		.loc 1 1005 0
 2243 0022 D840     		lsrs	r0, r0, r3
 2244 0024 08BD     		pop	{r3, pc}
 2245              	.L159:
 2246 0026 00BF     		.align	2
 2247              	.L158:
 2248 0028 00100240 		.word	1073876992
 2249 002c 00000000 		.word	APBPrescTable
 2250              		.cfi_endproc
 2251              	.LFE133:
 2253              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 2254              		.align	2
 2255              		.global	HAL_RCC_GetOscConfig
 2256              		.thumb
 2257              		.thumb_func
 2259              	HAL_RCC_GetOscConfig:
 2260              	.LFB134:
1006:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1007:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1008:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Configures the RCC_OscInitStruct according to the internal 
1009:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * RCC configuration registers.
1010:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that 
1011:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * will be configured.
1012:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
ARM GAS  /tmp/ccOKALQf.s 			page 69


1013:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1014:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
1015:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2261              		.loc 1 1015 0
 2262              		.cfi_startproc
 2263              		@ args = 0, pretend = 0, frame = 0
 2264              		@ frame_needed = 0, uses_anonymous_args = 0
 2265              		@ link register save eliminated.
 2266              	.LVL224:
1016:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
1017:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_OscInitStruct != NULL);
1018:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1019:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
1020:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI  \
 2267              		.loc 1 1020 0
 2268 0000 0F23     		movs	r3, #15
 2269 0002 0360     		str	r3, [r0]
1021:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                   | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
1022:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1023:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1024:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
1025:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 2270              		.loc 1 1025 0
 2271 0004 2E4B     		ldr	r3, .L173
 2272 0006 1B68     		ldr	r3, [r3]
 2273 0008 13F4802F 		tst	r3, #262144
 2274 000c 03D0     		beq	.L161
1026:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1027:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 2275              		.loc 1 1027 0
 2276 000e 4FF4A023 		mov	r3, #327680
 2277 0012 4360     		str	r3, [r0, #4]
 2278 0014 0AE0     		b	.L162
 2279              	.L161:
1028:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1029:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
 2280              		.loc 1 1029 0
 2281 0016 2A4B     		ldr	r3, .L173
 2282 0018 1B68     		ldr	r3, [r3]
 2283 001a 13F4803F 		tst	r3, #65536
 2284 001e 03D0     		beq	.L163
1030:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1031:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 2285              		.loc 1 1031 0
 2286 0020 4FF48033 		mov	r3, #65536
 2287 0024 4360     		str	r3, [r0, #4]
 2288 0026 01E0     		b	.L162
 2289              	.L163:
1032:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1033:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1034:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1035:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 2290              		.loc 1 1035 0
 2291 0028 0023     		movs	r3, #0
 2292 002a 4360     		str	r3, [r0, #4]
 2293              	.L162:
1036:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
ARM GAS  /tmp/ccOKALQf.s 			page 70


1037:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
1038:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->HSEPredivValue = __HAL_RCC_HSE_GET_PREDIV();
 2294              		.loc 1 1038 0
 2295 002c 244A     		ldr	r2, .L173
 2296 002e D36A     		ldr	r3, [r2, #44]
 2297 0030 03F00F03 		and	r3, r3, #15
 2298 0034 8360     		str	r3, [r0, #8]
1039:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
1040:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1041:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
1042:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 2299              		.loc 1 1042 0
 2300 0036 1368     		ldr	r3, [r2]
 2301 0038 13F0010F 		tst	r3, #1
 2302 003c 02D0     		beq	.L164
1043:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1044:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 2303              		.loc 1 1044 0
 2304 003e 0123     		movs	r3, #1
 2305 0040 0361     		str	r3, [r0, #16]
 2306 0042 01E0     		b	.L165
 2307              	.L164:
1045:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1046:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1047:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1048:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 2308              		.loc 1 1048 0
 2309 0044 0023     		movs	r3, #0
 2310 0046 0361     		str	r3, [r0, #16]
 2311              	.L165:
1049:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1050:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1051:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR & RCC_CR_HSITRIM) >> POSITION_VAL(RC
 2312              		.loc 1 1051 0
 2313 0048 1D49     		ldr	r1, .L173
 2314 004a 0B68     		ldr	r3, [r1]
 2315 004c 03F0F802 		and	r2, r3, #248
 2316              	.LVL225:
 2317              	.LBB282:
 2318              	.LBB283:
 2319              		.loc 2 531 0
 2320 0050 F823     		movs	r3, #248
 2321              		.syntax unified
 2322              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2323 0052 93FAA3F3 		rbit r3, r3
 2324              	@ 0 "" 2
 2325              	.LVL226:
 2326              		.thumb
 2327              		.syntax unified
 2328              	.LBE283:
 2329              	.LBE282:
 2330              		.loc 1 1051 0
 2331 0056 B3FA83F3 		clz	r3, r3
 2332 005a 22FA03F3 		lsr	r3, r2, r3
 2333 005e 4361     		str	r3, [r0, #20]
1052:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1053:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
ARM GAS  /tmp/ccOKALQf.s 			page 71


1054:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 2334              		.loc 1 1054 0
 2335 0060 0B6A     		ldr	r3, [r1, #32]
 2336 0062 13F0040F 		tst	r3, #4
 2337 0066 02D0     		beq	.L166
1055:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1056:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 2338              		.loc 1 1056 0
 2339 0068 0523     		movs	r3, #5
 2340 006a C360     		str	r3, [r0, #12]
 2341 006c 09E0     		b	.L167
 2342              	.L166:
1057:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1058:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 2343              		.loc 1 1058 0
 2344 006e 144B     		ldr	r3, .L173
 2345 0070 1B6A     		ldr	r3, [r3, #32]
 2346 0072 13F0010F 		tst	r3, #1
 2347 0076 02D0     		beq	.L168
1059:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1060:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 2348              		.loc 1 1060 0
 2349 0078 0123     		movs	r3, #1
 2350 007a C360     		str	r3, [r0, #12]
 2351 007c 01E0     		b	.L167
 2352              	.L168:
1061:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1062:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1063:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1064:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 2353              		.loc 1 1064 0
 2354 007e 0023     		movs	r3, #0
 2355 0080 C360     		str	r3, [r0, #12]
 2356              	.L167:
1065:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1066:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1067:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1068:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 2357              		.loc 1 1068 0
 2358 0082 0F4B     		ldr	r3, .L173
 2359 0084 5B6A     		ldr	r3, [r3, #36]
 2360 0086 13F0010F 		tst	r3, #1
 2361 008a 02D0     		beq	.L169
1069:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1070:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 2362              		.loc 1 1070 0
 2363 008c 0123     		movs	r3, #1
 2364 008e 8361     		str	r3, [r0, #24]
 2365 0090 01E0     		b	.L170
 2366              	.L169:
1071:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1072:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1073:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1074:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 2367              		.loc 1 1074 0
 2368 0092 0023     		movs	r3, #0
 2369 0094 8361     		str	r3, [r0, #24]
ARM GAS  /tmp/ccOKALQf.s 			page 72


 2370              	.L170:
1075:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1076:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1077:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1078:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1079:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 2371              		.loc 1 1079 0
 2372 0096 0A4B     		ldr	r3, .L173
 2373 0098 1B68     		ldr	r3, [r3]
 2374 009a 13F0807F 		tst	r3, #16777216
 2375 009e 02D0     		beq	.L171
1080:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1081:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 2376              		.loc 1 1081 0
 2377 00a0 0223     		movs	r3, #2
 2378 00a2 C361     		str	r3, [r0, #28]
 2379 00a4 01E0     		b	.L172
 2380              	.L171:
1082:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1083:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1084:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1085:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 2381              		.loc 1 1085 0
 2382 00a6 0123     		movs	r3, #1
 2383 00a8 C361     		str	r3, [r0, #28]
 2384              	.L172:
1086:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1087:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLSRC);
 2385              		.loc 1 1087 0
 2386 00aa 054A     		ldr	r2, .L173
 2387 00ac 5368     		ldr	r3, [r2, #4]
 2388 00ae 03F48033 		and	r3, r3, #65536
 2389 00b2 0362     		str	r3, [r0, #32]
1088:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLMUL = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLMUL);
 2390              		.loc 1 1088 0
 2391 00b4 5368     		ldr	r3, [r2, #4]
 2392 00b6 03F47013 		and	r3, r3, #3932160
 2393 00ba 4362     		str	r3, [r0, #36]
 2394 00bc 7047     		bx	lr
 2395              	.L174:
 2396 00be 00BF     		.align	2
 2397              	.L173:
 2398 00c0 00100240 		.word	1073876992
 2399              		.cfi_endproc
 2400              	.LFE134:
 2402              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 2403              		.align	2
 2404              		.global	HAL_RCC_GetClockConfig
 2405              		.thumb
 2406              		.thumb_func
 2408              	HAL_RCC_GetClockConfig:
 2409              	.LFB135:
1089:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
1090:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PREDIV = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV);
1091:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
1092:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
1093:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
ARM GAS  /tmp/ccOKALQf.s 			page 73


1094:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1095:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal 
1096:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * RCC configuration registers.
1097:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that 
1098:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * contains the current clock configuration.
1099:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  pFLatency Pointer on the Flash Latency.
1100:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1101:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1102:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1103:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2410              		.loc 1 1103 0
 2411              		.cfi_startproc
 2412              		@ args = 0, pretend = 0, frame = 0
 2413              		@ frame_needed = 0, uses_anonymous_args = 0
 2414              		@ link register save eliminated.
 2415              	.LVL227:
1104:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
1105:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_ClkInitStruct != NULL);
1106:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(pFLatency != NULL);
1107:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1108:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
 2416              		.loc 1 1109 0
 2417 0000 0F23     		movs	r3, #15
 2418 0002 0360     		str	r3, [r0]
1110:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1111:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/ 
1112:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 2419              		.loc 1 1112 0
 2420 0004 0B4B     		ldr	r3, .L176
 2421 0006 5A68     		ldr	r2, [r3, #4]
 2422 0008 02F00302 		and	r2, r2, #3
 2423 000c 4260     		str	r2, [r0, #4]
1113:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1114:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/ 
1115:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 2424              		.loc 1 1115 0
 2425 000e 5A68     		ldr	r2, [r3, #4]
 2426 0010 02F0F002 		and	r2, r2, #240
 2427 0014 8260     		str	r2, [r0, #8]
1116:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1117:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/ 
1118:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 2428              		.loc 1 1118 0
 2429 0016 5A68     		ldr	r2, [r3, #4]
 2430 0018 02F4E062 		and	r2, r2, #1792
 2431 001c C260     		str	r2, [r0, #12]
1119:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1120:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/ 
1121:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 2432              		.loc 1 1121 0
 2433 001e 5B68     		ldr	r3, [r3, #4]
 2434 0020 DB08     		lsrs	r3, r3, #3
 2435 0022 03F4E063 		and	r3, r3, #1792
 2436 0026 0361     		str	r3, [r0, #16]
1122:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1123:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/   
ARM GAS  /tmp/ccOKALQf.s 			page 74


1124:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 2437              		.loc 1 1124 0
 2438 0028 034B     		ldr	r3, .L176+4
 2439 002a 1B68     		ldr	r3, [r3]
 2440 002c 03F00703 		and	r3, r3, #7
 2441 0030 0B60     		str	r3, [r1]
 2442 0032 7047     		bx	lr
 2443              	.L177:
 2444              		.align	2
 2445              	.L176:
 2446 0034 00100240 		.word	1073876992
 2447 0038 00200240 		.word	1073881088
 2448              		.cfi_endproc
 2449              	.LFE135:
 2451              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 2452              		.align	2
 2453              		.weak	HAL_RCC_CSSCallback
 2454              		.thumb
 2455              		.thumb_func
 2457              	HAL_RCC_CSSCallback:
 2458              	.LFB137:
1125:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
1126:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1127:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1128:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief This function handles the RCC CSS interrupt request.
1129:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1130:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1131:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1132:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1133:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
1134:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
1135:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(__HAL_RCC_GET_IT(RCC_IT_CSS))
1136:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1137:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1138:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
1139:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
1140:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1141:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
1142:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1143:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
1144:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1145:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1146:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback
1147:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval none
1148:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1149:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1150:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2459              		.loc 1 1150 0
 2460              		.cfi_startproc
 2461              		@ args = 0, pretend = 0, frame = 0
 2462              		@ frame_needed = 0, uses_anonymous_args = 0
 2463              		@ link register save eliminated.
 2464 0000 7047     		bx	lr
 2465              		.cfi_endproc
 2466              	.LFE137:
 2468 0002 00BF     		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 2469              		.align	2
ARM GAS  /tmp/ccOKALQf.s 			page 75


 2470              		.global	HAL_RCC_NMI_IRQHandler
 2471              		.thumb
 2472              		.thumb_func
 2474              	HAL_RCC_NMI_IRQHandler:
 2475              	.LFB136:
1133:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
 2476              		.loc 1 1133 0
 2477              		.cfi_startproc
 2478              		@ args = 0, pretend = 0, frame = 0
 2479              		@ frame_needed = 0, uses_anonymous_args = 0
1133:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
 2480              		.loc 1 1133 0
 2481 0000 08B5     		push	{r3, lr}
 2482              	.LCFI9:
 2483              		.cfi_def_cfa_offset 8
 2484              		.cfi_offset 3, -8
 2485              		.cfi_offset 14, -4
1135:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2486              		.loc 1 1135 0
 2487 0002 054B     		ldr	r3, .L182
 2488 0004 9B68     		ldr	r3, [r3, #8]
 2489 0006 13F0800F 		tst	r3, #128
 2490 000a 04D0     		beq	.L179
1138:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2491              		.loc 1 1138 0
 2492 000c FFF7FEFF 		bl	HAL_RCC_CSSCallback
 2493              	.LVL228:
1141:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2494              		.loc 1 1141 0
 2495 0010 8022     		movs	r2, #128
 2496 0012 024B     		ldr	r3, .L182+4
 2497 0014 1A70     		strb	r2, [r3]
 2498              	.L179:
 2499 0016 08BD     		pop	{r3, pc}
 2500              	.L183:
 2501              		.align	2
 2502              	.L182:
 2503 0018 00100240 		.word	1073876992
 2504 001c 0A100240 		.word	1073877002
 2505              		.cfi_endproc
 2506              	.LFE136:
 2508              		.global	aPredivFactorTable
 2509              		.global	aPLLMULFactorTable
 2510              		.section	.rodata.aPredivFactorTable,"a",%progbits
 2511              		.align	2
 2512              		.set	.LANCHOR1,. + 0
 2515              	aPredivFactorTable:
 2516 0000 01       		.byte	1
 2517 0001 02       		.byte	2
 2518 0002 03       		.byte	3
 2519 0003 04       		.byte	4
 2520 0004 05       		.byte	5
 2521 0005 06       		.byte	6
 2522 0006 07       		.byte	7
 2523 0007 08       		.byte	8
 2524 0008 09       		.byte	9
 2525 0009 0A       		.byte	10
ARM GAS  /tmp/ccOKALQf.s 			page 76


 2526 000a 0B       		.byte	11
 2527 000b 0C       		.byte	12
 2528 000c 0D       		.byte	13
 2529 000d 0E       		.byte	14
 2530 000e 0F       		.byte	15
 2531 000f 10       		.byte	16
 2532              		.section	.rodata.aPLLMULFactorTable,"a",%progbits
 2533              		.align	2
 2534              		.set	.LANCHOR0,. + 0
 2537              	aPLLMULFactorTable:
 2538 0000 02       		.byte	2
 2539 0001 03       		.byte	3
 2540 0002 04       		.byte	4
 2541 0003 05       		.byte	5
 2542 0004 06       		.byte	6
 2543 0005 07       		.byte	7
 2544 0006 08       		.byte	8
 2545 0007 09       		.byte	9
 2546 0008 0A       		.byte	10
 2547 0009 0B       		.byte	11
 2548 000a 0C       		.byte	12
 2549 000b 0D       		.byte	13
 2550 000c 0E       		.byte	14
 2551 000d 0F       		.byte	15
 2552 000e 10       		.byte	16
 2553 000f 10       		.byte	16
 2554              		.text
 2555              	.Letext0:
 2556              		.file 3 "/usr/include/newlib/machine/_default_types.h"
 2557              		.file 4 "/usr/include/newlib/sys/_stdint.h"
 2558              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303x8.h"
 2559              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h"
 2560              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 2561              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 2562              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 2563              		.file 10 "Drivers/CMSIS/Include/core_cm4.h"
 2564              		.file 11 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 2565              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
ARM GAS  /tmp/ccOKALQf.s 			page 77


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3xx_hal_rcc.c
     /tmp/ccOKALQf.s:22     .text.HAL_RCC_DeInit:0000000000000000 $t
     /tmp/ccOKALQf.s:27     .text.HAL_RCC_DeInit:0000000000000000 HAL_RCC_DeInit
     /tmp/ccOKALQf.s:71     .text.HAL_RCC_DeInit:0000000000000038 $d
     /tmp/ccOKALQf.s:79     .text.HAL_RCC_OscConfig:0000000000000000 $t
     /tmp/ccOKALQf.s:84     .text.HAL_RCC_OscConfig:0000000000000000 HAL_RCC_OscConfig
     /tmp/ccOKALQf.s:746    .text.HAL_RCC_OscConfig:00000000000002ec $d
     /tmp/ccOKALQf.s:751    .text.HAL_RCC_OscConfig:00000000000002f4 $t
     /tmp/ccOKALQf.s:1450   .text.HAL_RCC_OscConfig:0000000000000608 $d
     /tmp/ccOKALQf.s:1455   .text.HAL_RCC_OscConfig:0000000000000610 $t
     /tmp/ccOKALQf.s:1477   .text.HAL_RCC_MCOConfig:0000000000000000 $t
     /tmp/ccOKALQf.s:1482   .text.HAL_RCC_MCOConfig:0000000000000000 HAL_RCC_MCOConfig
     /tmp/ccOKALQf.s:1549   .text.HAL_RCC_MCOConfig:000000000000004c $d
     /tmp/ccOKALQf.s:1554   .text.HAL_RCC_EnableCSS:0000000000000000 $t
     /tmp/ccOKALQf.s:1559   .text.HAL_RCC_EnableCSS:0000000000000000 HAL_RCC_EnableCSS
     /tmp/ccOKALQf.s:1592   .text.HAL_RCC_DisableCSS:0000000000000000 $t
     /tmp/ccOKALQf.s:1597   .text.HAL_RCC_DisableCSS:0000000000000000 HAL_RCC_DisableCSS
     /tmp/ccOKALQf.s:1630   .text.HAL_RCC_GetSysClockFreq:0000000000000000 $t
     /tmp/ccOKALQf.s:1635   .text.HAL_RCC_GetSysClockFreq:0000000000000000 HAL_RCC_GetSysClockFreq
     /tmp/ccOKALQf.s:1726   .text.HAL_RCC_GetSysClockFreq:000000000000005c $d
     /tmp/ccOKALQf.s:1735   .text.HAL_RCC_ClockConfig:0000000000000000 $t
     /tmp/ccOKALQf.s:1740   .text.HAL_RCC_ClockConfig:0000000000000000 HAL_RCC_ClockConfig
     /tmp/ccOKALQf.s:2116   .text.HAL_RCC_ClockConfig:00000000000001d4 $d
     /tmp/ccOKALQf.s:2124   .text.HAL_RCC_GetHCLKFreq:0000000000000000 $t
     /tmp/ccOKALQf.s:2129   .text.HAL_RCC_GetHCLKFreq:0000000000000000 HAL_RCC_GetHCLKFreq
     /tmp/ccOKALQf.s:2143   .text.HAL_RCC_GetHCLKFreq:0000000000000008 $d
     /tmp/ccOKALQf.s:2148   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 $t
     /tmp/ccOKALQf.s:2153   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 HAL_RCC_GetPCLK1Freq
     /tmp/ccOKALQf.s:2195   .text.HAL_RCC_GetPCLK1Freq:0000000000000028 $d
     /tmp/ccOKALQf.s:2201   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 $t
     /tmp/ccOKALQf.s:2206   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 HAL_RCC_GetPCLK2Freq
     /tmp/ccOKALQf.s:2248   .text.HAL_RCC_GetPCLK2Freq:0000000000000028 $d
     /tmp/ccOKALQf.s:2254   .text.HAL_RCC_GetOscConfig:0000000000000000 $t
     /tmp/ccOKALQf.s:2259   .text.HAL_RCC_GetOscConfig:0000000000000000 HAL_RCC_GetOscConfig
     /tmp/ccOKALQf.s:2398   .text.HAL_RCC_GetOscConfig:00000000000000c0 $d
     /tmp/ccOKALQf.s:2403   .text.HAL_RCC_GetClockConfig:0000000000000000 $t
     /tmp/ccOKALQf.s:2408   .text.HAL_RCC_GetClockConfig:0000000000000000 HAL_RCC_GetClockConfig
     /tmp/ccOKALQf.s:2446   .text.HAL_RCC_GetClockConfig:0000000000000034 $d
     /tmp/ccOKALQf.s:2452   .text.HAL_RCC_CSSCallback:0000000000000000 $t
     /tmp/ccOKALQf.s:2457   .text.HAL_RCC_CSSCallback:0000000000000000 HAL_RCC_CSSCallback
     /tmp/ccOKALQf.s:2469   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 $t
     /tmp/ccOKALQf.s:2474   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 HAL_RCC_NMI_IRQHandler
     /tmp/ccOKALQf.s:2503   .text.HAL_RCC_NMI_IRQHandler:0000000000000018 $d
     /tmp/ccOKALQf.s:2515   .rodata.aPredivFactorTable:0000000000000000 aPredivFactorTable
     /tmp/ccOKALQf.s:2537   .rodata.aPLLMULFactorTable:0000000000000000 aPLLMULFactorTable
     /tmp/ccOKALQf.s:2511   .rodata.aPredivFactorTable:0000000000000000 $d
     /tmp/ccOKALQf.s:2533   .rodata.aPLLMULFactorTable:0000000000000000 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
SystemCoreClock
HAL_GetTick
HAL_GPIO_Init
HAL_InitTick
AHBPrescTable
APBPrescTable
ARM GAS  /tmp/ccOKALQf.s 			page 78


