// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="dv_calc_mb_coordinates,hls_ip_2019_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160t-fbg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.451500,HLS_SYN_LAT=196,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=8,HLS_SYN_FF=4990,HLS_SYN_LUT=6114,HLS_VERSION=2019_1}" *)

module dv_calc_mb_coordinates (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        d_width,
        d_difseg_size,
        d_pix_fmt,
        chan,
        seq,
        slot,
        tbl_address0,
        tbl_ce0,
        tbl_we0,
        tbl_d0
);

parameter    ap_ST_fsm_state1 = 243'd1;
parameter    ap_ST_fsm_state2 = 243'd2;
parameter    ap_ST_fsm_state3 = 243'd4;
parameter    ap_ST_fsm_state4 = 243'd8;
parameter    ap_ST_fsm_state5 = 243'd16;
parameter    ap_ST_fsm_state6 = 243'd32;
parameter    ap_ST_fsm_state7 = 243'd64;
parameter    ap_ST_fsm_state8 = 243'd128;
parameter    ap_ST_fsm_state9 = 243'd256;
parameter    ap_ST_fsm_state10 = 243'd512;
parameter    ap_ST_fsm_state11 = 243'd1024;
parameter    ap_ST_fsm_state12 = 243'd2048;
parameter    ap_ST_fsm_state13 = 243'd4096;
parameter    ap_ST_fsm_state14 = 243'd8192;
parameter    ap_ST_fsm_state15 = 243'd16384;
parameter    ap_ST_fsm_state16 = 243'd32768;
parameter    ap_ST_fsm_state17 = 243'd65536;
parameter    ap_ST_fsm_state18 = 243'd131072;
parameter    ap_ST_fsm_state19 = 243'd262144;
parameter    ap_ST_fsm_state20 = 243'd524288;
parameter    ap_ST_fsm_state21 = 243'd1048576;
parameter    ap_ST_fsm_state22 = 243'd2097152;
parameter    ap_ST_fsm_state23 = 243'd4194304;
parameter    ap_ST_fsm_state24 = 243'd8388608;
parameter    ap_ST_fsm_state25 = 243'd16777216;
parameter    ap_ST_fsm_state26 = 243'd33554432;
parameter    ap_ST_fsm_state27 = 243'd67108864;
parameter    ap_ST_fsm_state28 = 243'd134217728;
parameter    ap_ST_fsm_state29 = 243'd268435456;
parameter    ap_ST_fsm_state30 = 243'd536870912;
parameter    ap_ST_fsm_state31 = 243'd1073741824;
parameter    ap_ST_fsm_state32 = 243'd2147483648;
parameter    ap_ST_fsm_state33 = 243'd4294967296;
parameter    ap_ST_fsm_state34 = 243'd8589934592;
parameter    ap_ST_fsm_state35 = 243'd17179869184;
parameter    ap_ST_fsm_state36 = 243'd34359738368;
parameter    ap_ST_fsm_state37 = 243'd68719476736;
parameter    ap_ST_fsm_state38 = 243'd137438953472;
parameter    ap_ST_fsm_state39 = 243'd274877906944;
parameter    ap_ST_fsm_state40 = 243'd549755813888;
parameter    ap_ST_fsm_state41 = 243'd1099511627776;
parameter    ap_ST_fsm_state42 = 243'd2199023255552;
parameter    ap_ST_fsm_state43 = 243'd4398046511104;
parameter    ap_ST_fsm_state44 = 243'd8796093022208;
parameter    ap_ST_fsm_state45 = 243'd17592186044416;
parameter    ap_ST_fsm_state46 = 243'd35184372088832;
parameter    ap_ST_fsm_state47 = 243'd70368744177664;
parameter    ap_ST_fsm_state48 = 243'd140737488355328;
parameter    ap_ST_fsm_state49 = 243'd281474976710656;
parameter    ap_ST_fsm_state50 = 243'd562949953421312;
parameter    ap_ST_fsm_state51 = 243'd1125899906842624;
parameter    ap_ST_fsm_state52 = 243'd2251799813685248;
parameter    ap_ST_fsm_state53 = 243'd4503599627370496;
parameter    ap_ST_fsm_state54 = 243'd9007199254740992;
parameter    ap_ST_fsm_state55 = 243'd18014398509481984;
parameter    ap_ST_fsm_state56 = 243'd36028797018963968;
parameter    ap_ST_fsm_state57 = 243'd72057594037927936;
parameter    ap_ST_fsm_state58 = 243'd144115188075855872;
parameter    ap_ST_fsm_state59 = 243'd288230376151711744;
parameter    ap_ST_fsm_state60 = 243'd576460752303423488;
parameter    ap_ST_fsm_state61 = 243'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 243'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 243'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 243'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 243'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 243'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 243'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 243'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 243'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 243'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 243'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 243'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 243'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 243'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 243'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 243'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 243'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 243'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 243'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 243'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 243'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 243'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 243'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 243'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 243'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 243'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 243'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 243'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 243'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 243'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 243'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 243'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 243'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 243'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 243'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 243'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 243'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 243'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 243'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 243'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 243'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 243'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 243'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 243'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 243'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 243'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state107 = 243'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state108 = 243'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state109 = 243'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state110 = 243'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state111 = 243'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state112 = 243'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state113 = 243'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state114 = 243'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state115 = 243'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state116 = 243'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state117 = 243'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state118 = 243'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state119 = 243'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state120 = 243'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state121 = 243'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state122 = 243'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_state123 = 243'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state124 = 243'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_state125 = 243'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_state126 = 243'd42535295865117307932921825928971026432;
parameter    ap_ST_fsm_state127 = 243'd85070591730234615865843651857942052864;
parameter    ap_ST_fsm_state128 = 243'd170141183460469231731687303715884105728;
parameter    ap_ST_fsm_state129 = 243'd340282366920938463463374607431768211456;
parameter    ap_ST_fsm_state130 = 243'd680564733841876926926749214863536422912;
parameter    ap_ST_fsm_state131 = 243'd1361129467683753853853498429727072845824;
parameter    ap_ST_fsm_state132 = 243'd2722258935367507707706996859454145691648;
parameter    ap_ST_fsm_state133 = 243'd5444517870735015415413993718908291383296;
parameter    ap_ST_fsm_state134 = 243'd10889035741470030830827987437816582766592;
parameter    ap_ST_fsm_state135 = 243'd21778071482940061661655974875633165533184;
parameter    ap_ST_fsm_state136 = 243'd43556142965880123323311949751266331066368;
parameter    ap_ST_fsm_state137 = 243'd87112285931760246646623899502532662132736;
parameter    ap_ST_fsm_state138 = 243'd174224571863520493293247799005065324265472;
parameter    ap_ST_fsm_state139 = 243'd348449143727040986586495598010130648530944;
parameter    ap_ST_fsm_state140 = 243'd696898287454081973172991196020261297061888;
parameter    ap_ST_fsm_state141 = 243'd1393796574908163946345982392040522594123776;
parameter    ap_ST_fsm_state142 = 243'd2787593149816327892691964784081045188247552;
parameter    ap_ST_fsm_state143 = 243'd5575186299632655785383929568162090376495104;
parameter    ap_ST_fsm_state144 = 243'd11150372599265311570767859136324180752990208;
parameter    ap_ST_fsm_state145 = 243'd22300745198530623141535718272648361505980416;
parameter    ap_ST_fsm_state146 = 243'd44601490397061246283071436545296723011960832;
parameter    ap_ST_fsm_state147 = 243'd89202980794122492566142873090593446023921664;
parameter    ap_ST_fsm_state148 = 243'd178405961588244985132285746181186892047843328;
parameter    ap_ST_fsm_state149 = 243'd356811923176489970264571492362373784095686656;
parameter    ap_ST_fsm_state150 = 243'd713623846352979940529142984724747568191373312;
parameter    ap_ST_fsm_state151 = 243'd1427247692705959881058285969449495136382746624;
parameter    ap_ST_fsm_state152 = 243'd2854495385411919762116571938898990272765493248;
parameter    ap_ST_fsm_state153 = 243'd5708990770823839524233143877797980545530986496;
parameter    ap_ST_fsm_state154 = 243'd11417981541647679048466287755595961091061972992;
parameter    ap_ST_fsm_state155 = 243'd22835963083295358096932575511191922182123945984;
parameter    ap_ST_fsm_state156 = 243'd45671926166590716193865151022383844364247891968;
parameter    ap_ST_fsm_state157 = 243'd91343852333181432387730302044767688728495783936;
parameter    ap_ST_fsm_state158 = 243'd182687704666362864775460604089535377456991567872;
parameter    ap_ST_fsm_state159 = 243'd365375409332725729550921208179070754913983135744;
parameter    ap_ST_fsm_state160 = 243'd730750818665451459101842416358141509827966271488;
parameter    ap_ST_fsm_state161 = 243'd1461501637330902918203684832716283019655932542976;
parameter    ap_ST_fsm_state162 = 243'd2923003274661805836407369665432566039311865085952;
parameter    ap_ST_fsm_state163 = 243'd5846006549323611672814739330865132078623730171904;
parameter    ap_ST_fsm_state164 = 243'd11692013098647223345629478661730264157247460343808;
parameter    ap_ST_fsm_state165 = 243'd23384026197294446691258957323460528314494920687616;
parameter    ap_ST_fsm_state166 = 243'd46768052394588893382517914646921056628989841375232;
parameter    ap_ST_fsm_state167 = 243'd93536104789177786765035829293842113257979682750464;
parameter    ap_ST_fsm_state168 = 243'd187072209578355573530071658587684226515959365500928;
parameter    ap_ST_fsm_state169 = 243'd374144419156711147060143317175368453031918731001856;
parameter    ap_ST_fsm_state170 = 243'd748288838313422294120286634350736906063837462003712;
parameter    ap_ST_fsm_state171 = 243'd1496577676626844588240573268701473812127674924007424;
parameter    ap_ST_fsm_state172 = 243'd2993155353253689176481146537402947624255349848014848;
parameter    ap_ST_fsm_state173 = 243'd5986310706507378352962293074805895248510699696029696;
parameter    ap_ST_fsm_state174 = 243'd11972621413014756705924586149611790497021399392059392;
parameter    ap_ST_fsm_state175 = 243'd23945242826029513411849172299223580994042798784118784;
parameter    ap_ST_fsm_state176 = 243'd47890485652059026823698344598447161988085597568237568;
parameter    ap_ST_fsm_state177 = 243'd95780971304118053647396689196894323976171195136475136;
parameter    ap_ST_fsm_state178 = 243'd191561942608236107294793378393788647952342390272950272;
parameter    ap_ST_fsm_state179 = 243'd383123885216472214589586756787577295904684780545900544;
parameter    ap_ST_fsm_state180 = 243'd766247770432944429179173513575154591809369561091801088;
parameter    ap_ST_fsm_state181 = 243'd1532495540865888858358347027150309183618739122183602176;
parameter    ap_ST_fsm_state182 = 243'd3064991081731777716716694054300618367237478244367204352;
parameter    ap_ST_fsm_state183 = 243'd6129982163463555433433388108601236734474956488734408704;
parameter    ap_ST_fsm_state184 = 243'd12259964326927110866866776217202473468949912977468817408;
parameter    ap_ST_fsm_state185 = 243'd24519928653854221733733552434404946937899825954937634816;
parameter    ap_ST_fsm_state186 = 243'd49039857307708443467467104868809893875799651909875269632;
parameter    ap_ST_fsm_state187 = 243'd98079714615416886934934209737619787751599303819750539264;
parameter    ap_ST_fsm_state188 = 243'd196159429230833773869868419475239575503198607639501078528;
parameter    ap_ST_fsm_state189 = 243'd392318858461667547739736838950479151006397215279002157056;
parameter    ap_ST_fsm_state190 = 243'd784637716923335095479473677900958302012794430558004314112;
parameter    ap_ST_fsm_state191 = 243'd1569275433846670190958947355801916604025588861116008628224;
parameter    ap_ST_fsm_state192 = 243'd3138550867693340381917894711603833208051177722232017256448;
parameter    ap_ST_fsm_state193 = 243'd6277101735386680763835789423207666416102355444464034512896;
parameter    ap_ST_fsm_state194 = 243'd12554203470773361527671578846415332832204710888928069025792;
parameter    ap_ST_fsm_state195 = 243'd25108406941546723055343157692830665664409421777856138051584;
parameter    ap_ST_fsm_state196 = 243'd50216813883093446110686315385661331328818843555712276103168;
parameter    ap_ST_fsm_state197 = 243'd100433627766186892221372630771322662657637687111424552206336;
parameter    ap_ST_fsm_state198 = 243'd200867255532373784442745261542645325315275374222849104412672;
parameter    ap_ST_fsm_state199 = 243'd401734511064747568885490523085290650630550748445698208825344;
parameter    ap_ST_fsm_state200 = 243'd803469022129495137770981046170581301261101496891396417650688;
parameter    ap_ST_fsm_state201 = 243'd1606938044258990275541962092341162602522202993782792835301376;
parameter    ap_ST_fsm_state202 = 243'd3213876088517980551083924184682325205044405987565585670602752;
parameter    ap_ST_fsm_state203 = 243'd6427752177035961102167848369364650410088811975131171341205504;
parameter    ap_ST_fsm_state204 = 243'd12855504354071922204335696738729300820177623950262342682411008;
parameter    ap_ST_fsm_state205 = 243'd25711008708143844408671393477458601640355247900524685364822016;
parameter    ap_ST_fsm_state206 = 243'd51422017416287688817342786954917203280710495801049370729644032;
parameter    ap_ST_fsm_state207 = 243'd102844034832575377634685573909834406561420991602098741459288064;
parameter    ap_ST_fsm_state208 = 243'd205688069665150755269371147819668813122841983204197482918576128;
parameter    ap_ST_fsm_state209 = 243'd411376139330301510538742295639337626245683966408394965837152256;
parameter    ap_ST_fsm_state210 = 243'd822752278660603021077484591278675252491367932816789931674304512;
parameter    ap_ST_fsm_state211 = 243'd1645504557321206042154969182557350504982735865633579863348609024;
parameter    ap_ST_fsm_state212 = 243'd3291009114642412084309938365114701009965471731267159726697218048;
parameter    ap_ST_fsm_state213 = 243'd6582018229284824168619876730229402019930943462534319453394436096;
parameter    ap_ST_fsm_state214 = 243'd13164036458569648337239753460458804039861886925068638906788872192;
parameter    ap_ST_fsm_state215 = 243'd26328072917139296674479506920917608079723773850137277813577744384;
parameter    ap_ST_fsm_state216 = 243'd52656145834278593348959013841835216159447547700274555627155488768;
parameter    ap_ST_fsm_state217 = 243'd105312291668557186697918027683670432318895095400549111254310977536;
parameter    ap_ST_fsm_state218 = 243'd210624583337114373395836055367340864637790190801098222508621955072;
parameter    ap_ST_fsm_state219 = 243'd421249166674228746791672110734681729275580381602196445017243910144;
parameter    ap_ST_fsm_state220 = 243'd842498333348457493583344221469363458551160763204392890034487820288;
parameter    ap_ST_fsm_state221 = 243'd1684996666696914987166688442938726917102321526408785780068975640576;
parameter    ap_ST_fsm_state222 = 243'd3369993333393829974333376885877453834204643052817571560137951281152;
parameter    ap_ST_fsm_state223 = 243'd6739986666787659948666753771754907668409286105635143120275902562304;
parameter    ap_ST_fsm_state224 = 243'd13479973333575319897333507543509815336818572211270286240551805124608;
parameter    ap_ST_fsm_state225 = 243'd26959946667150639794667015087019630673637144422540572481103610249216;
parameter    ap_ST_fsm_state226 = 243'd53919893334301279589334030174039261347274288845081144962207220498432;
parameter    ap_ST_fsm_state227 = 243'd107839786668602559178668060348078522694548577690162289924414440996864;
parameter    ap_ST_fsm_state228 = 243'd215679573337205118357336120696157045389097155380324579848828881993728;
parameter    ap_ST_fsm_state229 = 243'd431359146674410236714672241392314090778194310760649159697657763987456;
parameter    ap_ST_fsm_state230 = 243'd862718293348820473429344482784628181556388621521298319395315527974912;
parameter    ap_ST_fsm_state231 = 243'd1725436586697640946858688965569256363112777243042596638790631055949824;
parameter    ap_ST_fsm_state232 = 243'd3450873173395281893717377931138512726225554486085193277581262111899648;
parameter    ap_ST_fsm_state233 = 243'd6901746346790563787434755862277025452451108972170386555162524223799296;
parameter    ap_ST_fsm_state234 = 243'd13803492693581127574869511724554050904902217944340773110325048447598592;
parameter    ap_ST_fsm_state235 = 243'd27606985387162255149739023449108101809804435888681546220650096895197184;
parameter    ap_ST_fsm_state236 = 243'd55213970774324510299478046898216203619608871777363092441300193790394368;
parameter    ap_ST_fsm_state237 = 243'd110427941548649020598956093796432407239217743554726184882600387580788736;
parameter    ap_ST_fsm_state238 = 243'd220855883097298041197912187592864814478435487109452369765200775161577472;
parameter    ap_ST_fsm_state239 = 243'd441711766194596082395824375185729628956870974218904739530401550323154944;
parameter    ap_ST_fsm_state240 = 243'd883423532389192164791648750371459257913741948437809479060803100646309888;
parameter    ap_ST_fsm_state241 = 243'd1766847064778384329583297500742918515827483896875618958121606201292619776;
parameter    ap_ST_fsm_state242 = 243'd3533694129556768659166595001485837031654967793751237916243212402585239552;
parameter    ap_ST_fsm_state243 = 243'd7067388259113537318333190002971674063309935587502475832486424805170479104;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] d_width;
input  [31:0] d_difseg_size;
input  [31:0] d_pix_fmt;
input  [31:0] chan;
input  [31:0] seq;
input  [31:0] slot;
output  [9:0] tbl_address0;
output   tbl_ce0;
output   tbl_we0;
output  [31:0] tbl_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] tbl_address0;
reg tbl_ce0;
reg tbl_we0;
reg[31:0] tbl_d0;

(* fsm_encoding = "none" *) reg   [242:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [4:0] serpent1_address0;
reg    serpent1_ce0;
wire   [1:0] serpent1_q0;
reg   [2:0] off_address0;
reg    off_ce0;
wire   [3:0] off_q0;
reg   [2:0] shuf1_address0;
reg    shuf1_ce0;
wire   [6:0] shuf1_q0;
wire   [5:0] remap_0_address0;
reg    remap_0_ce0;
wire   [6:0] remap_0_q0;
wire   [5:0] remap_1_address0;
reg    remap_1_ce0;
wire   [6:0] remap_1_q0;
wire   [2:0] shuf2_address0;
reg    shuf2_ce0;
wire   [5:0] shuf2_q0;
wire   [3:0] l_start_address0;
reg    l_start_ce0;
wire   [5:0] l_start_q0;
reg   [2:0] shuf3_address0;
reg    shuf3_ce0;
wire   [5:0] shuf3_q0;
wire   [2:0] l_start_shuffled_address0;
reg    l_start_shuffled_ce0;
wire   [4:0] l_start_shuffled_q0;
wire   [4:0] serpent2_address0;
reg    serpent2_ce0;
wire   [2:0] serpent2_q0;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state86;
reg   [31:0] d_pix_fmt_read_reg_2301;
wire   [0:0] trunc_ln69_fu_540_p1;
reg   [0:0] trunc_ln69_reg_2055;
wire  signed [31:0] add_ln75_fu_562_p2;
reg  signed [31:0] add_ln75_reg_2061;
reg   [0:0] tmp_6_reg_2066;
reg   [30:0] trunc_ln81_1_reg_2072;
reg  signed [22:0] trunc_ln96_1_reg_2077;
wire   [31:0] mul_ln55_fu_596_p2;
reg   [31:0] mul_ln55_reg_2083;
wire    ap_CS_fsm_state2;
wire   [31:0] mul_ln75_fu_601_p2;
reg   [31:0] mul_ln75_reg_2088;
wire    ap_CS_fsm_state3;
wire   [31:0] mul_ln55_1_fu_610_p2;
reg   [31:0] mul_ln55_1_reg_2102;
wire  signed [31:0] blk_1_fu_616_p2;
reg  signed [31:0] blk_1_reg_2107;
wire   [64:0] mul_ln78_fu_625_p2;
reg   [64:0] mul_ln78_reg_2112;
reg   [0:0] tmp_9_reg_2117;
reg   [29:0] tmp_11_reg_2123;
reg   [0:0] tmp_15_reg_2129;
wire  signed [31:0] blk_fu_657_p2;
reg  signed [31:0] blk_reg_2135;
wire    ap_CS_fsm_state4;
wire   [64:0] mul_ln67_fu_665_p2;
reg   [64:0] mul_ln67_reg_2140;
reg   [0:0] tmp_reg_2145;
reg   [28:0] tmp_2_reg_2151;
wire    ap_CS_fsm_state5;
wire  signed [5:0] trunc_ln67_fu_767_p1;
reg  signed [5:0] trunc_ln67_reg_2167;
wire    ap_CS_fsm_state37;
reg   [0:0] tmp_3_reg_2173;
wire  signed [5:0] trunc_ln78_fu_785_p1;
reg  signed [5:0] trunc_ln78_reg_2179;
reg   [0:0] tmp_12_reg_2186;
wire   [64:0] mul_ln77_fu_806_p2;
reg   [64:0] mul_ln77_reg_2192;
wire    ap_CS_fsm_state45;
reg   [29:0] tmp_8_reg_2197;
wire   [64:0] mul_ln102_fu_825_p2;
reg   [64:0] mul_ln102_reg_2202;
reg   [30:0] tmp_17_reg_2207;
wire   [0:0] and_ln57_fu_855_p2;
reg   [0:0] and_ln57_reg_2218;
wire    ap_CS_fsm_state46;
wire  signed [6:0] sext_ln70_fu_940_p1;
reg  signed [6:0] sext_ln70_reg_2222;
wire   [31:0] add_ln77_1_fu_997_p2;
reg   [31:0] add_ln77_1_reg_2227;
wire  signed [6:0] sext_ln81_1_fu_1070_p1;
reg  signed [6:0] sext_ln81_1_reg_2233;
wire   [6:0] select_ln95_fu_1104_p3;
reg   [6:0] select_ln95_reg_2238;
wire   [30:0] select_ln102_1_fu_1111_p3;
reg   [30:0] select_ln102_1_reg_2243;
wire   [23:0] zext_ln103_fu_1117_p1;
reg   [23:0] zext_ln103_reg_2249;
wire   [22:0] zext_ln109_fu_1121_p1;
reg   [22:0] zext_ln109_reg_2254;
wire   [31:0] add_ln66_fu_1125_p2;
reg   [31:0] add_ln66_reg_2259;
wire  signed [7:0] sext_ln69_fu_1136_p1;
reg  signed [7:0] sext_ln69_reg_2264;
wire  signed [7:0] sext_ln80_fu_1146_p1;
reg  signed [7:0] sext_ln80_reg_2269;
wire   [31:0] add_ln81_1_fu_1150_p2;
reg   [31:0] add_ln81_1_reg_2274;
wire  signed [22:0] mul_ln96_fu_2032_p2;
reg  signed [22:0] mul_ln96_reg_2279;
wire   [2:0] m_fu_1162_p2;
reg   [2:0] m_reg_2287;
wire    ap_CS_fsm_state47;
wire   [31:0] d_width_read_read_fu_230_p2;
reg   [31:0] d_width_read_reg_2292;
wire   [0:0] icmp_ln52_fu_1156_p2;
wire   [7:0] add_ln53_fu_1168_p2;
reg   [7:0] add_ln53_reg_2296;
wire   [31:0] d_pix_fmt_read_read_fu_236_p2;
wire   [63:0] zext_ln114_fu_1174_p1;
reg   [63:0] zext_ln114_reg_2305;
wire   [63:0] zext_ln108_fu_1179_p1;
reg   [63:0] zext_ln108_reg_2316;
wire   [63:0] zext_ln102_fu_1184_p1;
reg   [63:0] zext_ln102_reg_2327;
wire   [63:0] zext_ln92_fu_1189_p1;
reg   [63:0] zext_ln92_reg_2338;
wire   [63:0] zext_ln77_fu_1194_p1;
reg   [63:0] zext_ln77_reg_2349;
wire   [31:0] x_3_fu_1209_p2;
wire   [31:0] x_6_fu_1226_p2;
wire   [0:0] icmp_ln59_fu_1214_p2;
wire  signed [31:0] k_3_fu_1273_p2;
reg  signed [31:0] k_3_reg_2388;
wire    ap_CS_fsm_state82;
reg   [0:0] tmp_24_reg_2393;
wire   [31:0] grp_fu_1241_p2;
reg   [31:0] i_3_reg_2404;
wire    ap_CS_fsm_state83;
wire   [64:0] mul_ln117_fu_1294_p2;
reg   [64:0] mul_ln117_reg_2415;
reg   [29:0] tmp_26_reg_2420;
reg   [2:0] serpent2_load_reg_2426;
wire   [31:0] or_ln121_fu_1434_p2;
reg   [31:0] or_ln121_reg_2431;
wire    ap_CS_fsm_state84;
wire    ap_CS_fsm_state120;
wire   [31:0] or_ln111_fu_1516_p2;
reg   [31:0] or_ln111_reg_2456;
wire    ap_CS_fsm_state121;
wire   [31:0] or_ln105_fu_1579_p2;
reg   [31:0] or_ln105_reg_2461;
wire    ap_CS_fsm_state123;
wire  signed [5:0] k_1_fu_1612_p2;
reg  signed [5:0] k_1_reg_2471;
wire    ap_CS_fsm_state158;
reg   [0:0] tmp_18_reg_2482;
reg   [5:0] l_start_load_reg_2488;
wire    ap_CS_fsm_state159;
wire   [5:0] select_ln96_1_fu_1696_p3;
reg   [5:0] select_ln96_1_reg_2493;
wire   [22:0] add_ln97_1_fu_1714_p2;
reg   [22:0] add_ln97_1_reg_2498;
wire    ap_CS_fsm_state160;
wire    ap_CS_fsm_state166;
wire    ap_CS_fsm_state168;
wire    ap_CS_fsm_state203;
wire  signed [31:0] y_fu_1819_p2;
reg  signed [31:0] y_reg_2518;
wire  signed [7:0] x_fu_1828_p2;
reg  signed [7:0] x_reg_2525;
wire    ap_CS_fsm_state204;
wire    ap_CS_fsm_state206;
wire   [7:0] x_4_fu_1949_p2;
reg   [7:0] x_4_reg_2547;
wire   [22:0] add_ln70_114_fu_1993_p2;
reg   [22:0] add_ln70_114_reg_2552;
wire    ap_CS_fsm_state241;
wire  signed [31:0] sext_ln69_1_fu_1998_p1;
wire    ap_CS_fsm_state242;
wire   [31:0] phitmp1_fu_2008_p2;
reg   [2:0] m_0_reg_487;
wire    ap_CS_fsm_state167;
reg   [7:0] phi_mul_reg_499;
reg   [31:0] x_1_reg_510;
reg   [31:0] phi_ln72_reg_521;
wire  signed [63:0] sext_ln103_fu_841_p1;
wire   [63:0] zext_ln66_fu_1199_p1;
wire  signed [63:0] sext_ln118_fu_1286_p1;
wire    ap_CS_fsm_state85;
wire    ap_CS_fsm_state122;
wire  signed [63:0] sext_ln96_fu_1623_p1;
wire  signed [63:0] sext_ln84_fu_1833_p1;
wire    ap_CS_fsm_state205;
wire   [63:0] zext_ln72_fu_2027_p1;
wire    ap_CS_fsm_state243;
wire   [31:0] or_ln97_fu_1758_p2;
wire   [31:0] or_ln87_fu_1923_p2;
wire   [31:0] or_ln72_fu_2020_p2;
wire  signed [31:0] trunc_ln69_fu_540_p0;
wire  signed [31:0] shl_ln75_fu_544_p0;
wire  signed [31:0] shl_ln75_1_fu_550_p0;
wire  signed [31:0] add_ln75_1_fu_556_p0;
wire   [31:0] shl_ln75_1_fu_550_p2;
wire   [31:0] shl_ln75_fu_544_p2;
wire   [31:0] add_ln75_1_fu_556_p2;
wire  signed [31:0] tmp_6_fu_568_p1;
wire  signed [31:0] trunc_ln81_1_fu_576_p1;
wire  signed [31:0] trunc_ln96_1_fu_586_p1;
wire  signed [31:0] mul_ln55_fu_596_p1;
wire  signed [31:0] add_ln55_fu_606_p0;
wire  signed [31:0] add_ln55_fu_606_p2;
wire  signed [31:0] blk_1_fu_616_p0;
wire  signed [31:0] mul_ln78_fu_625_p1;
wire  signed [31:0] tmp_15_fu_649_p1;
wire  signed [31:0] blk_fu_657_p0;
wire  signed [31:0] mul_ln67_fu_665_p1;
wire   [64:0] sub_ln78_fu_689_p2;
wire   [29:0] tmp_10_fu_694_p4;
wire   [29:0] select_ln78_fu_704_p3;
wire   [29:0] sub_ln78_1_fu_710_p2;
wire   [29:0] grp_fu_722_p0;
wire   [5:0] grp_fu_722_p1;
wire   [64:0] sub_ln67_fu_728_p2;
wire   [28:0] tmp_1_fu_733_p4;
wire   [28:0] select_ln67_fu_743_p3;
wire   [28:0] sub_ln67_1_fu_749_p2;
wire   [28:0] grp_fu_761_p0;
wire   [5:0] grp_fu_761_p1;
wire   [28:0] grp_fu_761_p2;
wire  signed [5:0] grp_fu_771_p0;
wire   [4:0] grp_fu_771_p1;
wire   [29:0] grp_fu_722_p2;
wire  signed [5:0] grp_fu_789_p0;
wire   [4:0] grp_fu_789_p1;
wire  signed [31:0] sext_ln77_fu_803_p0;
wire  signed [31:0] mul_ln77_fu_806_p1;
wire  signed [31:0] sext_ln102_fu_822_p0;
wire  signed [31:0] mul_ln102_fu_825_p1;
wire  signed [31:0] sext_ln103_fu_841_p0;
wire  signed [31:0] icmp_ln57_fu_845_p0;
wire  signed [31:0] icmp_ln57_1_fu_850_p0;
wire   [0:0] icmp_ln57_fu_845_p2;
wire   [0:0] icmp_ln57_1_fu_850_p2;
wire  signed [31:0] shl_ln66_fu_861_p0;
wire  signed [5:0] mul_ln70_fu_876_p1;
wire   [13:0] mul_ln70_fu_876_p2;
wire   [12:0] trunc_ln70_fu_882_p1;
wire   [12:0] sub_ln70_1_fu_886_p2;
wire   [2:0] tmp_4_fu_892_p4;
wire   [3:0] tmp_5_fu_906_p4;
wire  signed [5:0] sext_ln70_3_fu_902_p1;
wire  signed [5:0] sext_ln70_4_fu_916_p1;
wire   [5:0] select_ln70_fu_920_p3;
wire   [5:0] sub_ln70_2_fu_927_p2;
wire   [5:0] select_ln70_1_fu_933_p3;
wire   [64:0] sub_ln77_fu_944_p2;
wire   [29:0] tmp_7_fu_949_p4;
wire  signed [31:0] sext_ln77_1_fu_959_p1;
wire  signed [31:0] sext_ln77_2_fu_963_p1;
wire   [31:0] select_ln77_fu_966_p3;
wire   [31:0] sub_ln77_1_fu_973_p2;
wire   [31:0] select_ln77_1_fu_979_p3;
wire   [31:0] shl_ln77_fu_986_p2;
wire   [31:0] shl_ln66_fu_861_p2;
wire   [31:0] add_ln77_fu_991_p2;
wire  signed [5:0] mul_ln81_fu_1006_p1;
wire   [13:0] mul_ln81_fu_1006_p2;
wire   [12:0] trunc_ln81_fu_1012_p1;
wire   [12:0] sub_ln81_1_fu_1016_p2;
wire   [2:0] tmp_13_fu_1022_p4;
wire   [3:0] tmp_14_fu_1036_p4;
wire  signed [5:0] sext_ln81_4_fu_1032_p1;
wire  signed [5:0] sext_ln81_5_fu_1046_p1;
wire   [5:0] select_ln81_fu_1050_p3;
wire   [5:0] sub_ln81_2_fu_1057_p2;
wire   [5:0] select_ln81_1_fu_1063_p3;
wire   [64:0] sub_ln102_fu_1077_p2;
wire   [30:0] tmp_16_fu_1082_p4;
wire   [30:0] select_ln102_fu_1092_p3;
wire   [30:0] sub_ln102_1_fu_1098_p2;
wire   [5:0] select_ln69_fu_866_p3;
wire   [5:0] grp_fu_771_p2;
wire   [5:0] add_ln69_fu_1130_p2;
wire   [5:0] grp_fu_789_p2;
wire   [5:0] add_ln80_fu_1140_p2;
wire  signed [31:0] sext_ln81_fu_1074_p1;
wire  signed [31:0] x_3_fu_1209_p0;
wire   [31:0] zext_ln58_fu_1205_p1;
wire   [31:0] shl_ln62_fu_1220_p2;
wire  signed [31:0] add_ln114_fu_1236_p0;
wire   [31:0] zext_ln114_1_fu_1232_p1;
wire   [31:0] grp_fu_1241_p0;
wire   [0:0] icmp_ln115_fu_1247_p2;
wire   [0:0] icmp_ln115_1_fu_1253_p2;
wire   [0:0] or_ln115_fu_1259_p2;
wire  signed [31:0] k_3_fu_1273_p0;
wire   [31:0] select_ln115_fu_1265_p3;
wire  signed [31:0] mul_ln117_fu_1294_p1;
wire   [64:0] sub_ln117_fu_1314_p2;
wire   [29:0] tmp_25_fu_1319_p4;
wire   [29:0] select_ln117_fu_1329_p3;
wire   [29:0] sub_ln117_1_fu_1335_p2;
wire   [29:0] zext_ln117_fu_1310_p1;
wire   [29:0] select_ln117_1_fu_1341_p3;
wire   [31:0] shl_ln118_fu_1356_p2;
wire   [31:0] shl_ln118_1_fu_1361_p2;
wire   [31:0] zext_ln118_fu_1353_p1;
wire   [31:0] sub_ln118_fu_1366_p2;
wire   [29:0] x_5_fu_1347_p2;
wire   [31:0] y_2_fu_1372_p2;
wire   [31:0] sub_ln120_fu_1390_p2;
wire   [31:0] shl_ln120_fu_1384_p2;
wire   [31:0] y_3_fu_1396_p2;
wire   [0:0] icmp_ln119_fu_1378_p2;
wire   [23:0] trunc_ln119_fu_1410_p1;
wire   [23:0] trunc_ln119_1_fu_1414_p1;
wire   [23:0] select_ln119_fu_1418_p3;
wire   [31:0] shl_ln121_1_fu_1426_p3;
wire   [31:0] shl_ln_fu_1402_p3;
wire  signed [31:0] add_ln109_fu_1444_p0;
wire   [31:0] zext_ln109_1_fu_1440_p1;
wire   [31:0] grp_fu_1449_p0;
wire  signed [31:0] add_ln103_fu_1459_p0;
wire   [31:0] zext_ln103_1_fu_1455_p1;
wire   [31:0] grp_fu_1464_p0;
wire   [31:0] grp_fu_1449_p2;
wire   [31:0] shl_ln109_fu_1474_p2;
wire   [31:0] sub_ln109_fu_1480_p2;
wire   [30:0] zext_ln108_1_fu_1470_p1;
wire   [30:0] add_ln111_fu_1490_p2;
wire   [22:0] trunc_ln109_fu_1486_p1;
wire   [22:0] add_ln111_1_fu_1503_p2;
wire   [31:0] shl_ln111_1_fu_1508_p3;
wire   [31:0] shl_ln8_fu_1495_p3;
wire   [31:0] grp_fu_1464_p2;
wire  signed [31:0] add_ln103_1_fu_1532_p0;
wire   [31:0] shl_ln103_fu_1526_p2;
wire   [31:0] add_ln103_1_fu_1532_p2;
wire   [31:0] shl_ln103_1_fu_1537_p2;
wire   [31:0] sub_ln103_fu_1543_p2;
wire   [30:0] zext_ln102_1_fu_1522_p1;
wire   [30:0] add_ln105_fu_1553_p2;
wire   [23:0] trunc_ln103_fu_1549_p1;
wire   [23:0] add_ln105_1_fu_1566_p2;
wire   [31:0] shl_ln105_1_fu_1571_p3;
wire   [31:0] shl_ln6_fu_1558_p3;
wire   [31:0] zext_ln92_1_fu_1585_p1;
wire   [31:0] grp_fu_1594_p0;
wire   [4:0] grp_fu_1594_p1;
wire  signed [31:0] grp_fu_1594_p2;
wire   [0:0] trunc_ln92_fu_1600_p1;
wire   [5:0] select_ln93_fu_1604_p3;
wire   [3:0] grp_fu_1617_p1;
wire  signed [5:0] mul_ln96_1_fu_1639_p1;
wire   [13:0] mul_ln96_1_fu_1639_p2;
wire   [12:0] trunc_ln96_fu_1645_p1;
wire   [12:0] sub_ln96_fu_1649_p2;
wire   [3:0] tmp_19_fu_1655_p4;
wire   [4:0] tmp_20_fu_1669_p4;
wire  signed [5:0] sext_ln96_4_fu_1665_p1;
wire  signed [5:0] sext_ln96_5_fu_1679_p1;
wire   [5:0] select_ln96_fu_1683_p3;
wire   [5:0] sub_ln96_1_fu_1690_p2;
wire   [22:0] zext_ln96_fu_1703_p1;
wire  signed [22:0] sext_ln96_1_fu_1711_p1;
(* use_dsp48 = "no" *) wire   [22:0] add_ln96_fu_1706_p2;
wire   [5:0] grp_fu_1617_p2;
wire  signed [6:0] sext_ln96_2_fu_1724_p1;
wire   [6:0] zext_ln95_fu_1720_p1;
wire   [6:0] add_ln97_2_fu_1728_p2;
wire   [6:0] add_ln97_fu_1734_p2;
wire   [7:0] tmp_21_fu_1739_p3;
wire   [31:0] shl_ln97_1_fu_1751_p3;
wire  signed [31:0] sext_ln97_fu_1747_p1;
wire   [31:0] zext_ln77_1_fu_1765_p1;
wire   [31:0] grp_fu_1774_p0;
wire   [4:0] grp_fu_1774_p1;
wire   [6:0] grp_fu_1774_p2;
wire   [4:0] trunc_ln81_2_fu_1784_p1;
wire   [6:0] shl_ln81_1_fu_1788_p3;
wire   [6:0] trunc_ln77_fu_1780_p1;
wire   [6:0] sub_ln81_fu_1796_p2;
wire   [6:0] add_ln81_fu_1802_p2;
wire   [7:0] tmp_s_fu_1807_p3;
wire  signed [31:0] sext_ln81_3_fu_1815_p1;
wire   [7:0] zext_ln80_fu_1824_p1;
wire   [7:0] add_ln84_fu_1850_p2;
wire   [0:0] icmp_ln84_fu_1859_p2;
wire  signed [8:0] sext_ln84_1_fu_1855_p1;
wire   [8:0] zext_ln84_1_fu_1864_p1;
wire   [8:0] shl_ln84_fu_1868_p2;
wire   [8:0] zext_ln84_fu_1846_p1;
wire   [0:0] icmp_ln83_fu_1841_p2;
wire   [8:0] x_2_fu_1874_p2;
wire  signed [8:0] sext_ln80_1_fu_1838_p1;
wire   [8:0] select_ln83_fu_1880_p3;
wire   [9:0] shl_ln3_fu_1888_p3;
wire   [22:0] zext_ln87_fu_1900_p1;
wire   [22:0] trunc_ln87_fu_1904_p1;
wire   [22:0] select_ln83_1_fu_1907_p3;
wire   [31:0] shl_ln87_1_fu_1915_p3;
wire  signed [31:0] sext_ln87_fu_1896_p1;
wire   [31:0] zext_ln66_1_fu_1930_p1;
wire   [31:0] grp_fu_1939_p0;
wire   [4:0] grp_fu_1939_p1;
wire   [7:0] zext_ln69_fu_1945_p1;
wire   [6:0] grp_fu_1939_p2;
wire   [4:0] trunc_ln70_1_fu_1958_p1;
wire   [6:0] shl_ln4_fu_1962_p3;
wire   [6:0] trunc_ln66_fu_1954_p1;
wire   [6:0] sub_ln70_fu_1970_p2;
wire   [6:0] add_ln70_fu_1976_p2;
wire   [7:0] tmp_22_fu_1981_p3;
wire  signed [22:0] sext_ln70_2_fu_1989_p1;
wire   [31:0] tmp_23_fu_2001_p3;
wire   [31:0] shl_ln72_fu_2014_p2;
wire   [6:0] mul_ln96_fu_2032_p0;
reg    grp_fu_722_ap_start;
wire    grp_fu_722_ap_done;
reg    grp_fu_761_ap_start;
wire    grp_fu_761_ap_done;
reg    grp_fu_771_ap_start;
wire    grp_fu_771_ap_done;
reg    grp_fu_789_ap_start;
wire    grp_fu_789_ap_done;
reg    grp_fu_1241_ap_start;
wire    grp_fu_1241_ap_done;
reg    grp_fu_1449_ap_start;
wire    grp_fu_1449_ap_done;
reg    grp_fu_1464_ap_start;
wire    grp_fu_1464_ap_done;
reg    grp_fu_1594_ap_start;
wire    grp_fu_1594_ap_done;
reg    grp_fu_1617_ap_start;
wire    grp_fu_1617_ap_done;
reg    grp_fu_1774_ap_start;
wire    grp_fu_1774_ap_done;
reg    grp_fu_1939_ap_start;
wire    grp_fu_1939_ap_done;
reg   [242:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 243'd1;
end

dv_calc_mb_coordinates_serpent1 #(
    .DataWidth( 2 ),
    .AddressRange( 27 ),
    .AddressWidth( 5 ))
serpent1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(serpent1_address0),
    .ce0(serpent1_ce0),
    .q0(serpent1_q0)
);

dv_calc_mb_coordinates_off #(
    .DataWidth( 4 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
off_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(off_address0),
    .ce0(off_ce0),
    .q0(off_q0)
);

dv_calc_mb_coordinates_shuf1 #(
    .DataWidth( 7 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
shuf1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shuf1_address0),
    .ce0(shuf1_ce0),
    .q0(shuf1_q0)
);

dv_calc_mb_coordinates_remap_0 #(
    .DataWidth( 7 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
remap_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(remap_0_address0),
    .ce0(remap_0_ce0),
    .q0(remap_0_q0)
);

dv_calc_mb_coordinates_remap_1 #(
    .DataWidth( 7 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
remap_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(remap_1_address0),
    .ce0(remap_1_ce0),
    .q0(remap_1_q0)
);

dv_calc_mb_coordinates_shuf2 #(
    .DataWidth( 6 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
shuf2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shuf2_address0),
    .ce0(shuf2_ce0),
    .q0(shuf2_q0)
);

dv_calc_mb_coordinates_l_start #(
    .DataWidth( 6 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
l_start_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_start_address0),
    .ce0(l_start_ce0),
    .q0(l_start_q0)
);

dv_calc_mb_coordinates_shuf3 #(
    .DataWidth( 6 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
shuf3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shuf3_address0),
    .ce0(shuf3_ce0),
    .q0(shuf3_q0)
);

dv_calc_mb_coordinates_l_start_shuffled #(
    .DataWidth( 5 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
l_start_shuffled_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_start_shuffled_address0),
    .ce0(l_start_shuffled_ce0),
    .q0(l_start_shuffled_q0)
);

dv_calc_mb_coordinates_serpent2 #(
    .DataWidth( 3 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
serpent2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(serpent2_address0),
    .ce0(serpent2_ce0),
    .q0(serpent2_q0)
);

dv_calc_mb_coordinates_srem_30ns_6ns_30_34_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 34 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 30 ))
dv_calc_mb_coordinates_srem_30ns_6ns_30_34_seq_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_722_ap_start),
    .done(grp_fu_722_ap_done),
    .din0(grp_fu_722_p0),
    .din1(grp_fu_722_p1),
    .ce(1'b1),
    .dout(grp_fu_722_p2)
);

dv_calc_mb_coordinates_srem_29ns_6ns_29_33_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 33 ),
    .din0_WIDTH( 29 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 29 ))
dv_calc_mb_coordinates_srem_29ns_6ns_29_33_seq_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_761_ap_start),
    .done(grp_fu_761_ap_done),
    .din0(grp_fu_761_p0),
    .din1(grp_fu_761_p1),
    .ce(1'b1),
    .dout(grp_fu_761_p2)
);

dv_calc_mb_coordinates_srem_6s_5ns_6_10_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 6 ))
dv_calc_mb_coordinates_srem_6s_5ns_6_10_seq_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_771_ap_start),
    .done(grp_fu_771_ap_done),
    .din0(grp_fu_771_p0),
    .din1(grp_fu_771_p1),
    .ce(1'b1),
    .dout(grp_fu_771_p2)
);

dv_calc_mb_coordinates_srem_6s_5ns_6_10_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 6 ))
dv_calc_mb_coordinates_srem_6s_5ns_6_10_seq_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_789_ap_start),
    .done(grp_fu_789_ap_done),
    .din0(grp_fu_789_p0),
    .din1(grp_fu_789_p1),
    .ce(1'b1),
    .dout(grp_fu_789_p2)
);

dv_calc_mb_coordinates_srem_32ns_32ns_32_36_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dv_calc_mb_coordinates_srem_32ns_32ns_32_36_seq_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_1241_ap_start),
    .done(grp_fu_1241_ap_done),
    .din0(grp_fu_1241_p0),
    .din1(d_difseg_size),
    .ce(1'b1),
    .dout(grp_fu_1241_p2)
);

dv_calc_mb_coordinates_srem_32ns_32ns_32_36_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dv_calc_mb_coordinates_srem_32ns_32ns_32_36_seq_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_1449_ap_start),
    .done(grp_fu_1449_ap_done),
    .din0(grp_fu_1449_p0),
    .din1(d_difseg_size),
    .ce(1'b1),
    .dout(grp_fu_1449_p2)
);

dv_calc_mb_coordinates_srem_32ns_32ns_32_36_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dv_calc_mb_coordinates_srem_32ns_32ns_32_36_seq_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_1464_ap_start),
    .done(grp_fu_1464_ap_done),
    .din0(grp_fu_1464_p0),
    .din1(d_difseg_size),
    .ce(1'b1),
    .dout(grp_fu_1464_p2)
);

dv_calc_mb_coordinates_srem_32ns_5ns_32_36_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
dv_calc_mb_coordinates_srem_32ns_5ns_32_36_seq_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_1594_ap_start),
    .done(grp_fu_1594_ap_done),
    .din0(grp_fu_1594_p0),
    .din1(grp_fu_1594_p1),
    .ce(1'b1),
    .dout(grp_fu_1594_p2)
);

dv_calc_mb_coordinates_srem_6s_4ns_6_10_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 6 ))
dv_calc_mb_coordinates_srem_6s_4ns_6_10_seq_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_1617_ap_start),
    .done(grp_fu_1617_ap_done),
    .din0(k_1_fu_1612_p2),
    .din1(grp_fu_1617_p1),
    .ce(1'b1),
    .dout(grp_fu_1617_p2)
);

dv_calc_mb_coordinates_srem_32ns_5ns_7_36_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 7 ))
dv_calc_mb_coordinates_srem_32ns_5ns_7_36_seq_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_1774_ap_start),
    .done(grp_fu_1774_ap_done),
    .din0(grp_fu_1774_p0),
    .din1(grp_fu_1774_p1),
    .ce(1'b1),
    .dout(grp_fu_1774_p2)
);

dv_calc_mb_coordinates_srem_32ns_5ns_7_36_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 7 ))
dv_calc_mb_coordinates_srem_32ns_5ns_7_36_seq_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_1939_ap_start),
    .done(grp_fu_1939_ap_done),
    .din0(grp_fu_1939_p0),
    .din1(grp_fu_1939_p1),
    .ce(1'b1),
    .dout(grp_fu_1939_p2)
);

dv_calc_mb_coordinates_mul_mul_7ns_23s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
dv_calc_mb_coordinates_mul_mul_7ns_23s_23_1_1_U12(
    .din0(mul_ln96_fu_2032_p0),
    .din1(trunc_ln96_1_reg_2077),
    .dout(mul_ln96_fu_2032_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state167)) begin
        m_0_reg_487 <= m_reg_2287;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        m_0_reg_487 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln59_fu_1214_p2 == 1'd1) & (icmp_ln52_fu_1156_p2 == 1'd0) & (d_width_read_read_fu_230_p2 == 32'd1440) & (1'd1 == and_ln57_reg_2218) & (1'b1 == ap_CS_fsm_state47))) begin
                phi_ln72_reg_521[9] <= 1'b0;
        phi_ln72_reg_521[10] <= 1'b0;
        phi_ln72_reg_521[11] <= 1'b0;
        phi_ln72_reg_521[12] <= 1'b0;
        phi_ln72_reg_521[13] <= 1'b0;
        phi_ln72_reg_521[14] <= 1'b0;
        phi_ln72_reg_521[15] <= 1'b0;
        phi_ln72_reg_521[16] <= 1'b0;
        phi_ln72_reg_521[17] <= 1'b0;
        phi_ln72_reg_521[18] <= 1'b0;
        phi_ln72_reg_521[19] <= 1'b0;
        phi_ln72_reg_521[20] <= 1'b0;
        phi_ln72_reg_521[21] <= 1'b0;
        phi_ln72_reg_521[22] <= 1'b0;
        phi_ln72_reg_521[23] <= 1'b0;
        phi_ln72_reg_521[24] <= 1'b0;
        phi_ln72_reg_521[25] <= 1'b0;
        phi_ln72_reg_521[26] <= 1'b0;
        phi_ln72_reg_521[27] <= 1'b0;
        phi_ln72_reg_521[28] <= 1'b0;
        phi_ln72_reg_521[29] <= 1'b0;
        phi_ln72_reg_521[30] <= 1'b0;
        phi_ln72_reg_521[31] <= 1'b0;
    end else if (((icmp_ln59_fu_1214_p2 == 1'd0) & (icmp_ln52_fu_1156_p2 == 1'd0) & (d_width_read_read_fu_230_p2 == 32'd1440) & (1'd1 == and_ln57_reg_2218) & (1'b1 == ap_CS_fsm_state47))) begin
                phi_ln72_reg_521[9] <= 1'b1;
        phi_ln72_reg_521[10] <= 1'b1;
        phi_ln72_reg_521[11] <= 1'b0;
        phi_ln72_reg_521[12] <= 1'b0;
        phi_ln72_reg_521[13] <= 1'b0;
        phi_ln72_reg_521[14] <= 1'b0;
        phi_ln72_reg_521[15] <= 1'b1;
        phi_ln72_reg_521[16] <= 1'b0;
        phi_ln72_reg_521[17] <= 1'b0;
        phi_ln72_reg_521[18] <= 1'b0;
        phi_ln72_reg_521[19] <= 1'b0;
        phi_ln72_reg_521[20] <= 1'b0;
        phi_ln72_reg_521[21] <= 1'b0;
        phi_ln72_reg_521[22] <= 1'b0;
        phi_ln72_reg_521[23] <= 1'b0;
        phi_ln72_reg_521[24] <= 1'b0;
        phi_ln72_reg_521[25] <= 1'b0;
        phi_ln72_reg_521[26] <= 1'b0;
        phi_ln72_reg_521[27] <= 1'b0;
        phi_ln72_reg_521[28] <= 1'b0;
        phi_ln72_reg_521[29] <= 1'b0;
        phi_ln72_reg_521[30] <= 1'b0;
        phi_ln72_reg_521[31] <= 1'b0;
    end else if ((1'b1 == ap_CS_fsm_state242)) begin
                phi_ln72_reg_521[31 : 9] <= phitmp1_fu_2008_p2[31 : 9];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state167)) begin
        phi_mul_reg_499 <= add_ln53_reg_2296;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        phi_mul_reg_499 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln59_fu_1214_p2 == 1'd1) & (icmp_ln52_fu_1156_p2 == 1'd0) & (d_width_read_read_fu_230_p2 == 32'd1440) & (1'd1 == and_ln57_reg_2218) & (1'b1 == ap_CS_fsm_state47))) begin
        x_1_reg_510 <= x_3_fu_1209_p2;
    end else if (((icmp_ln59_fu_1214_p2 == 1'd0) & (icmp_ln52_fu_1156_p2 == 1'd0) & (d_width_read_read_fu_230_p2 == 32'd1440) & (1'd1 == and_ln57_reg_2218) & (1'b1 == ap_CS_fsm_state47))) begin
        x_1_reg_510 <= x_6_fu_1226_p2;
    end else if ((1'b1 == ap_CS_fsm_state242)) begin
        x_1_reg_510 <= sext_ln69_1_fu_1998_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln52_fu_1156_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state47))) begin
        add_ln53_reg_2296 <= add_ln53_fu_1168_p2;
        d_width_read_reg_2292 <= d_width;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        add_ln66_reg_2259 <= add_ln66_fu_1125_p2;
        add_ln77_1_reg_2227 <= add_ln77_1_fu_997_p2;
        add_ln81_1_reg_2274 <= add_ln81_1_fu_1150_p2;
        and_ln57_reg_2218 <= and_ln57_fu_855_p2;
        mul_ln96_reg_2279 <= mul_ln96_fu_2032_p2;
        select_ln102_1_reg_2243 <= select_ln102_1_fu_1111_p3;
        select_ln95_reg_2238[2 : 1] <= select_ln95_fu_1104_p3[2 : 1];
        sext_ln69_reg_2264 <= sext_ln69_fu_1136_p1;
        sext_ln70_reg_2222 <= sext_ln70_fu_940_p1;
        sext_ln80_reg_2269 <= sext_ln80_fu_1146_p1;
        sext_ln81_1_reg_2233 <= sext_ln81_1_fu_1070_p1;
        zext_ln103_reg_2249[1 : 0] <= zext_ln103_fu_1117_p1[1 : 0];
        zext_ln109_reg_2254[1 : 0] <= zext_ln109_fu_1121_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state241)) begin
        add_ln70_114_reg_2552 <= add_ln70_114_fu_1993_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        add_ln75_reg_2061 <= add_ln75_fu_562_p2;
        tmp_6_reg_2066 <= tmp_6_fu_568_p1[32'd31];
        trunc_ln69_reg_2055 <= trunc_ln69_fu_540_p1;
        trunc_ln81_1_reg_2072 <= {{trunc_ln81_1_fu_576_p1[31:1]}};
        trunc_ln96_1_reg_2077 <= {{trunc_ln96_1_fu_586_p1[23:1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        add_ln97_1_reg_2498 <= add_ln97_1_fu_1714_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        blk_1_reg_2107 <= blk_1_fu_616_p2;
        mul_ln55_1_reg_2102 <= mul_ln55_1_fu_610_p2;
        mul_ln78_reg_2112 <= mul_ln78_fu_625_p2;
        tmp_11_reg_2123 <= {{mul_ln78_fu_625_p2[64:35]}};
        tmp_15_reg_2129 <= tmp_15_fu_649_p1[32'd31];
        tmp_9_reg_2117 <= blk_1_fu_616_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        blk_reg_2135 <= blk_fu_657_p2;
        mul_ln67_reg_2140 <= mul_ln67_fu_665_p2;
        tmp_2_reg_2151 <= {{mul_ln67_fu_665_p2[64:36]}};
        tmp_reg_2145 <= blk_fu_657_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln52_fu_1156_p2 == 1'd0) & (d_width_read_read_fu_230_p2 == 32'd720) & (1'b1 == ap_CS_fsm_state47))) begin
        d_pix_fmt_read_reg_2301 <= d_pix_fmt;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        i_3_reg_2404 <= grp_fu_1241_p2;
        mul_ln117_reg_2415 <= mul_ln117_fu_1294_p2;
        serpent2_load_reg_2426 <= serpent2_q0;
        tmp_26_reg_2420 <= {{mul_ln117_fu_1294_p2[64:35]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state158)) begin
        k_1_reg_2471 <= k_1_fu_1612_p2;
        tmp_18_reg_2482 <= k_1_fu_1612_p2[32'd5];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        k_3_reg_2388 <= k_3_fu_1273_p2;
        tmp_24_reg_2393 <= k_3_fu_1273_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state159)) begin
        l_start_load_reg_2488 <= l_start_q0;
        select_ln96_1_reg_2493 <= select_ln96_1_fu_1696_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        m_reg_2287 <= m_fu_1162_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        mul_ln102_reg_2202 <= mul_ln102_fu_825_p2;
        mul_ln77_reg_2192 <= mul_ln77_fu_806_p2;
        tmp_17_reg_2207 <= {{mul_ln102_fu_825_p2[64:34]}};
        tmp_8_reg_2197 <= {{mul_ln77_fu_806_p2[64:35]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mul_ln55_reg_2083 <= mul_ln55_fu_596_p2;
        mul_ln75_reg_2088 <= mul_ln75_fu_601_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((d_pix_fmt_read_reg_2301 == 32'd128) & (1'b1 == ap_CS_fsm_state121))) begin
        or_ln105_reg_2461[31 : 1] <= or_ln105_fu_1579_p2[31 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((d_pix_fmt_read_reg_2301 == 32'd129) & (1'b1 == ap_CS_fsm_state121))) begin
        or_ln111_reg_2456[31 : 1] <= or_ln111_fu_1516_p2[31 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state84)) begin
        or_ln121_reg_2431[31 : 2] <= or_ln121_fu_1434_p2[31 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        tmp_12_reg_2186 <= grp_fu_722_p2[32'd5];
        tmp_3_reg_2173 <= grp_fu_761_p2[32'd5];
        trunc_ln67_reg_2167 <= trunc_ln67_fu_767_p1;
        trunc_ln78_reg_2179 <= trunc_ln78_fu_785_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state206)) begin
        x_4_reg_2547 <= x_4_fu_1949_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state204)) begin
        x_reg_2525 <= x_fu_1828_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state203)) begin
        y_reg_2518 <= y_fu_1819_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln52_fu_1156_p2 == 1'd0) & (d_width_read_read_fu_230_p2 == 32'd720) & (d_pix_fmt_read_read_fu_236_p2 == 32'd128) & (1'b1 == ap_CS_fsm_state47))) begin
        zext_ln102_reg_2327[2 : 0] <= zext_ln102_fu_1184_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln52_fu_1156_p2 == 1'd0) & (d_width_read_read_fu_230_p2 == 32'd720) & (d_pix_fmt_read_read_fu_236_p2 == 32'd129) & (1'b1 == ap_CS_fsm_state47))) begin
        zext_ln108_reg_2316[2 : 0] <= zext_ln108_fu_1179_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((d_pix_fmt_read_read_fu_236_p2 == 32'd130) & (icmp_ln52_fu_1156_p2 == 1'd0) & (d_width_read_read_fu_230_p2 == 32'd720) & (1'b1 == ap_CS_fsm_state47))) begin
        zext_ln114_reg_2305[2 : 0] <= zext_ln114_fu_1174_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln52_fu_1156_p2 == 1'd0) & (d_width_read_read_fu_230_p2 == 32'd1280) & (1'b1 == ap_CS_fsm_state47))) begin
        zext_ln77_reg_2349[2 : 0] <= zext_ln77_fu_1194_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln52_fu_1156_p2 == 1'd0) & (d_width_read_read_fu_230_p2 == 32'd960) & (1'b1 == ap_CS_fsm_state47))) begin
        zext_ln92_reg_2338[2 : 0] <= zext_ln92_fu_1189_p1[2 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln52_fu_1156_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_fu_1156_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_1241_ap_start = 1'b1;
    end else begin
        grp_fu_1241_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((d_pix_fmt_read_reg_2301 == 32'd129) & (1'b1 == ap_CS_fsm_state86))) begin
        grp_fu_1449_ap_start = 1'b1;
    end else begin
        grp_fu_1449_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((d_pix_fmt_read_reg_2301 == 32'd128) & (1'b1 == ap_CS_fsm_state86))) begin
        grp_fu_1464_ap_start = 1'b1;
    end else begin
        grp_fu_1464_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state123)) begin
        grp_fu_1594_ap_start = 1'b1;
    end else begin
        grp_fu_1594_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state158)) begin
        grp_fu_1617_ap_start = 1'b1;
    end else begin
        grp_fu_1617_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state168)) begin
        grp_fu_1774_ap_start = 1'b1;
    end else begin
        grp_fu_1774_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state206)) begin
        grp_fu_1939_ap_start = 1'b1;
    end else begin
        grp_fu_1939_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_722_ap_start = 1'b1;
    end else begin
        grp_fu_722_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_761_ap_start = 1'b1;
    end else begin
        grp_fu_761_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_fu_771_ap_start = 1'b1;
    end else begin
        grp_fu_771_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_fu_789_ap_start = 1'b1;
    end else begin
        grp_fu_789_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state158)) begin
        l_start_ce0 = 1'b1;
    end else begin
        l_start_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        l_start_shuffled_ce0 = 1'b1;
    end else begin
        l_start_shuffled_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_fu_1156_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state47))) begin
        if (((d_width_read_read_fu_230_p2 == 32'd1440) & (1'd0 == and_ln57_reg_2218))) begin
            off_address0 = zext_ln66_fu_1199_p1;
        end else if ((d_width_read_read_fu_230_p2 == 32'd1280)) begin
            off_address0 = zext_ln77_fu_1194_p1;
        end else if ((d_width_read_read_fu_230_p2 == 32'd960)) begin
            off_address0 = zext_ln92_fu_1189_p1;
        end else if (((d_width_read_read_fu_230_p2 == 32'd720) & (d_pix_fmt_read_read_fu_236_p2 == 32'd128))) begin
            off_address0 = zext_ln102_fu_1184_p1;
        end else if (((d_width_read_read_fu_230_p2 == 32'd720) & (d_pix_fmt_read_read_fu_236_p2 == 32'd129))) begin
            off_address0 = zext_ln108_fu_1179_p1;
        end else if (((d_pix_fmt_read_read_fu_236_p2 == 32'd130) & (d_width_read_read_fu_230_p2 == 32'd720))) begin
            off_address0 = zext_ln114_fu_1174_p1;
        end else begin
            off_address0 = 'bx;
        end
    end else begin
        off_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln52_fu_1156_p2 == 1'd0) & (d_width_read_read_fu_230_p2 == 32'd1440) & (1'd0 == and_ln57_reg_2218) & (1'b1 == ap_CS_fsm_state47)) | ((icmp_ln52_fu_1156_p2 == 1'd0) & (d_width_read_read_fu_230_p2 == 32'd1280) & (1'b1 == ap_CS_fsm_state47)) | ((icmp_ln52_fu_1156_p2 == 1'd0) & (d_width_read_read_fu_230_p2 == 32'd960) & (1'b1 == ap_CS_fsm_state47)) | ((icmp_ln52_fu_1156_p2 == 1'd0) & (d_width_read_read_fu_230_p2 == 32'd720) & (d_pix_fmt_read_read_fu_236_p2 == 32'd128) & (1'b1 == ap_CS_fsm_state47)) | ((icmp_ln52_fu_1156_p2 == 1'd0) & (d_width_read_read_fu_230_p2 == 32'd720) & (d_pix_fmt_read_read_fu_236_p2 == 32'd129) & (1'b1 == ap_CS_fsm_state47)) | ((d_pix_fmt_read_read_fu_236_p2 == 32'd130) & (icmp_ln52_fu_1156_p2 == 1'd0) & (d_width_read_read_fu_230_p2 == 32'd720) & (1'b1 == ap_CS_fsm_state47)))) begin
        off_ce0 = 1'b1;
    end else begin
        off_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state204)) begin
        remap_0_ce0 = 1'b1;
    end else begin
        remap_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state204)) begin
        remap_1_ce0 = 1'b1;
    end else begin
        remap_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        serpent1_ce0 = 1'b1;
    end else begin
        serpent1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        serpent2_ce0 = 1'b1;
    end else begin
        serpent2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state203)) begin
        shuf1_address0 = zext_ln77_reg_2349;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        shuf1_address0 = zext_ln66_fu_1199_p1;
    end else begin
        shuf1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state203) | (1'b1 == ap_CS_fsm_state47))) begin
        shuf1_ce0 = 1'b1;
    end else begin
        shuf1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state166)) begin
        shuf2_ce0 = 1'b1;
    end else begin
        shuf2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state120)) begin
        if ((d_pix_fmt_read_reg_2301 == 32'd128)) begin
            shuf3_address0 = zext_ln102_reg_2327;
        end else if ((d_pix_fmt_read_reg_2301 == 32'd129)) begin
            shuf3_address0 = zext_ln108_reg_2316;
        end else begin
            shuf3_address0 = 'bx;
        end
    end else begin
        shuf3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((d_pix_fmt_read_reg_2301 == 32'd128) & (1'b1 == ap_CS_fsm_state120)) | ((d_pix_fmt_read_reg_2301 == 32'd129) & (1'b1 == ap_CS_fsm_state120)))) begin
        shuf3_ce0 = 1'b1;
    end else begin
        shuf3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state243)) begin
        tbl_address0 = zext_ln72_fu_2027_p1;
    end else if ((1'b1 == ap_CS_fsm_state205)) begin
        tbl_address0 = zext_ln77_reg_2349;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        tbl_address0 = zext_ln92_reg_2338;
    end else if (((d_pix_fmt_read_reg_2301 == 32'd128) & (1'b1 == ap_CS_fsm_state122))) begin
        tbl_address0 = zext_ln102_reg_2327;
    end else if (((d_pix_fmt_read_reg_2301 == 32'd129) & (1'b1 == ap_CS_fsm_state122))) begin
        tbl_address0 = zext_ln108_reg_2316;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        tbl_address0 = zext_ln114_reg_2305;
    end else begin
        tbl_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state243) | (1'b1 == ap_CS_fsm_state205) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state167) | ((d_pix_fmt_read_reg_2301 == 32'd128) & (1'b1 == ap_CS_fsm_state122)) | ((d_pix_fmt_read_reg_2301 == 32'd129) & (1'b1 == ap_CS_fsm_state122)))) begin
        tbl_ce0 = 1'b1;
    end else begin
        tbl_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state243)) begin
        tbl_d0 = or_ln72_fu_2020_p2;
    end else if ((1'b1 == ap_CS_fsm_state205)) begin
        tbl_d0 = or_ln87_fu_1923_p2;
    end else if ((1'b1 == ap_CS_fsm_state167)) begin
        tbl_d0 = or_ln97_fu_1758_p2;
    end else if (((d_pix_fmt_read_reg_2301 == 32'd128) & (1'b1 == ap_CS_fsm_state122))) begin
        tbl_d0 = or_ln105_reg_2461;
    end else if (((d_pix_fmt_read_reg_2301 == 32'd129) & (1'b1 == ap_CS_fsm_state122))) begin
        tbl_d0 = or_ln111_reg_2456;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        tbl_d0 = or_ln121_reg_2431;
    end else begin
        tbl_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state243) | (1'b1 == ap_CS_fsm_state205) | ((d_width_read_reg_2292 == 32'd720) & (d_pix_fmt_read_reg_2301 == 32'd130) & (1'b1 == ap_CS_fsm_state85)) | ((d_width_read_reg_2292 == 32'd960) & (1'b1 == ap_CS_fsm_state167)) | ((d_pix_fmt_read_reg_2301 == 32'd128) & (1'b1 == ap_CS_fsm_state122)) | ((d_pix_fmt_read_reg_2301 == 32'd129) & (1'b1 == ap_CS_fsm_state122)))) begin
        tbl_we0 = 1'b1;
    end else begin
        tbl_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            if (((icmp_ln52_fu_1156_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((icmp_ln52_fu_1156_p2 == 1'd0) & (d_width_read_read_fu_230_p2 == 32'd1440) & (1'd1 == and_ln57_reg_2218) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state243;
            end else if (((icmp_ln52_fu_1156_p2 == 1'd0) & (d_width_read_read_fu_230_p2 == 32'd1440) & (1'd0 == and_ln57_reg_2218) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state206;
            end else if (((1'b1 == ap_CS_fsm_state47) & (((icmp_ln52_fu_1156_p2 == 1'd0) & (d_width_read_read_fu_230_p2 == 32'd720) & (d_pix_fmt_read_read_fu_236_p2 == 32'd128)) | ((icmp_ln52_fu_1156_p2 == 1'd0) & (d_width_read_read_fu_230_p2 == 32'd720) & (d_pix_fmt_read_read_fu_236_p2 == 32'd129))))) begin
                ap_NS_fsm = ap_ST_fsm_state86;
            end else if (((d_pix_fmt_read_read_fu_236_p2 == 32'd130) & (icmp_ln52_fu_1156_p2 == 1'd0) & (d_width_read_read_fu_230_p2 == 32'd720) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else if (((icmp_ln52_fu_1156_p2 == 1'd0) & (d_width_read_read_fu_230_p2 == 32'd1280) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state168;
            end else if (((icmp_ln52_fu_1156_p2 == 1'd0) & (d_width_read_read_fu_230_p2 == 32'd960) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state123;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state85;
            end
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state167;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            ap_NS_fsm = ap_ST_fsm_state115;
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_state117;
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state119;
        end
        ap_ST_fsm_state119 : begin
            ap_NS_fsm = ap_ST_fsm_state120;
        end
        ap_ST_fsm_state120 : begin
            ap_NS_fsm = ap_ST_fsm_state121;
        end
        ap_ST_fsm_state121 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state122 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state123 : begin
            ap_NS_fsm = ap_ST_fsm_state124;
        end
        ap_ST_fsm_state124 : begin
            ap_NS_fsm = ap_ST_fsm_state125;
        end
        ap_ST_fsm_state125 : begin
            ap_NS_fsm = ap_ST_fsm_state126;
        end
        ap_ST_fsm_state126 : begin
            ap_NS_fsm = ap_ST_fsm_state127;
        end
        ap_ST_fsm_state127 : begin
            ap_NS_fsm = ap_ST_fsm_state128;
        end
        ap_ST_fsm_state128 : begin
            ap_NS_fsm = ap_ST_fsm_state129;
        end
        ap_ST_fsm_state129 : begin
            ap_NS_fsm = ap_ST_fsm_state130;
        end
        ap_ST_fsm_state130 : begin
            ap_NS_fsm = ap_ST_fsm_state131;
        end
        ap_ST_fsm_state131 : begin
            ap_NS_fsm = ap_ST_fsm_state132;
        end
        ap_ST_fsm_state132 : begin
            ap_NS_fsm = ap_ST_fsm_state133;
        end
        ap_ST_fsm_state133 : begin
            ap_NS_fsm = ap_ST_fsm_state134;
        end
        ap_ST_fsm_state134 : begin
            ap_NS_fsm = ap_ST_fsm_state135;
        end
        ap_ST_fsm_state135 : begin
            ap_NS_fsm = ap_ST_fsm_state136;
        end
        ap_ST_fsm_state136 : begin
            ap_NS_fsm = ap_ST_fsm_state137;
        end
        ap_ST_fsm_state137 : begin
            ap_NS_fsm = ap_ST_fsm_state138;
        end
        ap_ST_fsm_state138 : begin
            ap_NS_fsm = ap_ST_fsm_state139;
        end
        ap_ST_fsm_state139 : begin
            ap_NS_fsm = ap_ST_fsm_state140;
        end
        ap_ST_fsm_state140 : begin
            ap_NS_fsm = ap_ST_fsm_state141;
        end
        ap_ST_fsm_state141 : begin
            ap_NS_fsm = ap_ST_fsm_state142;
        end
        ap_ST_fsm_state142 : begin
            ap_NS_fsm = ap_ST_fsm_state143;
        end
        ap_ST_fsm_state143 : begin
            ap_NS_fsm = ap_ST_fsm_state144;
        end
        ap_ST_fsm_state144 : begin
            ap_NS_fsm = ap_ST_fsm_state145;
        end
        ap_ST_fsm_state145 : begin
            ap_NS_fsm = ap_ST_fsm_state146;
        end
        ap_ST_fsm_state146 : begin
            ap_NS_fsm = ap_ST_fsm_state147;
        end
        ap_ST_fsm_state147 : begin
            ap_NS_fsm = ap_ST_fsm_state148;
        end
        ap_ST_fsm_state148 : begin
            ap_NS_fsm = ap_ST_fsm_state149;
        end
        ap_ST_fsm_state149 : begin
            ap_NS_fsm = ap_ST_fsm_state150;
        end
        ap_ST_fsm_state150 : begin
            ap_NS_fsm = ap_ST_fsm_state151;
        end
        ap_ST_fsm_state151 : begin
            ap_NS_fsm = ap_ST_fsm_state152;
        end
        ap_ST_fsm_state152 : begin
            ap_NS_fsm = ap_ST_fsm_state153;
        end
        ap_ST_fsm_state153 : begin
            ap_NS_fsm = ap_ST_fsm_state154;
        end
        ap_ST_fsm_state154 : begin
            ap_NS_fsm = ap_ST_fsm_state155;
        end
        ap_ST_fsm_state155 : begin
            ap_NS_fsm = ap_ST_fsm_state156;
        end
        ap_ST_fsm_state156 : begin
            ap_NS_fsm = ap_ST_fsm_state157;
        end
        ap_ST_fsm_state157 : begin
            ap_NS_fsm = ap_ST_fsm_state158;
        end
        ap_ST_fsm_state158 : begin
            ap_NS_fsm = ap_ST_fsm_state159;
        end
        ap_ST_fsm_state159 : begin
            ap_NS_fsm = ap_ST_fsm_state160;
        end
        ap_ST_fsm_state160 : begin
            ap_NS_fsm = ap_ST_fsm_state161;
        end
        ap_ST_fsm_state161 : begin
            ap_NS_fsm = ap_ST_fsm_state162;
        end
        ap_ST_fsm_state162 : begin
            ap_NS_fsm = ap_ST_fsm_state163;
        end
        ap_ST_fsm_state163 : begin
            ap_NS_fsm = ap_ST_fsm_state164;
        end
        ap_ST_fsm_state164 : begin
            ap_NS_fsm = ap_ST_fsm_state165;
        end
        ap_ST_fsm_state165 : begin
            ap_NS_fsm = ap_ST_fsm_state166;
        end
        ap_ST_fsm_state166 : begin
            ap_NS_fsm = ap_ST_fsm_state167;
        end
        ap_ST_fsm_state167 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state168 : begin
            ap_NS_fsm = ap_ST_fsm_state169;
        end
        ap_ST_fsm_state169 : begin
            ap_NS_fsm = ap_ST_fsm_state170;
        end
        ap_ST_fsm_state170 : begin
            ap_NS_fsm = ap_ST_fsm_state171;
        end
        ap_ST_fsm_state171 : begin
            ap_NS_fsm = ap_ST_fsm_state172;
        end
        ap_ST_fsm_state172 : begin
            ap_NS_fsm = ap_ST_fsm_state173;
        end
        ap_ST_fsm_state173 : begin
            ap_NS_fsm = ap_ST_fsm_state174;
        end
        ap_ST_fsm_state174 : begin
            ap_NS_fsm = ap_ST_fsm_state175;
        end
        ap_ST_fsm_state175 : begin
            ap_NS_fsm = ap_ST_fsm_state176;
        end
        ap_ST_fsm_state176 : begin
            ap_NS_fsm = ap_ST_fsm_state177;
        end
        ap_ST_fsm_state177 : begin
            ap_NS_fsm = ap_ST_fsm_state178;
        end
        ap_ST_fsm_state178 : begin
            ap_NS_fsm = ap_ST_fsm_state179;
        end
        ap_ST_fsm_state179 : begin
            ap_NS_fsm = ap_ST_fsm_state180;
        end
        ap_ST_fsm_state180 : begin
            ap_NS_fsm = ap_ST_fsm_state181;
        end
        ap_ST_fsm_state181 : begin
            ap_NS_fsm = ap_ST_fsm_state182;
        end
        ap_ST_fsm_state182 : begin
            ap_NS_fsm = ap_ST_fsm_state183;
        end
        ap_ST_fsm_state183 : begin
            ap_NS_fsm = ap_ST_fsm_state184;
        end
        ap_ST_fsm_state184 : begin
            ap_NS_fsm = ap_ST_fsm_state185;
        end
        ap_ST_fsm_state185 : begin
            ap_NS_fsm = ap_ST_fsm_state186;
        end
        ap_ST_fsm_state186 : begin
            ap_NS_fsm = ap_ST_fsm_state187;
        end
        ap_ST_fsm_state187 : begin
            ap_NS_fsm = ap_ST_fsm_state188;
        end
        ap_ST_fsm_state188 : begin
            ap_NS_fsm = ap_ST_fsm_state189;
        end
        ap_ST_fsm_state189 : begin
            ap_NS_fsm = ap_ST_fsm_state190;
        end
        ap_ST_fsm_state190 : begin
            ap_NS_fsm = ap_ST_fsm_state191;
        end
        ap_ST_fsm_state191 : begin
            ap_NS_fsm = ap_ST_fsm_state192;
        end
        ap_ST_fsm_state192 : begin
            ap_NS_fsm = ap_ST_fsm_state193;
        end
        ap_ST_fsm_state193 : begin
            ap_NS_fsm = ap_ST_fsm_state194;
        end
        ap_ST_fsm_state194 : begin
            ap_NS_fsm = ap_ST_fsm_state195;
        end
        ap_ST_fsm_state195 : begin
            ap_NS_fsm = ap_ST_fsm_state196;
        end
        ap_ST_fsm_state196 : begin
            ap_NS_fsm = ap_ST_fsm_state197;
        end
        ap_ST_fsm_state197 : begin
            ap_NS_fsm = ap_ST_fsm_state198;
        end
        ap_ST_fsm_state198 : begin
            ap_NS_fsm = ap_ST_fsm_state199;
        end
        ap_ST_fsm_state199 : begin
            ap_NS_fsm = ap_ST_fsm_state200;
        end
        ap_ST_fsm_state200 : begin
            ap_NS_fsm = ap_ST_fsm_state201;
        end
        ap_ST_fsm_state201 : begin
            ap_NS_fsm = ap_ST_fsm_state202;
        end
        ap_ST_fsm_state202 : begin
            ap_NS_fsm = ap_ST_fsm_state203;
        end
        ap_ST_fsm_state203 : begin
            ap_NS_fsm = ap_ST_fsm_state204;
        end
        ap_ST_fsm_state204 : begin
            ap_NS_fsm = ap_ST_fsm_state205;
        end
        ap_ST_fsm_state205 : begin
            ap_NS_fsm = ap_ST_fsm_state167;
        end
        ap_ST_fsm_state206 : begin
            ap_NS_fsm = ap_ST_fsm_state207;
        end
        ap_ST_fsm_state207 : begin
            ap_NS_fsm = ap_ST_fsm_state208;
        end
        ap_ST_fsm_state208 : begin
            ap_NS_fsm = ap_ST_fsm_state209;
        end
        ap_ST_fsm_state209 : begin
            ap_NS_fsm = ap_ST_fsm_state210;
        end
        ap_ST_fsm_state210 : begin
            ap_NS_fsm = ap_ST_fsm_state211;
        end
        ap_ST_fsm_state211 : begin
            ap_NS_fsm = ap_ST_fsm_state212;
        end
        ap_ST_fsm_state212 : begin
            ap_NS_fsm = ap_ST_fsm_state213;
        end
        ap_ST_fsm_state213 : begin
            ap_NS_fsm = ap_ST_fsm_state214;
        end
        ap_ST_fsm_state214 : begin
            ap_NS_fsm = ap_ST_fsm_state215;
        end
        ap_ST_fsm_state215 : begin
            ap_NS_fsm = ap_ST_fsm_state216;
        end
        ap_ST_fsm_state216 : begin
            ap_NS_fsm = ap_ST_fsm_state217;
        end
        ap_ST_fsm_state217 : begin
            ap_NS_fsm = ap_ST_fsm_state218;
        end
        ap_ST_fsm_state218 : begin
            ap_NS_fsm = ap_ST_fsm_state219;
        end
        ap_ST_fsm_state219 : begin
            ap_NS_fsm = ap_ST_fsm_state220;
        end
        ap_ST_fsm_state220 : begin
            ap_NS_fsm = ap_ST_fsm_state221;
        end
        ap_ST_fsm_state221 : begin
            ap_NS_fsm = ap_ST_fsm_state222;
        end
        ap_ST_fsm_state222 : begin
            ap_NS_fsm = ap_ST_fsm_state223;
        end
        ap_ST_fsm_state223 : begin
            ap_NS_fsm = ap_ST_fsm_state224;
        end
        ap_ST_fsm_state224 : begin
            ap_NS_fsm = ap_ST_fsm_state225;
        end
        ap_ST_fsm_state225 : begin
            ap_NS_fsm = ap_ST_fsm_state226;
        end
        ap_ST_fsm_state226 : begin
            ap_NS_fsm = ap_ST_fsm_state227;
        end
        ap_ST_fsm_state227 : begin
            ap_NS_fsm = ap_ST_fsm_state228;
        end
        ap_ST_fsm_state228 : begin
            ap_NS_fsm = ap_ST_fsm_state229;
        end
        ap_ST_fsm_state229 : begin
            ap_NS_fsm = ap_ST_fsm_state230;
        end
        ap_ST_fsm_state230 : begin
            ap_NS_fsm = ap_ST_fsm_state231;
        end
        ap_ST_fsm_state231 : begin
            ap_NS_fsm = ap_ST_fsm_state232;
        end
        ap_ST_fsm_state232 : begin
            ap_NS_fsm = ap_ST_fsm_state233;
        end
        ap_ST_fsm_state233 : begin
            ap_NS_fsm = ap_ST_fsm_state234;
        end
        ap_ST_fsm_state234 : begin
            ap_NS_fsm = ap_ST_fsm_state235;
        end
        ap_ST_fsm_state235 : begin
            ap_NS_fsm = ap_ST_fsm_state236;
        end
        ap_ST_fsm_state236 : begin
            ap_NS_fsm = ap_ST_fsm_state237;
        end
        ap_ST_fsm_state237 : begin
            ap_NS_fsm = ap_ST_fsm_state238;
        end
        ap_ST_fsm_state238 : begin
            ap_NS_fsm = ap_ST_fsm_state239;
        end
        ap_ST_fsm_state239 : begin
            ap_NS_fsm = ap_ST_fsm_state240;
        end
        ap_ST_fsm_state240 : begin
            ap_NS_fsm = ap_ST_fsm_state241;
        end
        ap_ST_fsm_state241 : begin
            ap_NS_fsm = ap_ST_fsm_state242;
        end
        ap_ST_fsm_state242 : begin
            ap_NS_fsm = ap_ST_fsm_state243;
        end
        ap_ST_fsm_state243 : begin
            ap_NS_fsm = ap_ST_fsm_state167;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln103_1_fu_1532_p0 = chan;

assign add_ln103_1_fu_1532_p2 = ($signed(add_ln103_1_fu_1532_p0) + $signed(shl_ln103_fu_1526_p2));

assign add_ln103_fu_1459_p0 = seq;

assign add_ln105_1_fu_1566_p2 = (zext_ln103_reg_2249 + trunc_ln103_fu_1549_p1);

assign add_ln105_fu_1553_p2 = (select_ln102_1_reg_2243 + zext_ln102_1_fu_1522_p1);

assign add_ln109_fu_1444_p0 = seq;

assign add_ln111_1_fu_1503_p2 = (zext_ln109_reg_2254 + trunc_ln109_fu_1486_p1);

assign add_ln111_fu_1490_p2 = (select_ln102_1_reg_2243 + zext_ln108_1_fu_1470_p1);

assign add_ln114_fu_1236_p0 = seq;

assign add_ln53_fu_1168_p2 = (phi_mul_reg_499 + 8'd27);

assign add_ln55_fu_606_p0 = seq;

assign add_ln55_fu_606_p2 = ($signed(add_ln55_fu_606_p0) + $signed(mul_ln55_reg_2083));

assign add_ln66_fu_1125_p2 = ($signed(shl_ln66_fu_861_p2) + $signed(blk_reg_2135));

assign add_ln69_fu_1130_p2 = (select_ln69_fu_866_p3 + grp_fu_771_p2);

assign add_ln70_114_fu_1993_p2 = ($signed(trunc_ln96_1_reg_2077) + $signed(sext_ln70_2_fu_1989_p1));

assign add_ln70_fu_1976_p2 = ($signed(sext_ln70_reg_2222) + $signed(sub_ln70_fu_1970_p2));

assign add_ln75_1_fu_556_p0 = seq;

assign add_ln75_1_fu_556_p2 = ($signed(add_ln75_1_fu_556_p0) + $signed(shl_ln75_1_fu_550_p2));

assign add_ln75_fu_562_p2 = (shl_ln75_fu_544_p2 + add_ln75_1_fu_556_p2);

assign add_ln77_1_fu_997_p2 = (shl_ln66_fu_861_p2 + add_ln77_fu_991_p2);

assign add_ln77_fu_991_p2 = (select_ln77_1_fu_979_p3 + shl_ln77_fu_986_p2);

assign add_ln80_fu_1140_p2 = (grp_fu_789_p2 + select_ln69_fu_866_p3);

assign add_ln81_1_fu_1150_p2 = ($signed(32'd4) + $signed(sext_ln81_fu_1074_p1));

assign add_ln81_fu_1802_p2 = ($signed(sext_ln81_1_reg_2233) + $signed(sub_ln81_fu_1796_p2));

assign add_ln84_fu_1850_p2 = ($signed(8'd176) + $signed(x_reg_2525));

assign add_ln96_fu_1706_p2 = ($signed(mul_ln96_reg_2279) + $signed(zext_ln96_fu_1703_p1));

assign add_ln97_1_fu_1714_p2 = ($signed(sext_ln96_1_fu_1711_p1) + $signed(add_ln96_fu_1706_p2));

assign add_ln97_2_fu_1728_p2 = ($signed(sext_ln96_2_fu_1724_p1) + $signed(zext_ln95_fu_1720_p1));

assign add_ln97_fu_1734_p2 = (select_ln95_reg_2238 + add_ln97_2_fu_1728_p2);

assign and_ln57_fu_855_p2 = (icmp_ln57_fu_845_p2 & icmp_ln57_1_fu_850_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state120 = ap_CS_fsm[32'd119];

assign ap_CS_fsm_state121 = ap_CS_fsm[32'd120];

assign ap_CS_fsm_state122 = ap_CS_fsm[32'd121];

assign ap_CS_fsm_state123 = ap_CS_fsm[32'd122];

assign ap_CS_fsm_state158 = ap_CS_fsm[32'd157];

assign ap_CS_fsm_state159 = ap_CS_fsm[32'd158];

assign ap_CS_fsm_state160 = ap_CS_fsm[32'd159];

assign ap_CS_fsm_state166 = ap_CS_fsm[32'd165];

assign ap_CS_fsm_state167 = ap_CS_fsm[32'd166];

assign ap_CS_fsm_state168 = ap_CS_fsm[32'd167];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state203 = ap_CS_fsm[32'd202];

assign ap_CS_fsm_state204 = ap_CS_fsm[32'd203];

assign ap_CS_fsm_state205 = ap_CS_fsm[32'd204];

assign ap_CS_fsm_state206 = ap_CS_fsm[32'd205];

assign ap_CS_fsm_state241 = ap_CS_fsm[32'd240];

assign ap_CS_fsm_state242 = ap_CS_fsm[32'd241];

assign ap_CS_fsm_state243 = ap_CS_fsm[32'd242];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state84 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_state85 = ap_CS_fsm[32'd84];

assign ap_CS_fsm_state86 = ap_CS_fsm[32'd85];

assign blk_1_fu_616_p0 = slot;

assign blk_1_fu_616_p2 = ($signed(blk_1_fu_616_p0) + $signed(mul_ln75_reg_2088));

assign blk_fu_657_p0 = slot;

assign blk_fu_657_p2 = ($signed(blk_fu_657_p0) + $signed(mul_ln55_1_reg_2102));

assign d_pix_fmt_read_read_fu_236_p2 = d_pix_fmt;

assign d_width_read_read_fu_230_p2 = d_width;

assign grp_fu_1241_p0 = ($signed(add_ln114_fu_1236_p0) + $signed(zext_ln114_1_fu_1232_p1));

assign grp_fu_1449_p0 = ($signed(add_ln109_fu_1444_p0) + $signed(zext_ln109_1_fu_1440_p1));

assign grp_fu_1464_p0 = ($signed(add_ln103_fu_1459_p0) + $signed(zext_ln103_1_fu_1455_p1));

assign grp_fu_1594_p0 = (add_ln77_1_reg_2227 + zext_ln92_1_fu_1585_p1);

assign grp_fu_1594_p1 = 32'd10;

assign grp_fu_1617_p1 = 6'd6;

assign grp_fu_1774_p0 = (add_ln77_1_reg_2227 + zext_ln77_1_fu_1765_p1);

assign grp_fu_1774_p1 = 32'd10;

assign grp_fu_1939_p0 = (zext_ln66_1_fu_1930_p1 + add_ln66_reg_2259);

assign grp_fu_1939_p1 = 32'd11;

assign grp_fu_722_p0 = ((tmp_9_reg_2117[0:0] === 1'b1) ? sub_ln78_1_fu_710_p2 : tmp_11_reg_2123);

assign grp_fu_722_p1 = 30'd27;

assign grp_fu_761_p0 = ((tmp_reg_2145[0:0] === 1'b1) ? sub_ln67_1_fu_749_p2 : tmp_2_reg_2151);

assign grp_fu_761_p1 = 29'd27;

assign grp_fu_771_p0 = grp_fu_761_p2[5:0];

assign grp_fu_771_p1 = 6'd9;

assign grp_fu_789_p0 = grp_fu_722_p2[5:0];

assign grp_fu_789_p1 = 6'd9;

assign icmp_ln115_1_fu_1253_p2 = ((m_0_reg_487 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln115_fu_1247_p2 = ((m_0_reg_487 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln119_fu_1378_p2 = (($signed(x_5_fu_1347_p2) > $signed(30'd21)) ? 1'b1 : 1'b0);

assign icmp_ln52_fu_1156_p2 = ((m_0_reg_487 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln57_1_fu_850_p0 = seq;

assign icmp_ln57_1_fu_850_p2 = ((icmp_ln57_1_fu_850_p0 == 32'd11) ? 1'b1 : 1'b0);

assign icmp_ln57_fu_845_p0 = chan;

assign icmp_ln57_fu_845_p2 = ((icmp_ln57_fu_845_p0 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln59_fu_1214_p2 = (($signed(x_3_fu_1209_p2) < $signed(32'd90)) ? 1'b1 : 1'b0);

assign icmp_ln83_fu_1841_p2 = (($signed(x_reg_2525) > $signed(8'd79)) ? 1'b1 : 1'b0);

assign icmp_ln84_fu_1859_p2 = (($signed(y_reg_2518) > $signed(32'd59)) ? 1'b1 : 1'b0);

assign k_1_fu_1612_p2 = ($signed(trunc_ln78_reg_2179) + $signed(select_ln93_fu_1604_p3));

assign k_3_fu_1273_p0 = slot;

assign k_3_fu_1273_p2 = ($signed(k_3_fu_1273_p0) + $signed(select_ln115_fu_1265_p3));

assign l_start_address0 = sext_ln96_fu_1623_p1;

assign l_start_shuffled_address0 = zext_ln114_reg_2305;

assign m_fu_1162_p2 = (m_0_reg_487 + 3'd1);

assign mul_ln102_fu_825_p1 = sext_ln102_fu_822_p0;

assign mul_ln102_fu_825_p2 = ($signed({{1'b0}, {65'd5726623062}}) * $signed(mul_ln102_fu_825_p1));

assign mul_ln117_fu_1294_p1 = k_3_reg_2388;

assign mul_ln117_fu_1294_p2 = ($signed({{1'b0}, {65'd5726623062}}) * $signed(mul_ln117_fu_1294_p1));

assign mul_ln55_1_fu_610_p2 = ($signed({{1'b0}, {32'd27}}) * $signed(add_ln55_fu_606_p2));

assign mul_ln55_fu_596_p1 = chan;

assign mul_ln55_fu_596_p2 = ($signed({{1'b0}, {32'd11}}) * $signed(mul_ln55_fu_596_p1));

assign mul_ln67_fu_665_p1 = blk_fu_657_p2;

assign mul_ln67_fu_665_p2 = ($signed({{1'b0}, {65'd6247225158}}) * $signed(mul_ln67_fu_665_p1));

assign mul_ln70_fu_876_p1 = trunc_ln67_reg_2167;

assign mul_ln70_fu_876_p2 = ($signed({{1'b0}, {14'd114}}) * $signed(mul_ln70_fu_876_p1));

assign mul_ln75_fu_601_p2 = ($signed({{1'b0}, {32'd27}}) * $signed(add_ln75_reg_2061));

assign mul_ln77_fu_806_p1 = sext_ln77_fu_803_p0;

assign mul_ln77_fu_806_p2 = ($signed({{1'b0}, {65'd6871947674}}) * $signed(mul_ln77_fu_806_p1));

assign mul_ln78_fu_625_p1 = blk_1_fu_616_p2;

assign mul_ln78_fu_625_p2 = ($signed({{1'b0}, {65'd6871947674}}) * $signed(mul_ln78_fu_625_p1));

assign mul_ln81_fu_1006_p1 = trunc_ln78_reg_2179;

assign mul_ln81_fu_1006_p2 = ($signed({{1'b0}, {14'd114}}) * $signed(mul_ln81_fu_1006_p1));

assign mul_ln96_1_fu_1639_p1 = k_1_reg_2471;

assign mul_ln96_1_fu_1639_p2 = ($signed({{1'b0}, {14'd86}}) * $signed(mul_ln96_1_fu_1639_p1));

assign mul_ln96_fu_2032_p0 = 23'd45;

assign or_ln105_fu_1579_p2 = (shl_ln6_fu_1558_p3 | shl_ln105_1_fu_1571_p3);

assign or_ln111_fu_1516_p2 = (shl_ln8_fu_1495_p3 | shl_ln111_1_fu_1508_p3);

assign or_ln115_fu_1259_p2 = (icmp_ln115_fu_1247_p2 | icmp_ln115_1_fu_1253_p2);

assign or_ln121_fu_1434_p2 = (shl_ln_fu_1402_p3 | shl_ln121_1_fu_1426_p3);

assign or_ln72_fu_2020_p2 = (shl_ln72_fu_2014_p2 | phi_ln72_reg_521);

assign or_ln87_fu_1923_p2 = (shl_ln87_1_fu_1915_p3 | sext_ln87_fu_1896_p1);

assign or_ln97_fu_1758_p2 = (shl_ln97_1_fu_1751_p3 | sext_ln97_fu_1747_p1);

assign phitmp1_fu_2008_p2 = (32'd512 + tmp_23_fu_2001_p3);

assign remap_0_address0 = sext_ln84_fu_1833_p1;

assign remap_1_address0 = sext_ln84_fu_1833_p1;

assign select_ln102_1_fu_1111_p3 = ((tmp_15_reg_2129[0:0] === 1'b1) ? sub_ln102_1_fu_1098_p2 : tmp_17_reg_2207);

assign select_ln102_fu_1092_p3 = ((tmp_15_reg_2129[0:0] === 1'b1) ? tmp_16_fu_1082_p4 : tmp_17_reg_2207);

assign select_ln115_fu_1265_p3 = ((or_ln115_fu_1259_p2[0:0] === 1'b1) ? 32'd3 : 32'd0);

assign select_ln117_1_fu_1341_p3 = ((tmp_24_reg_2393[0:0] === 1'b1) ? sub_ln117_1_fu_1335_p2 : tmp_26_reg_2420);

assign select_ln117_fu_1329_p3 = ((tmp_24_reg_2393[0:0] === 1'b1) ? tmp_25_fu_1319_p4 : tmp_26_reg_2420);

assign select_ln119_fu_1418_p3 = ((icmp_ln119_fu_1378_p2[0:0] === 1'b1) ? trunc_ln119_fu_1410_p1 : trunc_ln119_1_fu_1414_p1);

assign select_ln67_fu_743_p3 = ((tmp_reg_2145[0:0] === 1'b1) ? tmp_1_fu_733_p4 : tmp_2_reg_2151);

assign select_ln69_fu_866_p3 = ((trunc_ln69_reg_2055[0:0] === 1'b1) ? 6'd9 : 6'd0);

assign select_ln70_1_fu_933_p3 = ((tmp_3_reg_2173[0:0] === 1'b1) ? sub_ln70_2_fu_927_p2 : sext_ln70_4_fu_916_p1);

assign select_ln70_fu_920_p3 = ((tmp_3_reg_2173[0:0] === 1'b1) ? sext_ln70_3_fu_902_p1 : sext_ln70_4_fu_916_p1);

assign select_ln77_1_fu_979_p3 = ((tmp_6_reg_2066[0:0] === 1'b1) ? sub_ln77_1_fu_973_p2 : sext_ln77_2_fu_963_p1);

assign select_ln77_fu_966_p3 = ((tmp_6_reg_2066[0:0] === 1'b1) ? sext_ln77_1_fu_959_p1 : sext_ln77_2_fu_963_p1);

assign select_ln78_fu_704_p3 = ((tmp_9_reg_2117[0:0] === 1'b1) ? tmp_10_fu_694_p4 : tmp_11_reg_2123);

assign select_ln81_1_fu_1063_p3 = ((tmp_12_reg_2186[0:0] === 1'b1) ? sub_ln81_2_fu_1057_p2 : sext_ln81_5_fu_1046_p1);

assign select_ln81_fu_1050_p3 = ((tmp_12_reg_2186[0:0] === 1'b1) ? sext_ln81_4_fu_1032_p1 : sext_ln81_5_fu_1046_p1);

assign select_ln83_1_fu_1907_p3 = ((icmp_ln83_fu_1841_p2[0:0] === 1'b1) ? zext_ln87_fu_1900_p1 : trunc_ln87_fu_1904_p1);

assign select_ln83_fu_1880_p3 = ((icmp_ln83_fu_1841_p2[0:0] === 1'b1) ? x_2_fu_1874_p2 : sext_ln80_1_fu_1838_p1);

assign select_ln93_fu_1604_p3 = ((trunc_ln92_fu_1600_p1[0:0] === 1'b1) ? 6'd3 : 6'd0);

assign select_ln95_fu_1104_p3 = ((trunc_ln69_reg_2055[0:0] === 1'b1) ? 7'd6 : 7'd0);

assign select_ln96_1_fu_1696_p3 = ((tmp_18_reg_2482[0:0] === 1'b1) ? sub_ln96_1_fu_1690_p2 : sext_ln96_5_fu_1679_p1);

assign select_ln96_fu_1683_p3 = ((tmp_18_reg_2482[0:0] === 1'b1) ? sext_ln96_4_fu_1665_p1 : sext_ln96_5_fu_1679_p1);

assign serpent1_address0 = sext_ln103_fu_841_p1;

assign serpent2_address0 = sext_ln118_fu_1286_p1;

assign sext_ln102_fu_822_p0 = slot;

assign sext_ln103_fu_841_p0 = slot;

assign sext_ln103_fu_841_p1 = sext_ln103_fu_841_p0;

assign sext_ln118_fu_1286_p1 = k_3_fu_1273_p2;

assign sext_ln69_1_fu_1998_p1 = $signed(x_4_reg_2547);

assign sext_ln69_fu_1136_p1 = $signed(add_ln69_fu_1130_p2);

assign sext_ln70_2_fu_1989_p1 = $signed(tmp_22_fu_1981_p3);

assign sext_ln70_3_fu_902_p1 = $signed(tmp_4_fu_892_p4);

assign sext_ln70_4_fu_916_p1 = $signed(tmp_5_fu_906_p4);

assign sext_ln70_fu_940_p1 = $signed(select_ln70_1_fu_933_p3);

assign sext_ln77_1_fu_959_p1 = $signed(tmp_7_fu_949_p4);

assign sext_ln77_2_fu_963_p1 = $signed(tmp_8_reg_2197);

assign sext_ln77_fu_803_p0 = seq;

assign sext_ln80_1_fu_1838_p1 = x_reg_2525;

assign sext_ln80_fu_1146_p1 = $signed(add_ln80_fu_1140_p2);

assign sext_ln81_1_fu_1070_p1 = $signed(select_ln81_1_fu_1063_p3);

assign sext_ln81_3_fu_1815_p1 = $signed(tmp_s_fu_1807_p3);

assign sext_ln81_4_fu_1032_p1 = $signed(tmp_13_fu_1022_p4);

assign sext_ln81_5_fu_1046_p1 = $signed(tmp_14_fu_1036_p4);

assign sext_ln81_fu_1074_p1 = $signed(trunc_ln81_1_reg_2072);

assign sext_ln84_1_fu_1855_p1 = $signed(add_ln84_fu_1850_p2);

assign sext_ln84_fu_1833_p1 = y_reg_2518;

assign sext_ln87_fu_1896_p1 = $signed(shl_ln3_fu_1888_p3);

assign sext_ln96_1_fu_1711_p1 = $signed(select_ln96_1_reg_2493);

assign sext_ln96_2_fu_1724_p1 = $signed(grp_fu_1617_p2);

assign sext_ln96_4_fu_1665_p1 = $signed(tmp_19_fu_1655_p4);

assign sext_ln96_5_fu_1679_p1 = $signed(tmp_20_fu_1669_p4);

assign sext_ln96_fu_1623_p1 = grp_fu_1594_p2;

assign sext_ln97_fu_1747_p1 = $signed(tmp_21_fu_1739_p3);

assign shl_ln103_1_fu_1537_p2 = add_ln103_1_fu_1532_p2 << 32'd2;

assign shl_ln103_fu_1526_p2 = grp_fu_1464_p2 << 32'd1;

assign shl_ln105_1_fu_1571_p3 = {{add_ln105_1_fu_1566_p2}, {8'd0}};

assign shl_ln109_fu_1474_p2 = grp_fu_1449_p2 << 32'd2;

assign shl_ln111_1_fu_1508_p3 = {{add_ln111_1_fu_1503_p2}, {9'd0}};

assign shl_ln118_1_fu_1361_p2 = i_3_reg_2404 << 32'd1;

assign shl_ln118_fu_1356_p2 = i_3_reg_2404 << 32'd3;

assign shl_ln120_fu_1384_p2 = y_2_fu_1372_p2 << 32'd1;

assign shl_ln121_1_fu_1426_p3 = {{select_ln119_fu_1418_p3}, {8'd0}};

assign shl_ln3_fu_1888_p3 = {{select_ln83_fu_1880_p3}, {1'd0}};

assign shl_ln4_fu_1962_p3 = {{trunc_ln70_1_fu_1958_p1}, {2'd0}};

assign shl_ln62_fu_1220_p2 = x_3_fu_1209_p2 << 32'd1;

assign shl_ln66_fu_861_p0 = chan;

assign shl_ln66_fu_861_p2 = shl_ln66_fu_861_p0 << 32'd2;

assign shl_ln6_fu_1558_p3 = {{add_ln105_fu_1553_p2}, {1'd0}};

assign shl_ln72_fu_2014_p2 = x_1_reg_510 << 32'd1;

assign shl_ln75_1_fu_550_p0 = chan;

assign shl_ln75_1_fu_550_p2 = shl_ln75_1_fu_550_p0 << 32'd1;

assign shl_ln75_fu_544_p0 = chan;

assign shl_ln75_fu_544_p2 = shl_ln75_fu_544_p0 << 32'd3;

assign shl_ln77_fu_986_p2 = blk_1_reg_2107 << 32'd1;

assign shl_ln81_1_fu_1788_p3 = {{trunc_ln81_2_fu_1784_p1}, {2'd0}};

assign shl_ln84_fu_1868_p2 = sext_ln84_1_fu_1855_p1 << zext_ln84_1_fu_1864_p1;

assign shl_ln87_1_fu_1915_p3 = {{select_ln83_1_fu_1907_p3}, {9'd0}};

assign shl_ln8_fu_1495_p3 = {{add_ln111_fu_1490_p2}, {1'd0}};

assign shl_ln97_1_fu_1751_p3 = {{add_ln97_1_reg_2498}, {9'd0}};

assign shl_ln_fu_1402_p3 = {{x_5_fu_1347_p2}, {2'd0}};

assign shuf2_address0 = zext_ln92_reg_2338;

assign sub_ln102_1_fu_1098_p2 = (31'd0 - select_ln102_fu_1092_p3);

assign sub_ln102_fu_1077_p2 = (65'd0 - mul_ln102_reg_2202);

assign sub_ln103_fu_1543_p2 = (shl_ln103_1_fu_1537_p2 - add_ln103_1_fu_1532_p2);

assign sub_ln109_fu_1480_p2 = (shl_ln109_fu_1474_p2 - grp_fu_1449_p2);

assign sub_ln117_1_fu_1335_p2 = (30'd0 - select_ln117_fu_1329_p3);

assign sub_ln117_fu_1314_p2 = (65'd0 - mul_ln117_reg_2415);

assign sub_ln118_fu_1366_p2 = (shl_ln118_fu_1356_p2 - shl_ln118_1_fu_1361_p2);

assign sub_ln120_fu_1390_p2 = (shl_ln118_1_fu_1361_p2 - shl_ln118_fu_1356_p2);

assign sub_ln67_1_fu_749_p2 = (29'd0 - select_ln67_fu_743_p3);

assign sub_ln67_fu_728_p2 = (65'd0 - mul_ln67_reg_2140);

assign sub_ln70_1_fu_886_p2 = (13'd0 - trunc_ln70_fu_882_p1);

assign sub_ln70_2_fu_927_p2 = (6'd0 - select_ln70_fu_920_p3);

assign sub_ln70_fu_1970_p2 = (shl_ln4_fu_1962_p3 - trunc_ln66_fu_1954_p1);

assign sub_ln77_1_fu_973_p2 = (32'd0 - select_ln77_fu_966_p3);

assign sub_ln77_fu_944_p2 = (65'd0 - mul_ln77_reg_2192);

assign sub_ln78_1_fu_710_p2 = (30'd0 - select_ln78_fu_704_p3);

assign sub_ln78_fu_689_p2 = (65'd0 - mul_ln78_reg_2112);

assign sub_ln81_1_fu_1016_p2 = (13'd0 - trunc_ln81_fu_1012_p1);

assign sub_ln81_2_fu_1057_p2 = (6'd0 - select_ln81_fu_1050_p3);

assign sub_ln81_fu_1796_p2 = (shl_ln81_1_fu_1788_p3 - trunc_ln77_fu_1780_p1);

assign sub_ln96_1_fu_1690_p2 = (6'd0 - select_ln96_fu_1683_p3);

assign sub_ln96_fu_1649_p2 = (13'd0 - trunc_ln96_fu_1645_p1);

assign tmp_10_fu_694_p4 = {{sub_ln78_fu_689_p2[64:35]}};

assign tmp_13_fu_1022_p4 = {{sub_ln81_1_fu_1016_p2[12:10]}};

assign tmp_14_fu_1036_p4 = {{mul_ln81_fu_1006_p2[13:10]}};

assign tmp_15_fu_649_p1 = slot;

assign tmp_16_fu_1082_p4 = {{sub_ln102_fu_1077_p2[64:34]}};

assign tmp_19_fu_1655_p4 = {{sub_ln96_fu_1649_p2[12:9]}};

assign tmp_1_fu_733_p4 = {{sub_ln67_fu_728_p2[64:36]}};

assign tmp_20_fu_1669_p4 = {{mul_ln96_1_fu_1639_p2[13:9]}};

assign tmp_21_fu_1739_p3 = {{add_ln97_fu_1734_p2}, {1'd0}};

assign tmp_22_fu_1981_p3 = {{add_ln70_fu_1976_p2}, {1'd0}};

assign tmp_23_fu_2001_p3 = {{add_ln70_114_reg_2552}, {9'd0}};

assign tmp_25_fu_1319_p4 = {{sub_ln117_fu_1314_p2[64:35]}};

assign tmp_4_fu_892_p4 = {{sub_ln70_1_fu_886_p2[12:10]}};

assign tmp_5_fu_906_p4 = {{mul_ln70_fu_876_p2[13:10]}};

assign tmp_6_fu_568_p1 = seq;

assign tmp_7_fu_949_p4 = {{sub_ln77_fu_944_p2[64:35]}};

assign tmp_s_fu_1807_p3 = {{add_ln81_fu_1802_p2}, {1'd0}};

assign trunc_ln103_fu_1549_p1 = sub_ln103_fu_1543_p2[23:0];

assign trunc_ln109_fu_1486_p1 = sub_ln109_fu_1480_p2[22:0];

assign trunc_ln119_1_fu_1414_p1 = y_2_fu_1372_p2[23:0];

assign trunc_ln119_fu_1410_p1 = y_3_fu_1396_p2[23:0];

assign trunc_ln66_fu_1954_p1 = grp_fu_1939_p2[6:0];

assign trunc_ln67_fu_767_p1 = grp_fu_761_p2[5:0];

assign trunc_ln69_fu_540_p0 = chan;

assign trunc_ln69_fu_540_p1 = trunc_ln69_fu_540_p0[0:0];

assign trunc_ln70_1_fu_1958_p1 = grp_fu_1939_p2[4:0];

assign trunc_ln70_fu_882_p1 = mul_ln70_fu_876_p2[12:0];

assign trunc_ln77_fu_1780_p1 = grp_fu_1774_p2[6:0];

assign trunc_ln78_fu_785_p1 = grp_fu_722_p2[5:0];

assign trunc_ln81_1_fu_576_p1 = chan;

assign trunc_ln81_2_fu_1784_p1 = grp_fu_1774_p2[4:0];

assign trunc_ln81_fu_1012_p1 = mul_ln81_fu_1006_p2[12:0];

assign trunc_ln87_fu_1904_p1 = y_reg_2518[22:0];

assign trunc_ln92_fu_1600_p1 = grp_fu_1594_p2[0:0];

assign trunc_ln96_1_fu_586_p1 = chan;

assign trunc_ln96_fu_1645_p1 = mul_ln96_1_fu_1639_p2[12:0];

assign x_2_fu_1874_p2 = (shl_ln84_fu_1868_p2 + zext_ln84_fu_1846_p1);

assign x_3_fu_1209_p0 = slot;

assign x_3_fu_1209_p2 = ($signed(x_3_fu_1209_p0) + $signed(zext_ln58_fu_1205_p1));

assign x_4_fu_1949_p2 = ($signed(zext_ln69_fu_1945_p1) + $signed(sext_ln69_reg_2264));

assign x_5_fu_1347_p2 = (zext_ln117_fu_1310_p1 + select_ln117_1_fu_1341_p3);

assign x_6_fu_1226_p2 = ($signed(32'd4294967116) + $signed(shl_ln62_fu_1220_p2));

assign x_fu_1828_p2 = ($signed(zext_ln80_fu_1824_p1) + $signed(sext_ln80_reg_2269));

assign y_2_fu_1372_p2 = (zext_ln118_fu_1353_p1 + sub_ln118_fu_1366_p2);

assign y_3_fu_1396_p2 = (sub_ln120_fu_1390_p2 + shl_ln120_fu_1384_p2);

assign y_fu_1819_p2 = ($signed(sext_ln81_3_fu_1815_p1) + $signed(add_ln81_1_reg_2274));

assign zext_ln102_1_fu_1522_p1 = shuf3_q0;

assign zext_ln102_fu_1184_p1 = m_0_reg_487;

assign zext_ln103_1_fu_1455_p1 = off_q0;

assign zext_ln103_fu_1117_p1 = serpent1_q0;

assign zext_ln108_1_fu_1470_p1 = shuf3_q0;

assign zext_ln108_fu_1179_p1 = m_0_reg_487;

assign zext_ln109_1_fu_1440_p1 = off_q0;

assign zext_ln109_fu_1121_p1 = serpent1_q0;

assign zext_ln114_1_fu_1232_p1 = off_q0;

assign zext_ln114_fu_1174_p1 = m_0_reg_487;

assign zext_ln117_fu_1310_p1 = l_start_shuffled_q0;

assign zext_ln118_fu_1353_p1 = serpent2_load_reg_2426;

assign zext_ln58_fu_1205_p1 = phi_mul_reg_499;

assign zext_ln66_1_fu_1930_p1 = off_q0;

assign zext_ln66_fu_1199_p1 = m_0_reg_487;

assign zext_ln69_fu_1945_p1 = shuf1_q0;

assign zext_ln72_fu_2027_p1 = m_0_reg_487;

assign zext_ln77_1_fu_1765_p1 = off_q0;

assign zext_ln77_fu_1194_p1 = m_0_reg_487;

assign zext_ln80_fu_1824_p1 = shuf1_q0;

assign zext_ln84_1_fu_1864_p1 = icmp_ln84_fu_1859_p2;

assign zext_ln84_fu_1846_p1 = remap_0_q0;

assign zext_ln87_fu_1900_p1 = remap_1_q0;

assign zext_ln92_1_fu_1585_p1 = off_q0;

assign zext_ln92_fu_1189_p1 = m_0_reg_487;

assign zext_ln95_fu_1720_p1 = shuf2_q0;

assign zext_ln96_fu_1703_p1 = l_start_load_reg_2488;

always @ (posedge ap_clk) begin
    select_ln95_reg_2238[0] <= 1'b0;
    select_ln95_reg_2238[6:3] <= 4'b0000;
    zext_ln103_reg_2249[23:2] <= 22'b0000000000000000000000;
    zext_ln109_reg_2254[22:2] <= 21'b000000000000000000000;
    zext_ln114_reg_2305[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln108_reg_2316[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln102_reg_2327[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln92_reg_2338[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln77_reg_2349[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    or_ln121_reg_2431[1:0] <= 2'b00;
    or_ln111_reg_2456[0] <= 1'b0;
    or_ln105_reg_2461[0] <= 1'b0;
    phi_ln72_reg_521[8:0] <= 9'b000000000;
end

endmodule //dv_calc_mb_coordinates
