{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1675626338597 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1675626338597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 05 23:15:38 2023 " "Processing started: Sun Feb 05 23:15:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1675626338597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1675626338597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off topModule -c topModule " "Command: quartus_map --read_settings_files=on --write_settings_files=off topModule -c topModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1675626338598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1675626340065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb.v 1 1 " "Found 1 design units, including 1 entities, in source file wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "WB.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626340139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675626340139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file topmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 topModule " "Found entity 1: topModule" {  } { { "topModule.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/topModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626340145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675626340145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626340156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675626340156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "MEM_WB.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/MEM_WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626340161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675626340161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "MEM.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626340165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675626340165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/IF_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626340174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675626340174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if.v 5 5 " "Found 5 design units, including 5 entities, in source file if.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "IF.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/IF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626340189 ""} { "Info" "ISGN_ENTITY_NAME" "2 Adder " "Found entity 2: Adder" {  } { { "IF.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/IF.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626340189 ""} { "Info" "ISGN_ENTITY_NAME" "3 inst_mem " "Found entity 3: inst_mem" {  } { { "IF.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/IF.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626340189 ""} { "Info" "ISGN_ENTITY_NAME" "4 IF_MUX " "Found entity 4: IF_MUX" {  } { { "IF.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/IF.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626340189 ""} { "Info" "ISGN_ENTITY_NAME" "5 PC_reg " "Found entity 5: PC_reg" {  } { { "IF.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/IF.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626340189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675626340189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_exe.v 1 1 " "Found 1 design units, including 1 entities, in source file id_exe.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EXE " "Found entity 1: ID_EXE" {  } { { "ID_EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ID_EXE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626340198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675626340198 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 ID.v(194) " "Verilog HDL Expression warning at ID.v(194): truncated literal to match 4 bits" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ID.v" 194 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1675626340216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.v 8 8 " "Found 8 design units, including 8 entities, in source file id.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626340217 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_file " "Found entity 2: reg_file" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ID.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626340217 ""} { "Info" "ISGN_ENTITY_NAME" "3 ID_controlUnit " "Found entity 3: ID_controlUnit" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ID.v" 178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626340217 ""} { "Info" "ISGN_ENTITY_NAME" "4 Condition_Check " "Found entity 4: Condition_Check" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ID.v" 233 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626340217 ""} { "Info" "ISGN_ENTITY_NAME" "5 Not_1_bit " "Found entity 5: Not_1_bit" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ID.v" 265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626340217 ""} { "Info" "ISGN_ENTITY_NAME" "6 Or_1_bit " "Found entity 6: Or_1_bit" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ID.v" 269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626340217 ""} { "Info" "ISGN_ENTITY_NAME" "7 Mux2_4_bit " "Found entity 7: Mux2_4_bit" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ID.v" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626340217 ""} { "Info" "ISGN_ENTITY_NAME" "8 Mux2_9_bit " "Found entity 8: Mux2_9_bit" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ID.v" 277 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626340217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675626340217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_detection_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_detection_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_Detection_Unit " "Found entity 1: hazard_Detection_Unit" {  } { { "hazard_Detection_Unit.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/hazard_Detection_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626340231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675626340231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Forwarding_Unit " "Found entity 1: Forwarding_Unit" {  } { { "Forwarding_Unit.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/Forwarding_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626340240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675626340240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file exe_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_MEM " "Found entity 1: EXE_MEM" {  } { { "EXE_MEM.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626340246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675626340246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe.v 7 7 " "Found 7 design units, including 7 entities, in source file exe.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE " "Found entity 1: EXE" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626340261 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALU " "Found entity 2: ALU" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626340261 ""} { "Info" "ISGN_ENTITY_NAME" "3 Status_Register " "Found entity 3: Status_Register" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626340261 ""} { "Info" "ISGN_ENTITY_NAME" "4 Adder_32_EXE " "Found entity 4: Adder_32_EXE" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626340261 ""} { "Info" "ISGN_ENTITY_NAME" "5 Or_1_bit_EXE " "Found entity 5: Or_1_bit_EXE" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626340261 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux_32_bit_3_to_1 " "Found entity 6: mux_32_bit_3_to_1" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626340261 ""} { "Info" "ISGN_ENTITY_NAME" "7 Val_2Generate " "Found entity 7: Val_2Generate" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626340261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675626340261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.v 1 1 " "Found 1 design units, including 1 entities, in source file arm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARM " "Found entity 1: ARM" {  } { { "ARM.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ARM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626340271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675626340271 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_exe_in ARM.v(219) " "Verilog HDL Implicit Net warning at ARM.v(219): created implicit net for \"s_exe_in\"" {  } { { "ARM.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ARM.v" 219 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675626340272 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topModule " "Elaborating entity \"topModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1675626340678 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR topModule.v(5) " "Output port \"LEDR\" at topModule.v(5) has no driver" {  } { { "topModule.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/topModule.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1675626340686 "|topModule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ARM ARM:top " "Elaborating entity \"ARM\" for hierarchy \"ARM:top\"" {  } { { "topModule.v" "top" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/topModule.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626340688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF ARM:top\|IF:if_stage " "Elaborating entity \"IF\" for hierarchy \"ARM:top\|IF:if_stage\"" {  } { { "ARM.v" "if_stage" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ARM.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626340708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder ARM:top\|IF:if_stage\|Adder:adder " "Elaborating entity \"Adder\" for hierarchy \"ARM:top\|IF:if_stage\|Adder:adder\"" {  } { { "IF.v" "adder" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/IF.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626340725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem ARM:top\|IF:if_stage\|inst_mem:mem " "Elaborating entity \"inst_mem\" for hierarchy \"ARM:top\|IF:if_stage\|inst_mem:mem\"" {  } { { "IF.v" "mem" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/IF.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626340743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_MUX ARM:top\|IF:if_stage\|IF_MUX:mux " "Elaborating entity \"IF_MUX\" for hierarchy \"ARM:top\|IF:if_stage\|IF_MUX:mux\"" {  } { { "IF.v" "mux" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/IF.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626340769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_reg ARM:top\|IF:if_stage\|PC_reg:pc_reg " "Elaborating entity \"PC_reg\" for hierarchy \"ARM:top\|IF:if_stage\|PC_reg:pc_reg\"" {  } { { "IF.v" "pc_reg" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/IF.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626340786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID ARM:top\|IF_ID:if_id " "Elaborating entity \"IF_ID\" for hierarchy \"ARM:top\|IF_ID:if_id\"" {  } { { "ARM.v" "if_id" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ARM.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626340801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_Detection_Unit ARM:top\|hazard_Detection_Unit:HazardDetectionUnit " "Elaborating entity \"hazard_Detection_Unit\" for hierarchy \"ARM:top\|hazard_Detection_Unit:HazardDetectionUnit\"" {  } { { "ARM.v" "HazardDetectionUnit" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ARM.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626340818 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hazard_detected hazard_Detection_Unit.v(20) " "Verilog HDL Always Construct warning at hazard_Detection_Unit.v(20): inferring latch(es) for variable \"hazard_detected\", which holds its previous value in one or more paths through the always construct" {  } { { "hazard_Detection_Unit.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/hazard_Detection_Unit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1675626340831 "|topModule|ARM:top|hazard_Detection_Unit:HazardDetectionUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hazard_detected hazard_Detection_Unit.v(31) " "Inferred latch for \"hazard_detected\" at hazard_Detection_Unit.v(31)" {  } { { "hazard_Detection_Unit.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/hazard_Detection_Unit.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675626340831 "|topModule|ARM:top|hazard_Detection_Unit:HazardDetectionUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID ARM:top\|ID:id_stage " "Elaborating entity \"ID\" for hierarchy \"ARM:top\|ID:id_stage\"" {  } { { "ARM.v" "id_stage" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ARM.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626340833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file ARM:top\|ID:id_stage\|reg_file:RF " "Elaborating entity \"reg_file\" for hierarchy \"ARM:top\|ID:id_stage\|reg_file:RF\"" {  } { { "ID.v" "RF" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ID.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626340848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_controlUnit ARM:top\|ID:id_stage\|ID_controlUnit:ID_CU " "Elaborating entity \"ID_controlUnit\" for hierarchy \"ARM:top\|ID:id_stage\|ID_controlUnit:ID_CU\"" {  } { { "ID.v" "ID_CU" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ID.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626340869 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ID.v(211) " "Verilog HDL Case Statement warning at ID.v(211): case item expression covers a value already covered by a previous case item" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ID.v" 211 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1675626340881 "|topModule|ARM:top|ID:id_stage|ID_controlUnit:ID_CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Condition_Check ARM:top\|ID:id_stage\|Condition_Check:cond_check " "Elaborating entity \"Condition_Check\" for hierarchy \"ARM:top\|ID:id_stage\|Condition_Check:cond_check\"" {  } { { "ID.v" "cond_check" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ID.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626340883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Not_1_bit ARM:top\|ID:id_stage\|Not_1_bit:not_1 " "Elaborating entity \"Not_1_bit\" for hierarchy \"ARM:top\|ID:id_stage\|Not_1_bit:not_1\"" {  } { { "ID.v" "not_1" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ID.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626340898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or_1_bit ARM:top\|ID:id_stage\|Or_1_bit:or_1 " "Elaborating entity \"Or_1_bit\" for hierarchy \"ARM:top\|ID:id_stage\|Or_1_bit:or_1\"" {  } { { "ID.v" "or_1" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ID.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626340911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_9_bit ARM:top\|ID:id_stage\|Mux2_9_bit:mux_1 " "Elaborating entity \"Mux2_9_bit\" for hierarchy \"ARM:top\|ID:id_stage\|Mux2_9_bit:mux_1\"" {  } { { "ID.v" "mux_1" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ID.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626340934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_4_bit ARM:top\|ID:id_stage\|Mux2_4_bit:mux_2 " "Elaborating entity \"Mux2_4_bit\" for hierarchy \"ARM:top\|ID:id_stage\|Mux2_4_bit:mux_2\"" {  } { { "ID.v" "mux_2" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ID.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626340947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EXE ARM:top\|ID_EXE:id_exe " "Elaborating entity \"ID_EXE\" for hierarchy \"ARM:top\|ID_EXE:id_exe\"" {  } { { "ARM.v" "id_exe" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ARM.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626340966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE ARM:top\|EXE:exec_stage " "Elaborating entity \"EXE\" for hierarchy \"ARM:top\|EXE:exec_stage\"" {  } { { "ARM.v" "exec_stage" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ARM.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626340988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ARM:top\|EXE:exec_stage\|ALU:alu_exe " "Elaborating entity \"ALU\" for hierarchy \"ARM:top\|EXE:exec_stage\|ALU:alu_exe\"" {  } { { "EXE.v" "alu_exe" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626341004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Status_Register ARM:top\|EXE:exec_stage\|Status_Register:status_reg " "Elaborating entity \"Status_Register\" for hierarchy \"ARM:top\|EXE:exec_stage\|Status_Register:status_reg\"" {  } { { "EXE.v" "status_reg" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626341021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_32_EXE ARM:top\|EXE:exec_stage\|Adder_32_EXE:adder_32 " "Elaborating entity \"Adder_32_EXE\" for hierarchy \"ARM:top\|EXE:exec_stage\|Adder_32_EXE:adder_32\"" {  } { { "EXE.v" "adder_32" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626341096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or_1_bit_EXE ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1 " "Elaborating entity \"Or_1_bit_EXE\" for hierarchy \"ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\"" {  } { { "EXE.v" "or_1" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626341110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32_bit_3_to_1 ARM:top\|EXE:exec_stage\|mux_32_bit_3_to_1:mux1_exe " "Elaborating entity \"mux_32_bit_3_to_1\" for hierarchy \"ARM:top\|EXE:exec_stage\|mux_32_bit_3_to_1:mux1_exe\"" {  } { { "EXE.v" "mux1_exe" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626341124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Val_2Generate ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen " "Elaborating entity \"Val_2Generate\" for hierarchy \"ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\"" {  } { { "EXE.v" "Val_2Gen" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626341141 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp EXE.v(167) " "Verilog HDL Always Construct warning at EXE.v(167): inferring latch(es) for variable \"tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 167 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1675626341153 "|topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Val_2 EXE.v(167) " "Verilog HDL Always Construct warning at EXE.v(167): inferring latch(es) for variable \"Val_2\", which holds its previous value in one or more paths through the always construct" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 167 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1675626341153 "|topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[0\] EXE.v(185) " "Inferred latch for \"Val_2\[0\]\" at EXE.v(185)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675626341153 "|topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[1\] EXE.v(185) " "Inferred latch for \"Val_2\[1\]\" at EXE.v(185)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675626341153 "|topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[2\] EXE.v(185) " "Inferred latch for \"Val_2\[2\]\" at EXE.v(185)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675626341154 "|topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[3\] EXE.v(185) " "Inferred latch for \"Val_2\[3\]\" at EXE.v(185)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675626341154 "|topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[4\] EXE.v(185) " "Inferred latch for \"Val_2\[4\]\" at EXE.v(185)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675626341154 "|topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[5\] EXE.v(185) " "Inferred latch for \"Val_2\[5\]\" at EXE.v(185)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675626341154 "|topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[6\] EXE.v(185) " "Inferred latch for \"Val_2\[6\]\" at EXE.v(185)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675626341154 "|topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[7\] EXE.v(185) " "Inferred latch for \"Val_2\[7\]\" at EXE.v(185)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675626341154 "|topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[8\] EXE.v(185) " "Inferred latch for \"Val_2\[8\]\" at EXE.v(185)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675626341154 "|topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[9\] EXE.v(185) " "Inferred latch for \"Val_2\[9\]\" at EXE.v(185)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675626341154 "|topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[10\] EXE.v(185) " "Inferred latch for \"Val_2\[10\]\" at EXE.v(185)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675626341154 "|topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[11\] EXE.v(185) " "Inferred latch for \"Val_2\[11\]\" at EXE.v(185)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675626341154 "|topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[12\] EXE.v(185) " "Inferred latch for \"Val_2\[12\]\" at EXE.v(185)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675626341154 "|topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[13\] EXE.v(185) " "Inferred latch for \"Val_2\[13\]\" at EXE.v(185)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675626341154 "|topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[14\] EXE.v(185) " "Inferred latch for \"Val_2\[14\]\" at EXE.v(185)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675626341154 "|topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[15\] EXE.v(185) " "Inferred latch for \"Val_2\[15\]\" at EXE.v(185)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675626341154 "|topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[16\] EXE.v(185) " "Inferred latch for \"Val_2\[16\]\" at EXE.v(185)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675626341154 "|topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[17\] EXE.v(185) " "Inferred latch for \"Val_2\[17\]\" at EXE.v(185)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675626341155 "|topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[18\] EXE.v(185) " "Inferred latch for \"Val_2\[18\]\" at EXE.v(185)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675626341155 "|topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[19\] EXE.v(185) " "Inferred latch for \"Val_2\[19\]\" at EXE.v(185)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675626341155 "|topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[20\] EXE.v(185) " "Inferred latch for \"Val_2\[20\]\" at EXE.v(185)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675626341155 "|topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[21\] EXE.v(185) " "Inferred latch for \"Val_2\[21\]\" at EXE.v(185)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675626341155 "|topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[22\] EXE.v(185) " "Inferred latch for \"Val_2\[22\]\" at EXE.v(185)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675626341155 "|topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[23\] EXE.v(185) " "Inferred latch for \"Val_2\[23\]\" at EXE.v(185)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675626341155 "|topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[24\] EXE.v(185) " "Inferred latch for \"Val_2\[24\]\" at EXE.v(185)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675626341155 "|topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[25\] EXE.v(185) " "Inferred latch for \"Val_2\[25\]\" at EXE.v(185)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675626341155 "|topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[26\] EXE.v(185) " "Inferred latch for \"Val_2\[26\]\" at EXE.v(185)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675626341155 "|topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[27\] EXE.v(185) " "Inferred latch for \"Val_2\[27\]\" at EXE.v(185)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675626341155 "|topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[28\] EXE.v(185) " "Inferred latch for \"Val_2\[28\]\" at EXE.v(185)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675626341155 "|topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[29\] EXE.v(185) " "Inferred latch for \"Val_2\[29\]\" at EXE.v(185)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675626341155 "|topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[30\] EXE.v(185) " "Inferred latch for \"Val_2\[30\]\" at EXE.v(185)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675626341155 "|topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[31\] EXE.v(185) " "Inferred latch for \"Val_2\[31\]\" at EXE.v(185)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675626341155 "|topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_MEM ARM:top\|EXE_MEM:exe_mem " "Elaborating entity \"EXE_MEM\" for hierarchy \"ARM:top\|EXE_MEM:exe_mem\"" {  } { { "ARM.v" "exe_mem" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ARM.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626341158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM ARM:top\|MEM:mem_stage " "Elaborating entity \"MEM\" for hierarchy \"ARM:top\|MEM:mem_stage\"" {  } { { "ARM.v" "mem_stage" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ARM.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626341187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB ARM:top\|MEM_WB:mem_wb " "Elaborating entity \"MEM_WB\" for hierarchy \"ARM:top\|MEM_WB:mem_wb\"" {  } { { "ARM.v" "mem_wb" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ARM.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626341204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forwarding_Unit ARM:top\|Forwarding_Unit:forwardingUnit " "Elaborating entity \"Forwarding_Unit\" for hierarchy \"ARM:top\|Forwarding_Unit:forwardingUnit\"" {  } { { "ARM.v" "forwardingUnit" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ARM.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626341220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB ARM:top\|WB:wb_stage " "Elaborating entity \"WB\" for hierarchy \"ARM:top\|WB:wb_stage\"" {  } { { "ARM.v" "wb_stage" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ARM.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626341235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_et14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_et14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_et14 " "Found entity 1: altsyncram_et14" {  } { { "db/altsyncram_et14.tdf" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/db/altsyncram_et14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626344334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675626344334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mhq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mhq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mhq1 " "Found entity 1: altsyncram_mhq1" {  } { { "db/altsyncram_mhq1.tdf" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/db/altsyncram_mhq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626344483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675626344483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_eoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_eoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_eoc " "Found entity 1: mux_eoc" {  } { { "db/mux_eoc.tdf" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/db/mux_eoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626344874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675626344874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626345658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675626345658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/db/cntr_odi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626345963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675626345963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ccc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ccc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ccc " "Found entity 1: cmpr_ccc" {  } { { "db/cmpr_ccc.tdf" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/db/cmpr_ccc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626346128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675626346128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v1j " "Found entity 1: cntr_v1j" {  } { { "db/cntr_v1j.tdf" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/db/cntr_v1j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626346313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675626346313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ci " "Found entity 1: cntr_1ci" {  } { { "db/cntr_1ci.tdf" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/db/cntr_1ci.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626346477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675626346477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626346590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675626346590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626346752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675626346752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626346880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675626346880 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675626347297 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ARM:top\|hazard_Detection_Unit:HazardDetectionUnit\|hazard_detected " "LATCH primitive \"ARM:top\|hazard_Detection_Unit:HazardDetectionUnit\|hazard_detected\" is permanently enabled" {  } { { "hazard_Detection_Unit.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/hazard_Detection_Unit.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1675626348330 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ARM:top\|MEM:mem_stage\|memory_rtl_0 " "Inferred dual-clock RAM node \"ARM:top\|MEM:mem_stage\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1675626348792 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ARM:top\|MEM:mem_stage\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ARM:top\|MEM:mem_stage\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1675626350072 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1675626350072 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1675626350072 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1675626350072 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1675626350072 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1675626350072 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1675626350072 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1675626350072 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1675626350072 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1675626350072 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1675626350072 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1675626350072 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1675626350072 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1675626350072 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1675626350072 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1675626350072 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ARM:top\|MEM:mem_stage\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"ARM:top\|MEM:mem_stage\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675626350118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ARM:top\|MEM:mem_stage\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"ARM:top\|MEM:mem_stage\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626350118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626350118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626350118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626350118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626350118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626350118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626350118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626350118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626350118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626350118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626350118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626350118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626350118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675626350118 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675626350118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_erc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_erc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_erc1 " "Found entity 1: altsyncram_erc1" {  } { { "db/altsyncram_erc1.tdf" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/db/altsyncram_erc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675626350205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675626350205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[0\] " "Latch ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out " "Ports D and ENA on the latch are fed by the same signal ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675626350944 ""}  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675626350944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[2\] " "Latch ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM:top\|ID_EXE:id_exe\|Val_2_Generate_in_2 " "Ports D and ENA on the latch are fed by the same signal ARM:top\|ID_EXE:id_exe\|Val_2_Generate_in_2" {  } { { "ID_EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ID_EXE.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675626350944 ""}  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675626350944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[1\] " "Latch ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out " "Ports D and ENA on the latch are fed by the same signal ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675626350944 ""}  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675626350944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[3\] " "Latch ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out " "Ports D and ENA on the latch are fed by the same signal ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675626350944 ""}  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675626350944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[4\] " "Latch ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM:top\|ID_EXE:id_exe\|Val_2_Generate_in_2 " "Ports D and ENA on the latch are fed by the same signal ARM:top\|ID_EXE:id_exe\|Val_2_Generate_in_2" {  } { { "ID_EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ID_EXE.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675626350945 ""}  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675626350945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[5\] " "Latch ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out " "Ports D and ENA on the latch are fed by the same signal ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675626350945 ""}  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675626350945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[6\] " "Latch ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM:top\|ID_EXE:id_exe\|Val_2_Generate_in_2 " "Ports D and ENA on the latch are fed by the same signal ARM:top\|ID_EXE:id_exe\|Val_2_Generate_in_2" {  } { { "ID_EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ID_EXE.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675626350945 ""}  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675626350945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[7\] " "Latch ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out " "Ports D and ENA on the latch are fed by the same signal ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675626350945 ""}  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675626350945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[10\] " "Latch ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out " "Ports D and ENA on the latch are fed by the same signal ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675626350945 ""}  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675626350945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[9\] " "Latch ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out " "Ports D and ENA on the latch are fed by the same signal ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675626350946 ""}  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675626350946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[8\] " "Latch ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out " "Ports D and ENA on the latch are fed by the same signal ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675626350946 ""}  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675626350946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[11\] " "Latch ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out " "Ports D and ENA on the latch are fed by the same signal ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675626350946 ""}  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675626350946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[12\] " "Latch ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out " "Ports D and ENA on the latch are fed by the same signal ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675626350946 ""}  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675626350946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[13\] " "Latch ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out " "Ports D and ENA on the latch are fed by the same signal ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675626350946 ""}  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675626350946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[14\] " "Latch ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out " "Ports D and ENA on the latch are fed by the same signal ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675626350946 ""}  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675626350946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[15\] " "Latch ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out " "Ports D and ENA on the latch are fed by the same signal ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675626350947 ""}  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675626350947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[16\] " "Latch ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out " "Ports D and ENA on the latch are fed by the same signal ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675626350947 ""}  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675626350947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[17\] " "Latch ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out " "Ports D and ENA on the latch are fed by the same signal ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675626350947 ""}  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675626350947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[18\] " "Latch ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out " "Ports D and ENA on the latch are fed by the same signal ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675626350947 ""}  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675626350947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[19\] " "Latch ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out " "Ports D and ENA on the latch are fed by the same signal ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675626350947 ""}  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675626350947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[20\] " "Latch ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out " "Ports D and ENA on the latch are fed by the same signal ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675626350947 ""}  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675626350947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[21\] " "Latch ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out " "Ports D and ENA on the latch are fed by the same signal ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675626350948 ""}  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675626350948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[22\] " "Latch ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out " "Ports D and ENA on the latch are fed by the same signal ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675626350948 ""}  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675626350948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[23\] " "Latch ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out " "Ports D and ENA on the latch are fed by the same signal ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675626350948 ""}  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675626350948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[24\] " "Latch ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out " "Ports D and ENA on the latch are fed by the same signal ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675626350948 ""}  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675626350948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[25\] " "Latch ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out " "Ports D and ENA on the latch are fed by the same signal ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675626350948 ""}  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675626350948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[26\] " "Latch ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out " "Ports D and ENA on the latch are fed by the same signal ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675626350948 ""}  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675626350948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[27\] " "Latch ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out " "Ports D and ENA on the latch are fed by the same signal ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675626350949 ""}  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675626350949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[28\] " "Latch ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM:top\|ID_EXE:id_exe\|Val_2_Generate_in_2 " "Ports D and ENA on the latch are fed by the same signal ARM:top\|ID_EXE:id_exe\|Val_2_Generate_in_2" {  } { { "ID_EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ID_EXE.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675626350949 ""}  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675626350949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[29\] " "Latch ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM:top\|ID_EXE:id_exe\|Val_2_Generate_in_2 " "Ports D and ENA on the latch are fed by the same signal ARM:top\|ID_EXE:id_exe\|Val_2_Generate_in_2" {  } { { "ID_EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ID_EXE.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675626350949 ""}  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675626350949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[30\] " "Latch ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out " "Ports D and ENA on the latch are fed by the same signal ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675626350949 ""}  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675626350949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[31\] " "Latch ARM:top\|EXE:exec_stage\|Val_2Generate:Val_2Gen\|Val_2\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out " "Ports D and ENA on the latch are fed by the same signal ARM:top\|EXE:exec_stage\|Or_1_bit_EXE:or_1\|out" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675626350949 ""}  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675626350949 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ID.v" 169 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1675626350967 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1675626350967 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "topModule.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/topModule.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675626352660 "|topModule|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "topModule.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/topModule.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675626352660 "|topModule|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "topModule.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/topModule.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675626352660 "|topModule|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "topModule.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/topModule.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675626352660 "|topModule|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "topModule.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/topModule.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675626352660 "|topModule|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "topModule.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/topModule.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675626352660 "|topModule|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "topModule.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/topModule.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675626352660 "|topModule|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "topModule.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/topModule.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675626352660 "|topModule|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "topModule.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/topModule.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675626352660 "|topModule|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "topModule.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/topModule.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675626352660 "|topModule|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "topModule.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/topModule.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675626352660 "|topModule|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "topModule.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/topModule.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675626352660 "|topModule|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "topModule.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/topModule.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675626352660 "|topModule|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "topModule.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/topModule.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675626352660 "|topModule|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "topModule.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/topModule.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675626352660 "|topModule|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "topModule.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/topModule.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675626352660 "|topModule|LEDR[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1675626352660 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 580 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 580 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1675626360448 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1675626360607 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675626360607 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "topModule.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/topModule.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675626361556 "|topModule|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "topModule.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/topModule.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675626361556 "|topModule|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "topModule.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/topModule.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675626361556 "|topModule|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1675626361556 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7307 " "Implemented 7307 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1675626361557 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1675626361557 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7055 " "Implemented 7055 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1675626361557 ""} { "Info" "ICUT_CUT_TM_RAMS" "226 " "Implemented 226 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1675626361557 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1675626361557 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 94 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1675626361668 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 05 23:16:01 2023 " "Processing ended: Sun Feb 05 23:16:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1675626361668 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1675626361668 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1675626361668 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1675626361668 ""}
