git clone --depth 1 --no-tags https://github.com/Vinay5689/myrepo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762620693
git clone --depth 1 --no-tags https://github.com/soyak38/caravelv1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762667355
git clone --depth 1 --no-tags https://github.com/oykunsay/VHDL-Histogram-Equalization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763019865
git clone --depth 1 --no-tags https://github.com/poojitha-lagidi/seven-segment-display-decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763109888
git clone --depth 1 --no-tags https://github.com/Mario-o-Ghaly/Pipelined-RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763560257
git clone --depth 1 --no-tags https://github.com/thejoeloy/rv32i_pipelined_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763854576
git clone --depth 1 --no-tags https://github.com/bhavinshekhada/UART-PROTOCOL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763875685
git clone --depth 1 --no-tags https://github.com/KianRafati/N-bit-Signed-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764126066
git clone --depth 1 --no-tags https://github.com/Ramya12805/iverilog_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762656900
git clone --depth 1 --no-tags https://github.com/AbhishekDutta96/Physical-Implementation-RTL-to-GDS-II-of-Up-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764783713
git clone --depth 1 --no-tags https://github.com/kjstanford/ee180_lab_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764340395
git clone --depth 1 --no-tags https://github.com/SUE3K/ic_contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764994333
git clone --depth 1 --no-tags https://github.com/LanceLander/tt-fpga-hdl-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763745980
git clone --depth 1 --no-tags https://github.com/Ch0rtik/verilog-portfolio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758227959
git clone --depth 1 --no-tags https://github.com/farug/caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765204722
git clone --depth 1 --no-tags https://github.com/efabless/EF_QSPI_FLASH_CTRL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765142053
git clone --depth 1 --no-tags https://github.com/ASHRAF2230/ITVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766630120
git clone --depth 1 --no-tags https://github.com/smrithigUCI/OpenROAD-Cloud-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766678281
git clone --depth 1 --no-tags https://github.com/zsxpdsyz/asplos24-aec-lifting.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763864232
git clone --depth 1 --no-tags https://github.com/riy-1/traffic-light-asic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764458414
git clone --depth 1 --no-tags https://github.com/shirleylin053/Hardware-Design_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766976933
git clone --depth 1 --no-tags https://github.com/saltyee1/ic_contetst_2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767443953
git clone --depth 1 --no-tags https://github.com/tpeterso8/tt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763749069
git clone --depth 1 --no-tags https://github.com/PriyankaMoharana/Automatic_Washing_Machine..git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767615495
git clone --depth 1 --no-tags https://github.com/justinsim02/Running-Mean-FIR-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767318419
git clone --depth 1 --no-tags https://github.com/damor-rbz/tt06_int_divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762643725
git clone --depth 1 --no-tags https://github.com/gpham2/music-synthesizer-basys3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764904395
git clone --depth 1 --no-tags https://github.com/Dhanya3012/VSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760297583
git clone --depth 1 --no-tags https://github.com/tzahiperetz/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766271164
git clone --depth 1 --no-tags https://github.com/MuhammadWamiq003/rV32i_Single-cycle-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764448464
git clone --depth 1 --no-tags https://github.com/mfaizan-10xe/FIFO_Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767623235
git clone --depth 1 --no-tags https://github.com/khizaralishah1/qonv-ai.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760469479
git clone --depth 1 --no-tags https://github.com/ananyabhatia/cpu-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761918131
git clone --depth 1 --no-tags https://github.com/hQian2718/M152A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767744776
git clone --depth 1 --no-tags https://github.com/nathangross1/die_roller_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763746603
git clone --depth 1 --no-tags https://github.com/Berkeylddz/Sequential-Circuits-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759397986
git clone --depth 1 --no-tags https://github.com/ColinGMcMillen/Verilog-Image-Processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758634200
git clone --depth 1 --no-tags https://github.com/uygarersoy/BBM233.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758535591
git clone --depth 1 --no-tags https://github.com/kayameltem/Sequential-Circuits-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758901644
git clone --depth 1 --no-tags https://github.com/kayameltem/Final-Verilog-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758903156
git clone --depth 1 --no-tags https://github.com/lazar2222/Image-Scaling-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757990463
git clone --depth 1 --no-tags https://github.com/arsalanjabbari/Image-Processing-Chain-Code-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758604532
git clone --depth 1 --no-tags https://github.com/donn/caravel_aes_accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760337748
git clone --depth 1 --no-tags https://github.com/dhwanish-3/Verilog-Programming-Logic-Design-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760032243
git clone --depth 1 --no-tags https://github.com/teodora1grigoras/Verilog-image-processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761774911
git clone --depth 1 --no-tags https://github.com/xarey0629/Multi-Cycled_L1-Cache_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761846912
git clone --depth 1 --no-tags https://github.com/muthuraman0508/and_gate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762258633
git clone --depth 1 --no-tags https://github.com/PRAMOTHs-Repository/Hamming-code-vlsi-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762174486
git clone --depth 1 --no-tags https://github.com/einge23/RV32I_Single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761976823
git clone --depth 1 --no-tags https://github.com/stardust-GS/cnn_on_zybo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762861638
git clone --depth 1 --no-tags https://github.com/gyannj/HexKeypadScanner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763125291
git clone --depth 1 --no-tags https://github.com/Pranav-Gadre/VCS_prob_3_bit_palindrome.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762948389
git clone --depth 1 --no-tags https://github.com/Nalbertsan/PBL-3-main-main.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763292964
git clone --depth 1 --no-tags https://github.com/yeshwanthkattta/Mustang-Tail-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764869769
git clone --depth 1 --no-tags https://github.com/MananJoshi07/Sync-FIFO-Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764524033
git clone --depth 1 --no-tags https://github.com/souvik2108222222/Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765265572
git clone --depth 1 --no-tags https://github.com/ahmed-amr-salah/RISCV-pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763743984
git clone --depth 1 --no-tags https://github.com/rasannakumar/roundrobin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763816140
git clone --depth 1 --no-tags https://github.com/DongJin-Yang/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765180121
git clone --depth 1 --no-tags https://github.com/DSJAHNAVI/Alpha-Example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765304703
git clone --depth 1 --no-tags https://github.com/Mekky7/32-bit-MIPS-pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766293893
git clone --depth 1 --no-tags https://github.com/debashis1320/Vending_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766484523
git clone --depth 1 --no-tags https://github.com/bhavinshekhada/periplex_apb_tested.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766004695
git clone --depth 1 --no-tags https://github.com/anikate-kaw/seq_det_10110.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766259058
git clone --depth 1 --no-tags https://github.com/buithi737/RISCVPipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766747982
git clone --depth 1 --no-tags https://github.com/85NTK/CPU_16bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766439850
git clone --depth 1 --no-tags https://github.com/malikshanaah1999/USB_RTL_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767751625
git clone --depth 1 --no-tags https://github.com/JiangShitong/uart2iic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767734020
git clone --depth 1 --no-tags https://github.com/AbdallaDalleh/8b10b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766832363
git clone --depth 1 --no-tags https://github.com/AtharZafeer/fault_generator_model_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761056775
git clone --depth 1 --no-tags https://github.com/NeedForSpeed1/FPGA_Data_Selector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767060264
git clone --depth 1 --no-tags https://github.com/Kimadzn/ARQ01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766688087
git clone --depth 1 --no-tags https://github.com/Shanmukha190602/FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766980476
git clone --depth 1 --no-tags https://github.com/sumanthmortha/module-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761022462
git clone --depth 1 --no-tags https://github.com/HenryChang6/IC_Contest_Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762068328
git clone --depth 1 --no-tags https://github.com/MNS-Zero/NanoCore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758167718
git clone --depth 1 --no-tags https://github.com/mgalocy/tt06-verilog-template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763745054
git clone --depth 1 --no-tags https://github.com/mgalocy/tt-fpga-hdl-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763744717
git clone --depth 1 --no-tags https://github.com/SoloSynth1/8BitCLA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762489359
git clone --depth 1 --no-tags https://github.com/shanfei-huang/riscv_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765611878
git clone --depth 1 --no-tags https://github.com/Shyamonyou/HDL-Programming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759745054
git clone --depth 1 --no-tags https://github.com/iamakib/HDL-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761328903
git clone --depth 1 --no-tags https://github.com/TonyHo722/python_study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758933521
git clone --depth 1 --no-tags https://github.com/lmadem/RISCV-UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760279508
git clone --depth 1 --no-tags https://github.com/mysteriousCzrsX/HDL-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766459790
git clone --depth 1 --no-tags https://github.com/jazima/virtual-pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766287264
git clone --depth 1 --no-tags https://github.com/AkaiNishin/TallerDigital_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764870364
git clone --depth 1 --no-tags https://github.com/lgxi24/FPGA-Gold-Miner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767710922
git clone --depth 1 --no-tags https://github.com/Hipensan/FPGA_Arduino.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766742850
git clone --depth 1 --no-tags https://github.com/BronzeKaiser/fpgaprojectlab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757773610
git clone --depth 1 --no-tags https://github.com/Arc-Cloud/InfoProc_Proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761114608
git clone --depth 1 --no-tags https://github.com/jenin144/COMPUTER-ARCHITECTURE-multicycle-RISC-processor-using-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760802439
git clone --depth 1 --no-tags https://github.com/ShayanMirzaei/UT-Computer-Architecture-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766897547
git clone --depth 1 --no-tags https://github.com/CEJMU/tt06_tinyrv1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764566461
git clone --depth 1 --no-tags https://github.com/Sowjireddyy/100-Days_of_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766466503
git clone --depth 1 --no-tags https://github.com/michael61112/ASoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764180681
git clone --depth 1 --no-tags https://github.com/Albaraanajjar/JOSDC-different-processers-architectures-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757867727
git clone --depth 1 --no-tags https://github.com/jsjsjs000/FPGA_Crosslink_LIF_MD6000_SOD_tester_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758402071
