// Seed: 1683968862
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4 = !id_2;
  assign id_1 = id_2;
  logic [7:0] id_5;
  assign #1 id_4 = id_5[1-1'b0 : 1];
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    inout wire id_4
);
  wire id_6;
  wire id_7;
  always @(*) begin
    wait (1);
  end
  module_0(
      id_7, id_6, id_7
  );
endmodule
