[{"DBLP title": "Dynamic Predication of Indirect Jumps.", "DBLP authors": ["Jos\u00e9 A. Joao", "Onur Mutlu", "Hyesoon Kim", "Yale N. Patt"], "year": 2008, "doi": "https://doi.org/10.1109/L-CA.2008.2", "OA papers": [{"PaperId": "https://openalex.org/W4239468432", "PaperTitle": "Dynamic Predication of Indirect Jumps", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Microsoft Research (United Kingdom)": 1.0, "The University of Texas at Austin": 2.0}, "Authors": ["Jos Joao", "Onur Mutlu", "Hyesoon Kim", "Yale N. Patt"]}]}, {"DBLP title": "Microarchitectures for Managing Chip Revenues under Process Variations.", "DBLP authors": ["Abhishek Das", "Serkan Ozdemir", "Gokhan Memik", "Joseph Zambreno", "Alok N. Choudhary"], "year": 2008, "doi": "https://doi.org/10.1109/L-CA.2008.3", "OA papers": [{"PaperId": "https://openalex.org/W2126622892", "PaperTitle": "Microarchitectures for Managing Chip Revenues under Process Variations", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Northwestern University": 5.0}, "Authors": ["Abhishek Das", "Serkan Ozdemir", "Gokhan Memik", "Joseph Zambreno", "Alok Choudhary"]}]}, {"DBLP title": "Physical Register Reference Counting.", "DBLP authors": ["A. Roth"], "year": 2008, "doi": "https://doi.org/10.1109/L-CA.2007.15", "OA papers": [{"PaperId": "https://openalex.org/W2097087176", "PaperTitle": "Physical register reference counting", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of Pennsylvania": 1.0}, "Authors": ["Arnaud Roth"]}]}, {"DBLP title": "Logic-Based Distributed Routing for NoCs.", "DBLP authors": ["Jos\u00e9 Flich", "Jos\u00e9 Duato"], "year": 2008, "doi": "https://doi.org/10.1109/L-CA.2007.16", "OA papers": [{"PaperId": "https://openalex.org/W2162924393", "PaperTitle": "Logic-Based Distributed Routing for NoCs", "Year": 2008, "CitationCount": 78, "EstimatedCitation": 78, "Affiliations": {"University of Valencia": 2.0}, "Authors": ["Jose Flich", "Jos\u00e9 Duato"]}]}, {"DBLP title": "Chameleon: A High Performance Flash/FRAM Hybrid Solid State Disk Architecture.", "DBLP authors": ["Jinhyuk Yoon", "Eyee Hyun Nam", "Yoon Jae Seong", "Hongseok Kim", "Bryan Suk Kim", "Sang Lyul Min", "Yookun Cho"], "year": 2008, "doi": "https://doi.org/10.1109/L-CA.2007.17", "OA papers": [{"PaperId": "https://openalex.org/W2148980448", "PaperTitle": "Chameleon: A High Performance Flash/FRAM Hybrid Solid State Disk Architecture", "Year": 2008, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"Seoul National University": 7.0}, "Authors": ["Jin Sook Yoon", "Eyec Hyun Nam", "Yoon Jae Scong", "Hyun-Chul Kim", "Bobae Kim", "Sang Lyul Min", "Yookun Cho"]}]}, {"DBLP title": "Computing Accurate AVFs using ACE Analysis on Performance Models: A Rebuttal.", "DBLP authors": ["Arijit Biswas", "Paul Racunas", "Joel S. Emer", "Shubhendu S. Mukherjee"], "year": 2008, "doi": "https://doi.org/10.1109/L-CA.2007.19", "OA papers": [{"PaperId": "https://openalex.org/W2147343854", "PaperTitle": "Computing Accurate AVFs using ACE Analysis on Performance Models: A Rebuttal", "Year": 2008, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Intel (United States)": 4.0}, "Authors": ["Anjan Biswas", "Paul Racunas", "Joel Emer", "Swagata Mukherjee"]}]}, {"DBLP title": "Corollaries to Amdahl's Law for Energy.", "DBLP authors": ["Sangyeun Cho", "Rami G. Melhem"], "year": 2008, "doi": "https://doi.org/10.1109/L-CA.2007.18", "OA papers": [{"PaperId": "https://openalex.org/W2117212672", "PaperTitle": "Corollaries to Amdahl's Law for Energy", "Year": 2008, "CitationCount": 94, "EstimatedCitation": 94, "Affiliations": {"University of Pittsburgh": 2.0}, "Authors": ["Sangyeun Cho", "Rami Melhem"]}]}, {"DBLP title": "An Energy-Efficient Processor Architecture for Embedded Systems.", "DBLP authors": ["James D. Balfour", "William J. Dally", "David Black-Schaffer", "Vishal Parikh", "JongSoo Park"], "year": 2008, "doi": "https://doi.org/10.1109/L-CA.2008.1", "OA papers": [{"PaperId": "https://openalex.org/W2128765420", "PaperTitle": "An Energy-Efficient Processor Architecture for Embedded Systems", "Year": 2008, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"Stanford University": 5.0}, "Authors": ["James Balfour", "William J. Dally", "David Black-Schaffer", "Vinay Parikh", "Jongsoo Park"]}]}, {"DBLP title": "Pipelined Architecture for Multi-String Matching.", "DBLP authors": ["Derek Chi-Wai Pao", "Wei Lin", "Bin Liu"], "year": 2008, "doi": "https://doi.org/10.1109/L-CA.2008.5", "OA papers": [{"PaperId": "https://openalex.org/W2131473773", "PaperTitle": "Pipelined Architecture for Multi-String Matching", "Year": 2008, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"City University of Hong Kong": 3.0}, "Authors": ["Derek Pao", "Wei Lin", "Bin Liu"]}]}, {"DBLP title": "Randomized Partially-Minimal Routing on Three-Dimensional Mesh Networks.", "DBLP authors": ["Rohit Sunkam Ramanujam", "Bill Lin"], "year": 2008, "doi": "https://doi.org/10.1109/L-CA.2008.6", "OA papers": [{"PaperId": "https://openalex.org/W2150201585", "PaperTitle": "Randomized Partially-Minimal Routing on Three-Dimensional Mesh Networks", "Year": 2008, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of California, San Diego": 2.0}, "Authors": ["Rohit Sunkam Ramanujam", "Bill Lin"]}]}, {"DBLP title": "Hierarchical Instruction Register Organization.", "DBLP authors": ["David Black-Schaffer", "James D. Balfour", "William J. Dally", "Vishal Parikh", "JongSoo Park"], "year": 2008, "doi": "https://doi.org/10.1109/L-CA.2008.7", "OA papers": [{"PaperId": "https://openalex.org/W2152712537", "PaperTitle": "Hierarchical Instruction Register Organization", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Stanford University": 5.0}, "Authors": ["David Black-Schaffer", "James Balfour", "W. Dally", "Vinay Parikh", "Jongsoo Park"]}]}, {"DBLP title": "A Parallel Deadlock Detection Algorithm with O(1) Overall Run-time Complexity.", "DBLP authors": ["Jaehwan John Lee", "Xiang Xiao"], "year": 2008, "doi": "https://doi.org/10.1109/L-CA.2008.4", "OA papers": [{"PaperId": "https://openalex.org/W2088637555", "PaperTitle": "A Parallel Deadlock Detection Algorithm with O(1) Overall Run-time Complexity", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Indianapolis": 1.0, "Indiana University \u2013 Purdue University Indianapolis": 1.0}, "Authors": ["J. S. H. Lee", "Xiang Xiao"]}]}, {"DBLP title": "Beyond Fat-tree: Unidirectional Load--Balanced Multistage Interconnection Network.", "DBLP authors": ["Crisp\u00edn G\u00f3mez Requena", "Francisco Gilabert Villam\u00f3n", "Mar\u00eda Engracia G\u00f3mez", "Pedro L\u00f3pez", "Jos\u00e9 Duato"], "year": 2008, "doi": "https://doi.org/10.1109/L-CA.2008.8", "OA papers": [{"PaperId": "https://openalex.org/W2138751028", "PaperTitle": "Beyond Fat--tree: Unidirectional Load--Balanced Multistage Interconnection Network", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Universitat Polit\u00e8cnica de Val\u00e8ncia": 5.0}, "Authors": ["Crisp\u00edn G\u00f3mez", "F.A. Gilabert", "M. Calvo Gomez", "P. Lopez", "Jos\u00e9 Duato"]}]}, {"DBLP title": "Transaction-Aware Network-on-Chip Resource Reservation.", "DBLP authors": ["Zheng Li", "Changyun Zhu", "Li Shang", "Robert P. Dick", "Yihe Sun"], "year": 2008, "doi": "https://doi.org/10.1109/L-CA.2008.9", "OA papers": [{"PaperId": "https://openalex.org/W1980979058", "PaperTitle": "Transaction-Aware Network-on-Chip Resource Reservation", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Tsinghua University": 2.0, "Queens University": 0.5, "Queen's University": 0.5, "University of Colorado at Boulder, Boulder": 1.0, "Northwestern University , Evanston#TAB#": 1.0}, "Authors": ["Zheng Li", "Changyun Zhu", "Li Shang", "Robert Dick", "Yihe Sun"]}]}, {"DBLP title": "Proactive Use of Shared L3 Caches to Enhance Cache Communications in Multi-Core Processors.", "DBLP authors": ["Sevin Fide", "Stephen F. Jenks"], "year": 2008, "doi": "https://doi.org/10.1109/L-CA.2008.10", "OA papers": [{"PaperId": "https://openalex.org/W2156404641", "PaperTitle": "Proactive Use of Shared L3 Caches to Enhance Cache Communications in Multi-Core Processors", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of California, Irvine": 2.0}, "Authors": ["Sevin Fide", "Stephen F. Jenks"]}]}, {"DBLP title": "BENoC: A Bus-Enhanced Network on-Chip for a Power Efficient CMP.", "DBLP authors": ["Isask'har Walter", "Israel Cidon", "Avinoam Kolodny"], "year": 2008, "doi": "https://doi.org/10.1109/L-CA.2008.11", "OA papers": [{"PaperId": "https://openalex.org/W1965491983", "PaperTitle": "BENoC: A Bus-Enhanced Network on-Chip for a Power Efficient CMP", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 3.0}, "Authors": ["Isask'har Walter", "Israel Cidon", "Avinoam Kolodny"]}]}, {"DBLP title": "DDMR: Dynamic and Scalable Dual Modular Redundancy with Short Validation Intervals.", "DBLP authors": ["Amit Golander", "Shlomo Weiss", "Ronny Ronen"], "year": 2008, "doi": "https://doi.org/10.1109/L-CA.2008.12", "OA papers": [{"PaperId": "https://openalex.org/W2133507530", "PaperTitle": "DDMR: Dynamic and Scalable Dual Modular Redundancy with Short Validation Intervals", "Year": 2008, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Tel Aviv University": 2.0, "Intel (Israel)": 1.0}, "Authors": ["Amit Golander", "Scott T. Weiss", "Ronny Ronen"]}]}]