Command: /home/ian/project/apb_uart_uvm/vcs/./simv -l sim_apb_uart_reg_test.log +UVM_TESTNAME=apb_uart_reg_test -cm line+cond+branch+fsm -cm_name sim_apb_uart_reg_test -cm_dir sim_apb_uart_reg_test.vdb
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2_Full64; Runtime version O-2018.09-SP2_Full64;  Apr 19 06:29 2023
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2//etc/uvm-1.2/base/uvm_root.svh(402) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2.Synopsys
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test apb_uart_reg_test...
UVM_INFO ../tb/test.sv(88) @ 95000: uvm_test_top.env.vir_sqr@@reg_seq [scoreboard] IER Reset Value error detect successful
UVM_INFO ../tb/test.sv(94) @ 145000: uvm_test_top.env.vir_sqr@@reg_seq [scoreboard] IIR Reset Value detect successful
UVM_INFO ../tb/test.sv(100) @ 145000: uvm_test_top.env.vir_sqr@@reg_seq [scoreboard] FCR Reset Value detect successful
UVM_INFO ../tb/test.sv(106) @ 195000: uvm_test_top.env.vir_sqr@@reg_seq [scoreboard] LCR Reset Value detect successful
UVM_INFO ../tb/test.sv(112) @ 245000: uvm_test_top.env.vir_sqr@@reg_seq [scoreboard] MCR Reset Value detect successful
UVM_INFO ../tb/test.sv(118) @ 295000: uvm_test_top.env.vir_sqr@@reg_seq [scoreboard] LSR Reset Value detect successful
UVM_INFO ../tb/apb_uart_pkg.sv(510) @ 335000: uvm_test_top.env.modem_scb [scoreboard] delta_CTS compare successful
UVM_INFO ../tb/apb_uart_pkg.sv(514) @ 335000: uvm_test_top.env.modem_scb [scoreboard] delta_DSR compare successful
UVM_INFO ../tb/apb_uart_pkg.sv(518) @ 335000: uvm_test_top.env.modem_scb [scoreboard] trailling_RI compare successful
UVM_INFO ../tb/apb_uart_pkg.sv(522) @ 335000: uvm_test_top.env.modem_scb [scoreboard] delta_DCD compare successful
UVM_INFO ../tb/apb_uart_pkg.sv(527) @ 335000: uvm_test_top.env.modem_scb [scoreboard] last_CTS compare successful
UVM_INFO ../tb/apb_uart_pkg.sv(531) @ 335000: uvm_test_top.env.modem_scb [scoreboard] last_DSR compare successful
UVM_INFO ../tb/apb_uart_pkg.sv(535) @ 335000: uvm_test_top.env.modem_scb [scoreboard] last_RI compare successful
UVM_INFO ../tb/apb_uart_pkg.sv(539) @ 335000: uvm_test_top.env.modem_scb [scoreboard] last_DCD compare successful
UVM_INFO ../tb/test.sv(124) @ 345000: uvm_test_top.env.vir_sqr@@reg_seq [scoreboard] MSR Reset Value detect successful
UVM_INFO ../tb/test.sv(130) @ 395000: uvm_test_top.env.vir_sqr@@reg_seq [scoreboard] DIV1 Reset Value detect successful
UVM_INFO ../tb/test.sv(136) @ 445000: uvm_test_top.env.vir_sqr@@reg_seq [scoreboard] DIV2 Reset Value detect successful
UVM_INFO ../tb/test.sv(148) @ 545000: uvm_test_top.env.vir_sqr@@reg_seq [scoreboard] read IIR right
UVM_INFO ../tb/test.sv(154) @ 645000: uvm_test_top.env.vir_sqr@@reg_seq [scoreboard] read IIR right
UVM_INFO ../tb/test.sv(161) @ 745000: uvm_test_top.env.vir_sqr@@reg_seq [scoreboard] read LSR right
UVM_INFO ../tb/test.sv(167) @ 845000: uvm_test_top.env.vir_sqr@@reg_seq [scoreboard] read LSR right
UVM_INFO ../tb/apb_uart_pkg.sv(510) @ 935000: uvm_test_top.env.modem_scb [scoreboard] delta_CTS compare successful
UVM_INFO ../tb/apb_uart_pkg.sv(514) @ 935000: uvm_test_top.env.modem_scb [scoreboard] delta_DSR compare successful
UVM_INFO ../tb/apb_uart_pkg.sv(518) @ 935000: uvm_test_top.env.modem_scb [scoreboard] trailling_RI compare successful
UVM_INFO ../tb/apb_uart_pkg.sv(522) @ 935000: uvm_test_top.env.modem_scb [scoreboard] delta_DCD compare successful
UVM_INFO ../tb/apb_uart_pkg.sv(527) @ 935000: uvm_test_top.env.modem_scb [scoreboard] last_CTS compare successful
UVM_INFO ../tb/apb_uart_pkg.sv(531) @ 935000: uvm_test_top.env.modem_scb [scoreboard] last_DSR compare successful
UVM_INFO ../tb/apb_uart_pkg.sv(535) @ 935000: uvm_test_top.env.modem_scb [scoreboard] last_RI compare successful
UVM_INFO ../tb/apb_uart_pkg.sv(539) @ 935000: uvm_test_top.env.modem_scb [scoreboard] last_DCD compare successful
UVM_INFO ../tb/test.sv(174) @ 945000: uvm_test_top.env.vir_sqr@@reg_seq [scoreboard] read MSR right
UVM_INFO ../tb/apb_uart_pkg.sv(510) @ 1035000: uvm_test_top.env.modem_scb [scoreboard] delta_CTS compare successful
UVM_INFO ../tb/apb_uart_pkg.sv(514) @ 1035000: uvm_test_top.env.modem_scb [scoreboard] delta_DSR compare successful
UVM_INFO ../tb/apb_uart_pkg.sv(518) @ 1035000: uvm_test_top.env.modem_scb [scoreboard] trailling_RI compare successful
UVM_INFO ../tb/apb_uart_pkg.sv(522) @ 1035000: uvm_test_top.env.modem_scb [scoreboard] delta_DCD compare successful
UVM_INFO ../tb/apb_uart_pkg.sv(527) @ 1035000: uvm_test_top.env.modem_scb [scoreboard] last_CTS compare successful
UVM_INFO ../tb/apb_uart_pkg.sv(531) @ 1035000: uvm_test_top.env.modem_scb [scoreboard] last_DSR compare successful
UVM_INFO ../tb/apb_uart_pkg.sv(535) @ 1035000: uvm_test_top.env.modem_scb [scoreboard] last_RI compare successful
UVM_INFO ../tb/apb_uart_pkg.sv(539) @ 1035000: uvm_test_top.env.modem_scb [scoreboard] last_DCD compare successful
UVM_INFO ../tb/test.sv(180) @ 1045000: uvm_test_top.env.vir_sqr@@reg_seq [scoreboard] read MSR right
UVM_INFO ../tb/test.sv(191) @ 1145000: uvm_test_top.env.vir_sqr@@reg_seq [scoreboard] read IER reg right
UVM_INFO ../tb/test.sv(197) @ 1245000: uvm_test_top.env.vir_sqr@@reg_seq [scoreboard] read IER reg right
UVM_INFO ../tb/test.sv(203) @ 1345000: uvm_test_top.env.vir_sqr@@reg_seq [scoreboard] read LCR reg right
UVM_INFO ../tb/test.sv(209) @ 1445000: uvm_test_top.env.vir_sqr@@reg_seq [scoreboard] read LCR reg right
UVM_INFO ../tb/test.sv(215) @ 1545000: uvm_test_top.env.vir_sqr@@reg_seq [scoreboard] read MCR reg right
UVM_INFO ../tb/modem_pkg.sv(97) @ 1615000: uvm_test_top.env.modem_agt.mon [scoreboard] nRTS is 0, nDTR is 0, OUT1 is 1, OUT2 is 1
UVM_INFO ../tb/apb_uart_pkg.sv(584) @ 1615000: uvm_test_top.env.modem_scb [scoreboard] RTS compare successful
UVM_INFO ../tb/apb_uart_pkg.sv(588) @ 1615000: uvm_test_top.env.modem_scb [scoreboard] DTR compare successful
UVM_INFO ../tb/apb_uart_pkg.sv(592) @ 1615000: uvm_test_top.env.modem_scb [scoreboard] OUT1 compare successful
UVM_INFO ../tb/apb_uart_pkg.sv(596) @ 1615000: uvm_test_top.env.modem_scb [scoreboard] OUT2 compare successful
UVM_INFO ../tb/test.sv(221) @ 1645000: uvm_test_top.env.vir_sqr@@reg_seq [scoreboard] read MCR reg right
UVM_INFO ../tb/test.sv(227) @ 1745000: uvm_test_top.env.vir_sqr@@reg_seq [scoreboard] read DIV1 reg right
UVM_INFO ../tb/test.sv(233) @ 1845000: uvm_test_top.env.vir_sqr@@reg_seq [scoreboard] read DIV1 reg right
UVM_INFO ../tb/test.sv(239) @ 1945000: uvm_test_top.env.vir_sqr@@reg_seq [scoreboard] read DIV2 reg right
UVM_INFO ../tb/test.sv(245) @ 2045000: uvm_test_top.env.vir_sqr@@reg_seq [scoreboard] read DIV2 reg right
UVM_INFO ../tb/test.sv(253) @ 2095000: uvm_test_top.env.vir_sqr@@reg_seq [scoreboard] write FCR reg right
UVM_INFO ../tb/test.sv(259) @ 2145000: uvm_test_top.env.vir_sqr@@reg_seq [scoreboard] write FCR reg right
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2//etc/uvm-1.2/base/uvm_objection.svh(1276) @ 2245000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2//etc/uvm-1.2/base/uvm_report_server.svh(894) @ 2245000: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   59
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[TEST_DONE]     1
[UVM/RELNOTES]     1
[scoreboard]    56

$finish called from file "/opt/synopsys/vcs/vcs-mx/O-2018.09-SP2//etc/uvm-1.2/base/uvm_root.svh", line 527.
$finish at simulation time              2245000

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch was monitored
---------------------------------------------------------------------------
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2245000 ps
CPU Time:      0.310 seconds;       Data structure size:   0.7Mb
Wed Apr 19 06:29:55 2023
