// Seed: 779743136
`define pp_6 0
`define pp_7 0
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    output id_3,
    input id_4,
    input logic id_5
);
  assign id_3[1] = 1;
  assign id_2[1'b0] = id_0;
  logic id_6;
  assign id_6 = id_0[1];
  integer id_7 = id_0[1'b0];
  logic   id_8;
  logic   id_9;
  logic   id_10;
endmodule
