Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Thu Nov 15 21:08:28 2018
| Host         : howard-OptiPlex-9020M running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_control_sets -verbose -file vga_display_control_sets_placed.rpt
| Design       : vga_display
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    77 |
| Unused register locations in slices containing registers |    74 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            4 |
|      4 |            2 |
|      6 |            1 |
|      8 |           32 |
|      9 |            2 |
|     12 |            1 |
|    16+ |           35 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              47 |           12 |
| Yes          | No                    | No                     |              14 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1299 |          775 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+-------------------------------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal            |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------+-------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | vga_sync_unit/h_count_reg[0]_i_1_n_0 |                                           |                1 |              1 |
|  clk_IBUF_BUFG | vga_sync_unit/v_count_reg0           |                                           |                1 |              1 |
|  up_edge_BUFG  |                                      |                                           |                1 |              1 |
|  up_edge_BUFG  | cpu/regs/E[0]                        | cpu/regs/SR[0]                            |                1 |              1 |
|  up_edge_BUFG  | cpu/regs/E[2]                        | sw_IBUF[0]                                |                1 |              4 |
| ~up_edge_BUFG  |                                      |                                           |                2 |              4 |
|  clk_IBUF_BUFG | cpu/debug_screen/next_char_y         | cpu/debug_screen/char_y[5]_i_1_n_0        |                3 |              6 |
| ~up_edge_BUFG  | cpu/regs/mem_reg[24][7]_1            | sw_IBUF[0]                                |                5 |              8 |
| ~up_edge_BUFG  | cpu/regs/mem_reg[29][7]_4            | sw_IBUF[0]                                |                4 |              8 |
| ~up_edge_BUFG  | cpu/regs/mem_reg[23][7]_1            | sw_IBUF[0]                                |                5 |              8 |
| ~up_edge_BUFG  | cpu/regs/mem_reg[22][7]_1            | sw_IBUF[0]                                |                5 |              8 |
| ~up_edge_BUFG  | cpu/regs/mem_reg[21][7]_1            | sw_IBUF[0]                                |                5 |              8 |
| ~up_edge_BUFG  | cpu/regs/mem_reg[20][7]_1            | sw_IBUF[0]                                |                6 |              8 |
| ~up_edge_BUFG  | cpu/regs/mem_reg[1][7]_1             | sw_IBUF[0]                                |                4 |              8 |
| ~up_edge_BUFG  | cpu/regs/mem_reg[19][7]_1            | sw_IBUF[0]                                |                7 |              8 |
| ~up_edge_BUFG  | cpu/regs/mem_reg[18][7]_1            | sw_IBUF[0]                                |                7 |              8 |
| ~up_edge_BUFG  | cpu/regs/mem_reg[17][7]_1            | sw_IBUF[0]                                |                5 |              8 |
| ~up_edge_BUFG  | cpu/regs/mem_reg[16][7]_1            | sw_IBUF[0]                                |                4 |              8 |
| ~up_edge_BUFG  | cpu/regs/mem_reg[15][7]_1            | sw_IBUF[0]                                |                7 |              8 |
| ~up_edge_BUFG  | cpu/regs/mem_reg[14][7]_1            | sw_IBUF[0]                                |                6 |              8 |
| ~up_edge_BUFG  | cpu/regs/mem_reg[13][7]_1            | sw_IBUF[0]                                |                5 |              8 |
| ~up_edge_BUFG  | cpu/regs/mem_reg[12][7]_1            | sw_IBUF[0]                                |                5 |              8 |
| ~up_edge_BUFG  | cpu/regs/mem_reg[11][7]_1            | sw_IBUF[0]                                |                6 |              8 |
| ~up_edge_BUFG  | cpu/regs/mem_reg[10][7]_1            | sw_IBUF[0]                                |                5 |              8 |
| ~up_edge_BUFG  | cpu/regs/mem_reg[0][7]_0             | sw_IBUF[0]                                |                6 |              8 |
| ~up_edge_BUFG  | cpu/regs/mem_reg[4][7]_1             | sw_IBUF[0]                                |                7 |              8 |
| ~up_edge_BUFG  | cpu/regs/mem_reg[9][7]_1             | sw_IBUF[0]                                |                6 |              8 |
| ~up_edge_BUFG  | cpu/regs/mem_reg[8][7]_1             | sw_IBUF[0]                                |                4 |              8 |
| ~up_edge_BUFG  | cpu/regs/mem_reg[7][7]_1             | sw_IBUF[0]                                |                7 |              8 |
| ~up_edge_BUFG  | cpu/regs/mem_reg[6][7]_1             | sw_IBUF[0]                                |                6 |              8 |
| ~up_edge_BUFG  | cpu/regs/mem_reg[5][7]_1             | sw_IBUF[0]                                |                4 |              8 |
| ~up_edge_BUFG  | cpu/regs/mem_reg[25][7]_1            | sw_IBUF[0]                                |                5 |              8 |
| ~up_edge_BUFG  | cpu/regs/mem_reg[3][7]_1             | sw_IBUF[0]                                |                6 |              8 |
| ~up_edge_BUFG  | cpu/regs/mem_reg[31][7]_1            | sw_IBUF[0]                                |                6 |              8 |
| ~up_edge_BUFG  | cpu/regs/mem_reg[30][7]_1            | sw_IBUF[0]                                |                6 |              8 |
| ~up_edge_BUFG  | cpu/regs/mem_reg[2][7]_1             | sw_IBUF[0]                                |                4 |              8 |
| ~up_edge_BUFG  | cpu/regs/mem_reg[28][7]_1            | sw_IBUF[0]                                |                4 |              8 |
| ~up_edge_BUFG  | cpu/regs/mem_reg[27][7]_1            | sw_IBUF[0]                                |                4 |              8 |
| ~up_edge_BUFG  | cpu/regs/mem_reg[26][7]_1            | sw_IBUF[0]                                |                5 |              8 |
|  clk_IBUF_BUFG | vga_sync_unit/v_count_reg0           | vga_sync_unit/v_count_reg[9]_i_1_n_0      |                3 |              9 |
|  clk_IBUF_BUFG | vga_sync_unit/h_count_reg[0]_i_1_n_0 | vga_sync_unit/v_count_reg0                |                3 |              9 |
|  clk_IBUF_BUFG | bg_engine/bg_rom/E[0]                |                                           |                3 |             12 |
|  clk_IBUF_BUFG |                                      | debouncer/PB_cnt[0]_i_1_n_0               |                4 |             16 |
|  clk_IBUF_BUFG |                                      |                                           |                9 |             17 |
|  up_edge_BUFG  | cpu/regs/E[1]                        | sw_IBUF[0]                                |                7 |             26 |
| ~up_edge_BUFG  | cpu/regs/mem[14][29]_i_2_n_0         | cpu/regs/mem[14][29]_i_1_n_0              |               18 |             30 |
| ~up_edge_BUFG  | cpu/regs/mem[13][31]_i_2_n_0         | cpu/regs/mem[13][31]_i_1_n_0              |               19 |             31 |
|  clk_IBUF_BUFG |                                      | led_display/clock_div/counter[31]_i_1_n_0 |                8 |             31 |
| ~up_edge_BUFG  | cpu/regs/mem[23][31]_i_2_n_0         | cpu/regs/mem[23][31]_i_1_n_0              |               19 |             31 |
| ~up_edge_BUFG  | cpu/regs/mem[27][31]_i_2_n_0         | cpu/regs/mem[27][31]_i_1_n_0              |               15 |             32 |
| ~up_edge_BUFG  | cpu/regs/mem[6][31]_i_2_n_0          | cpu/regs/mem[6][31]_i_1_n_0               |               25 |             32 |
| ~up_edge_BUFG  | cpu/regs/mem[1][31]_i_2_n_0          | cpu/regs/mem[1][31]_i_1_n_0               |               15 |             32 |
| ~up_edge_BUFG  | cpu/regs/mem[5][31]_i_2_n_0          | cpu/regs/mem[5][31]_i_1_n_0               |               20 |             32 |
| ~up_edge_BUFG  | cpu/regs/mem[7][31]_i_2_n_0          | cpu/regs/mem[7][31]_i_1_n_0               |               26 |             32 |
| ~up_edge_BUFG  | cpu/regs/mem[15][31]_i_2_n_0         | cpu/regs/mem[15][31]_i_1_n_0              |               18 |             32 |
| ~up_edge_BUFG  | cpu/regs/mem[16][31]_i_2_n_0         | cpu/regs/mem[16][31]_i_1_n_0              |               21 |             32 |
| ~up_edge_BUFG  | cpu/regs/mem[20][31]_i_2_n_0         | cpu/regs/mem[20][31]_i_1_n_0              |               16 |             32 |
| ~up_edge_BUFG  | cpu/regs/mem[21][31]_i_2_n_0         | cpu/regs/mem[21][31]_i_1_n_0              |               19 |             32 |
| ~up_edge_BUFG  | cpu/regs/mem[22][31]_i_2_n_0         | cpu/regs/mem[22][31]_i_1_n_0              |               20 |             32 |
| ~up_edge_BUFG  | cpu/regs/mem[17][31]_i_2_n_0         | cpu/regs/mem[17][31]_i_1_n_0              |               16 |             32 |
| ~up_edge_BUFG  | cpu/regs/mem[24][31]_i_2_n_0         | cpu/regs/mem[24][31]_i_1_n_0              |               16 |             32 |
| ~up_edge_BUFG  | cpu/regs/mem[25][31]_i_2_n_0         | cpu/regs/mem[25][31]_i_1_n_0              |               18 |             32 |
| ~up_edge_BUFG  | cpu/regs/mem[26][31]_i_2_n_0         | cpu/regs/mem[26][31]_i_1_n_0              |               20 |             32 |
| ~up_edge_BUFG  | cpu/regs/mem[3][31]_i_2_n_0          | cpu/regs/mem[3][31]_i_1_n_0               |               20 |             32 |
| ~up_edge_BUFG  | cpu/regs/mem[28][31]_i_2_n_0         | cpu/regs/mem[28][31]_i_1_n_0              |               19 |             32 |
| ~up_edge_BUFG  | cpu/regs/mem[29][31]_i_2_n_0         | cpu/regs/mem[29][31]_i_1_n_0              |               21 |             32 |
| ~up_edge_BUFG  | cpu/regs/mem[8][31]_i_2_n_0          | cpu/regs/mem[8][31]_i_1_n_0               |               22 |             32 |
| ~up_edge_BUFG  | cpu/regs/mem[9][31]_i_2_n_0          | cpu/regs/mem[9][31]_i_1_n_0               |               26 |             32 |
| ~up_edge_BUFG  | cpu/regs/mem[4][31]_i_2_n_0          | cpu/regs/mem[4][31]_i_1_n_0               |               26 |             32 |
| ~up_edge_BUFG  | cpu/regs/mem[10][31]_i_2_n_0         | cpu/regs/mem[10][31]_i_1_n_0              |               13 |             32 |
| ~up_edge_BUFG  | cpu/regs/mem[11][31]_i_2_n_0         | cpu/regs/mem[11][31]_i_1_n_0              |               15 |             32 |
| ~up_edge_BUFG  | cpu/regs/mem[18][31]_i_2_n_0         | cpu/regs/mem[18][31]_i_1_n_0              |               18 |             32 |
| ~up_edge_BUFG  | cpu/regs/mem[19][31]_i_2_n_0         | cpu/regs/mem[19][31]_i_1_n_0              |               15 |             32 |
| ~up_edge_BUFG  | cpu/regs/mem[12][31]_i_2_n_0         | cpu/regs/mem[12][31]_i_1_n_0              |               17 |             32 |
| ~up_edge_BUFG  | cpu/regs/mem[2][31]_i_2_n_0          | cpu/regs/mem[2][31]_i_1_n_0               |               16 |             32 |
| ~up_edge_BUFG  | cpu/regs/mem[30][31]_i_2_n_0         | cpu/regs/mem[30][31]_i_1_n_0              |               20 |             32 |
| ~up_edge_BUFG  | cpu/regs/mem[31][31]_i_2_n_0         | cpu/regs/mem[31][31]_i_1_n_0              |               17 |             32 |
+----------------+--------------------------------------+-------------------------------------------+------------------+----------------+


