{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 15 09:10:38 2017 " "Info: Processing started: Mon May 15 09:10:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cursach -c cursach " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off cursach -c cursach" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "cursach EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design cursach" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 2814 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "274 274 " "Critical Warning: No exact pin location assignment(s) for 274 pins of 274 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[14\] " "Info: Pin mem_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { mem_out[14] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -80 456 632 -64 "mem_out\[14..0\]" "" } { -88 384 469 -72 "mem_out\[14..0\]" "" } { 56 112 199 72 "mem_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 571 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[13\] " "Info: Pin mem_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { mem_out[13] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -80 456 632 -64 "mem_out\[14..0\]" "" } { -88 384 469 -72 "mem_out\[14..0\]" "" } { 56 112 199 72 "mem_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 572 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[12\] " "Info: Pin mem_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { mem_out[12] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -80 456 632 -64 "mem_out\[14..0\]" "" } { -88 384 469 -72 "mem_out\[14..0\]" "" } { 56 112 199 72 "mem_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 573 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[11\] " "Info: Pin mem_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { mem_out[11] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -80 456 632 -64 "mem_out\[14..0\]" "" } { -88 384 469 -72 "mem_out\[14..0\]" "" } { 56 112 199 72 "mem_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 574 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[10\] " "Info: Pin mem_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { mem_out[10] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -80 456 632 -64 "mem_out\[14..0\]" "" } { -88 384 469 -72 "mem_out\[14..0\]" "" } { 56 112 199 72 "mem_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 575 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[9\] " "Info: Pin mem_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { mem_out[9] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -80 456 632 -64 "mem_out\[14..0\]" "" } { -88 384 469 -72 "mem_out\[14..0\]" "" } { 56 112 199 72 "mem_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 576 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[8\] " "Info: Pin mem_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { mem_out[8] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -80 456 632 -64 "mem_out\[14..0\]" "" } { -88 384 469 -72 "mem_out\[14..0\]" "" } { 56 112 199 72 "mem_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 577 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[7\] " "Info: Pin mem_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { mem_out[7] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -80 456 632 -64 "mem_out\[14..0\]" "" } { -88 384 469 -72 "mem_out\[14..0\]" "" } { 56 112 199 72 "mem_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 578 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[6\] " "Info: Pin mem_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { mem_out[6] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -80 456 632 -64 "mem_out\[14..0\]" "" } { -88 384 469 -72 "mem_out\[14..0\]" "" } { 56 112 199 72 "mem_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 579 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[5\] " "Info: Pin mem_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { mem_out[5] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -80 456 632 -64 "mem_out\[14..0\]" "" } { -88 384 469 -72 "mem_out\[14..0\]" "" } { 56 112 199 72 "mem_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 580 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[4\] " "Info: Pin mem_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { mem_out[4] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -80 456 632 -64 "mem_out\[14..0\]" "" } { -88 384 469 -72 "mem_out\[14..0\]" "" } { 56 112 199 72 "mem_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 581 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[3\] " "Info: Pin mem_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { mem_out[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -80 456 632 -64 "mem_out\[14..0\]" "" } { -88 384 469 -72 "mem_out\[14..0\]" "" } { 56 112 199 72 "mem_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 582 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[2\] " "Info: Pin mem_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { mem_out[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -80 456 632 -64 "mem_out\[14..0\]" "" } { -88 384 469 -72 "mem_out\[14..0\]" "" } { 56 112 199 72 "mem_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 583 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[1\] " "Info: Pin mem_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { mem_out[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -80 456 632 -64 "mem_out\[14..0\]" "" } { -88 384 469 -72 "mem_out\[14..0\]" "" } { 56 112 199 72 "mem_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 584 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[0\] " "Info: Pin mem_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { mem_out[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -80 456 632 -64 "mem_out\[14..0\]" "" } { -88 384 469 -72 "mem_out\[14..0\]" "" } { 56 112 199 72 "mem_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 585 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpu_out\[14\] " "Info: Pin cpu_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { cpu_out[14] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 368 456 632 384 "cpu_out\[14..0\]" "" } { -72 112 192 -56 "cpu_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 586 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpu_out\[13\] " "Info: Pin cpu_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { cpu_out[13] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 368 456 632 384 "cpu_out\[14..0\]" "" } { -72 112 192 -56 "cpu_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 587 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpu_out\[12\] " "Info: Pin cpu_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { cpu_out[12] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 368 456 632 384 "cpu_out\[14..0\]" "" } { -72 112 192 -56 "cpu_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 588 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpu_out\[11\] " "Info: Pin cpu_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { cpu_out[11] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 368 456 632 384 "cpu_out\[14..0\]" "" } { -72 112 192 -56 "cpu_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 589 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpu_out\[10\] " "Info: Pin cpu_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { cpu_out[10] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 368 456 632 384 "cpu_out\[14..0\]" "" } { -72 112 192 -56 "cpu_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 590 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpu_out\[9\] " "Info: Pin cpu_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { cpu_out[9] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 368 456 632 384 "cpu_out\[14..0\]" "" } { -72 112 192 -56 "cpu_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 591 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpu_out\[8\] " "Info: Pin cpu_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { cpu_out[8] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 368 456 632 384 "cpu_out\[14..0\]" "" } { -72 112 192 -56 "cpu_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 592 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpu_out\[7\] " "Info: Pin cpu_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { cpu_out[7] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 368 456 632 384 "cpu_out\[14..0\]" "" } { -72 112 192 -56 "cpu_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 593 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpu_out\[6\] " "Info: Pin cpu_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { cpu_out[6] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 368 456 632 384 "cpu_out\[14..0\]" "" } { -72 112 192 -56 "cpu_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 594 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpu_out\[5\] " "Info: Pin cpu_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { cpu_out[5] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 368 456 632 384 "cpu_out\[14..0\]" "" } { -72 112 192 -56 "cpu_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 595 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpu_out\[4\] " "Info: Pin cpu_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { cpu_out[4] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 368 456 632 384 "cpu_out\[14..0\]" "" } { -72 112 192 -56 "cpu_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 596 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpu_out\[3\] " "Info: Pin cpu_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { cpu_out[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 368 456 632 384 "cpu_out\[14..0\]" "" } { -72 112 192 -56 "cpu_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 597 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpu_out\[2\] " "Info: Pin cpu_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { cpu_out[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 368 456 632 384 "cpu_out\[14..0\]" "" } { -72 112 192 -56 "cpu_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 598 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpu_out\[1\] " "Info: Pin cpu_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { cpu_out[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 368 456 632 384 "cpu_out\[14..0\]" "" } { -72 112 192 -56 "cpu_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 599 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpu_out\[0\] " "Info: Pin cpu_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { cpu_out[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 368 456 632 384 "cpu_out\[14..0\]" "" } { -72 112 192 -56 "cpu_out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 600 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[13\] " "Info: Pin addr\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[13] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 96 456 632 112 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 601 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[12\] " "Info: Pin addr\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[12] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 96 456 632 112 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 602 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[11\] " "Info: Pin addr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[11] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 96 456 632 112 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 603 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[10\] " "Info: Pin addr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[10] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 96 456 632 112 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 604 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[9\] " "Info: Pin addr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[9] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 96 456 632 112 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 605 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[8\] " "Info: Pin addr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[8] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 96 456 632 112 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 606 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[7\] " "Info: Pin addr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[7] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 96 456 632 112 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 607 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[6\] " "Info: Pin addr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[6] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 96 456 632 112 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 608 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[5\] " "Info: Pin addr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[5] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 96 456 632 112 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 609 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[4\] " "Info: Pin addr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[4] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 96 456 632 112 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 610 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[3\] " "Info: Pin addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 96 456 632 112 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 611 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[2\] " "Info: Pin addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 96 456 632 112 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 612 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[1\] " "Info: Pin addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 96 456 632 112 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 613 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[0\] " "Info: Pin addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 96 456 632 112 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 614 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP2\[14\] " "Info: Pin OP2\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP2[14] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 352 456 632 368 "OP2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 651 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP2\[13\] " "Info: Pin OP2\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP2[13] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 352 456 632 368 "OP2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 652 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP2\[12\] " "Info: Pin OP2\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP2[12] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 352 456 632 368 "OP2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 653 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP2\[11\] " "Info: Pin OP2\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP2[11] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 352 456 632 368 "OP2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 654 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP2\[10\] " "Info: Pin OP2\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP2[10] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 352 456 632 368 "OP2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 655 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP2\[9\] " "Info: Pin OP2\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP2[9] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 352 456 632 368 "OP2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 656 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP2\[8\] " "Info: Pin OP2\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP2[8] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 352 456 632 368 "OP2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 657 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP2\[7\] " "Info: Pin OP2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP2[7] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 352 456 632 368 "OP2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 658 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP2\[6\] " "Info: Pin OP2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP2[6] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 352 456 632 368 "OP2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 659 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP2\[5\] " "Info: Pin OP2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP2[5] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 352 456 632 368 "OP2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 660 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP2\[4\] " "Info: Pin OP2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP2[4] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 352 456 632 368 "OP2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 661 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP2\[3\] " "Info: Pin OP2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP2[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 352 456 632 368 "OP2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 662 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP2\[2\] " "Info: Pin OP2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP2[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 352 456 632 368 "OP2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 663 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP2\[1\] " "Info: Pin OP2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP2[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 352 456 632 368 "OP2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 664 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP2\[0\] " "Info: Pin OP2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP2[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 352 456 632 368 "OP2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 665 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read " "Info: Pin read not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { read } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 48 456 632 64 "read" "" } { -56 112 192 -40 "read" "" } { 40 376 456 56 "read" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 839 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write " "Info: Pin write not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { write } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 64 456 632 80 "write" "" } { -40 112 192 -24 "write" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 841 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regW " "Info: Pin regW not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { regW } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 80 456 632 96 "regW" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regW } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 842 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "empty_stack " "Info: Pin empty_stack not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { empty_stack } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 384 456 632 400 "empty_stack" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { empty_stack } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 843 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "full_stack " "Info: Pin full_stack not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { full_stack } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 400 456 632 416 "full_stack" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { full_stack } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 844 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr1\[13\] " "Info: Pin addr1\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr1[13] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 160 456 632 176 "addr1\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 615 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr1\[12\] " "Info: Pin addr1\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr1[12] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 160 456 632 176 "addr1\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 616 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr1\[11\] " "Info: Pin addr1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr1[11] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 160 456 632 176 "addr1\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 617 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr1\[10\] " "Info: Pin addr1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr1[10] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 160 456 632 176 "addr1\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 618 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr1\[9\] " "Info: Pin addr1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr1[9] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 160 456 632 176 "addr1\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 619 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr1\[8\] " "Info: Pin addr1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr1[8] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 160 456 632 176 "addr1\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 620 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr1\[7\] " "Info: Pin addr1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr1[7] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 160 456 632 176 "addr1\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 621 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr1\[6\] " "Info: Pin addr1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr1[6] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 160 456 632 176 "addr1\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 622 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr1\[5\] " "Info: Pin addr1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr1[5] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 160 456 632 176 "addr1\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 623 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr1\[4\] " "Info: Pin addr1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr1[4] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 160 456 632 176 "addr1\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 624 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr1\[3\] " "Info: Pin addr1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr1[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 160 456 632 176 "addr1\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 625 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr1\[2\] " "Info: Pin addr1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr1[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 160 456 632 176 "addr1\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 626 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr1\[1\] " "Info: Pin addr1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr1[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 160 456 632 176 "addr1\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 627 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr1\[0\] " "Info: Pin addr1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr1[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 160 456 632 176 "addr1\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 628 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[6\] " "Info: Pin instr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instr[6] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 112 456 632 128 "instr\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 629 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[5\] " "Info: Pin instr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instr[5] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 112 456 632 128 "instr\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 630 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[4\] " "Info: Pin instr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instr[4] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 112 456 632 128 "instr\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 631 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[3\] " "Info: Pin instr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instr[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 112 456 632 128 "instr\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 632 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[2\] " "Info: Pin instr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instr[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 112 456 632 128 "instr\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 633 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[1\] " "Info: Pin instr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instr[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 112 456 632 128 "instr\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 634 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[0\] " "Info: Pin instr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { instr[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 112 456 632 128 "instr\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 635 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[14\] " "Info: Pin OP1\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP1[14] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 336 456 632 352 "OP1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 636 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[13\] " "Info: Pin OP1\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP1[13] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 336 456 632 352 "OP1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 637 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[12\] " "Info: Pin OP1\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP1[12] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 336 456 632 352 "OP1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 638 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[11\] " "Info: Pin OP1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP1[11] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 336 456 632 352 "OP1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 639 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[10\] " "Info: Pin OP1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP1[10] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 336 456 632 352 "OP1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 640 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[9\] " "Info: Pin OP1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP1[9] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 336 456 632 352 "OP1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 641 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[8\] " "Info: Pin OP1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP1[8] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 336 456 632 352 "OP1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 642 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[7\] " "Info: Pin OP1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP1[7] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 336 456 632 352 "OP1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 643 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[6\] " "Info: Pin OP1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP1[6] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 336 456 632 352 "OP1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 644 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[5\] " "Info: Pin OP1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP1[5] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 336 456 632 352 "OP1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 645 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[4\] " "Info: Pin OP1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP1[4] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 336 456 632 352 "OP1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 646 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[3\] " "Info: Pin OP1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP1[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 336 456 632 352 "OP1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 647 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[2\] " "Info: Pin OP1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP1[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 336 456 632 352 "OP1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 648 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[1\] " "Info: Pin OP1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP1[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 336 456 632 352 "OP1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 649 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[0\] " "Info: Pin OP1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP1[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 336 456 632 352 "OP1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 650 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readR1\[3\] " "Info: Pin readR1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { readR1[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 128 456 632 144 "readR1\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readR1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 666 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readR1\[2\] " "Info: Pin readR1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { readR1[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 128 456 632 144 "readR1\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readR1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 667 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readR1\[1\] " "Info: Pin readR1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { readR1[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 128 456 632 144 "readR1\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readR1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 668 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readR1\[0\] " "Info: Pin readR1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { readR1[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 128 456 632 144 "readR1\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readR1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 669 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readR2\[3\] " "Info: Pin readR2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { readR2[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 144 456 632 160 "readR2\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readR2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 670 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readR2\[2\] " "Info: Pin readR2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { readR2[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 144 456 632 160 "readR2\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readR2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 671 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readR2\[1\] " "Info: Pin readR2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { readR2[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 144 456 632 160 "readR2\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readR2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 672 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readR2\[0\] " "Info: Pin readR2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { readR2[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 144 456 632 160 "readR2\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { readR2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 673 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[14\] " "Info: Pin reg1\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg1[14] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 176 456 632 192 "reg1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 674 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[13\] " "Info: Pin reg1\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg1[13] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 176 456 632 192 "reg1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 675 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[12\] " "Info: Pin reg1\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg1[12] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 176 456 632 192 "reg1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 676 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[11\] " "Info: Pin reg1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg1[11] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 176 456 632 192 "reg1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 677 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[10\] " "Info: Pin reg1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg1[10] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 176 456 632 192 "reg1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 678 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[9\] " "Info: Pin reg1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg1[9] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 176 456 632 192 "reg1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 679 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[8\] " "Info: Pin reg1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg1[8] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 176 456 632 192 "reg1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 680 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[7\] " "Info: Pin reg1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg1[7] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 176 456 632 192 "reg1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 681 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[6\] " "Info: Pin reg1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg1[6] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 176 456 632 192 "reg1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 682 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[5\] " "Info: Pin reg1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg1[5] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 176 456 632 192 "reg1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 683 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[4\] " "Info: Pin reg1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg1[4] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 176 456 632 192 "reg1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 684 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[3\] " "Info: Pin reg1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg1[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 176 456 632 192 "reg1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 685 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[2\] " "Info: Pin reg1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg1[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 176 456 632 192 "reg1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 686 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[1\] " "Info: Pin reg1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg1[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 176 456 632 192 "reg1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 687 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[0\] " "Info: Pin reg1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg1[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 176 456 632 192 "reg1\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 688 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg10\[14\] " "Info: Pin reg10\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg10[14] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 320 456 632 336 "reg10\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg10[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 689 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg10\[13\] " "Info: Pin reg10\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg10[13] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 320 456 632 336 "reg10\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg10[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 690 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg10\[12\] " "Info: Pin reg10\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg10[12] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 320 456 632 336 "reg10\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg10[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 691 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg10\[11\] " "Info: Pin reg10\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg10[11] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 320 456 632 336 "reg10\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg10[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 692 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg10\[10\] " "Info: Pin reg10\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg10[10] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 320 456 632 336 "reg10\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg10[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 693 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg10\[9\] " "Info: Pin reg10\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg10[9] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 320 456 632 336 "reg10\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg10[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 694 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg10\[8\] " "Info: Pin reg10\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg10[8] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 320 456 632 336 "reg10\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg10[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 695 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg10\[7\] " "Info: Pin reg10\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg10[7] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 320 456 632 336 "reg10\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg10[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 696 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg10\[6\] " "Info: Pin reg10\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg10[6] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 320 456 632 336 "reg10\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg10[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 697 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg10\[5\] " "Info: Pin reg10\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg10[5] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 320 456 632 336 "reg10\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg10[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 698 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg10\[4\] " "Info: Pin reg10\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg10[4] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 320 456 632 336 "reg10\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg10[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 699 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg10\[3\] " "Info: Pin reg10\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg10[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 320 456 632 336 "reg10\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg10[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 700 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg10\[2\] " "Info: Pin reg10\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg10[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 320 456 632 336 "reg10\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg10[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 701 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg10\[1\] " "Info: Pin reg10\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg10[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 320 456 632 336 "reg10\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg10[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 702 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg10\[0\] " "Info: Pin reg10\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg10[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 320 456 632 336 "reg10\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg10[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 703 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[14\] " "Info: Pin reg2\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg2[14] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 192 456 632 208 "reg2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 704 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[13\] " "Info: Pin reg2\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg2[13] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 192 456 632 208 "reg2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 705 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[12\] " "Info: Pin reg2\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg2[12] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 192 456 632 208 "reg2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 706 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[11\] " "Info: Pin reg2\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg2[11] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 192 456 632 208 "reg2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 707 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[10\] " "Info: Pin reg2\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg2[10] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 192 456 632 208 "reg2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 708 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[9\] " "Info: Pin reg2\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg2[9] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 192 456 632 208 "reg2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 709 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[8\] " "Info: Pin reg2\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg2[8] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 192 456 632 208 "reg2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 710 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[7\] " "Info: Pin reg2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg2[7] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 192 456 632 208 "reg2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 711 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[6\] " "Info: Pin reg2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg2[6] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 192 456 632 208 "reg2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 712 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[5\] " "Info: Pin reg2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg2[5] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 192 456 632 208 "reg2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 713 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[4\] " "Info: Pin reg2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg2[4] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 192 456 632 208 "reg2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 714 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[3\] " "Info: Pin reg2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg2[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 192 456 632 208 "reg2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 715 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[2\] " "Info: Pin reg2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg2[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 192 456 632 208 "reg2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 716 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[1\] " "Info: Pin reg2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg2[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 192 456 632 208 "reg2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 717 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[0\] " "Info: Pin reg2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg2[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 192 456 632 208 "reg2\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 718 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[14\] " "Info: Pin reg3\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg3[14] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 208 456 632 224 "reg3\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg3[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 719 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[13\] " "Info: Pin reg3\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg3[13] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 208 456 632 224 "reg3\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg3[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 720 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[12\] " "Info: Pin reg3\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg3[12] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 208 456 632 224 "reg3\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg3[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 721 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[11\] " "Info: Pin reg3\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg3[11] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 208 456 632 224 "reg3\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg3[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 722 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[10\] " "Info: Pin reg3\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg3[10] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 208 456 632 224 "reg3\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg3[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 723 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[9\] " "Info: Pin reg3\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg3[9] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 208 456 632 224 "reg3\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg3[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 724 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[8\] " "Info: Pin reg3\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg3[8] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 208 456 632 224 "reg3\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg3[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 725 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[7\] " "Info: Pin reg3\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg3[7] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 208 456 632 224 "reg3\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 726 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[6\] " "Info: Pin reg3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg3[6] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 208 456 632 224 "reg3\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 727 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[5\] " "Info: Pin reg3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg3[5] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 208 456 632 224 "reg3\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 728 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[4\] " "Info: Pin reg3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg3[4] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 208 456 632 224 "reg3\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 729 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[3\] " "Info: Pin reg3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg3[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 208 456 632 224 "reg3\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 730 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[2\] " "Info: Pin reg3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg3[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 208 456 632 224 "reg3\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 731 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[1\] " "Info: Pin reg3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg3[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 208 456 632 224 "reg3\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 732 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[0\] " "Info: Pin reg3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg3[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 208 456 632 224 "reg3\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 733 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[14\] " "Info: Pin reg4\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg4[14] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 224 456 632 240 "reg4\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 734 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[13\] " "Info: Pin reg4\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg4[13] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 224 456 632 240 "reg4\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 735 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[12\] " "Info: Pin reg4\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg4[12] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 224 456 632 240 "reg4\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 736 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[11\] " "Info: Pin reg4\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg4[11] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 224 456 632 240 "reg4\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 737 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[10\] " "Info: Pin reg4\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg4[10] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 224 456 632 240 "reg4\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 738 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[9\] " "Info: Pin reg4\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg4[9] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 224 456 632 240 "reg4\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 739 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[8\] " "Info: Pin reg4\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg4[8] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 224 456 632 240 "reg4\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 740 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[7\] " "Info: Pin reg4\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg4[7] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 224 456 632 240 "reg4\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 741 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[6\] " "Info: Pin reg4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg4[6] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 224 456 632 240 "reg4\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 742 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[5\] " "Info: Pin reg4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg4[5] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 224 456 632 240 "reg4\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 743 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[4\] " "Info: Pin reg4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg4[4] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 224 456 632 240 "reg4\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 744 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[3\] " "Info: Pin reg4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg4[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 224 456 632 240 "reg4\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 745 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[2\] " "Info: Pin reg4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg4[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 224 456 632 240 "reg4\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 746 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[1\] " "Info: Pin reg4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg4[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 224 456 632 240 "reg4\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 747 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[0\] " "Info: Pin reg4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg4[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 224 456 632 240 "reg4\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 748 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[14\] " "Info: Pin reg5\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg5[14] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 240 456 632 256 "reg5\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg5[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 749 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[13\] " "Info: Pin reg5\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg5[13] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 240 456 632 256 "reg5\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg5[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 750 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[12\] " "Info: Pin reg5\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg5[12] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 240 456 632 256 "reg5\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg5[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 751 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[11\] " "Info: Pin reg5\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg5[11] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 240 456 632 256 "reg5\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg5[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 752 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[10\] " "Info: Pin reg5\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg5[10] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 240 456 632 256 "reg5\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg5[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 753 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[9\] " "Info: Pin reg5\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg5[9] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 240 456 632 256 "reg5\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg5[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 754 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[8\] " "Info: Pin reg5\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg5[8] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 240 456 632 256 "reg5\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg5[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 755 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[7\] " "Info: Pin reg5\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg5[7] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 240 456 632 256 "reg5\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 756 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[6\] " "Info: Pin reg5\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg5[6] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 240 456 632 256 "reg5\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 757 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[5\] " "Info: Pin reg5\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg5[5] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 240 456 632 256 "reg5\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 758 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[4\] " "Info: Pin reg5\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg5[4] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 240 456 632 256 "reg5\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 759 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[3\] " "Info: Pin reg5\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg5[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 240 456 632 256 "reg5\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 760 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[2\] " "Info: Pin reg5\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg5[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 240 456 632 256 "reg5\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 761 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[1\] " "Info: Pin reg5\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg5[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 240 456 632 256 "reg5\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 762 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[0\] " "Info: Pin reg5\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg5[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 240 456 632 256 "reg5\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 763 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[14\] " "Info: Pin reg6\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg6[14] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 256 456 632 272 "reg6\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg6[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 764 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[13\] " "Info: Pin reg6\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg6[13] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 256 456 632 272 "reg6\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg6[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 765 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[12\] " "Info: Pin reg6\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg6[12] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 256 456 632 272 "reg6\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg6[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 766 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[11\] " "Info: Pin reg6\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg6[11] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 256 456 632 272 "reg6\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg6[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 767 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[10\] " "Info: Pin reg6\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg6[10] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 256 456 632 272 "reg6\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg6[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 768 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[9\] " "Info: Pin reg6\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg6[9] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 256 456 632 272 "reg6\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg6[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 769 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[8\] " "Info: Pin reg6\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg6[8] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 256 456 632 272 "reg6\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg6[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 770 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[7\] " "Info: Pin reg6\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg6[7] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 256 456 632 272 "reg6\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 771 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[6\] " "Info: Pin reg6\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg6[6] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 256 456 632 272 "reg6\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 772 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[5\] " "Info: Pin reg6\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg6[5] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 256 456 632 272 "reg6\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 773 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[4\] " "Info: Pin reg6\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg6[4] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 256 456 632 272 "reg6\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 774 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[3\] " "Info: Pin reg6\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg6[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 256 456 632 272 "reg6\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 775 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[2\] " "Info: Pin reg6\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg6[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 256 456 632 272 "reg6\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 776 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[1\] " "Info: Pin reg6\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg6[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 256 456 632 272 "reg6\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 777 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[0\] " "Info: Pin reg6\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg6[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 256 456 632 272 "reg6\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 778 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg7\[14\] " "Info: Pin reg7\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg7[14] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 272 456 632 288 "reg7\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg7[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 779 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg7\[13\] " "Info: Pin reg7\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg7[13] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 272 456 632 288 "reg7\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg7[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 780 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg7\[12\] " "Info: Pin reg7\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg7[12] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 272 456 632 288 "reg7\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg7[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 781 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg7\[11\] " "Info: Pin reg7\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg7[11] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 272 456 632 288 "reg7\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg7[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 782 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg7\[10\] " "Info: Pin reg7\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg7[10] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 272 456 632 288 "reg7\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg7[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 783 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg7\[9\] " "Info: Pin reg7\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg7[9] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 272 456 632 288 "reg7\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg7[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 784 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg7\[8\] " "Info: Pin reg7\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg7[8] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 272 456 632 288 "reg7\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg7[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 785 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg7\[7\] " "Info: Pin reg7\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg7[7] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 272 456 632 288 "reg7\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 786 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg7\[6\] " "Info: Pin reg7\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg7[6] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 272 456 632 288 "reg7\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 787 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg7\[5\] " "Info: Pin reg7\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg7[5] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 272 456 632 288 "reg7\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 788 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg7\[4\] " "Info: Pin reg7\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg7[4] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 272 456 632 288 "reg7\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 789 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg7\[3\] " "Info: Pin reg7\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg7[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 272 456 632 288 "reg7\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 790 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg7\[2\] " "Info: Pin reg7\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg7[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 272 456 632 288 "reg7\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 791 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg7\[1\] " "Info: Pin reg7\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg7[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 272 456 632 288 "reg7\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 792 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg7\[0\] " "Info: Pin reg7\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg7[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 272 456 632 288 "reg7\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 793 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg8\[14\] " "Info: Pin reg8\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg8[14] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 288 456 632 304 "reg8\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 794 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg8\[13\] " "Info: Pin reg8\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg8[13] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 288 456 632 304 "reg8\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 795 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg8\[12\] " "Info: Pin reg8\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg8[12] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 288 456 632 304 "reg8\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 796 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg8\[11\] " "Info: Pin reg8\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg8[11] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 288 456 632 304 "reg8\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 797 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg8\[10\] " "Info: Pin reg8\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg8[10] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 288 456 632 304 "reg8\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 798 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg8\[9\] " "Info: Pin reg8\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg8[9] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 288 456 632 304 "reg8\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 799 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg8\[8\] " "Info: Pin reg8\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg8[8] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 288 456 632 304 "reg8\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 800 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg8\[7\] " "Info: Pin reg8\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg8[7] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 288 456 632 304 "reg8\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 801 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg8\[6\] " "Info: Pin reg8\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg8[6] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 288 456 632 304 "reg8\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 802 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg8\[5\] " "Info: Pin reg8\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg8[5] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 288 456 632 304 "reg8\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 803 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg8\[4\] " "Info: Pin reg8\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg8[4] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 288 456 632 304 "reg8\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 804 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg8\[3\] " "Info: Pin reg8\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg8[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 288 456 632 304 "reg8\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 805 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg8\[2\] " "Info: Pin reg8\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg8[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 288 456 632 304 "reg8\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 806 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg8\[1\] " "Info: Pin reg8\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg8[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 288 456 632 304 "reg8\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 807 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg8\[0\] " "Info: Pin reg8\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg8[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 288 456 632 304 "reg8\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 808 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg9\[14\] " "Info: Pin reg9\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg9[14] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 304 456 632 320 "reg9\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg9[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 809 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg9\[13\] " "Info: Pin reg9\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg9[13] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 304 456 632 320 "reg9\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg9[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 810 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg9\[12\] " "Info: Pin reg9\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg9[12] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 304 456 632 320 "reg9\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg9[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 811 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg9\[11\] " "Info: Pin reg9\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg9[11] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 304 456 632 320 "reg9\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg9[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 812 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg9\[10\] " "Info: Pin reg9\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg9[10] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 304 456 632 320 "reg9\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg9[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 813 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg9\[9\] " "Info: Pin reg9\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg9[9] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 304 456 632 320 "reg9\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg9[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 814 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg9\[8\] " "Info: Pin reg9\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg9[8] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 304 456 632 320 "reg9\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg9[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 815 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg9\[7\] " "Info: Pin reg9\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg9[7] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 304 456 632 320 "reg9\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 816 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg9\[6\] " "Info: Pin reg9\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg9[6] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 304 456 632 320 "reg9\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 817 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg9\[5\] " "Info: Pin reg9\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg9[5] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 304 456 632 320 "reg9\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 818 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg9\[4\] " "Info: Pin reg9\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg9[4] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 304 456 632 320 "reg9\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 819 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg9\[3\] " "Info: Pin reg9\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg9[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 304 456 632 320 "reg9\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 820 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg9\[2\] " "Info: Pin reg9\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg9[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 304 456 632 320 "reg9\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 821 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg9\[1\] " "Info: Pin reg9\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg9[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 304 456 632 320 "reg9\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 822 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg9\[0\] " "Info: Pin reg9\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg9[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 304 456 632 320 "reg9\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 823 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res_ex\[14\] " "Info: Pin res_ex\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { res_ex[14] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 416 456 632 432 "res_ex\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { res_ex[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 824 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res_ex\[13\] " "Info: Pin res_ex\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { res_ex[13] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 416 456 632 432 "res_ex\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { res_ex[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 825 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res_ex\[12\] " "Info: Pin res_ex\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { res_ex[12] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 416 456 632 432 "res_ex\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { res_ex[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 826 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res_ex\[11\] " "Info: Pin res_ex\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { res_ex[11] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 416 456 632 432 "res_ex\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { res_ex[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 827 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res_ex\[10\] " "Info: Pin res_ex\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { res_ex[10] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 416 456 632 432 "res_ex\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { res_ex[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 828 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res_ex\[9\] " "Info: Pin res_ex\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { res_ex[9] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 416 456 632 432 "res_ex\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { res_ex[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 829 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res_ex\[8\] " "Info: Pin res_ex\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { res_ex[8] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 416 456 632 432 "res_ex\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { res_ex[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 830 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res_ex\[7\] " "Info: Pin res_ex\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { res_ex[7] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 416 456 632 432 "res_ex\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { res_ex[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 831 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res_ex\[6\] " "Info: Pin res_ex\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { res_ex[6] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 416 456 632 432 "res_ex\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { res_ex[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 832 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res_ex\[5\] " "Info: Pin res_ex\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { res_ex[5] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 416 456 632 432 "res_ex\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { res_ex[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 833 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res_ex\[4\] " "Info: Pin res_ex\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { res_ex[4] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 416 456 632 432 "res_ex\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { res_ex[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 834 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res_ex\[3\] " "Info: Pin res_ex\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { res_ex[3] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 416 456 632 432 "res_ex\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { res_ex[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 835 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res_ex\[2\] " "Info: Pin res_ex\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { res_ex[2] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 416 456 632 432 "res_ex\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { res_ex[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 836 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res_ex\[1\] " "Info: Pin res_ex\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { res_ex[1] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 416 456 632 432 "res_ex\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { res_ex[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 837 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res_ex\[0\] " "Info: Pin res_ex\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { res_ex[0] } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { 416 456 632 432 "res_ex\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { res_ex[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 838 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 840 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|lpm_counterDCA:inst8\|lpm_counter:lpm_counter_component\|cntr_uvi:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node cpu:inst1\|lpm_counterDCA:inst8\|lpm_counter:lpm_counter_component\|cntr_uvi:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_uvi.tdf" "" { Text "D:/SIFO/cursach/db/cntr_uvi.tdf" 55 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|lpm_counterDCA:inst8|lpm_counter:lpm_counter_component|cntr_uvi:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 521 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|lpm_counterDCA:inst8\|lpm_counter:lpm_counter_component\|cntr_uvi:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node cpu:inst1\|lpm_counterDCA:inst8\|lpm_counter:lpm_counter_component\|cntr_uvi:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_uvi.tdf" "" { Text "D:/SIFO/cursach/db/cntr_uvi.tdf" 55 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|lpm_counterDCA:inst8|lpm_counter:lpm_counter_component|cntr_uvi:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 523 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|lpm_counterDCA:inst8\|lpm_counter:lpm_counter_component\|cntr_uvi:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node cpu:inst1\|lpm_counterDCA:inst8\|lpm_counter:lpm_counter_component\|cntr_uvi:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_uvi.tdf" "" { Text "D:/SIFO/cursach/db/cntr_uvi.tdf" 55 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|lpm_counterDCA:inst8|lpm_counter:lpm_counter_component|cntr_uvi:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 525 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6 " "Info: Destination node cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6" {  } { { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|ComRetr:inst3|jkffre:inst12|6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 392 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 840 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6  " "Info: Automatically promoted node cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Destination node cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 385 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Destination node cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[5\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 386 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Destination node cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[4\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 387 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Destination node cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[3\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 388 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Destination node cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 389 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Destination node cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 390 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Destination node cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 391 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6~0 " "Info: Destination node cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6~0" {  } { { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|ComRetr:inst3|jkffre:inst12|6~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1535 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|ComRetr:inst3|jkffre:inst12|6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 392 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst1\|execute:inst7\|lpm_decode4:inst\|lpm_decode:lpm_decode_component\|decode_5bf:auto_generated\|w_anode216w\[3\]  " "Info: Automatically promoted node cpu:inst1\|execute:inst7\|lpm_decode4:inst\|lpm_decode:lpm_decode_component\|decode_5bf:auto_generated\|w_anode216w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[14\] " "Info: Destination node cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[14\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|execute:inst7|lpm_reg:inst8|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 970 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Info: Destination node cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[13\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|execute:inst7|lpm_reg:inst8|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 971 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Info: Destination node cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[12\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|execute:inst7|lpm_reg:inst8|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 972 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[11\] " "Info: Destination node cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[11\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|execute:inst7|lpm_reg:inst8|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 973 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[10\] " "Info: Destination node cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[10\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|execute:inst7|lpm_reg:inst8|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 974 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[9\] " "Info: Destination node cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[9\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|execute:inst7|lpm_reg:inst8|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 975 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Destination node cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[8\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|execute:inst7|lpm_reg:inst8|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 976 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Destination node cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[7\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|execute:inst7|lpm_reg:inst8|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 977 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Destination node cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|execute:inst7|lpm_reg:inst8|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 978 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Destination node cpu:inst1\|execute:inst7\|lpm_reg:inst8\|lpm_ff:lpm_ff_component\|dffs\[5\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|execute:inst7|lpm_reg:inst8|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 979 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/decode_5bf.tdf" "" { Text "D:/SIFO/cursach/db/decode_5bf.tdf" 94 13 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|execute:inst7|lpm_decode4:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated|w_anode216w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1002 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst1\|lpm_decodeDCA:inst\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode63w\[3\]  " "Info: Automatically promoted node cpu:inst1\|lpm_decodeDCA:inst\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode63w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|inst33 " "Info: Destination node cpu:inst1\|stack:inst17\|inst33" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 96 80 144 144 "inst33" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|inst33 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 328 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|inst28 " "Info: Destination node cpu:inst1\|stack:inst17\|inst28" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 136 168 232 184 "inst28" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|inst28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 329 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|execute:inst7\|inst7 " "Info: Destination node cpu:inst1\|execute:inst7\|inst7" {  } { { "execute.bdf" "" { Schematic "D:/SIFO/cursach/execute.bdf" { { 248 72 136 296 "inst7" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|execute:inst7|inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 330 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/decode_u7f.tdf" "" { Text "D:/SIFO/cursach/db/decode_u7f.tdf" 36 12 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|lpm_decodeDCA:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 540 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\]  " "Info: Automatically promoted node cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[14\]~2 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[14\]~2" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[14]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1538 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[13\]~5 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[13\]~5" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[13]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1541 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[12\]~8 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[12\]~8" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[12]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1544 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[11\]~11 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[11\]~11" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[11]~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1547 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[10\]~14 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[10\]~14" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[10]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1550 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[9\]~17 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[9\]~17" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[9]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1553 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[8\]~20 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[8\]~20" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[8]~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1556 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[7\]~23 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[7\]~23" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[7]~23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1559 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[6\]~26 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[6\]~26" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[6]~26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1562 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[5\]~29 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[5\]~29" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[5]~29 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1565 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/decode_u7f.tdf" "" { Text "D:/SIFO/cursach/db/decode_u7f.tdf" 31 12 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 958 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]  " "Info: Automatically promoted node cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[14\]~0 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[14\]~0" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[14]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1536 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[13\]~3 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[13\]~3" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[13]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1539 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[12\]~6 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[12\]~6" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[12]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1542 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[11\]~9 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[11\]~9" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[11]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1545 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[10\]~12 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[10\]~12" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[10]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1548 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[9\]~15 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[9\]~15" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[9]~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1551 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[8\]~18 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[8\]~18" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[8]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1554 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[7\]~21 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[7\]~21" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[7]~21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1557 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[6\]~24 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[6\]~24" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[6]~24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1560 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[5\]~27 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[5\]~27" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[5]~27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1563 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/decode_u7f.tdf" "" { Text "D:/SIFO/cursach/db/decode_u7f.tdf" 33 12 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 960 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode41w\[3\]  " "Info: Automatically promoted node cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode41w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[14\]~0 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[14\]~0" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[14]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1536 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[13\]~3 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[13\]~3" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[13]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1539 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[12\]~6 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[12\]~6" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[12]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1542 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[11\]~9 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[11\]~9" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[11]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1545 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[10\]~12 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[10\]~12" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[10]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1548 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[9\]~15 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[9\]~15" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[9]~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1551 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[8\]~18 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[8\]~18" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[8]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1554 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[7\]~21 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[7\]~21" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[7]~21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1557 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[6\]~24 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[6\]~24" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[6]~24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1560 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[5\]~27 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[5\]~27" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[5]~27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1563 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/decode_u7f.tdf" "" { Text "D:/SIFO/cursach/db/decode_u7f.tdf" 34 12 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 962 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode52w\[3\]  " "Info: Automatically promoted node cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode52w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[14\]~2 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[14\]~2" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[14]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1538 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[13\]~5 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[13\]~5" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[13]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1541 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[12\]~8 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[12\]~8" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[12]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1544 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[11\]~11 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[11\]~11" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[11]~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1547 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[10\]~14 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[10\]~14" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[10]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1550 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[9\]~17 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[9\]~17" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[9]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1553 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[8\]~20 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[8\]~20" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[8]~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1556 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[7\]~23 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[7\]~23" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[7]~23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1559 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[6\]~26 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[6\]~26" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[6]~26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1562 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[5\]~29 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[5\]~29" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[5]~29 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1565 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/decode_u7f.tdf" "" { Text "D:/SIFO/cursach/db/decode_u7f.tdf" 35 12 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 964 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode63w\[3\]  " "Info: Automatically promoted node cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode63w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[14\]~1 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[14\]~1" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[14]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1537 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[13\]~4 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[13\]~4" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[13]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1540 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[12\]~7 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[12\]~7" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[12]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1543 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[11\]~10 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[11\]~10" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[11]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1546 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[10\]~13 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[10\]~13" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[10]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1549 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[9\]~16 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[9\]~16" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[9]~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1552 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[8\]~19 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[8\]~19" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[8]~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1555 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[7\]~22 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[7\]~22" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[7]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1558 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[6\]~25 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[6\]~25" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[6]~25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1561 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[5\]~28 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[5\]~28" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[5]~28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1564 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/decode_u7f.tdf" "" { Text "D:/SIFO/cursach/db/decode_u7f.tdf" 36 12 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 966 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode74w\[3\]  " "Info: Automatically promoted node cpu:inst1\|stack:inst17\|lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode74w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|inst33 " "Info: Destination node cpu:inst1\|stack:inst17\|inst33" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 96 80 144 144 "inst33" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|inst33 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 328 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[14\]~1 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[14\]~1" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[14]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1537 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[13\]~4 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[13\]~4" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[13]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1540 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[12\]~7 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[12\]~7" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[12]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1543 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[11\]~10 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[11\]~10" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[11]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1546 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[10\]~13 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[10\]~13" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[10]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1549 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[9\]~16 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[9\]~16" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[9]~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1552 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[8\]~19 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[8\]~19" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[8]~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1555 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[7\]~22 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[7\]~22" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[7]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1558 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|out\[6\]~25 " "Info: Destination node cpu:inst1\|stack:inst17\|out\[6\]~25" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|out[6]~25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 1561 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/decode_u7f.tdf" "" { Text "D:/SIFO/cursach/db/decode_u7f.tdf" 37 12 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 968 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst1\|stack:inst17\|inst28  " "Info: Automatically promoted node cpu:inst1\|stack:inst17\|inst28 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst1\|stack:inst17\|lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node cpu:inst1\|stack:inst17\|lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 53 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 295 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 136 168 232 184 "inst28" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|stack:inst17|inst28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SIFO/cursach/" 0 { } { { 0 { 0 ""} 0 329 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "273 unused 3.3V 0 273 0 " "Info: Number of I/O pins in group: 273 (unused VREF, 3.3V VCCIO, 0 input, 273 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.890 ns register register " "Info: Estimated most critical path is register to register delay of 4.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu:inst1\|ComRetr:inst3\|reg:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LAB_X19_Y14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X19_Y14; Fanout = 2; REG Node = 'cpu:inst1\|ComRetr:inst3\|reg:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|ComRetr:inst3|reg:inst5|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.154 ns) 0.403 ns cpu:inst1\|readR\[0\]~2 2 COMB LAB_X19_Y14 42 " "Info: 2: + IC(0.249 ns) + CELL(0.154 ns) = 0.403 ns; Loc. = LAB_X19_Y14; Fanout = 42; COMB Node = 'cpu:inst1\|readR\[0\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { cpu:inst1|ComRetr:inst3|reg:inst5|lpm_ff:lpm_ff_component|dffs[0] cpu:inst1|readR[0]~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 0.804 ns cpu:inst1\|registers:inst4\|inst38~0 3 COMB LAB_X19_Y14 15 " "Info: 3: + IC(0.129 ns) + CELL(0.272 ns) = 0.804 ns; Loc. = LAB_X19_Y14; Fanout = 15; COMB Node = 'cpu:inst1\|registers:inst4\|inst38~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { cpu:inst1|readR[0]~2 cpu:inst1|registers:inst4|inst38~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "D:/SIFO/cursach/registers.bdf" { { -344 1312 1376 -296 "inst38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.053 ns) 2.037 ns cpu:inst1\|registers:inst4\|out\[13\]~5 4 COMB LAB_X25_Y16 1 " "Info: 4: + IC(1.180 ns) + CELL(0.053 ns) = 2.037 ns; Loc. = LAB_X25_Y16; Fanout = 1; COMB Node = 'cpu:inst1\|registers:inst4\|out\[13\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.233 ns" { cpu:inst1|registers:inst4|inst38~0 cpu:inst1|registers:inst4|out[13]~5 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "D:/SIFO/cursach/registers.bdf" { { -40 0 176 -24 "out\[14..0\]" "" } { -256 544 601 -240 "out\[14..0\]" "" } { -160 544 601 -144 "out\[14..0\]" "" } { -64 544 601 -48 "out\[14..0\]" "" } { 32 544 601 48 "out\[14..0\]" "" } { -352 544 601 -336 "out\[14..0\]" "" } { -256 944 1001 -240 "out\[14..0\]" "" } { -160 944 1001 -144 "out\[14..0\]" "" } { -64 944 1001 -48 "out\[14..0\]" "" } { 32 944 1001 48 "out\[14..0\]" "" } { -352 944 1001 -336 "out\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.053 ns) 2.789 ns cpu:inst1\|registers:inst4\|out\[13\]~6 5 COMB LAB_X21_Y16 1 " "Info: 5: + IC(0.699 ns) + CELL(0.053 ns) = 2.789 ns; Loc. = LAB_X21_Y16; Fanout = 1; COMB Node = 'cpu:inst1\|registers:inst4\|out\[13\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { cpu:inst1|registers:inst4|out[13]~5 cpu:inst1|registers:inst4|out[13]~6 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "D:/SIFO/cursach/registers.bdf" { { -40 0 176 -24 "out\[14..0\]" "" } { -256 544 601 -240 "out\[14..0\]" "" } { -160 544 601 -144 "out\[14..0\]" "" } { -64 544 601 -48 "out\[14..0\]" "" } { 32 544 601 48 "out\[14..0\]" "" } { -352 544 601 -336 "out\[14..0\]" "" } { -256 944 1001 -240 "out\[14..0\]" "" } { -160 944 1001 -144 "out\[14..0\]" "" } { -64 944 1001 -48 "out\[14..0\]" "" } { 32 944 1001 48 "out\[14..0\]" "" } { -352 944 1001 -336 "out\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.272 ns) 3.795 ns cpu:inst1\|registers:inst4\|out\[13\]~9 6 COMB LAB_X19_Y13 2 " "Info: 6: + IC(0.734 ns) + CELL(0.272 ns) = 3.795 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'cpu:inst1\|registers:inst4\|out\[13\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { cpu:inst1|registers:inst4|out[13]~6 cpu:inst1|registers:inst4|out[13]~9 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "D:/SIFO/cursach/registers.bdf" { { -40 0 176 -24 "out\[14..0\]" "" } { -256 544 601 -240 "out\[14..0\]" "" } { -160 544 601 -144 "out\[14..0\]" "" } { -64 544 601 -48 "out\[14..0\]" "" } { 32 544 601 48 "out\[14..0\]" "" } { -352 544 601 -336 "out\[14..0\]" "" } { -256 944 1001 -240 "out\[14..0\]" "" } { -160 944 1001 -144 "out\[14..0\]" "" } { -64 944 1001 -48 "out\[14..0\]" "" } { 32 944 1001 48 "out\[14..0\]" "" } { -352 944 1001 -336 "out\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.940 ns) + CELL(0.155 ns) 4.890 ns cpu:inst1\|loadOP1:inst1\|lpm_reg:inst1\|lpm_ff:lpm_ff_component\|dffs\[13\] 7 REG LAB_X21_Y12 9 " "Info: 7: + IC(0.940 ns) + CELL(0.155 ns) = 4.890 ns; Loc. = LAB_X21_Y12; Fanout = 9; REG Node = 'cpu:inst1\|loadOP1:inst1\|lpm_reg:inst1\|lpm_ff:lpm_ff_component\|dffs\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.095 ns" { cpu:inst1|registers:inst4|out[13]~9 cpu:inst1|loadOP1:inst1|lpm_reg:inst1|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.959 ns ( 19.61 % ) " "Info: Total cell delay = 0.959 ns ( 19.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.931 ns ( 80.39 % ) " "Info: Total interconnect delay = 3.931 ns ( 80.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.890 ns" { cpu:inst1|ComRetr:inst3|reg:inst5|lpm_ff:lpm_ff_component|dffs[0] cpu:inst1|readR[0]~2 cpu:inst1|registers:inst4|inst38~0 cpu:inst1|registers:inst4|out[13]~5 cpu:inst1|registers:inst4|out[13]~6 cpu:inst1|registers:inst4|out[13]~9 cpu:inst1|loadOP1:inst1|lpm_reg:inst1|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 7% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "273 " "Warning: Found 273 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_out\[14\] 0 " "Info: Pin \"mem_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_out\[13\] 0 " "Info: Pin \"mem_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_out\[12\] 0 " "Info: Pin \"mem_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_out\[11\] 0 " "Info: Pin \"mem_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_out\[10\] 0 " "Info: Pin \"mem_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_out\[9\] 0 " "Info: Pin \"mem_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_out\[8\] 0 " "Info: Pin \"mem_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_out\[7\] 0 " "Info: Pin \"mem_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_out\[6\] 0 " "Info: Pin \"mem_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_out\[5\] 0 " "Info: Pin \"mem_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_out\[4\] 0 " "Info: Pin \"mem_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_out\[3\] 0 " "Info: Pin \"mem_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_out\[2\] 0 " "Info: Pin \"mem_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_out\[1\] 0 " "Info: Pin \"mem_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_out\[0\] 0 " "Info: Pin \"mem_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cpu_out\[14\] 0 " "Info: Pin \"cpu_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cpu_out\[13\] 0 " "Info: Pin \"cpu_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cpu_out\[12\] 0 " "Info: Pin \"cpu_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cpu_out\[11\] 0 " "Info: Pin \"cpu_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cpu_out\[10\] 0 " "Info: Pin \"cpu_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cpu_out\[9\] 0 " "Info: Pin \"cpu_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cpu_out\[8\] 0 " "Info: Pin \"cpu_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cpu_out\[7\] 0 " "Info: Pin \"cpu_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cpu_out\[6\] 0 " "Info: Pin \"cpu_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cpu_out\[5\] 0 " "Info: Pin \"cpu_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cpu_out\[4\] 0 " "Info: Pin \"cpu_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cpu_out\[3\] 0 " "Info: Pin \"cpu_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cpu_out\[2\] 0 " "Info: Pin \"cpu_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cpu_out\[1\] 0 " "Info: Pin \"cpu_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cpu_out\[0\] 0 " "Info: Pin \"cpu_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[13\] 0 " "Info: Pin \"addr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[12\] 0 " "Info: Pin \"addr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[11\] 0 " "Info: Pin \"addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[10\] 0 " "Info: Pin \"addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[9\] 0 " "Info: Pin \"addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[8\] 0 " "Info: Pin \"addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[7\] 0 " "Info: Pin \"addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[6\] 0 " "Info: Pin \"addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[5\] 0 " "Info: Pin \"addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[4\] 0 " "Info: Pin \"addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[3\] 0 " "Info: Pin \"addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[2\] 0 " "Info: Pin \"addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[1\] 0 " "Info: Pin \"addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[0\] 0 " "Info: Pin \"addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP2\[14\] 0 " "Info: Pin \"OP2\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP2\[13\] 0 " "Info: Pin \"OP2\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP2\[12\] 0 " "Info: Pin \"OP2\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP2\[11\] 0 " "Info: Pin \"OP2\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP2\[10\] 0 " "Info: Pin \"OP2\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP2\[9\] 0 " "Info: Pin \"OP2\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP2\[8\] 0 " "Info: Pin \"OP2\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP2\[7\] 0 " "Info: Pin \"OP2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP2\[6\] 0 " "Info: Pin \"OP2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP2\[5\] 0 " "Info: Pin \"OP2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP2\[4\] 0 " "Info: Pin \"OP2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP2\[3\] 0 " "Info: Pin \"OP2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP2\[2\] 0 " "Info: Pin \"OP2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP2\[1\] 0 " "Info: Pin \"OP2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP2\[0\] 0 " "Info: Pin \"OP2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read 0 " "Info: Pin \"read\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write 0 " "Info: Pin \"write\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regW 0 " "Info: Pin \"regW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "empty_stack 0 " "Info: Pin \"empty_stack\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "full_stack 0 " "Info: Pin \"full_stack\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr1\[13\] 0 " "Info: Pin \"addr1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr1\[12\] 0 " "Info: Pin \"addr1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr1\[11\] 0 " "Info: Pin \"addr1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr1\[10\] 0 " "Info: Pin \"addr1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr1\[9\] 0 " "Info: Pin \"addr1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr1\[8\] 0 " "Info: Pin \"addr1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr1\[7\] 0 " "Info: Pin \"addr1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr1\[6\] 0 " "Info: Pin \"addr1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr1\[5\] 0 " "Info: Pin \"addr1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr1\[4\] 0 " "Info: Pin \"addr1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr1\[3\] 0 " "Info: Pin \"addr1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr1\[2\] 0 " "Info: Pin \"addr1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr1\[1\] 0 " "Info: Pin \"addr1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr1\[0\] 0 " "Info: Pin \"addr1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[6\] 0 " "Info: Pin \"instr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[5\] 0 " "Info: Pin \"instr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[4\] 0 " "Info: Pin \"instr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[3\] 0 " "Info: Pin \"instr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[2\] 0 " "Info: Pin \"instr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[1\] 0 " "Info: Pin \"instr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[0\] 0 " "Info: Pin \"instr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[14\] 0 " "Info: Pin \"OP1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[13\] 0 " "Info: Pin \"OP1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[12\] 0 " "Info: Pin \"OP1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[11\] 0 " "Info: Pin \"OP1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[10\] 0 " "Info: Pin \"OP1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[9\] 0 " "Info: Pin \"OP1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[8\] 0 " "Info: Pin \"OP1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[7\] 0 " "Info: Pin \"OP1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[6\] 0 " "Info: Pin \"OP1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[5\] 0 " "Info: Pin \"OP1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[4\] 0 " "Info: Pin \"OP1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[3\] 0 " "Info: Pin \"OP1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[2\] 0 " "Info: Pin \"OP1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[1\] 0 " "Info: Pin \"OP1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[0\] 0 " "Info: Pin \"OP1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readR1\[3\] 0 " "Info: Pin \"readR1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readR1\[2\] 0 " "Info: Pin \"readR1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readR1\[1\] 0 " "Info: Pin \"readR1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readR1\[0\] 0 " "Info: Pin \"readR1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readR2\[3\] 0 " "Info: Pin \"readR2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readR2\[2\] 0 " "Info: Pin \"readR2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readR2\[1\] 0 " "Info: Pin \"readR2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readR2\[0\] 0 " "Info: Pin \"readR2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[14\] 0 " "Info: Pin \"reg1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[13\] 0 " "Info: Pin \"reg1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[12\] 0 " "Info: Pin \"reg1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[11\] 0 " "Info: Pin \"reg1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[10\] 0 " "Info: Pin \"reg1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[9\] 0 " "Info: Pin \"reg1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[8\] 0 " "Info: Pin \"reg1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[7\] 0 " "Info: Pin \"reg1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[6\] 0 " "Info: Pin \"reg1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[5\] 0 " "Info: Pin \"reg1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[4\] 0 " "Info: Pin \"reg1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[3\] 0 " "Info: Pin \"reg1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[2\] 0 " "Info: Pin \"reg1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[1\] 0 " "Info: Pin \"reg1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[0\] 0 " "Info: Pin \"reg1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg10\[14\] 0 " "Info: Pin \"reg10\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg10\[13\] 0 " "Info: Pin \"reg10\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg10\[12\] 0 " "Info: Pin \"reg10\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg10\[11\] 0 " "Info: Pin \"reg10\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg10\[10\] 0 " "Info: Pin \"reg10\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg10\[9\] 0 " "Info: Pin \"reg10\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg10\[8\] 0 " "Info: Pin \"reg10\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg10\[7\] 0 " "Info: Pin \"reg10\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg10\[6\] 0 " "Info: Pin \"reg10\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg10\[5\] 0 " "Info: Pin \"reg10\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg10\[4\] 0 " "Info: Pin \"reg10\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg10\[3\] 0 " "Info: Pin \"reg10\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg10\[2\] 0 " "Info: Pin \"reg10\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg10\[1\] 0 " "Info: Pin \"reg10\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg10\[0\] 0 " "Info: Pin \"reg10\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[14\] 0 " "Info: Pin \"reg2\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[13\] 0 " "Info: Pin \"reg2\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[12\] 0 " "Info: Pin \"reg2\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[11\] 0 " "Info: Pin \"reg2\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[10\] 0 " "Info: Pin \"reg2\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[9\] 0 " "Info: Pin \"reg2\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[8\] 0 " "Info: Pin \"reg2\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[7\] 0 " "Info: Pin \"reg2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[6\] 0 " "Info: Pin \"reg2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[5\] 0 " "Info: Pin \"reg2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[4\] 0 " "Info: Pin \"reg2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[3\] 0 " "Info: Pin \"reg2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[2\] 0 " "Info: Pin \"reg2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[1\] 0 " "Info: Pin \"reg2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[0\] 0 " "Info: Pin \"reg2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[14\] 0 " "Info: Pin \"reg3\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[13\] 0 " "Info: Pin \"reg3\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[12\] 0 " "Info: Pin \"reg3\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[11\] 0 " "Info: Pin \"reg3\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[10\] 0 " "Info: Pin \"reg3\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[9\] 0 " "Info: Pin \"reg3\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[8\] 0 " "Info: Pin \"reg3\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[7\] 0 " "Info: Pin \"reg3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[6\] 0 " "Info: Pin \"reg3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[5\] 0 " "Info: Pin \"reg3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[4\] 0 " "Info: Pin \"reg3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[3\] 0 " "Info: Pin \"reg3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[2\] 0 " "Info: Pin \"reg3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[1\] 0 " "Info: Pin \"reg3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[0\] 0 " "Info: Pin \"reg3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[14\] 0 " "Info: Pin \"reg4\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[13\] 0 " "Info: Pin \"reg4\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[12\] 0 " "Info: Pin \"reg4\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[11\] 0 " "Info: Pin \"reg4\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[10\] 0 " "Info: Pin \"reg4\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[9\] 0 " "Info: Pin \"reg4\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[8\] 0 " "Info: Pin \"reg4\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[7\] 0 " "Info: Pin \"reg4\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[6\] 0 " "Info: Pin \"reg4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[5\] 0 " "Info: Pin \"reg4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[4\] 0 " "Info: Pin \"reg4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[3\] 0 " "Info: Pin \"reg4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[2\] 0 " "Info: Pin \"reg4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[1\] 0 " "Info: Pin \"reg4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[0\] 0 " "Info: Pin \"reg4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[14\] 0 " "Info: Pin \"reg5\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[13\] 0 " "Info: Pin \"reg5\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[12\] 0 " "Info: Pin \"reg5\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[11\] 0 " "Info: Pin \"reg5\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[10\] 0 " "Info: Pin \"reg5\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[9\] 0 " "Info: Pin \"reg5\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[8\] 0 " "Info: Pin \"reg5\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[7\] 0 " "Info: Pin \"reg5\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[6\] 0 " "Info: Pin \"reg5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[5\] 0 " "Info: Pin \"reg5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[4\] 0 " "Info: Pin \"reg5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[3\] 0 " "Info: Pin \"reg5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[2\] 0 " "Info: Pin \"reg5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[1\] 0 " "Info: Pin \"reg5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[0\] 0 " "Info: Pin \"reg5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[14\] 0 " "Info: Pin \"reg6\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[13\] 0 " "Info: Pin \"reg6\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[12\] 0 " "Info: Pin \"reg6\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[11\] 0 " "Info: Pin \"reg6\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[10\] 0 " "Info: Pin \"reg6\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[9\] 0 " "Info: Pin \"reg6\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[8\] 0 " "Info: Pin \"reg6\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[7\] 0 " "Info: Pin \"reg6\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[6\] 0 " "Info: Pin \"reg6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[5\] 0 " "Info: Pin \"reg6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[4\] 0 " "Info: Pin \"reg6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[3\] 0 " "Info: Pin \"reg6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[2\] 0 " "Info: Pin \"reg6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[1\] 0 " "Info: Pin \"reg6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[0\] 0 " "Info: Pin \"reg6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg7\[14\] 0 " "Info: Pin \"reg7\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg7\[13\] 0 " "Info: Pin \"reg7\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg7\[12\] 0 " "Info: Pin \"reg7\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg7\[11\] 0 " "Info: Pin \"reg7\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg7\[10\] 0 " "Info: Pin \"reg7\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg7\[9\] 0 " "Info: Pin \"reg7\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg7\[8\] 0 " "Info: Pin \"reg7\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg7\[7\] 0 " "Info: Pin \"reg7\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg7\[6\] 0 " "Info: Pin \"reg7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg7\[5\] 0 " "Info: Pin \"reg7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg7\[4\] 0 " "Info: Pin \"reg7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg7\[3\] 0 " "Info: Pin \"reg7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg7\[2\] 0 " "Info: Pin \"reg7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg7\[1\] 0 " "Info: Pin \"reg7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg7\[0\] 0 " "Info: Pin \"reg7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg8\[14\] 0 " "Info: Pin \"reg8\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg8\[13\] 0 " "Info: Pin \"reg8\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg8\[12\] 0 " "Info: Pin \"reg8\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg8\[11\] 0 " "Info: Pin \"reg8\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg8\[10\] 0 " "Info: Pin \"reg8\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg8\[9\] 0 " "Info: Pin \"reg8\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg8\[8\] 0 " "Info: Pin \"reg8\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg8\[7\] 0 " "Info: Pin \"reg8\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg8\[6\] 0 " "Info: Pin \"reg8\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg8\[5\] 0 " "Info: Pin \"reg8\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg8\[4\] 0 " "Info: Pin \"reg8\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg8\[3\] 0 " "Info: Pin \"reg8\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg8\[2\] 0 " "Info: Pin \"reg8\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg8\[1\] 0 " "Info: Pin \"reg8\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg8\[0\] 0 " "Info: Pin \"reg8\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg9\[14\] 0 " "Info: Pin \"reg9\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg9\[13\] 0 " "Info: Pin \"reg9\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg9\[12\] 0 " "Info: Pin \"reg9\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg9\[11\] 0 " "Info: Pin \"reg9\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg9\[10\] 0 " "Info: Pin \"reg9\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg9\[9\] 0 " "Info: Pin \"reg9\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg9\[8\] 0 " "Info: Pin \"reg9\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg9\[7\] 0 " "Info: Pin \"reg9\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg9\[6\] 0 " "Info: Pin \"reg9\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg9\[5\] 0 " "Info: Pin \"reg9\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg9\[4\] 0 " "Info: Pin \"reg9\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg9\[3\] 0 " "Info: Pin \"reg9\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg9\[2\] 0 " "Info: Pin \"reg9\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg9\[1\] 0 " "Info: Pin \"reg9\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg9\[0\] 0 " "Info: Pin \"reg9\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_ex\[14\] 0 " "Info: Pin \"res_ex\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_ex\[13\] 0 " "Info: Pin \"res_ex\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_ex\[12\] 0 " "Info: Pin \"res_ex\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_ex\[11\] 0 " "Info: Pin \"res_ex\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_ex\[10\] 0 " "Info: Pin \"res_ex\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_ex\[9\] 0 " "Info: Pin \"res_ex\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_ex\[8\] 0 " "Info: Pin \"res_ex\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_ex\[7\] 0 " "Info: Pin \"res_ex\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_ex\[6\] 0 " "Info: Pin \"res_ex\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_ex\[5\] 0 " "Info: Pin \"res_ex\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_ex\[4\] 0 " "Info: Pin \"res_ex\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_ex\[3\] 0 " "Info: Pin \"res_ex\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_ex\[2\] 0 " "Info: Pin \"res_ex\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_ex\[1\] 0 " "Info: Pin \"res_ex\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_ex\[0\] 0 " "Info: Pin \"res_ex\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "283 " "Info: Peak virtual memory: 283 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 15 09:10:47 2017 " "Info: Processing ended: Mon May 15 09:10:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
