# Component constraints for D:\h_da\Lecturs\SS-20-Systytem Driven Hardware Design\freeSoC2\ADC_2_UART_DMA_Transfer\Workspace01\01_DAC_ADC_DMA_UART_MATLAB_data_transfer.cydsn\TopDesign\TopDesign.cysch
# Project: D:\h_da\Lecturs\SS-20-Systytem Driven Hardware Design\freeSoC2\ADC_2_UART_DMA_Transfer\Workspace01\01_DAC_ADC_DMA_UART_MATLAB_data_transfer.cydsn\01_DAC_ADC_DMA_UART_MATLAB_data_transfer.cyprj
# Date: Sat, 13 Jun 2020 20:29:50 GMT
