attr __file__ str ./benchmarks/express/matmul/matmul_DFG.0_5.txt
attr __name__ str ./benchmarks/express/matmul/matmul_DFG.0_5.txt
vertex __inserted_outport_1.out0
vertex __inserted_outport_1
vertex __inserted_outport_0.out0
vertex __inserted_inport_5.out0
vertex __inserted_inport_5
vertex __inserted_inport_4.out0
vertex __inserted_outport_1.in0
vertex __inserted_inport_4.in0
vertex __inserted_inport_4
vertex __inserted_inport_3.out0
vertex __inserted_inport_3.in0
vertex __inserted_outport_0
vertex __inserted_inport_3
vertex __inserted_inport_2.in0
vertex __inserted_inport_2
vertex __inserted_inport_1.out0
vertex __inserted_inport_1.in0
vertex __inserted_inport_2.out0
vertex ADD_118.in0
vertex MUL_43.in0
vertex MUL_60.out0
vertex MUL_51.in1
vertex MUL_51
vertex MUL_51.out0
vertex ADD_52.out0
vertex MUL_51.in0
vertex ADD_118.out0
vertex MUL_60.in1
vertex __inserted_inport_0.in0
vertex MUL_43.out0
vertex __inserted_inport_0
vertex MUL_43
vertex __inserted_outport_0.in0
vertex MUL_60.in0
vertex ADD_52
vertex ADD_61.in0
vertex MUL_115.in0
vertex __inserted_inport_0.out0
vertex ADD_114.out0
vertex ADD_61
vertex ADD_61.in1
vertex ADD_114
vertex MUL_43.in1
vertex ADD_52.in0
vertex MUL_115.out0
vertex ADD_52.in1
vertex __inserted_inport_1
vertex MUL_115
vertex __inserted_inport_5.in0
vertex ADD_61.out0
vertex ADD_118
vertex MUL_60
net __inserted_outport_1 __inserted_outport_1.out0
net __inserted_inport_5.out0 MUL_60.in0
net __inserted_inport_5 __inserted_inport_5.out0
net __inserted_inport_4.out0 MUL_43.in1
net __inserted_outport_1.in0 __inserted_outport_1
net __inserted_inport_4.in0 __inserted_inport_4
net __inserted_inport_4 __inserted_inport_4.out0
net __inserted_inport_3.out0 MUL_60.in1
net __inserted_inport_3.in0 __inserted_inport_3
net __inserted_outport_0 __inserted_outport_0.out0
net __inserted_inport_3 __inserted_inport_3.out0
net __inserted_inport_2.in0 __inserted_inport_2
net __inserted_inport_2 __inserted_inport_2.out0
net __inserted_inport_1.out0 MUL_51.in0
net __inserted_inport_1.in0 __inserted_inport_1
net __inserted_inport_2.out0 MUL_43.in0
net ADD_118.in0 ADD_118
net MUL_43.in0 MUL_43
net MUL_60.out0 ADD_61.in1
net MUL_51.in1 MUL_51
net MUL_51 MUL_51.out0
net MUL_51.out0 ADD_52.in1
net ADD_52.out0 ADD_61.in0
net MUL_51.in0 MUL_51
net ADD_118.out0 __inserted_outport_0.in0
net MUL_60.in1 MUL_60
net __inserted_inport_0.in0 __inserted_inport_0
net MUL_43.out0 ADD_52.in0
net __inserted_inport_0 __inserted_inport_0.out0
net MUL_43 MUL_43.out0
net __inserted_outport_0.in0 __inserted_outport_0
net MUL_60.in0 MUL_60
net ADD_52 ADD_52.out0
net ADD_61.in0 ADD_61
net MUL_115.in0 MUL_115
net __inserted_inport_0.out0 MUL_51.in1
net ADD_114.out0 MUL_115.in0
net ADD_61 ADD_61.out0
net ADD_61.in1 ADD_61
net ADD_114 ADD_114.out0
net MUL_43.in1 MUL_43
net ADD_52.in0 ADD_52
net MUL_115.out0 ADD_118.in0
net ADD_52.in1 ADD_52
net __inserted_inport_1 __inserted_inport_1.out0
net MUL_115 MUL_115.out0
net __inserted_inport_5.in0 __inserted_inport_5
net ADD_61.out0 __inserted_outport_1.in0
net ADD_118 ADD_118.out0
net MUL_60 MUL_60.out0
