#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Mar  9 14:19:05 2021
# Process ID: 44380
# Current directory: E:/FPGA/secure_zynq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent53080 E:\FPGA\secure_zynq\secure_zynq.xpr
# Log file: E:/FPGA/secure_zynq/vivado.log
# Journal file: E:/FPGA/secure_zynq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA/secure_zynq/secure_zynq.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/FPGA/secure_zynq/secure_zynq.srcs/sources_1/bd/base_zynq/base_zynq.bd}
write_hw_platform -fixed -force  -file E:/FPGA/secure_zynq/base_zynq_wrapper.xsa
add_files {E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/ip/hdl/vhdl/example_BUS_A_s_axi.vhd E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/syn/verilog/example_BUS_A_s_axi.v E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/vhdl/example.vhd E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/syn/verilog/example.v E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/.autopilot/db/hls_design_meta.h E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/syn/vhdl/example.vhd E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/vhdl/example_BUS_A_s_axi.vhd E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/ip/hdl/verilog/example_BUS_A_s_axi.v E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/syn/vhdl/example_BUS_A_s_axi.vhd E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/.autopilot/db/driver/src/xexample.h E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/ip/drivers/example_v1_0/src/xexample_hw.h E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/.autopilot/db/driver/src/xexample_hw.h E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/ip/hdl/vhdl/example.vhd E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/misc/drivers/example_v1_0/src/xexample_hw.h E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/syn/systemc/example.h E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/verilog/example.v E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/verilog/example_BUS_A_s_axi.v E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/verilog/project.cache/ip/2019.2/aa13e01061fa77cb/aa13e01061fa77cb.xci E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/ip/hdl/verilog/example.v E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/misc/drivers/example_v1_0/src/xexample.h E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/ip/drivers/example_v1_0/src/xexample.h}
export_ip_user_files -of_objects  [get_files  E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/verilog/project.cache/ip/2019.2/aa13e01061fa77cb/aa13e01061fa77cb.xci] -lib_map_path [list {modelsim=E:/FPGA/secure_zynq/secure_zynq.cache/compile_simlib/modelsim} {questa=E:/FPGA/secure_zynq/secure_zynq.cache/compile_simlib/questa} {riviera=E:/FPGA/secure_zynq/secure_zynq.cache/compile_simlib/riviera} {activehdl=E:/FPGA/secure_zynq/secure_zynq.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
copy_ip -name aa13e01061fa77cb_1 -dir e:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/verilog/project.cache/ip/2019.2 [get_ips  aa13e01061fa77cb]
export_ip_user_files -of_objects  [get_files E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/verilog/project.cache/ip/2019.2/aa13e01061fa77cb/aa13e01061fa77cb.xci] -no_script -reset -force -quiet
remove_files  E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/verilog/project.cache/ip/2019.2/aa13e01061fa77cb/aa13e01061fa77cb.xci
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files e:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/verilog/project.cache/ip/2019.2/aa13e01061fa77cb_1/aa13e01061fa77cb_1.xci] -no_script -reset -force -quiet
remove_files  e:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/verilog/project.cache/ip/2019.2/aa13e01061fa77cb_1/aa13e01061fa77cb_1.xci
export_ip_user_files -of_objects  [get_files E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/syn/verilog/example.v] -no_script -reset -force -quiet
remove_files  E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/syn/verilog/example.v
export_ip_user_files -of_objects  [get_files E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/ip/hdl/vhdl/example.vhd] -no_script -reset -force -quiet
remove_files  E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/ip/hdl/vhdl/example.vhd
export_ip_user_files -of_objects  [get_files E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/verilog/example.v] -no_script -reset -force -quiet
remove_files  E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/verilog/example.v
export_ip_user_files -of_objects  [get_files E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/ip/hdl/verilog/example.v] -no_script -reset -force -quiet
remove_files  E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/ip/hdl/verilog/example.v
export_ip_user_files -of_objects  [get_files E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/ip/hdl/verilog/example_BUS_A_s_axi.v] -no_script -reset -force -quiet
remove_files  E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/ip/hdl/verilog/example_BUS_A_s_axi.v
export_ip_user_files -of_objects  [get_files E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/syn/verilog/example_BUS_A_s_axi.v] -no_script -reset -force -quiet
remove_files  E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/syn/verilog/example_BUS_A_s_axi.v
export_ip_user_files -of_objects  [get_files E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/syn/vhdl/example_BUS_A_s_axi.vhd] -no_script -reset -force -quiet
remove_files  E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/syn/vhdl/example_BUS_A_s_axi.vhd
export_ip_user_files -of_objects  [get_files E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/vhdl/example_BUS_A_s_axi.vhd] -no_script -reset -force -quiet
remove_files  E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/vhdl/example_BUS_A_s_axi.vhd
export_ip_user_files -of_objects  [get_files E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp] -no_script -reset -force -quiet
remove_files  E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp
export_ip_user_files -of_objects  [get_files E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/vhdl/example.vhd] -no_script -reset -force -quiet
remove_files  E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/vhdl/example.vhd
export_ip_user_files -of_objects  [get_files E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp] -no_script -reset -force -quiet
remove_files  E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp
export_ip_user_files -of_objects  [get_files E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/syn/vhdl/example.vhd] -no_script -reset -force -quiet
remove_files  E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/syn/vhdl/example.vhd
export_ip_user_files -of_objects  [get_files E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/verilog/example_BUS_A_s_axi.v] -no_script -reset -force -quiet
remove_files  E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/verilog/example_BUS_A_s_axi.v
export_ip_user_files -of_objects  [get_files E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/ip/hdl/vhdl/example_BUS_A_s_axi.vhd] -no_script -reset -force -quiet
remove_files  E:/FPGA/secure_zynq/axi_lite/proj_axi_lite/solution1/impl/ip/hdl/vhdl/example_BUS_A_s_axi.vhd
set_property  ip_repo_paths  C:/Users/lenovo/AppData/Roaming/Xilinx/Vivado/axi_lite [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv tan:hls:example:1.0 example_0
endgroup
set_property location {2 728 435} [get_bd_cells example_0]
set_property location {2 670 431} [get_bd_cells example_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/example_0/s_axi_BUS_A} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins example_0/s_axi_BUS_A]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_cells example_0]
save_bd_design
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
update_ip_catalog -rebuild
set_property  ip_repo_paths  C:/Users/lenovo/AppData/Roaming/Xilinx/Vivado/axi_lite/proj_axi_lite [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv tan:hls:example:1.0 example_0
endgroup
set_property location {2 640 439} [get_bd_cells example_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/example_0/s_axi_BUS_A} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins example_0/s_axi_BUS_A]
generate_target all [get_files  E:/FPGA/secure_zynq/secure_zynq.srcs/sources_1/bd/base_zynq/base_zynq.bd]
export_ip_user_files -of_objects [get_files E:/FPGA/secure_zynq/secure_zynq.srcs/sources_1/bd/base_zynq/base_zynq.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/FPGA/secure_zynq/secure_zynq.srcs/sources_1/bd/base_zynq/base_zynq.bd] -directory E:/FPGA/secure_zynq/secure_zynq.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/secure_zynq/secure_zynq.ip_user_files -ipstatic_source_dir E:/FPGA/secure_zynq/secure_zynq.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPGA/secure_zynq/secure_zynq.cache/compile_simlib/modelsim} {questa=E:/FPGA/secure_zynq/secure_zynq.cache/compile_simlib/questa} {riviera=E:/FPGA/secure_zynq/secure_zynq.cache/compile_simlib/riviera} {activehdl=E:/FPGA/secure_zynq/secure_zynq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {E:/FPGA/secure_zynq/secure_zynq.srcs/sources_1/bd/base_zynq/base_zynq.bd}
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_cells example_0]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  E:/FPGA/secure_zynq/axi_lite_hls/proj_axi_lite [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:example:1.0 example_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/example_0/s_axi_BUS_A} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins example_0/s_axi_BUS_A]
generate_target all [get_files  E:/FPGA/secure_zynq/secure_zynq.srcs/sources_1/bd/base_zynq/base_zynq.bd]
export_ip_user_files -of_objects [get_files E:/FPGA/secure_zynq/secure_zynq.srcs/sources_1/bd/base_zynq/base_zynq.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/FPGA/secure_zynq/secure_zynq.srcs/sources_1/bd/base_zynq/base_zynq.bd] -directory E:/FPGA/secure_zynq/secure_zynq.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/secure_zynq/secure_zynq.ip_user_files -ipstatic_source_dir E:/FPGA/secure_zynq/secure_zynq.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPGA/secure_zynq/secure_zynq.cache/compile_simlib/modelsim} {questa=E:/FPGA/secure_zynq/secure_zynq.cache/compile_simlib/questa} {riviera=E:/FPGA/secure_zynq/secure_zynq.cache/compile_simlib/riviera} {activehdl=E:/FPGA/secure_zynq/secure_zynq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
synth_design -rtl -name rtl_1
reset_run synth_2
launch_runs synth_2 -jobs 3
wait_on_run synth_2
launch_runs impl_2 -jobs 3
wait_on_run impl_2
open_bd_design {E:/FPGA/secure_zynq/secure_zynq.srcs/sources_1/bd/base_zynq/base_zynq.bd}
launch_runs impl_2 -to_step write_bitstream -jobs 3
wait_on_run impl_2
