# Copyright (c) 2006-2007 The Regents of The University of Michigan
# Copyright (c) 2009 Advanced Micro Devices, Inc.
# All rights reserved.
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions are
# met: redistributions of source code must retain the above copyright
# notice, this list of conditions and the following disclaimer;
# redistributions in binary form must reproduce the above copyright
# notice, this list of conditions and the following disclaimer in the
# documentation and/or other materials provided with the distribution;
# neither the name of the copyright holders nor the names of its
# contributors may be used to endorse or promote products derived from
# this software without specific prior written permission.
#
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

import math
import m5
from m5.objects import *
from m5.defines import buildEnv
from .Ruby import create_topology, create_directories
from .Ruby import send_evicts

#
# Declare caches used by the protocol
#
class L1Cache(RubyCache): 
    resourceStalls = True       # ME: in order to enable checkResourceAvailable function, we need to assign this variable True
    #prefetcher = StridePrefetcher(degree=8, latency=1.0)     # @@@ME: for prefetch

class L2Cache(RubyCache): pass
class L3Cache(RubyCache): pass

def define_options(parser):
    return

def create_system(options, full_system, system, dma_ports, bootmem,
                  ruby_system):

    if buildEnv['PROTOCOL'] != 'MI_three_level':
        fatal("This script requires the MI_three_level protocol to be built.")

    cpu_sequencers = []

    #
    # The ruby network creation expects the list of nodes in the system to be
    # consistent with the NetDest list.  Therefore the l1 controller nodes must be
    # listed before the directory nodes and directory nodes before dma nodes, etc.
    #
    # multi cores, therefore multi L1/L2 cache are needed
    l1_cntrl_nodes = []
    l2_cntrl_nodes = []
    l3_cntrl_nodes = []
    dma_cntrl_nodes = []

    #
    # Must create the individual controllers before the network to ensure the
    # controller constructors are called before the network constructor
    #
    # option is a packect of the command line input

    l3_bits = int(math.log(options.num_l3caches, 2))
    block_size_bits = int(math.log(options.cacheline_size, 2))
    l3_index_start = block_size_bits + l3_bits

    for i in range(options.num_cpus):
        #
        # First create the Ruby objects associated with this cpu
        #
        l1i_cache = L1Cache(size = options.l1i_size,
                            assoc = options.l1i_assoc,
                            start_index_bit = block_size_bits,
                            is_icache = True
                            )
        l1d_cache = L1Cache(size = options.l1d_size,
                            assoc = options.l1d_assoc,
                            dataArrayBanks = options.data_array_banks,
                            tagArrayBanks = options.tag_array_banks,
                            start_index_bit = block_size_bits,
                            is_icache = False)

        l2_cache = L2Cache(size = options.l2_size,
                           assoc = options.l2_assoc,
                           start_index_bit = block_size_bits,
                           is_icache= False)

        prefetcher = RubyPrefetcher()

        # the ruby random tester reuses num_cpus to specify the
        # number of cpu ports connected to the tester object, which
        # is stored in system.cpu. because there is only ever one
        # tester object, num_cpus is not necessarily equal to the
        # size of system.cpu; therefore if len(system.cpu) == 1
        # we use system.cpu[0] to set the clk_domain, thereby ensuring
        # we don't index off the end of the cpu list.
        if len(system.cpu) == 1:
            clk_domain = system.cpu[0].clk_domain
        else:
            clk_domain = system.cpu[i].clk_domain

        # Ruby prefetcher
        # ME: configs of prefetch
        prefetcher = RubyPrefetcher(
            num_streams = 16,
            unit_filter = 256,
            nonunit_filter = 256,
            train_misses = 5,
            num_startup_pfs = 1,    # ME: this param indicates that when L1 observes a miss, L3 need to prefetch ONE block
            cross_page = True       # ME: it can cross 4&16 KB page boundary but 16MB is not allowed
        )

        l1_cntrl = L1Cache_Controller(version = i, L1Icache = l1i_cache,
                                      L1Dcache = l1d_cache,
                                      send_evictions = send_evicts(options),
                                      ruby_system = ruby_system,
                                      clk_domain = clk_domain,
                                      prefetcher = prefetcher,
                                      transitions_per_cycle = options.ports,
                                      enable_prefetch = True
                                      )

        cpu_seq = RubySequencer(version = i,
                                dcache = l1d_cache, clk_domain = clk_domain,
                                ruby_system = ruby_system)

        l2_cntrl = L2Cache_Controller(version = i,
                                      L2cache = l2_cache,
                                      l3_select_num_bits = l3_bits,
                                      transitions_per_cycle = options.ports,
                                      ruby_system = ruby_system)


        l1_cntrl.sequencer = cpu_seq
        exec("ruby_system.l1_cntrl%d = l1_cntrl" % i)

        # Add controllers and sequencers to the appropriate lists
        cpu_sequencers.append(cpu_seq)
        l1_cntrl_nodes.append(l1_cntrl)
        l2_cntrl_nodes.append(l2_cntrl)

        # Connect the L1 controllers and the network
        l1_cntrl.prefetchQueue = MessageBuffer()
        l1_cntrl.mandatoryQueue = MessageBuffer()

        # l1_cntrl.requestFromL1Cache = MessageBuffer()
        l1_cntrl.requestFromL1Cache = MessageBuffer(ordered=True)  
        l2_cntrl.requestFromL1 = l1_cntrl.requestFromL1Cache 
        l1_cntrl.responseFromL1Cache = MessageBuffer(ordered=True)
        l2_cntrl.responseFromL1 = l1_cntrl.responseFromL1Cache

        #l1_cntrl.optionalQueue = MessageBuffer()

        l1_cntrl.requestToL1Cache = MessageBuffer(ordered=True)
        l2_cntrl.requestToL1 = l1_cntrl.requestToL1Cache
        l1_cntrl.responseToL1Cache = MessageBuffer(ordered=True)
        l2_cntrl.responseToL1 = l1_cntrl.responseToL1Cache

        # Connect the L2 controllers and the network
        l2_cntrl.requestToL3 = MessageBuffer()
        l2_cntrl.requestToL3.out_port = ruby_system.network.in_port
        l2_cntrl.responseToL3 = MessageBuffer()
        l2_cntrl.responseToL3.out_port = ruby_system.network.in_port
        l2_cntrl.unblockToL3 = MessageBuffer()
        l2_cntrl.unblockToL3.out_port = ruby_system.network.in_port

        # l2_cntrl.requestFromL1 = MessageBuffer(ordered=True)
        l2_cntrl.requestFromL3 = MessageBuffer()
        l2_cntrl.requestFromL3.in_port = ruby_system.network.out_port
        l2_cntrl.responseFromL3L2 = MessageBuffer()
        l2_cntrl.responseFromL3L2.in_port = ruby_system.network.out_port



    for i in range(options.num_l3caches):
        #
        # First create the Ruby objects associated with this cpu
        #
        l3_cache = L3Cache(size = options.l3_size,
                           assoc = options.l3_assoc,
                           start_index_bit = l3_index_start)

        l3_cntrl = L3Cache_Controller(version = i,
                                      L3cache = l3_cache,
                                      transitions_per_cycle = options.ports,
                                      ruby_system = ruby_system)

        exec("ruby_system.l3_cntrl%d = l3_cntrl" % i)
        l3_cntrl_nodes.append(l3_cntrl)

        # Connect the L3 controllers and the network
        l3_cntrl.DirRequestFromL3Cache = MessageBuffer()
        l3_cntrl.DirRequestFromL3Cache.out_port = ruby_system.network.in_port
        l3_cntrl.L2RequestFromL3Cache = MessageBuffer()
        l3_cntrl.L2RequestFromL3Cache.out_port = ruby_system.network.in_port
        l3_cntrl.responseFromL3Cache = MessageBuffer()
        l3_cntrl.responseFromL3Cache.out_port = ruby_system.network.in_port

        l3_cntrl.unblockToL3Cache = MessageBuffer()
        l3_cntrl.unblockToL3Cache.in_port = ruby_system.network.out_port
        l3_cntrl.L2RequestToL3Cache = MessageBuffer()
        l3_cntrl.L2RequestToL3Cache.in_port = ruby_system.network.out_port
        l3_cntrl.responseToL3Cache = MessageBuffer()
        l3_cntrl.responseToL3Cache.in_port = ruby_system.network.out_port


    # Run each of the ruby memory controllers at a ratio of the frequency of
    # the ruby system
    # clk_divider value is a fix to pass regression.
    ruby_system.memctrl_clk_domain = DerivedClockDomain(
                                          clk_domain = ruby_system.clk_domain,
                                          clk_divider = 3)

    mem_dir_cntrl_nodes, rom_dir_cntrl_node = create_directories(
        options, bootmem, ruby_system, system)
    dir_cntrl_nodes = mem_dir_cntrl_nodes[:]
    if rom_dir_cntrl_node is not None:
        dir_cntrl_nodes.append(rom_dir_cntrl_node)
    for dir_cntrl in dir_cntrl_nodes:
        # Connect the directory controllers and the network
        dir_cntrl.requestToDir = MessageBuffer()
        dir_cntrl.requestToDir.in_port = ruby_system.network.out_port
        dir_cntrl.responseToDir = MessageBuffer()
        dir_cntrl.responseToDir.in_port = ruby_system.network.out_port
        dir_cntrl.responseFromDir = MessageBuffer()
        dir_cntrl.responseFromDir.out_port = ruby_system.network.in_port
        dir_cntrl.requestToMemory = MessageBuffer()
        dir_cntrl.responseFromMemory = MessageBuffer()


    for i, dma_port in enumerate(dma_ports):
        # Create the Ruby objects associated with the dma controller
        dma_seq = DMASequencer(version = i, ruby_system = ruby_system,
                               in_port = dma_port)

        dma_cntrl = DMA_Controller(version = i, dma_sequencer = dma_seq,
                                   transitions_per_cycle = options.ports,
                                   ruby_system = ruby_system)

        exec("ruby_system.dma_cntrl%d = dma_cntrl" % i)
        dma_cntrl_nodes.append(dma_cntrl)

        # Connect the dma controller to the network
        dma_cntrl.mandatoryQueue = MessageBuffer()
        dma_cntrl.responseFromDir = MessageBuffer(ordered = True)
        dma_cntrl.responseFromDir.in_port = ruby_system.network.out_port
        dma_cntrl.requestToDir = MessageBuffer()
        dma_cntrl.requestToDir.out_port = ruby_system.network.in_port

    all_cntrls = l1_cntrl_nodes + \
                 l2_cntrl_nodes + \
                 l3_cntrl_nodes + \
                 dir_cntrl_nodes + \
                 dma_cntrl_nodes

    # Create the io controller and the sequencer
    if full_system:
        io_seq = DMASequencer(version = len(dma_ports),
                              ruby_system = ruby_system)
        ruby_system._io_port = io_seq
        io_controller = DMA_Controller(version = len(dma_ports),
                                       dma_sequencer = io_seq,
                                       ruby_system = ruby_system)
        ruby_system.io_controller = io_controller

        # Connect the dma controller to the network
        io_controller.mandatoryQueue = MessageBuffer()
        io_controller.responseFromDir = MessageBuffer(ordered = True)
        io_controller.responseFromDir.in_port = ruby_system.network.out_port
        io_controller.requestToDir = MessageBuffer()
        io_controller.requestToDir.out_port = ruby_system.network.in_port

        all_cntrls = all_cntrls + [io_controller]

    ruby_system.network.number_of_virtual_networks = 4
    topology = create_topology(all_cntrls, options)
    return (cpu_sequencers, mem_dir_cntrl_nodes, topology)
