                                                                                                EVALUATION KIT AVAILABLE
Click here for production status of specific part numbers.
MAX9276A/MAX9280A                                                           3.12Gbps GMSL Deserializers
                                                           for Coax or STP Input and Parallel Output
General Description                                              Benefits and Features
The MAX9276A/MAX9280A gigabit multimedia serial link             ● Ideal for High-Definition Video Applications
(GMSL) deserializers receive data from a GMSL serializer            • Works with Low-Cost 50Ω Coax Cable and FAKRA
over 50Ω coax or 100Ω shielded twisted-pair (STP) cable                Connectors or 100Ω STP
and output deserialized data on the LVCMOS outputs.                 • 104MHz High-Bandwidth Mode Supports
The MAX9280A has HDCP content protection but other-                    1920x720p/60Hz Display With 24-Bit Color
wise is the same as the MAX9276A. The deserializers pair            • Equalization Allows 15m Cable at Full Speed
with any GMSL serializer capable of coax output including           • Up to 192kHz Sample Rate And 32-Bit Sample
the MAX9293 HDMI/MHL serializer. When programmed                       Depth For 7.1 Channel HD Audio
for STP input they are backward compatible with any                 • Audio Clock from Audio Source or Audio Sink
GMSL serializer.                                                    • Color Lookup Table for Gamma Correction
                                                                    • CNTL[3:0] Control Outputs
The audio channel supports L-PCM I2S stereo and up to
eight channels of L-PCM in TDM mode. Sample rates of             ● Multiple Data Rates for System Flexibility
32kHz to 192kHz are supported with sample depth up to               • Up to 3.12Gbps Serial-Bit Rate
32 bits.                                                            • 6.25MHz to 104MHz Pixel Clock
                                                                    • 9.6kbps to 1Mbps Control Channel in UART, Mixed
The embedded control channel operates at 9.6kbps                       UART/I2C, or I2C Mode with Clock-Stretch
to 1Mbps in UART-to-UART and UART-to-I2C modes,                        Capability
and up to 1Mbps in I2C-to-I2C mode. Using the control
channel, a µC can program serializer, deserializer, and          ● Reduces EMI and Shielding Requirements
peripheral device registers at any time, independent of             • Programmable Spread Spectrum Reduces EMI
video timing, and manage HDCP operation (MAX9280A).                 • Tracks Spread Spectrum on Input
Two GPIO ports are included, allowing display power-                • High-Immunity Mode for Maximum Control-
up and switching of the backlight among other uses. A                  Channel Noise Rejection
continuously sampled GPI input supports touch-screen             ● Peripheral Features for System Power-Up and
controller interrupt requests in display applications.              Verification
For use with longer cables, the deserializers have a                • Built-In PRBS Tester for BER Testing of the Serial
programmable cable equalizer. Programmable spread                      Link
spectrum is available on the parallel output. The seri-             • Programmable Choice of 8 Default Device
al input meets ISO 10605 and IEC 61000-4-2 ESD                         Addresses
standards. The core supply is 3.0V to 3.6V and the I/O              • Two Dedicated GPIO Ports
supply is 1.7V to 3.6V.                                             • Dedicated “Up/Down” GPI for Touch-Screen
                                                                       Interrupt and Other Uses
The devices are in lead-free, 56-pin, 8mm x 8mm TQFN                • Remote/Local Wake-Up from Sleep Mode
and SWTQFN packages with exposed pad and 0.5mm
lead pitch.                                                      ● Meets Rigorous Automotive and Industrial
                                                                    Requirements
Applications                                                        • -40°C to +105°C Operating Temperature
                                                                    • ±8kV Contact and ±15kV Air ISO 10605 and
● High-Resolution Automotive Navigation
                                                                       IEC 61000-4-2 ESD Protection
● Rear-Seat Infotainment
● Megapixel Camera Systems
                                                                 Ordering Information and Typical Application Circuit
                                                                 appear at end of data sheet.
19-7639; Rev 3; 10/19


MAX9276A/MAX9280A                                                                                               3.12Gbps GMSL Deserializers
                                                                                     for Coax or STP Input and Parallel Output
                                                              TABLE OF CONTENTS
General Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Benefits and Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Absolute Maximum Ratings  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Package Thermal Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
DC Electrical Characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
AC Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11
Typical Operating Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Pin Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Functional Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Detailed Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
   Register Mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  24
   Output Bit Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  25
   Serial Link Signaling and Data Format  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  25
   High-Bandwidth Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  28
   Audio Channel . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  28
      Audio Channel Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  28
      Audio Channel Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31
      Additional MCLK Output for Audio Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  32
      Audio Output Timing Sources . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  32
   Reverse Control Channel . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  32
   Control Channel and Register Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  33
      UART Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  33
      Interfacing Command-Byte-Only I2C Devices
      with UART . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  35
      UART Bypass Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  35
   I2C Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  36
      START and STOP Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  36
      Bit Transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  36
      Acknowledge . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  37
      Slave Address . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  37
      Bus Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  37
      Format for Writing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  38
      Format for Reading . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  39
      I2C Communication with Remote-Side Devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  39
   I2C Address Translation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  39
   GPO/GPI Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  40
www.maximintegrated.com                                                                                                                                  Maxim Integrated │ 2


MAX9276A/MAX9280A                                                                                              3.12Gbps GMSL Deserializers
                                                                                    for Coax or STP Input and Parallel Output
                                                 TABLE OF CONTENTS (continued)
   Line Equalizer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  40
   Spread Spectrum . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  40
   Manual Programming of the Spread-Spectrum Divider  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  40
   HS/VS/DE Tracking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  41
   Serial Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  41
   Coax Splitter Mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  41
   Cable-Type Configuration Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  41
   Color Lookup Tables  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  42
      Programming and Verifying LUT Data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  42
      LUT Color Translation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  42
      LUT Bit Width  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  42
      Recommended LUT Program Procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  43
   High-Immunity Reverse Control-Channel Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  44
   Sleep Mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  44
   Power-Down Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  44
   Configuration Link  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  44
Link Startup Procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
High-Bandwidth Digital Content Protection (HDCP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
   Encryption Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  47
   Synchronization of Encryption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  47
   Repeater Support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  47
HDCP Authentication Procedures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
   HDCP Protocol Summary  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  48
      Example Repeater Network—Two µCs  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  52
   Detection and Action Upon New Device Connection  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  55
   Notification of Start of Authentication and Enable of Encryption to Downstream Links . . . . . . . . . . . . . . . . . . . . .  55
Applications Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
   Self PRBS Test  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  56
   Error Checking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  56
   ERR Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  56
   Auto Error Reset  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  56
   Dual µC Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  56
   Changing the Clock Frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  56
   Fast Detection of Loss-of-Synchronization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  56
   Providing a Frame Sync (Camera Applications) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  57
   Software Programming of the Device Addresses . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  57
   3-Level Configuration Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  57
   Configuration Blocking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  57
www.maximintegrated.com                                                                                                                                 Maxim Integrated │ 3


MAX9276A/MAX9280A                                                                                               3.12Gbps GMSL Deserializers
                                                                                     for Coax or STP Input and Parallel Output
                                                  TABLE OF CONTENTS (continued)
   Compatibility with Other GMSL Devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  57
   Key Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  57
   HS/VS/DE Inversion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  57
   WS/SCK Inversion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  57
   GPIOs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  58
   Staggered Parallel Outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  58
   Internal Input Pulldowns . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  58
   Choosing I2C/UART Pullup Resistors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  58
   AC-Coupling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  58
   Selection of AC-Coupling Capacitors  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  58
   Power-Supply Circuits and Bypassing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  58
   Power-Supply Table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  59
   Cables and Connectors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  59
   Board Layout  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  60
   ESD Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  60
Typical Application Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
Chip Information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
Package Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
Revision History  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71
www.maximintegrated.com                                                                                                                                  Maxim Integrated │ 4


MAX9276A/MAX9280A                                                                                          3.12Gbps GMSL Deserializers
                                                                                for Coax or STP Input and Parallel Output
                                                              LIST OF FIGURES
Figure 1. Reverse Control-Channel Output Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 2. Test Circuit for Differential Input Measurement . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 3. Test Circuit for Single-Ended Input Measurement  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Figure 4. Worst-Case Pattern Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Figure 5. I2C Timing Parameters  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Figure 6. Parallel Clock Output Requirements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Figure 7. Output Rise-and-Fall Times . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Figure 8. Deserializer Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Figure 9. GPI-to-GPO Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Figure 10. Lock Time  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 11. Power-Up Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 12. Output I2S Timing Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 13. 24-Bit Mode Serial-Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Figure 14. 32-Bit Mode Serial-Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Figure 15. High-Bandwidth Mode Seria-Data Format  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Figure 16. Audio Channel Input Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Figure 17. 8-Channel TDM (24-Bit Samples, Padded with Zeros) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Figure 18. 6-Channel TDM (24-Bit Samples, No Padding)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Figure 19. Stereo I2S (24-Bit Samples, Padded with Zeros)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Figure 20. Stereo I2S (16-Bit Samples, No Padding) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Figure 21. Audio Channel Output Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Figure 22. GMSL UART Protocol for Base Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Figure 23. GMSL UART Data Format for Base Mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Figure 24. Sync Byte (0x79) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Figure 25. ACK Byte (0xC3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Figure 26. Format Conversion Between GMSL UART and I2C with Register Address (I2CMETHOD = 0)  . . . . . . . . 34
Figure 27. Format Conversion Between GMSL UART and I2C without Register Address (I2CMETHOD = 1) . . . . . . 35
Figure 28. START and STOP Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
Figure 29. Bit Transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
Figure 30. Acknowledge . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
Figure 31. Slave Address  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
Figure 32. Format for I2C Write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
Figure 33. Format for Write to Multiple Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
Figure 34. Format for I2C Read  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
Figure 35. 2:1 Coax Splitter Connection Diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
Figure 36. Coax Connection Diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
Figure 37. LUT Dataflow . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
Figure 38. State Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
www.maximintegrated.com                                                                                                                             Maxim Integrated │ 5


MAX9276A/MAX9280A                                                                                        3.12Gbps GMSL Deserializers
                                                                              for Coax or STP Input and Parallel Output
                                                 LIST OF FIGURES (continued)
Figure 39. Example Network with One Repeater and Two µCs (Tx = GMSL Serializer’s, Rx = Deserializer’s) . . . . . 52
Figure 40. Human Body Model ESD Test Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
Figure 41. IEC 61000-4-2 Contact Discharge ESD Test Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
Figure 42. ISO 10605 Contact Discharge ESD Test Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
                                                              LIST OF TABLES
Table 1. Device Address Defaults (Register 0x00, 0x01) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Table 2. Output Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Table 3. Data-Rate Selection Table  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Table 4. Maximum Audio WS Frequency (kHz) for Various PCLKOUT Frequencies . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Table 5. fSRC Settings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Table 6. I2C Bit-Rate Ranges . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
Table 7. Cable Equalizer Boost Levels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
Table 8. Output Spread . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
Table 9. Modulation Coefficients and Maximum SDIV Settings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
Table 10. Configuration Input Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
Table 11. Pixel Data Format  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
Table 12. Reverse Control-Channel Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
Table 13. Fast High-Immunity Mode Requirements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
Table 14. Startup Procedure for Video-Display Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
Table 15. Startup Procedure for Image-Sensing Applications (CDS = High) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
Table 16. Startup, HDCP Authentication, and Normal Operation (Deserializer is
   Not a Repeater)—First Part of the HDCP Authentication Protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
Table 17. Link Integrity Check (Normal)—Performed Every 128 Frames After Encryption is Enabled . . . . . . . . . . . . 50
Table 18. Optional Enhanced Link Integrity Check—Performed Every 16 Frames After Encryption is Enabled  . . . . 51
Table 19. HDCP Authentication and Normal Operation (One Repeater, Two µCs)—First and Second
   Parts of the HDCP Authentication Protocol  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
Table 20. MAX9276A/MAX9280A Feature Compatibility . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
Table 21. Staggered Output Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
Table 22. IOVDD Current Simulation Results  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
Table 23. Additional Supply Current from HDCP (MAX9280A Only) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
Table 24. Suggested Connectors and Cables for GMSL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
Table 25. Register Table (see Table 26) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
Table 26. HDCP Register Table (MAX9280A Only, see Table 25) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
www.maximintegrated.com                                                                                                                           Maxim Integrated │ 6


MAX9276A/MAX9280A                                                                                                         3.12Gbps GMSL Deserializers
                                                                                               for Coax or STP Input and Parallel Output
Absolute Maximum Ratings (Note 1)
AVDD to EP...........................................................-0.5V to +3.9V                   Continuous Power Dissipation (TA = +70°C)
DVDD to EP..........................................................-0.5V to +3.9V                        TQFN/SWTQFN
IOVDD to EP.........................................................-0.5V to +3.9V                        (derate 47.6mW/°C above +70°C)..........................3809.5mW
IN+, IN- to EP........................................................-0.5V to +1.9V                  Junction Temperature.......................................................+150°C
All Other Pins to EP.............................-0.5V to (VIOVDD + 0.5V)                             Storage Temperature......................................... -65°C to +150°C
IN+, IN- Short Circuit to Ground or Supply................Continuous                                  Lead Temperature (soldering, 10s).................................. +300°C
                                                                                                      Soldering Temperature (reflow)........................................+260°C
Note 1: EP connected to PCB ground.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these
or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
device reliability.
Package Thermal Characteristics (Note 2)
TQFN/SWTQFN
    Junction-to-Ambient Thermal Resistance (θJA)...........21°C/W
    Junction-to-Case Thermal Resistance (θJC)..................1°C/W
Note 2: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer
             board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.
DC Electrical Characteristics
(VAVDD = VDVDD = 3.0V to 3.6V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground (GND), TA = -40°C
to +105°C, unless otherwise noted. Typical values are at VAVDD = VDVDD = VIOVDD = 3.3V, TA = +25°C.)(Note 3)
                 PARAMETER                           SYMBOL                                  CONDITIONS                                    MIN          TYP            MAX         UNITS
 SINGLE-ENDED INPUTS (ADD_, HIM, I2CSEL, GPI, PWDN, MS)
                                                                                                                                          0.65 x
 High-Level Input Voltage                               VIH1                                                                                                                          V
                                                                                                                                        VIOVDD
                                                                                                                                                                      0.35 x
 Low-Level Input Voltage                                VIL1                                                                                                                          V
                                                                                                                                                                     VIOVDD
 Input Current                                          IIN1           VIN = 0V to VIOVDD                                                   -10                         +20           µA
 THREE-LEVEL LOGIC INPUTS (BWS, CX/TP)
                                                                                                                                           0.7 x
 High-Level Input Voltage                                VIH                                                                                                                          V
                                                                                                                                        VIOVDD
                                                                                                                                                                       0.3 x
 Low-Level Input Voltage                                 VIL                                                                                                                          V
                                                                                                                                                                     VIOVDD
 Mid-Level Input Current                                IINM           (Note 4)                                                             -10                          10           µA
 Input Current                                           IIN                                                                               -150                         150           µA
 SINGLE-ENDED OUTPUTS (WS, SCK, SD, DOUT_, CNTL_, INTOUT, PCLKOUT)
                                                                                                                                        VIOVDD
                                                                                                DCS = ‘0’
                                                                                                                                           - 0.3
 High-Level Output Voltage                             VOH1            IOUT = -2mA                                                                                                    V
                                                                                                                                        VIOVDD
                                                                                                DCS = ‘1’
                                                                                                                                           - 0.2
                                                                                                DCS = ‘0’                                                               0.3
 Low-Level Output Voltage                              VOL1            IOUT = 2mA                                                                                                     V
                                                                                                DCS = ‘1’                                                               0.2
www.maximintegrated.com                                                                                                                                           Maxim Integrated │ 7


MAX9276A/MAX9280A                                                                3.12Gbps GMSL Deserializers
                                                               for Coax or STP Input and Parallel Output
DC Electrical Characteristics (continued)
(VAVDD = VDVDD = 3.0V to 3.6V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground (GND), TA = -40°C
to +105°C, unless otherwise noted. Typical values are at VAVDD = VDVDD = VIOVDD = 3.3V, TA = +25°C.)(Note 3)
           PARAMETER                SYMBOL                    CONDITIONS                     MIN      TYP       MAX     UNITS
                                                                            VIOVDD =
                                                                                              15       25        39
                                                                VO = 0V,    3.0V to 3.6V
                                                                DCS = ‘0’   VIOVDD =
                                                                                               3        7        13
                                                                            1.7V to 1.9V
                                                DOUT_
                                                                            VIOVDD =
                                                                                              20       35        63
                                                                VO = 0V,    3.0V to 3.6V
                                                                DCS = ‘1’   VIOVDD =
                                                                                               5       10        21
                                                                            1.7V to 1.9V
 OUTPUT Short-Circuit Current          IOS                                                                                mA
                                                                            VIOVDD =
                                                                                              15       33        50
                                                                VO = 0V,    3.0V to 3.6V
                                                                DCS = ‘0’   VIOVDD =
                                                                                               5       10        17
                                                                            1.7V to 1.9V
                                                PCLKOUT
                                                                            VIOVDD =
                                                                                              30       54        97
                                                                VO = 0V,    3.0V to 3.6V
                                                                DCS = ‘1’   VIOVDD =
                                                                                               9       16        32
                                                                            1.7V to 1.9V
 OPEN-DRAIN INPUTS/OUTPUTS (GPIO0, GPIO1, RX/SDA, TX/SCL, ERR, LOCK)
                                                                                             0.7 x
 High-Level Input Voltage             VIH2                                                                                 V
                                                                                           VIOVDD
                                                                                                                0.3 x
 Low-Level Input Voltage              VIL2                                                                                 V
                                                                                                              VIOVDD
                                                                  RX/SDA, TX/SCL             -100                +5
 Input Current                         IIN2     (Note 5)                                                                  µA
                                                                  LOCK, ERR, GPIO_            -80                +5
                                                                  VIOVDD = 1.7V to 1.9V                          0.4
 Low-Level Output Voltage             VOL2      IOUT = 3mA                                                                 V
                                                                  VIOVDD = 3.0V to 3.6V                          0.3
 Input Capacitance                     CIN      Each pin (Note 6)                                                10       pF
 OUTPUTS FOR REVERSE CONTROL CHANNEL (IN+, IN-)
                                                Forward channel   Legacy reverse control-
 Differential High Output Peak                                                                30                 60
                                     VRODH      disabled,         channel mode                                            mV
 Voltage (VIN+) - (VIN-)
                                                Figure 1          High-immunity mode          50                100
                                                Forward channel   Legacy reverse control-
 Differential Low Output Peak                                                                 -60                -30
                                     VRODL      disabled,         channel mode                                            mV
 Voltage (VIN+) - (VIN-)
                                                Figure 1
                                                                  High-immunity mode         -100                -50
                                                                  Legacy reverse control-
 Single-Ended High Output Peak                  Forward channel                               30                 60
                                     VROSH                        channel mode                                            mV
 Voltage                                        disabled
                                                                  High-immunity mode          50                100
                                                                  Legacy reverse control-
 Single-Ended Low Output Peak                   Forward channel                               -60                -30
                                     VROSL                        channel mode                                            mV
 Voltage                                        disabled
                                                                  High-immunity mode         -100                -50
www.maximintegrated.com                                                                                     Maxim Integrated │ 8


MAX9276A/MAX9280A                                                                   3.12Gbps GMSL Deserializers
                                                                 for Coax or STP Input and Parallel Output
DC Electrical Characteristics (continued)
(VAVDD = VDVDD = 3.0V to 3.6V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground (GND), TA = -40°C
to +105°C, unless otherwise noted. Typical values are at VAVDD = VDVDD = VIOVDD = 3.3V, TA = +25°C.)(Note 3)
            PARAMETER               SYMBOL                     CONDITIONS                     MIN     TYP       MAX     UNITS
 DIFFERENTIAL INPUTS (IN+, IN-)
                                                             Activity detector medium
                                                                                                                 60
 Differential High Input Threshold                           Threshold, (0x0B D[6:5] = 01)
                                     VIDH(P)    Figure 2                                                                  mV
 (Peak) Voltage (VIN+) - (VIN-)                              Activity detector low
                                                                                                                47.5
                                                             Threshold, (0x0B D[6:5] = 00)
                                                             Activity detector medium
                                                                                              -60
 Differential Low Input Threshold                            Threshold, (0x0B D[6:5] = 01)
                                     VIDL(P)    Figure 2                                                                  mV
 (Peak) Voltage (VIN+) - (VIN-)                              Activity detector medium
                                                                                             -47.5
                                                             Threshold, (0x0B D[6:5] = 00)
 Input Common-Mode Voltage
                                      VCMR                                                      1      1.3       1.6       V
 ((VIN+) + (VIN-))/2
 Differential Input Resistance
                                       RIN                                                     80      100      130        Ω
 (Internal)
 SINGLE-ENDED INPUTS (IN+, IN-)
                                                Activity detector medium threshold,
 Single-Ended High Input                                                                                         43
                                                (0x0B D[6:5] = 01)
 Threshold (Peak) Voltage            VISH(P)                                                                              mV
 (Figure 3)                                     Activity detector low threshold,
                                                                                                                 33
                                                (0x0B D[6:5] = 00)
                                                Activity detector medium threshold,
 Single-Ended Low Input                                                                       -43
                                                (0x0B D[6:5] = 01)
 Threshold (Peak) Voltage            VISL(P)                                                                              mV
 (Figure 3)                                     Activity detector medium threshold,
                                                                                              -33
                                                (0x0B D[6:5] = 00)
 Input Resistance (Internal)           RI                                                      40       50       65        Ω
 POWER SUPPLY
                                                                2% spread        CL = 5pF              131      164
                                                BWS = low,      active           CL = 10pF             136      169
                                                fPCLKOUT =      Spread           CL = 5pF              122      153
                                                16.6MHz         spectrum
                                                                disabled         CL = 10pF             127      158
                                                                2% spread        CL = 5pF              144      179
 Total Supply Current (AVDD                     BWS = low,      active           CL = 10pF             153      189
 + DVDD + IOVDD) (Note 7)             IWCS      fPCLKOUT =                                                                mA
                                                                Spread           CL = 5pF              133      167
 (Worst-Case-Pattern, Figure 4)                 33.3MHz         spectrum
                                                                disabled         CL = 10pF             142      177
                                                                2% spread        CL = 5pF              175      216
                                                BWS = low,      active           CL = 10pF             190      233
                                                fPCLKOUT =      Spread           CL = 5pF              159      197
                                                66.6MHz         spectrum
                                                                disabled         CL = 10pF             174      214
www.maximintegrated.com                                                                                     Maxim Integrated │ 9


MAX9276A/MAX9280A                                                                3.12Gbps GMSL Deserializers
                                                               for Coax or STP Input and Parallel Output
DC Electrical Characteristics (continued)
(VAVDD = VDVDD = 3.0V to 3.6V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground (GND), TA = -40°C
to +105°C, unless otherwise noted. Typical values are at VAVDD = VDVDD = VIOVDD = 3.3V, TA = +25°C.)(Note 3)
           PARAMETER                SYMBOL                    CONDITIONS                     MIN      TYP       MAX      UNITS
                                                              2% spread        CL = 5pF                212      255
                                                BWS = low,    active
                                                                               CL = 10pF               234      278
                                                fPCLKOUT =
                                                              Spread           CL = 5pF                190      228
                                                104MHz
                                                              spectrum
                                                              disabled         CL = 10pF               212      251
                                                              2% spread        CL = 5pF                154      191
 Total Supply Current (AVDD                     BWS = mid,    active           CL = 10pF               164      203
 + DVDD + IOVDD) (Note 7)             IWCS      fPCLKOUT =    Spread                                                       mA
                                                                               CL = 5pF                143      177
 (Worst-Case-Pattern, Figure 4)                 36.6MHz       spectrum
                                                              disabled         CL = 10pF               154      189
                                                              2% spread        CL = 5pF                231      277
                                                BWS = mid,    active           CL = 10pF               257      305
                                                fPCLKOUT =    Spread           CL = 5pF                209      249
                                                104MHz        spectrum
                                                              disabled         CL = 10pF               234      277
 Sleep Mode Supply Current            ICCS                                                              70      265        µA
 Power-Down Current                   ICCZ      PWDN = GND                                              20      195        µA
 ESD PROTECTION
                                                Human body model, RD = 1.5kΩ,
                                                                                                        ±8
                                                CS = 100pF
                                                IEC 61000-4-2, RD =    Contact discharge               ±10
 IN+, IN- (Note 8)                   VESD                                                                                  kV
                                                330Ω, CS = 150pF       Air discharge                   ±12
                                                ISO 10605, RD = 2kΩ, Contact discharge                 ±10
                                                CS = 330pF             Air discharge                   ±20
                                                Human body model, RD = 1.5kΩ,
 All Other Pins (Note 9)             VESD                                                               ±4                 kV
                                                CS = 100pF
www.maximintegrated.com                                                                                     Maxim Integrated │ 10


MAX9276A/MAX9280A                                                                   3.12Gbps GMSL Deserializers
                                                                  for Coax or STP Input and Parallel Output
AC Electrical Characteristics
(VAVDD = VDVDD = 3.0V to 3.6V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground (GND), TA = -40°C
to +105°C, unless otherwise noted. Typical values are at VAVDD = VDVDD = VIOVDD = 3.3V, TA = +25°C.) (Note 10)
            PARAMETER               SYMBOL                        CONDITIONS                   MIN     TYP      MAX      UNITS
 PARALLEL CLOCK OUTPUT (PCLKOUT)
                                                 BWS = low, DRS = ‘1’                          8.33             16.66
                                                 BWS = low, DRS = ‘0’                         16.66              104
                                                 BWS = mid, DRS = ‘1’                         18.33             36.66
 Clock Frequency                    fPCLKOUT                                                                              MHz
                                                 BWS = mid, DRS = ‘0’                         36.66              104
                                                 BWS = high, DRS = ‘1’                         6.25              12.5
                                                 BWS = high, DRS = ‘0’                         12.5               78
 Clock Duty Cycle                       DC       tHIGH/tT or tLOW/tT (Note 6)                   40      50        60        %
                                                 Period jitter, peak-to-peak, spread off,
 Clock Jitter                            tJ      3.12Gbps, PRBS pattern, UI = 1/fPCLKOUT               0.05                 UI
                                                 (Note 6)
 I2C/UART PORT TIMING
 I2C/UART Bit Rate                                                                              9.6             1000      kbps
                                                 30% to 70%, CL = 10pF to 100pF, 1kΩ
 Output Rise Time                       tR                                                      20               150        ns
                                                 pullup to VIOVDD
                                                 70% to 30%, CL = 10pF to 100pF, 1kΩ
 Output Fall Time                        tF                                                     20               150        ns
                                                 pullup to VIOVDD
 I2C TIMING (Figure 5)
                                                 Low fSCL range:
                                                                                                9.6              100
                                                 (I2CMSTBT = 010, I2CSLVSH = 10)
                                                 Mid fSCL range:
 SCL Clock Frequency                   fSCL                                                   > 100              400       kHz
                                                 (I2CMSTBT 101, I2CSLVSH = 01)
                                                 High fSCL range:
                                                                                              > 400             1000
                                                 (I2CMSTBT = 111, I2CSLVSH = 00)
                                                                    Low                         4.0
 START Condition Hold Time           tHD:STA     fSCL range         Mid                         0.6                         µs
                                                                    High                       0.26
                                                                    Low                         4.7
                                                                    Mid                         1.3
                                                                             VIOVDD = 1.7V to
 Low Period of SCL Clock              tLOW       fSCL range                                     0.6                         µs
                                                                             < 3V (Note 11)
                                                                    High
                                                                             VIOVDD = 3.0V to
                                                                                                0.5
                                                                             3.6V
                                                                    Low                         4.0
 High Period of SCL Clock             tHIGH      fSCL range         Mid                         0.6                         µs
                                                                    High                       0.26
                                                                    Low                         4.7
 Repeated START Condition
                                     tSU:STA     fSCL range         Mid                         0.6                         µs
 Setup Time
                                                                    High                       0.26
www.maximintegrated.com                                                                                     Maxim Integrated │ 11


MAX9276A/MAX9280A                                                                3.12Gbps GMSL Deserializers
                                                               for Coax or STP Input and Parallel Output
AC Electrical Characteristics (continued)
(VAVDD = VDVDD = 3.0V to 3.6V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground (GND), TA = -40°C
to +105°C, unless otherwise noted. Typical values are at VAVDD = VDVDD = VIOVDD = 3.3V, TA = +25°C.) (Note 10)
           PARAMETER                SYMBOL                     CONDITIONS                      MIN     TYP      MAX      UNITS
                                                                  Low                            0
 Data Hold Time                      tHD:DAT     fSCL range       Mid                            0                          µs
                                                                  High                           0
                                                                  Low                          250
 Data Setup Time                     tSU:DAT     fSCL range       Mid                          100                          ns
                                                                  High                          50
                                                                  Low                           4.0
 Setup Time for STOP Condition       tSU:STO     fSCL range       Mid                           0.6                         µs
                                                                  High                         0.26
                                                                  Low                           4.7
 Bus Free Time                         tBUF      fSCL range       Mid                           1.3                         µs
                                                                  High                          0.5
                                                                  Low                                           3.45
                                                                  Mid                                            0.9
                                                                         VIOVDD = 1.7V to
 Data Valid Time                     tVD:DAT     fSCL range                                                     0.55        µs
                                                                         < 3V (Note 12)
                                                                  High
                                                                         VIOVDD = 3.0V to
                                                                                                                0.45
                                                                         3.6V
                                                                  Low                                           3.45
                                                                  Mid                                            0.9
                                                                         VIOVDD = 1.7V to
 Data Valid Acknowledge Time         tVD:ACK     fSCL range                                                     0.55        µs
                                                                         < 3V (Note 13)
                                                                  High
                                                                         VIOVDD = 3.0V to
                                                                                                                0.45
                                                                         3.6V
                                                                  Low                                             50
 Pulse Width of Spikes
                                        tSP      fSCL range       Mid                                             50        ns
 Suppressed
                                                                  High                                            50
 Capacitive Load Each Bus Line          Cb                                                                       100       pF
 SWITCHING CHARACTERISTICS
                                                 20% to 80%,         DCS = ‘1’, CL = 10pF       0.4              2.2
                                                 VIOVDD = 1.7V to
 PCLKOUT Rise-and-Fall Time                      1.9V                DCS = ‘0’, CL = 5pF        0.5              2.8
                                       tR, tF                                                                               ns
 (Note 6, Figure 6)                              20% to 80%,         DCS = ‘1’, CL = 10pF      0.25              1.8
                                                 VIOVDD = 3.0V to
                                                 3.6V                DCS = ‘0’, CL = 5pF        0.3              2.0
                                                 20% to 80%,         DCS = ‘1’, CL = 10pF       0.5              3.1
                                                 VIOVDD = 1.7V to
 Parallel Data Rise-and-Fall Time                1.9V                DCS = ‘0’, CL = 5pF        0.6              3.8
                                       tR, tF                                                                               ns
 (Note 6, Figure 7)                              20% to 80%,         DCS = ‘1’, CL = 10pF       0.3              2.2
                                                 VIOVDD = 3.0V to
                                                 3.6V                DCS = ‘0’, CL = 5pF        0.4              2.4
www.maximintegrated.com                                                                                     Maxim Integrated │ 12


MAX9276A/MAX9280A                                                                  3.12Gbps GMSL Deserializers
                                                                   for Coax or STP Input and Parallel Output
AC Electrical Characteristics (continued)
(VAVDD = VDVDD = 3.0V to 3.6V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground (GND), TA = -40°C
to +105°C, unless otherwise noted. Typical values are at VAVDD = VDVDD = VIOVDD = 3.3V, TA = +25°C.) (Note 10)
           PARAMETER                SYMBOL                         CONDITIONS                  MIN      TYP      MAX     UNITS
                                                                       Spread spectrum
                                                                                                                6960
                                                 Figure 8              enabled
 Deserializer Delay                      tSD                                                                               Bits
                                                 (Notes 6, 14)         Spread spectrum
                                                                                                                2160
                                                                       disabled
 Reverse Control-Channel Output                  No forward channel data transmission,
                                          tR                                                   180                400       ns
 Rise Time                                       Figure 1 (Note 6)
 Reverse Control-Channel Output                  No forward channel data transmission,
                                          tF                                                   180                400       ns
 Fall Time                                       Figure 1 (Note 6)
                                                 Deserializer GPI to serializer GPO (cable
 GPI-to-GPO Delay                      tGPIO                                                                      350       µs
                                                 delay not included), Figure 9
                                                                       Spread spectrum
                                                                                                                    3
                                                                       enabled
 Lock Time                            tLOCK      (Figure 10)                                                               ms
                                                                       Spread spectrum
                                                                                                                    2
                                                                       disabled
 Power-Up Time                           tPU     (Figure 11)                                                        8      ms
 I2S/TDM OUTPUT TIMING (Note 6)
                                                                       fWS = 48kHz or                 1.2e-3   1.5e-3
                                                 tWS = 1/fWS,          44.1kHz                         x tWS    x tWS
                                                 (cycle-to-cycle),
                                                                                                      1.6e-3    2e-3 x
 WS Jitter                              tjWS     rising-to-falling     fWS = 96kHz                                          ns
                                                                                                       x tWS      tWS
                                                 edge or falling-to-
                                                 rising edge                                          1.6e-3    2e-3 x
                                                                       fWS = 192kHz
                                                                                                       x tWS      tWS
                                                                       nSCK = 16 bits,
                                                                                                      13e-3 x 16e-3 x
                                                                       fWS = 48kHz or
                                                 tSCK = 1/fSCK,                                        tSCK      tSCK
                                                                       44.1kHz
                                                 (cycle-to-cycle),
 SCK Jitter (2-Channel I2S)           tjSCK1                           nSCK = 24 bits,                39e-3 x 48e-3 x       ns
                                                 rising-to-rising
                                                                       fWS = 96kHz                     tSCK      tSCK
                                                 edge
                                                                       nSCK = 32 bits,                 0.1 x    0.13 x
                                                                       fWS = 192kHz                    tSCK      tSCK
                                                                       nSCK = 16 bits,
                                                                                                      52e-3 x 64e-3 x
                                                                       fWS = 48kHz or
                                                                                                       tSCK      tSCK
                                                 tSCK = 1/fSCK,        44.1kHz
                                                 (cycle-to-cycle),
 SCK Jitter (8-Channel TDM)           tjSCK2                           nSCK = 24 bits,                156e-3   192e-3       ns
                                                 rising-to-rising
                                                                       fWS = 96kHz                    x tSCK   x tSCK
                                                 edge
                                                                       nSCK = 32 bits,                 0.4 x    0.52 x
                                                                       fWS = 192kHz                    tSCK      tSCK
 Audio Skew Relative to Video           tASK     Video and audio synchronized                         3 x tWS 4 x tWS       µs
                                                                       CL = 10pF, DCS = 1      0.3                 3.1
 SCK, SD, WS Rise-and-Fall Time        tR, tF    20% to 80%                                                                 ns
                                                                       CL = 5pF, DCS = 0       0.4                 3.8
www.maximintegrated.com                                                                                     Maxim Integrated │ 13


MAX9276A/MAX9280A                                                                     3.12Gbps GMSL Deserializers
                                                                  for Coax or STP Input and Parallel Output
AC Electrical Characteristics (continued)
(VAVDD = VDVDD = 3.0V to 3.6V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground (GND), TA = -40°C
to +105°C, unless otherwise noted. Typical values are at VAVDD = VDVDD = VIOVDD = 3.3V, TA = +25°C.) (Note 10)
           PARAMETER                   SYMBOL                     CONDITIONS                         MIN      TYP     MAX      UNITS
 SD, WS Valid Time Before SCK                                                                      0.20 x    0.5 x
                                        tDVB1      tSCK = 1/fSCK (Figure 12)                                                      ns
 (2-Channel I2S)                                                                                    tSCK     tSCK
 SD, WS Valid Time After SCK                                                                       0.20 x    0.5 x
                                        tDVA1      tSCK = 1/fSCK (Figure 12)                                                      ns
 (2-Channel I2S)                                                                                    tSCK     tSCK
 SD, WS Valid Time Before SCK                                                                      0.20 x    0.5 x
                                        tDVB2      tSCK = 1/fSCK (Figure 12)                                                      ns
 (8-Channel TDM)                                                                                    tSCK     tSCK
 SD, WS Valid Time After SCK                                                                       0.20 x    0.5 x
                                        tDVA2      tSCK = 1/fSCK (Figure 12)                                                      ns
 (8-Channel TDM)                                                                                    tSCK     tSCK
Note 3: Limits are 100% production tested at TA = +25°C. Limits over the operating temperature range are guaranteed by design
          and characterization, unless otherwise noted.
Note 4: To provide a mid level, leave the input open, or, if driven, put driver in high impedance. High-impedance leakage current
          must be less than ±10µA.
Note 5: IIN MIN due to voltage drop across the internal pullup resistor.
Note 6: Not production tested. Guaranteed by design.
Note 7: HDCP not enabled (MAX9280A only). IOVDD current is not production tested. See Table 23 for additional supply current
          when HDCP is enabled
Note 8: Specified pin to ground.
Note 9: Specified pin to all supply/ground.
Note 10: Not production tested, guaranteed by bench characterization.
Note 11: The I2C bus standard tLOW (min) = 0.5µs.
Note 12: The I2C bus standard tVD:DAT (max) = 0.45µs.
Note 13:. The I2C bus standard tVD:ACK (max) = 0.45µs.
Note 14: Measured in serial link bit times. Bit time = 1/(30 x fPCLKIN) for BWS = ‘0’ or open. Bit time = 1/(40 x fPCLKIN)
          for BWS = ‘1’.
www.maximintegrated.com                                                                                           Maxim Integrated │ 14


MAX9276A/MAX9280A                                                                                                      3.12Gbps GMSL Deserializers
                                                                                                            for Coax or STP Input and Parallel Output
Typical Operating Characteristics
(VAVDD = VDVDD = VIOVDD = 3.3V, TA = +25°C, unless otherwise noted.)
                                                       SUPPLY CURRENT                                                                                     SUPPLY CURRENT
                                               vs. PCLKOUT FREQUENCY (BWS = 0)                                                                    vs. PCLKOUT FREQUENCY (BWS = 1)
                                     200                                                                                                190
                                                                                           MAX9726A toc01                                                                                         MAX9726A toc02
                                                PRBS ON, SS OFF,                                                                                   PRBS ON, SS OFF,
                                     190        COAX MODE                                                                               180        COAX MODE
                                     180
               SUPPLY CURRENT (mA)                                                                                SUPPLY CURRENT (mA)
                                                                                                                                        170
                                     170                                                                                                                     EQ ON
                                                          EQ ON                                                                         160
                                     160
                                                                                                                                        150
                                     150
                                                                                                                                        140
                                     140
                                                                                                                                                                               EQ OFF
                                     130                                                                                                130
                                                                          EQ OFF
                                     120                                                                                                120
                                           5     15 25 35 45 55 65 75 85 95 105                                                               5         20          35        50        65       80
                                                     PCLKOUT FREQUENCY (MHz)                                                                            PCLKOUT FREQUENCY (MHz)
                                                     SUPPLY CURRENT                                                                                       SUPPLY CURRENT
                                           vs. PCLKOUT FREQUENCY (BWS = OPEN)                                                                     vs. PCLKOUT FREQUENCY (BWS = 0)
                                     210                                                                                                220
                                                                                           MAX9726A toc03                                                                                         MAX9726A toc04
                                                PRBS ON, SS OFF,                                                                        210        PRBS ON, EQ ON,
                                     200        COAX MODE                                                                                          COAX MODE
                                                                                                                                        200
                                     190
               SUPPLY CURRENT (mA)                                                                                SUPPLY CURRENT (mA)
                                                                                                                                        190
                                     180           EQ ON                                                                                180
                                     170                                                                                                170         SS ON
                                     160                                                                                                160
                                                                                                                                        150
                                     150
                                                                                                                                        140
                                     140                                                                                                130
                                                                     EQ OFF                                                                                          SS OFF
                                     130                                                                                                120
                                           15      30      45        60        75    95   105                                                 5     15 25 35 45 55 65 75 85 95 105
                                                     PCLKOUT FREQUENCY (MHz)                                                                            PCLKOUT FREQUENCY (MHz)
                                                       SUPPLY CURRENT                                                                                   SUPPLY CURRENT
                                               vs. PCLKOUT FREQUENCY (BWS = 1)                                                                vs. PCLKOUT FREQUENCY (BWS = OPEN)
                                     210                                                                                                240
                                                                                           MAX9726A toc05                                                                                         MAX9726A toc06
                                                PRBS ON, EQ ON,                                                                         230        PRBS ON, EQ ON,
                                     200        COAX MODE                                                                                          COAX MODE
                                                                                                                                        220
                                     190
               SUPPLY CURRENT (mA)                                                                                SUPPLY CURRENT (mA)
                                                                                                                                        210
                                                                                                                                                        SS ON
                                     180                                                                                                200
                                                  SS ON
                                     170                                                                                                190
                                     160                                                                                                180
                                                                                                                                        170
                                     150
                                                                                                                                        160
                                     140                                                                                                150
                                                                       SS OFF
                                                                                                                                                                     SS OFF
                                     130                                                                                                140
                                           5         20         35        50        65    80                                                  15      30       45        60        75    90      105
                                                     PCLKOUT FREQUENCY (MHz)                                                                            PCLKOUT FREQUENCY (MHz)
www.maximintegrated.com                                                                                                                                                                       Maxim Integrated │ 15


MAX9276A/MAX9280A                                                                                                                           3.12Gbps GMSL Deserializers
                                                                                                                                 for Coax or STP Input and Parallel Output
Typical Operating Characteristics (continued)
(VAVDD = VDVDD = VIOVDD = 3.3V, TA = +25°C, unless otherwise noted.)
                                            OUTPUT POWER SPECTRUM                                                                                                             OUTPUT POWER SPECTRUM
                                    vs. PCLKOUT FREQUENCY (VARIOUS SPREAD)                                                                                            vs. PCLKOUT FREQUENCY (VARIOUS SPREAD)
                                    10                                                                                                                                10
                                                                                                        MAX9726A toc07                                                                                                                    MAX9726A toc08
                                                                    fPCLKOUT = 33.3MHz                                                                                                                             fPCLKOUT = 66.7MHz
                                     0                                                                                                                                    0
                                    -10         0% SPREAD                                                                                                            -10                0% SPREAD
               OUTPUT POWER (dBm)                                                                                                               OUTPUT POWER (dBm)
                                    -20                                                                                                                              -20
                                    -30                                                                                                                              -30
                                    -40                                                                                                                              -40
                                    -50                                                                                                                              -50
                                    -60                                                                                                                              -60
                                    -70                                                                                                                              -70
                                    -80                2% SPREAD       4% SPREAD                                                                                     -80                               2% SPREAD
                                                                                                                                                                                                                       4% SPREAD
                                    -90                                                                                                                              -90
                                          31.0 31.5 32.0 32.5 33.0 33.5 34.0 34.5 35.0 35.5                                                                                   62   63                64 65   66   67    68 69   70   71
                                                    PCLKOUT FREQUENCY (MHz)                                                                                                                          PCLKOUT FREQUENCY (MHz)
                                                                                                   MAXIMUM PCLKOUT FREQUENCY
                                                                                                 vs. COAX CABLE LENGTH (BER ≤ 10-10)
                                                                                           10
                                                                                           -10                                                                                      MAX9726A toc09
                                                                         FREQUENCY (MHz)
                                                                                           -20
                                                                                                        OPTIMUM PE/EQ
                                                                                           -40
                                                                                           -60                               NO PE, 10.7dB EQ
                                                                                           -70
                                                                                                     BER CAN BE AS LOW AS 10-12 FOR
                                                                                                     CABLE LENGTHS LESS THAN 15m
                                                                                           -90
                                                                                                 0                       5       10       15                         20            25
                                                                                                                              CABLE LENGTH (m)
www.maximintegrated.com                                                                                                                                                                                                         Maxim Integrated │ 16


MAX9276A/MAX9280A                                                                                                   3.12Gbps GMSL Deserializers
                                                                                                         for Coax or STP Input and Parallel Output
Pin Configuration
                                                                                                                        DOUT18/HS   DOUT19/VS   DOUT20/DE
                          TOP VIEW
                                          DOUT11   DOUT12        DOUT13   DOUT14   DOUT15   PCLKOUT   DOUT16   DOUT17                                        DOUT21   DOUT22   DOUT23
                                           42        41          40        39      38       37        36       35        34          33          32          31       30        29
                              DOUT10 43                                                                                                                                                     28   DOUT24
                               IOVDD 44                                                                                                                                                     27   IOVDD
                              DOUT9 45                                                                                                                                                      26   DOUT25
                              DOUT8 46                                                                                                                                                      25   DOUT26
                              DOUT7 47                                                                                                                                                      24   DOUT27/CNTL1
                              DOUT6 48                                                                                                                                                      23   DOUT28/CNTL2
                              DOUT5 49                                                       MAX9276A                                                                                       22   SD/HIM
                              DOUT4 50                                                       MAX9280A                                                                                       21   SCK
                              DOUT3 51                                                                                                                                                      20   WS
                              DOUT2 52                                                                                                                                                      19   LOCK
                              DOUT1 53                                                                                                                                                      18   ERR
                              DOUT0 54                                                                                                                                                      17   PWDN
                                                                                                                                                                EP
                               AVDD 55                +                                                                                                                                     16   TX/SCL
                               CX/TP 56                                                                                                                                                     15   RX/SDA
                                            1         2           3        4        5        6         7        8          9         10 11 12 13 14
                                                   INTOUT/ADD2
                                          ENABLE
                                                                 GPI
                                                                          I2CSEL
                                                                                            BWS       AVDD
                                                                                                               IN+      IN-         MS
                                                                                                                                                CNTL3/ADD1
                                                                                                                                                             GPIO1    DVDD
                                                                                                                                                                               CNTL0/ADD0
                                                                                   GPIO0
                                                                                        TQFN/SWTQFN
                                     *CONNECT EP TO GROUND PLANE
Pin Description
  PIN         NAME                                                                                                                      FUNCTION
                             Active-Low Parallel Output-Enable Input With Internal Pulldown to EP. Set ENABLE = low to enable
    1        ENABLE          PCLKOUT DOUT_ and CNTL_ outputs. Set ENABLE = high to put PCLKOUT, DOUT_ and CNTL_ into
                             high impedance.
                             A/V Status Register Interrupt Output/Address Selection Input With Internal Pulldown to EP. Functions
                             as ADD2 input at power-up or when resuming from power-down mode (PWDN = low), and switches to
                             INTOUT output automatically after power-up.
    2     INTOUT/ADD2        ADD2: Bit value is latched at power-up or when resuming from power-down mode (PWDN = low). See
                             Table 1. Connect INTOUT/ADD2 to IOVDD with a 30kΩ resistor to set high or leave open to set low.
                             INTOUT: Indicates new data in the A/V status registers. INTOUT is reset when the A/V status registers
                             are read.
    3          GPI           General-Purpose Input With Internal Pulldown to EP. The serializer GPO (or INT) output follows GPI.
                             I2C Select. Control-channel interface protocol select input with internal pulldown to EP. Set I2CSEL =
    4         I2CSEL
                             high to select I2C interface. Set I2CSEL = low to select UART interface.
    5         GPIO0          Open-Drain, General-Purpose Input/Output with Internal 60kΩ Pullup to IOVDD
www.maximintegrated.com                                                                                                                                                                                         Maxim Integrated │ 17


MAX9276A/MAX9280A                                                              3.12Gbps GMSL Deserializers
                                                            for Coax or STP Input and Parallel Output
Pin Description (continued)
   PIN         NAME                                                     FUNCTION
                        Three-Level Bus Width Select Input. Set BWS to the same level on both sides of the serial link. Set
    6          BWS      BWS = low, with 6kΩ (max) pulldown for 24-bit mode. Set BWS = high, with 6kΩ (max) pullup to IOVDD
                        for 32-bit mode. Set BWS = open for high-bandwidth mode.
                        3.3V Analog Power Supply. Bypass AVDD to EP with 0.1µF and 0.001µF capacitors as close as
  7, 55        AVDD
                        possible to the device with the smaller capacitor closest to AVDD.
    8           IN+     Noninverting Coax/Twisted-Pair Serial Input
    9            IN-    Inverting Coax/Twisted-Pair Serial Input
                        Mode Select with Internal Pulldown to EP. Set MS = low, to select base mode. Set MS = high to select
   10           MS
                        the bypass mode.
                        Auxiliary Control Signal Output/Address Selection Input with Internal Pulldown to EP. Functions as
                        ADD1 input at power-up or when resuming from power-down mode (PWDN = low), and switches to
                        CNTL3 output automatically after power-up.
   11      CNTL3/ADD1   ADD1: Bit value is latched at power-up or when resuming from power-down mode (PWDN = low). See
                        Table 1. Connect CNTL3/ADD1 to IOVDD with a 30kΩ resistor to set high or leave open to set low.
                        CNTL3: Used only in high-bandwidth mode (BWS = open). CNTL3 not encrypted when HDCP is
                        enabled (MAX9280A only).
   12         GPIO1     Open-Drain, General-Purpose Input/Output with Internal 60kΩ Pullup to IOVDD
                        3.3V Digital Power Supply. Bypass DVDD to EP with 0.1µF and 0.001µF capacitors as close as
   13          DVDD
                        possible to the device with the smaller value capacitor closest to DVDD.
                        Auxiliary Control Signal Output/Address Selection Input with Internal Pulldown to EP. Functions as
                        ADD0 input at power-up or when resuming from power-down mode (PWDN = low), and switches to
                        CNTL0 output automatically after power-up.
   14      CNTL0/ADD0   ADD0: Bit value is latched at power-up or when resuming from power-down mode (PWDN = low). See
                        Table 1. Connect CNTL0/ADD0 to IOVDD with a 30kΩ resistor to set high or leave open to set low.
                        CNTL0: Used only in high-bandwidth mode (BWS = open). CNTL0 not encrypted when HDCP is
                        enabled (MAX9280A only).
                        UART Receive/I2C Serial-Data Input/Output with Internal 30kΩ Pullup to IOVDD. Function is
                        determined by the state of I2CSEL at power-up. RX/SDA has an open-drain driver and requires a
   15         RX/SDA    pullup resistor.
                        RX: Input of the serializer’s UART.
                        SDA: Data input/output of the serializer’s I2C Master/Slave.
                        UART Transmit/I2C Serial-Clock Input/Output with Internal 30kΩ Pullup to IOVDD. Function is
                        determined by the state of I2CSEL at power-up. TX/SCL has an open-drain driver and requires a pullup
   16         TX/SCL    resistor.
                        TX: Output of the serializer’s UART.
                        SCL: Clock input/output of the serializer’s I2C Master/Slave.
                        Active-Low, Power-Down Input with Internal Pulldown to EP. Set PWDN low to enter power-down mode
   17         PWDN
                        to reduce power consumption.
                        Error Output. Open-drain data error detection and/or correction indication output with internal 30kΩ
   18           ERR
                        pullup to IOVDD. ERR is high when PWDN is low
                        Open-Drain Lock Output with Internal 30kΩ Pullup to IOVDD. LOCK = high indicates that PLLs are
   19          LOCK     locked with correct serial-word-boundary alignment. LOCK = low indicates that PLLs are not locked or
                        an incorrect serial-word-boundary alignment. LOCK is high when PWDN = low.
www.maximintegrated.com                                                                                    Maxim Integrated │ 18


MAX9276A/MAX9280A                                                               3.12Gbps GMSL Deserializers
                                                            for Coax or STP Input and Parallel Output
Pin Description (continued)
  PIN         NAME                                                     FUNCTION
                        I2S/TDM Word-Select Input/Output. Powers up as an I2S output (deserializer-provided clock). Set
   20           WS      AUDIOMODE bit = ‘1’ to change WS to an input with internal pulldown to GND and supply WS
                        externally (system provided clock).
                        I2S/TDM Serial-Clock Input/Output. Powers up as an I2S output (deserializer-provided clock). Set
   21           SCK     AUDIOMODE bit = ‘1’ to change SCK to an input with internal pulldown to GND and supply WS
                        externally (system provided clock).
                        I2S/TDM Serial-Data Output/High-Immunity Mode Input.
                        Functions as HIM input with internal pulldown to EP at power-up or when resuming from power-down
                        mode (PWDN = low), and switches to SD output automatically after power-up.
                        HIM: Default HIGHIMM bit value is latched at power-up or when resuming from power-down mode
   22         SD/HIM    (PWDN = low) and is active-high. Connect SD/HIM to IOVDD with a 30kΩ resistor to set high or leave
                        open to set low. HIGHIMM can be programmed to a different value after power-up. HIGHIMM in the
                        serializer must be set to the same value.
                        SD: Disable I2S/TDM encoding to serial data to use SD as an additional control/data output valid on the
                        selected edge of PCLKOUT. Encrypted when HDCP is enabled (MAX9280A only).
                        Parallel Data/Auxiliary Control Signal Output Valid on the Selected Edge of PCLKOUT.
                        DOUT28/CNTL2 remains high impedance in 24-bit mode (BWS = low)
                        DOUT28 used only in 32-bit mode (BWS = high). DOUT28 not encrypted when HDCP is enabled
   23    DOUT28/CNTL2
                        (MAX9280A only).
                        CNTL2 used only in high-bandwidth mode (BWS = open). CNTL2 not encrypted when HDCP is
                        enabled (MAX9280A only).
                        Parallel Data/Auxiliary Control Signal Output Valid on the Selected Edge of PCLKOUT.
                        DOUT27/CNTL1 remains high impedance in 24-bit mode (BWS = low)
                        DOUT27 used only in 32-bit mode (BWS = high). DOUT27 not encrypted when HDCP is enabled
   24    DOUT27/CNTL1
                        (MAX9280A only).
                        CNTL1 used only in high-bandwidth mode (BWS = open). CNTL1 not encrypted when HDCP is
                        enabled (MAX9280A only)
                        Parallel Data Outputs Valid on the Selected Edge of PCLKOUT. Encrypted when HDCP is enabled
 25, 26,
           DOUT[26:21]  (MAX9280A only). DOUT[26:21] used only in 32-bit and high-bandwidth modes (BWS = high or open).
 28–31
                        DOUT[26:21] remains high-impedance in 24-bit mode.
                        I/O Supply Voltage. 1.8V to 3.3V logic I/O power supply. Bypass IOVDD to EP with 0.1µF and 0.001µF
 27, 44       IOVDD
                        capacitors as close as possible to the device with the smallest value capacitor closest to IOVDD.
                        Parallel Data/Device Enable Output Valid on the Selected Edge of PCLKOUT. Defaults to parallel data
                        output on power-up.
   32      DOUT20/DE
                        Device enable output when HDCP is enabled (MAX9280A only) or when in high-bandwidth mode (BWS
                        = open).
                        Parallel Data/Vertical Sync Output Valid on the Selected Edge of PCLKOUT. Defaults to parallel data
                        output on power-up.
   33       DOUT19/VS
                        Vertical sync output when HDCP is enabled (MAX9280A only) or when in high-bandwidth mode (BWS
                        = open).
                        Parallel Data/Horizontal Sync Output Valid on the Selected Edge of PCLKOUT. Defaults to parallel data
                        output on power-up.
   34      DOUT18/HS
                        Horizontal sync output when HDCP is enabled (MAX9280A only) or when in high-bandwidth mode
                        (BWS = open).
www.maximintegrated.com                                                                                     Maxim Integrated │ 19


MAX9276A/MAX9280A                                                                                    3.12Gbps GMSL Deserializers
                                                                              for Coax or STP Input and Parallel Output
Pin Description (continued)
   PIN            NAME                                                                     FUNCTION
 35, 36,
                                     Parallel Data Outputs Valid on the Selected Edge of PCLKOUT. Encrypted when HDCP is enabled
 38–43,         DOUT[17:0]
                                     (MAX9280A only)
 45–54
   37           PCLKOUT              Parallel Clock Output Used for DOUT[28:0]. Latches parallel data into the input of another device.
                                     Three-Level Coax/Twisted Pair Select Input. Use 6kΩ (max) pullup to IOVDD or pulldown resistor for
   56             CX/TP
                                     setting CX/TP = high or low. See Table 10 for function.
                                     Exposed Pad. EP is internally connected to device ground. MUST connect EP to the PCB ground plane
   —                EP
                                     through an array of vias for proper thermal and electrical performance.
Functional Diagram
      PCLKOUT
                                                           SSPLL                CLKDIV                          CDRPLL
                                                                                                                              MAX9276A
       ENABLE
                                                                                                                              MAX9280A
                                                                                     (MAX9280A
     DOUT[17:0]             RGB[17:0]                                                ONLY)
                                                             RGB                                                                             CX/
                           RGB[23:18]                                            HDCP                                                        TP
    DOUT[26:21]     (30-BIT OR 9b10b)                                         DECRYPT
                                                   VIDEO
                                                                                                                                             IN+
    DOUT18/HS                           HS                   HS
     DOUT19/VS                           VS                  VS                                                 SERIAL          CML RX
                                                   SYNC
     DOUT20/DE                          DE                   DE                                                   TO            AND EQ
                                                                                                                                             IN-
                                                                                                               PARALLEL
                                                                                                    8b/10b OR
                               DOUT[28:27]                                  HDCP      HDCP            9b10b
                               (30-BIT)                      DOUT[28:27]    KEYS    CONTROL
  DOUT27/CNTL1                                      FIFO     (30-BIT)
  DOUT28/CNTL2                                                                                       DECODE
                               CNTL[2:1]                                                          DESCRAMBLE
                               (9b10b)                       CNTL[3:0]
    CNTL0/ADD0                                  CONTROL      (9b10b)
    CNTL3/ADD1                                                                                                            TX
                                                  (9b10b)
                        CNTL0, CNTL3                         ACB                 HDCP                         REVERSE
                        (9b10b)                  I2S/TDM                                                      CONTROL
                                                                               DECRYPT
                                                                                                              CHANNEL
                             ADD[2:0]                        FCC
                            DATA
                                                                                                                     CONTROL        ADD[2:0]
                        DESCRIPTION                                        UART/I2C
                         REGISTERS
                  INTOUT/                   SD/HIM     SCK   WS     GPI  GPIO_ TX/     RX/   I2CSEL                 PWDN  MS BWS
                  ADD2                                                          SCL    SDA
www.maximintegrated.com                                                                                                      Maxim Integrated │ 20


MAX9276A/MAX9280A                                                                              3.12Gbps GMSL Deserializers
                                                                      for Coax or STP Input and Parallel Output
                                                                                                           RL/2
                                                                                          IN+
                                               MAX9276A
                                               MAX9280A
                                                                                                    VOD
                                                         REVERSE
                                                 CONTROL-CHANNEL                                                VCMR
                                                                                           IN-
                                                     TRANSMITTER                                           RL/2
                                     IN+                                                                 IN-
       VCMR
                                      IN-                                                               IN+
              VROH
                             0.9 x VROH
                    0.1 x VROH
(IN+) - (IN-)
                                                                                  0.1 x VROL
                                         tR
                                                                                  0.9 x VROL
                                                                                                                               VROL
                                                                                                             tF
Figure 1. Reverse Control-Channel Output Parameters
                                                                 RL/2
                                                                                             IN+
                                                                                   VID(P)
                                                                 RL/2
                                                                                               IN- _
                                          VIN+
                                               +
                                               _                           CIN           CIN
                                                         +
                                                   VIN-
                                                         _
                                                                               VID(P) = | VIN+ - VIN- |
                                                                               VCMR = (VIN+ + VIN-)/2
Figure 2. Test Circuit for Differential Input Measurement
www.maximintegrated.com                                                                                            Maxim Integrated │ 21


MAX9276A/MAX9280A                                                                                  3.12Gbps GMSL Deserializers
                                                                            for Coax or STP Input and Parallel Output
                                                   VIS(P)                                 PCLKOUT
                      49.9Ω      0.22µF
                                                   IN_
              +                                                                              DOUT_
     VIN_
              -                         CIN
                                                                                      NOTE: PCLKOUT PROGRAMMED FOR RISING LATCH EDGE.
Figure 3. Test Circuit for Single-Ended Input Measurement                         Figure 4. Worst-Case Pattern Output
                            START              BIT 7                                                                            STOP
                          CONDITION            MSB                  BIT 6                        BIT 0       ACKNOWLEDGE     CONDITION
   PROTOCOL
                             (S)               (A7)                  (A6)                       (R/W)             (A)            (P)
                   tSU;STA                tLOW       tHIGH
                                                                  1/fSCL
                                                                                                                                               VIOVDD x 0.7
          SCL
                                                                                                                                               VIOVDD x 0.3
                                                                                        tSP
                     tBUF                                  tf
                                                tr
                                                                                                                                               VIOVDD x 0.7
          SDA
                                                                                                                                               VIOVDD x 0.3
                               tHD;STA                        tSU;DAT     tHD;DAT                      tVD;DAT          tVD;ACK       tSU;STO
Figure 5. I2C Timing Parameters
                                                                                                           tT
                                                                                                                                                VOH MIN
     PCLKOUT                                                                                                           tHIGH
                                                                                                                                                VOL MAX
                                                                                            tLOW
Figure 6. Parallel Clock Output Requirements
www.maximintegrated.com                                                                                                              Maxim Integrated │ 22


MAX9276A/MAX9280A                                                                                  3.12Gbps GMSL Deserializers
                                                                           for Coax or STP Input and Parallel Output
                                                                                    CL
                                                               SINGLE-ENDED OUTPUT LOAD
                                                                       0.8 x VI0VDD
                                                                       0.2 x VI0VDD
                                                             tR                          tF
Figure 7. Output Rise-and-Fall Times
                           SERIAL-WORD LENGTH
                              SERIAL WORD N                          SERIAL WORD N+1                       SERIAL WORD N+2
        IN+/-
                 FIRST BIT                  LAST BIT
      DOUT_                           PARALLEL WORD N-2                        PARALLEL WORD N-1                    PARALLEL WORD N
    PCLKOUT
                                                                    tSD
              NOTE: PCLKOUT PROGRAMMED FOR RISING LATCHING EDGE.
Figure 8. Deserializer Delay
                                                                                           VIH_MIN
                                        DESERIALIZER
                                            GPI
                                                     VIL_MAX
                                                             tGPIO                       tGPIO
                                                                       VOH_MIN
                                         SERIALIZER
                                            GPO
                                                                                                   VOL_MAX
Figure 9. GPI-to-GPO Delay
www.maximintegrated.com                                                                                                    Maxim Integrated │ 23


MAX9276A/MAX9280A                                                        3.12Gbps GMSL Deserializers
                                                        for Coax or STP Input and Parallel Output
                                                           Detailed Description
      IN+ - IN-                                            The MAX9276A/MAX9280A deserializers, when paired
                                                           with      the   MAX9275/MAX9277/MAX9279/MAX9281
                                                           serializers, provides the full set of operating features, but is
                                                           backward-compatible with the MAX9249–MAX9270 family
                                                           of gigabit multimedia serial link (GMSL) devices, and have
                                 tLOCK                     basic functionality when paired with any GMSL device. The
                                                           MAX9280A has high-bandwidth digital content protection
      LOCK                                         VOH     (HDCP) while the MAX9276A does not.
                                                           The deserializer has a maximum serial-bit rate of 3.12Gbps
                                                           for up to 15m of cable and operates up to a maximum
                        PWDN MUST BE HIGH                  output clock of 104MHz in 24-bit mode and 27-bit high-
                                                           bandwidth mode, or 78MHz in 32-bit mode. This bit rate
Figure 10. Lock Time                                       and output flexibility support a wide range of displays, from
                                                           QVGA (320 x 240) to 1920 x 720 and higher with 24-bit
                                                           color, as well as megapixel image sensors. An encoded
      IN+, IN-                                             audio channel supports L-PCM I2S stereo and up to eight
                                                           channels of L-PCM in TDM mode. Sample rates of 32kHz
                                                           to 192kHz are supported with sample depth from 8 to 32
                                                           bits. Input equalization, combined with GMSL serializer pre/
                                                           deemphasis, extends the cable length and enhances link
                PWDN          VIH1
                                                           reliability
                                                           The control channel enables a µC to program the
                                         tPU
                                                           serializer and deserializer registers and program
                                                    VOH    registers on peripherals. The control channel is also used to
                LOCK
                                                           perform HDCP functions (MAX9280A only). The µC can be
                                                           located at either end of the link, or when using two µCs,
                                                           at both ends. Two modes of control-channel operation are
Figure 11. Power-Up Delay                                  available. Base mode uses either I2C or GMSL UART
                                                           protocol, while bypass mode uses a user-defined UART
                                                           protocol. UART protocol allows full-duplex communication,
                                                           while I2C allows half-duplex communication.
   WS                                                      Spread spectrum is available to reduce EMI on the parallel
                                                           output. The serial input complies with ISO 10605 and IEC
                     tDVA   tDVB
                                             tR
                                                           61000-4-2 ESD protection standards.
  SCK
                                                           Register Mapping
                                                           Registers set the operating conditions of the deserializers
                            tDVB     tDVA                  and are programmed using the control channel in base
                                                tF         mode. The MAX9276A/MAX9280A holds its own device
                                                           address and the device address of the serializer it is
   SD
                                                           paired with. Similarly, the serializer holds its own device
                                                           address and the address of the MAX9276A/MAX9280A.
                                                           Whenever a device address is changed be sure to write
Figure 12. Output I2S Timing Parameters                    the new address to both devices. The default device
                                                           address of the deserializer is set by the ADD[2:0] and
                                                           CX/TP inputs (see Table 1). Registers 0x00 and 0x01 in
                                                           both devices hold the device addresses.
www.maximintegrated.com                                                                              Maxim Integrated │ 24


MAX9276A/MAX9280A                                                                     3.12Gbps GMSL Deserializers
                                                                   for Coax or STP Input and Parallel Output
Table 1. Device Address Defaults (Register 0x00, 0x01)
                                                                DEVICE ADDRESS                      SERIALIZER    DESERIALIZER
                      PIN
                                                                      (bin)                           DEVICE          DEVICE
                                                                                                     ADDRESS         ADDRESS
   CX/TP**      ADD2       ADD1      ADD0       D7    D6     D5    D4    D3    D2    D1    D0          (hex)           (hex)
  High/Low       Low        Low       Low        1     0      0    X*     0     0     0    R/W          80               90
  High/Low       Low        Low       High       1     0      0    X*     0     1     0    R/W          84               94
  High/Low       Low        High      Low        1     0      0    X*     1     0     0    R/W          88               98
  High/Low       Low        High      High       0     1      0    X*     0     1     0    R/W          44               54
  High/Low       High       Low       Low        1     1      0    X*     0     0     0    R/W          C0               D0
  High/Low       High       Low       High       1     1      0    X*     0     1     0    R/W          C4               D4
  High/Low       High       High      Low        1     1      0    X*     1     0     0    R/W          C8               D8
  High/Low       High       High      High       0     1      0    X*     1     0     0    R/W          48               58
    Open         Low        Low       Low        1     0      0    X*     0     0    X*    R/W          80               92
    Open         Low        Low       High       1     0      0    X*     0     1    X*    R/W          84               96
    Open         Low        High      Low        1     0      0    X*     1     0    X*    R/W          88               9A
    Open         Low        High      High       0     1      0    X*     0     1    X*    R/W          44               56
    Open         High       Low       Low        1     1      0    X*     0     0    X*    R/W          C0               D2
    Open         High       Low       High       1     1      0    X*     0     1    X*    R/W          C4               D6
    Open         High       High      Low        1     1      0    X*     1     0    X*    R/W          C8               DA
    Open         High       High      High       0     1      0    X*     1     0    X*    R/W          48               5A
*X = 0 for the serializer address, X = 1 for the deserializer address
**CX/TP determine the serial cable type CX/TP = open addresses only for coax mode.
Output Bit Map                                                          Input data is scrambled and then 8b/10b coded (9b/10b
The output bit width depends on settings of the bus width               in high-bandwidth mode). The deserializer recovers the
(BWS) pin. Table 2 lists the bit map. Unused output bits                embedded serial clock, then samples, decodes, and
are pulled low.                                                         descrambles the data. In 24-bit mode, the first 21 bits
                                                                        contain video data. In 32-bit mode, the first 29 bits
Serial Link Signaling and Data Format                                   contain video data. In high-bandwidth mode, the first 24 bits
The serializer uses differential CML signaling to drive                 contain video data, or special control signal packets.
twisted-pair cable and single-ended CML to drive coaxial                The last 3 bits contain the embedded audio channel, the
cable with programmable pre/deemphasis and AC-coupling.                 embedded forward control channel, the parity bit of the
The deserializer uses AC-coupling and programmable                      serial word (Figure 13, Figure 14).
channel equalization.
www.maximintegrated.com                                                                                       Maxim Integrated │ 25


MAX9276A/MAX9280A                                                                    3.12Gbps GMSL Deserializers
                                                                   for Coax or STP Input and Parallel Output
Table 2. Output Map
                                                                                             MODE
      SIGNAL                   OUTPUT PIN                    24-BIT MODE             HIGH-BANDWIDTH               32-BIT MODE
                                                             (BWS = LOW)             MODE (BWS = MID              (BWS = HIGH)
        R[5:0]                   DOUT[5:0]                         Used                       Used                     Used
        G[5:0]                  DOUT [11:6]                        Used                       Used                     Used
        B[5:0]                 DOUT [17:12]                        Used                       Used                     Used
                         DOUT18/HS, DOUT19/VS,
    HS, VS, DE                                                    Used**                     Used**                   Used**
                               DOUT20/DE
        R[7:6]                 DOUT [22:21]                       Used+                       Used                     Used
        G[7:6]                 DOUT [24:23]                       Used+                       Used                     Used
        B[7:6]                 DOUT [26:25]                       Used+                       Used                     Used
     CNTL[2:1]            DOUT [28:27]/CNTL[2:1]                Not used                    Used*/**                  Used**
  CNTL3, CNTL0         CNTL3/ADD1, CNTL0/ADD0                   Not used                    Used*/**                 Not used
      I2S/TDM                                                      Used                       Used                     Used
                            WS, SCK, SD/HIM
   AUX SIGNAL                                                      Used                       Used                     Used
*See the High-Bandwidth Mode section for details on timing requirements.
+Outputs used only when the respective color lookup tables are enabled.
**Not encrypted when HDCP is enabled (MAX9280A only).
                                                          24 BITS
        SERIAL DATA   D0      D1                      D17     D18     D19      D20  ACB     FCC    PCB
                                                                                                         FORWARD        PACKET
                                                                                       AUDIO DECODE     CONTROL-        PARITY-
                                                                                                       CHANNEL BIT    CHECK BIT
                     DOUT    DOUT                    DOUT   DOUT     DOUT     DOUT                      RX/      TX/
         OUTPUT PIN                                                                 WS      SCK     SD
                       0       1                       17   18/HS    19/VS    20/DE                    SDA       SCL
            OUTPUT
             SIGNAL   R0      R1                       B5      HS     VS       DE
                                     RGB DATA                     CONTROL BITS            I2S/TDM         UART/I2C
                                                                                           AUDIO
                    MAX9280A NOTE: VS/HS MUST BE SET AT DOUT[19:18] FOR HDCP
                    FUNCTIONALITY.
                    ONLY DOUT[17:0] AND ACB HAVE HDCP DECRYPTION.
Figure 13. 24-Bit Mode Serial-Data Format
www.maximintegrated.com                                                                                        Maxim Integrated │ 26


MAX9276A/MAX9280A                                                                                                                      3.12Gbps GMSL Deserializers
                                                                                                            for Coax or STP Input and Parallel Output
                                                                                                   32 BITS
  SERIAL DATA     D0       D1                            D17       D18       D19       D20    D21      D22    D23      D24     D25     D26       D27      D28    ACB     FCC      PCB
                                                                                                                                                                                              FORWARD           PACKET
                                                                                                                                                                    AUDIO DECODE              CONTROL-          PARITY-
                                                                                                                                                                                             CHANNEL BIT      CHECK BIT
                 DOUT    DOUT                           DOUT      DOUT      DOUT      DOUT   DOUT     DOUT   DOUT      DOUT   DOUT     DOUT DOUT27/ DOUT28/                                  RX/      TX/
  OUTPUT PIN                                                                                                                                                     WS       SCK     SD
                    0       1                            17       18/HS     19/VS     20/DE   21         22   23         24     25       26     CNTL1 CNTL2                                 SDA       SCL
      OUTPUT
       SIGNAL     R0       R1                            B5          HS       VS        DE    R6       R7     G6        G7      B6      B7
                                   RGB DATA                             CONTROL BITS                           RGB DATA                               AUX              I2S/TDM                UART/I2C
                                                                                                                                                  CONTROL               AUDIO
                                                                                                                                                     BITS
               MAX9280A NOTE: VS/HS MUST BE SET AT DOUT[19:18] FOR HDCP
               FUNCTIONALITY.
               ONLY DOUT[17:0], DOUT[26:21] AND ACB HAVE HDCP ENCRYPTION.
Figure 14. 32-Bit Mode Serial-Data Format
                                                                        27 BITS                                                                                                       27 BITS
   SERIAL DATA    D0     D1                         D17       D18      D19       D20     D21   D22     D23   ACB     FCC    PCB                                             SPECIAL SERIAL-DATA PACKET
                                                                                                                                    FORWARD          PACKET
                                                                                                                AUDIO DECODE        CONTROL-         PARITY-                 CONTROL SIGNAL DECODING
                                                                                                                                   CHANNEL BIT     CHECK BIT
                 DOUT   DOUT                       DOUT      DOUT     DOUT      DOUT    DOUT  DOUT    DOUT                         RX/      TX/               CNTL0/ DOUT27/ DOUT28/ CNTL3      DOUT    DOUT     DOUT
     INPUT PIN                                                                                               WS      SCK     SD
                   0      1                          17       21       22        23       24   25       26                         SDA      SCL                ADD0   CNTL1 CNTL2      ADD1     18/HS   19/VS    20/DE
         INPUT
        SIGNAL    R0     R1                          B5       R6       R7        G6      G7    B6      B7                                                                                        HS       VS      DE
                                 RGB DATA                                         RGB DATA                         I2S/TDM           UART/I2C                              AUX                       CONTROL BITS
                                                                                                                    AUDIO                                                CONTROL
                                                                                                                                                                           BITS
               MAX9280A NOTE: VS/HS MUST BE SET AT DOUT[20:18].
                ONLY DOUT[17:0], DOUT[26:21] AND ACB HAVE HDCP ENCRYPTION.
Figure 15. High-Bandwidth Mode Seria-Data Format
www.maximintegrated.com                                                                                                                                                              Maxim Integrated │ 27


MAX9276A/MAX9280A                                                              3.12Gbps GMSL Deserializers
                                                             for Coax or STP Input and Parallel Output
Table 3. Data-Rate Selection Table
     DRS BIT SETTING                          BWS PIN SETTING                                   PCLKOUT RANGE (MHz)
                                               Low (24-bit mode)                                          16.66 to 104
      0 (high data rate)                   Mid (high-bandwidth mode)                                      36.66 to 104
                                               High (32-bit mode)                                           12.5 to 78
                                                      Low                                                 8.33 to 16.66
      1 (low data rate)                               Mid                                                18.33 to 36.66
                                                      High                                                 6.25 to 12.5
The deserializer uses the DRS bit and the BWS input to            with PCLKOUT. The deserializer decodes the audio
set the PCLKOUT frequency range (Table 3). Set DRS = 1            stream and stores audio words in a FIFO. Audio rate
for low data rate PCLKOUT frequency range of 6.25MHz              detection uses an internal oscillator to continuously
to 16.66MHz. Set DRS = 0 for high data rate PCLKOUT               determine the audio data rate and output the audio in I2S
frequency range of 12.5MHz to 104MHz.                             format. The audio channel is enabled by default. When
                                                                  the audio channel is disabled, the SD/HIM is treated as
High-Bandwidth Mode                                               an auxiliary control signal.
The deserializer uses a 27-bit high-bandwidth mode to
                                                                  Since the audio data sent through the serial link is syn-
support 24-bit RGB at 104MHz pixel clock. Set BWS =
                                                                  chronized with PCLKOUT, low PCLKOUT frequencies
open in both the serializer and deserializer to use high-
                                                                  limit the maximum audio sampling rate. Table 4 lists the
bandwidth mode. In high-bandwidth mode, the deserial-
                                                                  maximum audio sampling rate for various PCLKOUT fre-
izer decodes HS, VS, DE and CNTL[3:0] from special
                                                                  quencies. Spread-spectrum settings do not affect the I2S/
packets. Packets are sent by replacing a pixel before the
                                                                  TDM data rate or WS clock frequency.
rising edge and after the falling edge of the HS, VS, and
DE signals. However, for CNTL[3:0], which is not always           Audio Channel Input
continuously sampled, packets always replace a pixel              The audio channel input works with 8-channel TDM and
before the transition of the sampled CNTL[3:0]. Keep HS,          stereo I2S, as well as non-standard formats. The input
VS, and DE low pulse widths at least 2 pixel clock cycles.        format is shown in Figure 16.
By default, CNTL[3:0] are sampled continuously when DE
is low. CNTL[3:0] are sampled only on HS/VS transitions
when DE is high. If DE triggering of encoded packets is
                                                                                            FRAME
not desired, set the serializer’s DISDETRIG = 0 and the
CNTLTRIG bits to their desired value (register 0x15) to                WS
change the CNTL triggering behavior. Set DETREN = 0 on
the deserializer when DE is not periodic.                             SCK
Audio Channel
The audio channel supports 8kHz to 192kHz audio                        SD         0 1   2                              N
sampling rates and audio word lengths from 8 bits to                                         16 TO 256 BITS
32 bits (2 channel I2S) or 64 to 256 bits (TDM64 to
TDM256). The audio bit clock (SCK) does not have to be
synchronized with PCLKOUT. The serializer automatically
encodes audio data into a single-bit stream synchronous           Figure 16. Audio Channel Input Format
www.maximintegrated.com                                                                                        Maxim Integrated │ 28


MAX9276A/MAX9280A                                                   3.12Gbps GMSL Deserializers
                                                         for Coax or STP Input and Parallel Output
Table 4. Maximum Audio WS Frequency (kHz) for Various PCLKOUT Frequencies
                                                         PCLKOUT FREQUENCY
CHANNELS
           BITS PER                                           (DRS = 0*)
           CHANNEL                                              (MHz)
                      12.5    15.0     16.6    20.0      25.0     30.0     35.0    40.0    45.0       50.0      100
               8          +    +        +        +        +         +       +       +       +          +          +
              16          +    +        +        +        +         +       +       +       +          +          +
              18      185.5    +        +        +        +         +       +       +       +          +          +
  2
              20      174.6    +        +        +        +         +       +       +       +          +          +
              24      152.2   182.7      +       +        +         +       +       +       +          +          +
              32      123.7   148.4    164.3     +        +         +       +       +       +          +          +
               8        +       +        +       +        +         +       +       +       +          +          +
              16      123.7   148.4    164.3     +        +         +       +       +       +          +          +
              18      112.0   134.4    148.8   179.2      +         +       +       +       +          +          +
  4
              20      104.2   125.0    138.3   166.7      +         +       +       +       +          +          +
              24      88.6    106.3    117.7   141.8    177.2       +       +       +       +          +          +
              32      69.9     83.8     92.8   111.8    139.7     167.6     +       +       +          +          +
               8      152.2   182.7      +       +        +         +       +       +       +          +          +
              16       88.6   106.3    117.7   141.8    177.2       +       +       +       +          +          +
              18      80.2    93.3     106.6   128.4    160.5       +       +       +       +          +          +
  6
              20      73.3    88.0     97.3    117.3    146.6     175.9     +       +       +          +          +
              24      62.5    75.0     83.0    100       125       150      175      +       +         +          +
              32      48.3    57.9     64.1    77.2      96.5     115.9    135.2   154.5   173.8       +          +
               8      123.7   148.4    164.3     +        +         +       +       +       +          +          +
              16       69.9    83.8     92.8   111.8    139.7     167.6     +       +       +          +          +
              18      62.5    75.0     83.0    100.0    125.0     150.0    175.0    +       +          +          +
  8
              20      57.1    68.5     75.8    91.3     114.2     137.0    159.9   182.7    +          +          +
              24      48.3    57.9     64.1    77.2      96.5     115.9    135.2   154.5   173.8       +          +
              32      37.1    44.5     49.3    59.4      74.2     89.1     103.9   118.8   133.6     148.4        +
           COLOR CODING
 < 48kHz
 48kHz to 96kHz
 96kHz to 192kHz
 > 192kHz
+Max WS rate is greater than 192kHz.
*DRS = 0 PCLKOUT frequency is equal to 2x the DRS = 1 PCLKOUT frequency.
www.maximintegrated.com                                                                         Maxim Integrated │ 29


MAX9276A/MAX9280A                                                                 3.12Gbps GMSL Deserializers
                                                               for Coax or STP Input and Parallel Output
The period of the WS can be 8 to 256 SCK periods. The                affect operation of the audio channel. The polarity for WS
WS frame starts with the falling edge and can be low for             and SCK edges is programmable.
1 to 255 SCK periods. SD is one SCK period, sampled                  Figure 17, Figure 18, Figure 19, and Figure 20 are
on the rising edge. MSB/LSB order, zero padding or any               examples of acceptable input formats.
other significance assigned to the serial data does not
                                                              256 SCK
   WS
  SCK
    SD             CH1          CH2               CH3     CH4             CH5          CH6              CH7       CH8
                 32 SCK
             MSB 24-BIT DATA
             LSB 8 BITS ZERO
Figure 17. 8-Channel TDM (24-Bit Samples, Padded with Zeros)
                                                               144 SCK
   WS
  SCK
   SD                   CH1               CH2           CH3                 CH4                CH5            CH6
                      24 SCK
                    24-BIT DATA
Figure 18. 6-Channel TDM (24-Bit Samples, No Padding)
                                                                64 SCK
   WS
  SCK
   SD                                LEFT CHANNEL                                         RIGHT CHANNEL
                                        32 SCK
                                    MSB 24-BIT DATA
                                    LSB 8 BITS ZERO
Figure 19. Stereo I2S (24-Bit Samples, Padded with Zeros)
www.maximintegrated.com                                                                                     Maxim Integrated │ 30


MAX9276A/MAX9280A                                                          3.12Gbps GMSL Deserializers
                                                        for Coax or STP Input and Parallel Output
                                                        32 SCK
   WS
  SCK
   SD                                 LEFT CHANNEL                                RIGHT CHANNEL
                                         16 SCK
                                       16-BIT DATA
Figure 20. Stereo I2S (16-Bit Samples, No Padding)
Audio Channel Output                                         WS and SCK can be driven by the audio source (clock
WS, SCK, and SD are output with the same timing rela-        master) or the audio sink (clock slave). Buffer underflow
tionship they had at the audio input, except that WS is      and overflow flags are available to the sink as clock slave
always 50% duty cycle (regardless of the duty cycle of       via I2C for clock frequency adjustment. Data are sampled
WS at the input).                                            on the rising edge. WS and SCK polarity is programmable.
The output format is shown in Figure 21.
                                          I2S                                            TDM 256
             WS                                                   WS
            SCK                                                  SCK
          SD/HIM                                               SD/HIM
                         8 TO 32 BITS                                                     256 BITS
Figure 21. Audio Channel Output Format
www.maximintegrated.com                                                                             Maxim Integrated │ 31


MAX9276A/MAX9280A                                                              3.12Gbps GMSL Deserializers
                                                           for Coax or STP Input and Parallel Output
Additional MCLK Output for Audio Applications                  Audio Output Timing Sources
Some audio DACs, such as the MAX9850, do not                   The deserializer has multiple options for audio data output
require a synchronous main clock (MCLK), while other           timing. By default, the deserializer provides the output
DACs require a separate MCLK for operation. For audio          timing based on the incoming data rate (through a FIFO)
applications that cannot use WS or PCLKOUT directly,           and an internal oscillator.
the deserializer provides a divided MCLK output at             To use a system sourced clock, set the AUDIOMODE bit
either DOUT28/CNTL2 or CNTL0/ADD0 (determined                  to 1 (D5 of register 0x02) to set WS and SCK as inputs
by MCLKPIN bit setting) at the expense of one less             on the deserializer side. The deserializer uses a FIFO
control line. By default, MCLK is turned off. Set MCLKDIV      to smooth out the differences in input and output audio
(deserializer register 0x12, D[6:0]) to a nonzero value        timing. Registers 0x78 and 0x79 store the FIFO overflow/
to enable the MCLK output. Set MCLKDIV to 0x00 to              underflow information for use with external WS/SCK
disable MCLK and set DOUT28/CNTL2 or CNTL0/ADD0                timing. The FIFO drops data packets during FIFO over-
as a control output.                                           flow. By default, the FIFO repeats the last audio packet
The output MCLK frequency is:                                  during FIFO underflow when no audio data is available.
                                f SRC                          Set the AUDUFBEH bit (D2 of register 0x01D) to 1 to
                    fMCLK =                                    output all zeroes during underflow.
                             MCLKDIV
where:                                                         Reverse Control Channel
fSRC is the MCLK source frequency (see Table 5)                The serializer uses the reverse control channel to receive
                                                               I2C/UART, MS, and GPO signals from the deserializer in
MCLKDIV is the divider ratio from 1 to 127
                                                               the opposite direction of the video stream. The reverse
Choose MCLKDIV values so that fMCLK is not greater             control channel and forward video data coexist on the
than 60MHz. MCLK frequencies derived from PCLKOUT              same serial cable forming a bidirectional link. The reverse
(MCLKSRC = 0) are not affected by spread-spectrum              control channel operates independently from the forward
settings in the deserializer. Enabling spread spectrum         control channel. The reverse control channel is available
in the serializer, however, introduces spread spectrum         2ms after power-up. The serializer temporarily disables
into MCLK. Spread-spectrum settings of either device           the reverse control channel for 500µs after starting/
do not affect MCLK frequencies derived from the internal       stopping the forward serial link.
oscillator. The internal oscillator frequency ranges
from 100MHz to 150MHz over all process corners and
operating conditions. Alternatively, set MCLKWS = 1
(0x15 D1) to output WS from MCLK.
Table 5. fSRC Settings
   MCLKWS SETTING           MCLKSRC SETTING         DATA RATE                                             MCLK SOURCE
                                                                        BIT-WIDTH SETTING
  (REGISTER 0x15, D1)      (REGISTER 0x12, D7)       SETTING                                            FREQUENCY (fSRC)
                                                    High speed      24-bit or high-bandwidth mode           3 x fCLKOUT
                                                     (DRS = 0)                32-bit mode                   4 x fCLKOUT
                                     0
                                                    Low speed       24-bit or high-bandwidth mode           6 x fCLKOUT
             0
                                                     (DRS = 1)                32-bit mode                   8 x fCLKOUT
                                                                                                         Internal oscillator
                                     1                  —                          —
                                                                                                           (120MHz typ)
             1                       —                  —                          —                            WS*
*MCLK is not divided when using WS as the MCLK source. The MCLK divider must still be set to a nonzero number for MCLK to be
enabled.
www.maximintegrated.com                                                                                  Maxim Integrated │ 32


MAX9276A/MAX9280A                                                                        3.12Gbps GMSL Deserializers
                                                                    for Coax or STP Input and Parallel Output
Control Channel and Register Programming                                  The deserializer uses differential line coding to send
The control channel is available for the µC to send and                   signals over the reverse channel to the serializer. The bit
receive control data over the serial link simultaneously                  rate of the control channel is 9.6kbps to 1Mbps in both
with the high-speed data. The µC controls the link from                   directions. The serializer and deserializer automatically
either the serializer or the deserializer side to support                 detect the control-channel bit rate in base mode. Packet
video-display or image-sensing applications. The control                  bit rate changes can be made in steps of up to 3.5 times
channel between the µC and serializer or deserializer                     higher or lower than the previous bit rate. See the Changing
runs in base mode or bypass mode according to the                         the Clock Frequency section for more information.
mode selection (MS) input of the device connected to the                  Figure 22 shows the UART protocol for writing and
µC. Base mode is a half-duplex control channel and the                    reading in base mode between the µC and the serializer/
bypass mode is a full-duplex control channel. The total                   deserializer.
maximum forward or reverse control-channel delay is 2µs                   Figure 23 shows the UART data format. Even parity is
(UART) or 2-bit times (I2C) from the input of one device                  used Figure 24 and Figure 25 detail the formats of the
to the output of the other. I2C delay is measured from a                  SYNC byte (0x79) and the ACK byte (0xC3). The µC and
START condition to START condition.                                       the connected slave chip generate the SYNC byte and
UART Interface                                                            ACK byte, respectively. Events such as device wake-up
In base mode, the µC is the host and can access the                       and GPI generate transitions on the control channel that
registers of both the serializer and deserializer from either             can be ignored by the µC. Data written to the deserializer
side of the link using the GMSL UART protocol. The µC                     registers do not take effect until after the acknowledge byte
can also program the peripherals on the remote side by                    is sent. This allows the µC to verify that write commands
sending the UART packets to the serializer or deserializer,               are received without error, even if the result of the write
with the UART packets converted to I2C by the device                      command directly affects the serial link. The slave uses the
on the remote side of the link. The µC communicates                       SYNC byte to synchronize with the host UART’s data rate.
with a UART peripheral in base mode (through INTTYPE                      If the GPI or MS inputs of the deserializer toggle while there
register settings), using the half-duplex default GMSL                    is control-channel communication, or if a line fault occurs,
UART protocol of the serializer/deserializer. The device                  the control-channel communication will be corrupted. In
addresses of the serializer and deserializer in base mode                 the event of a missed or delayed acknowledge (~1ms due
are programmable.                                                         to control-channel timeout), the µC should assume there
                                                                          was an error in the packet transmission or response. In
When the peripheral interface is I2C, the serializer/                     base mode, the μC must keep the UART Tx/Rx lines high
deserializer converts UART packets to I2C that have                       no more than 4 bit-times between bytes in a packet. Keep
device addresses different from those of the serializer or                the UART Tx/Rx lines high for at least 16 bit-times before
deserializer. The converted I2C bit rate is the same as the               starting to send a new packet.
original UART bit rate.
                                                                WRITE DATA FORMAT
                      SYNC    DEV ADDR + R/W   REG ADDR    NUMBER OF BYTES       BYTE 1            BYTE N
                                                          MASTER WRITES TO SLAVE                                  ACK
                                                                                                   MASTER READS FROM SLAVE
                                                               READ DATA FORMAT
                      SYNC    DEV ADDR + R/W   REG ADDR   NUMBER OF BYTES
                                           MASTER WRITES TO SLAVE                 ACK       BYTE 1               BYTE N
                                                                            MASTER READS FROM SLAVE
Figure 22. GMSL UART Protocol for Base Mode
www.maximintegrated.com                                                                                                Maxim Integrated │ 33


MAX9276A/MAX9280A                                                                                       3.12Gbps GMSL Deserializers
                                                                                for Coax or STP Input and Parallel Output
                                                                           1 UART FRAME
                         START        D0         D1        D2         D3         D4         D5           D6          D7        PARITY      STOP
                                      FRAME 1                                        FRAME 2                                             FRAME 3
                                                          STOP     START                                    STOP      START
              BASE MODE USES EVEN PARITY.
Figure 23. GMSL UART Data Format for Base Mode
              D0     D1    D2    D3     D4    D5     D6    D7                                       D0     D1     D2    D3      D4    D5     D6    D7
     START     1     0      0     1       1    1      1     0   PARITY STOP              START       1      1      0     0       0     0      1     1   PARITY STOP
Figure 24. Sync Byte (0x79)                                                          Figure 25. ACK Byte (0xC3)
  UART-TO-I2C CONVERSION OF WRITE PACKET (I2CMETHOD = 0)
  µC            SERIALIZER/DESERIALIZER
           11                  11                    11                  11                   11                            11                      11
      SYNC FRAME         DEVICE ID + WR     REGISTER ADDRESS NUMBER OF BYTES               DATA 0                       DATA N                  ACK FRAME
  SERIALIZER/DESERIALIZER             PERIPHERAL
                                            1      7    1 1         8        1                                    8        1                  8       1 1
                                            S DEV ID    W A     REG ADDR     A                                 DATA 0      A               DATA N     A P
  UART-TO-I2C CONVERSION OF READ PACKET (I2CMETHOD = 0)
  µC            SERIALIZER/DESERIALIZER
           11                  11                    11                  11                               11                     11                        11
      SYNC FRAME          DEVICE ID + RD    REGISTER ADDRESS NUMBER OF BYTES                          ACK FRAME                DATA 0                    DATA N
 SERIALIZER/DESERIALIZER             PERIPHERAL
                                            1      7    1 1         8        1 1      7      1 1        8       1             8      1 1
                                            S DEV ID    W A     REG ADDR     A S   DEV ID   R A       DATA 0    A          DATA N    A P
                                        : MASTER TO SLAVE     : SLAVE TO MASTER     S: START     P: STOP      A: ACKNOWLEDGE
Figure 26. Format Conversion Between GMSL UART and I2C with Register Address (I2CMETHOD = 0)
As shown in Figure 26, the remote-side device converts                               device removes the byte number count and adds or
packets going to or coming from the peripherals from                                 receives the ACK between the data bytes of I2C. The I2C
UART format to I2C format and vice versa. The remote                                 bit rate is the same as the UART bit rate.
www.maximintegrated.com                                                                                                                      Maxim Integrated │ 34


MAX9276A/MAX9280A                                                                                3.12Gbps GMSL Deserializers
                                                                           for Coax or STP Input and Parallel Output
Interfacing Command-Byte-Only I2C Devices                                       interface need to handle at least one PCLKOUT period
with UART                                                                       ±10ns of jitter due to the asynchronous sampling of
The deserializers’ UART-to-I2C conversion can interface                         the UART signal by PCLKOUT. Set MS = high in the
with devices that do not require register addresses, such                       serializer to put the control channel into bypass mode.
as the MAX7324 GPIO expander. In this mode, the I2C                             For applications with the µC connected to the deserial-
master ignores the register address byte and directly reads/                    izer, set the MS pin on the deserializer. There is a 1ms
writes the subsequent data bytes (Figure 27). Change                            wait time between switching MS and the bypass control
the communication method of the I2C master using the                            channel being active. Do not send a UART command
I2CMETHOD bit. I2CMETHOD = 1 sets command-byte-                                 at this time. There is no delay time when switching to
only mode, while I2CMETHOD = 0 sets normal mode                                 bypass mode when the µC is connected to the serial-
where the first byte in the data stream is the register                         izer. Although MS on either the serializer or deserializer
address.                                                                        sets the control-channel bypass mode, only the local-side
                                                                                device (connected to the µC) should be used to set bypass
UART Bypass Mode                                                                mode. Do not switch MS while a UART command is being
In bypass mode, the deserializers ignore UART                                   sent. Do not send a logic-low value longer than 100µs to
commands from the µC and the µC communicates with the                           ensure proper GPO functionality. Bypass mode accepts
peripherals directly using its own defined UART                                 bit rates down to 10kbps in either direction. See the
protocol. The µC cannot access the serializer/                                  GPO/GPI Control section for GPI functionality limitations.
deserializer’s registers in this mode. Peripherals accessed                     The control-channel data pattern should not be held low
through the forward control channel using the UART                              longer than 100µs if GPI control is used.
       UART-TO-I2C CONVERSION OF WRITE PACKET (I2CMETHOD = 1)
   µC              SERIALIZER/DESERIALIZER
            11                 11                  11                 11                11                        11                    11
     SYNC FRAME          DEVICE ID + WR    REGISTER ADDRESS NUMBER OF BYTES           DATA 0                   DATA N               ACK FRAME
    SERIALIZER/DESERIALIZER               PERIPHERAL
                                            1    7     1 1                                                8     1                 8       1 1
                                            S  DEV ID  W A                                              DATA 0  A              DATA N     A P
        UART-TO-I2C CONVERSION OF READ PACKET (I2CMETHOD = 1)
   µC              SERIALIZER/DESERIALIZER
           11                  11                  11                 11                           11                  11                     11
      SYNC FRAME         DEVICE ID + RD    REGISTER ADDRESS NUMBER OF BYTES                    ACK FRAME             DATA 0                 DATA N
  SERIALIZER/DESERIALIZER               PERIPHERAL
                                                                           1     7     1 1         8       1                8    1 1
                                                                           S DEV ID    R A      DATA 0     A            DATA N   A P
                                      : MASTER TO SLAVE    : SLAVE TO MASTER S: START      P: STOP    A: ACKNOWLEDGE
Figure 27. Format Conversion Between GMSL UART and I2C without Register Address (I2CMETHOD = 1)
www.maximintegrated.com                                                                                                          Maxim Integrated │ 35


MAX9276A/MAX9280A                                                              3.12Gbps GMSL Deserializers
                                                            for Coax or STP Input and Parallel Output
I2C Interface                                                     (Figure 5) sent by a master, followed by the device’s 7-bit
In I2C to I2C mode, the deserializer’s control-channel            slave address plus a R/W bit, a register address byte, one
interface sends and receives data through an                      or more data bytes, and finally a STOP condition.
I2C-compatible 2-wire interface. The interface uses a             START and STOP Conditions
serial-data line (SDA) and a serial-clock line (SCL) to
                                                                  Both SCL and SDA remain high when the interface is not
achieve bidirectional communication between master
                                                                  busy. A master signals the beginning of a transmission
and slave(s). A µC master initiates all data transfers to
                                                                  with a START (S) condition by transitioning SDA from
and from the device and generates the SCL clock that
                                                                  high to low while SCL is high (see Figure 28). When the
synchronizes the data transfer. When an I2C transaction
                                                                  master has finished communicating with the slave, it
starts on the local-side device’s control-channel port, the
                                                                  issues a STOP (P) condition by transitioning SDA from low
remote-side device’s control-channel port becomes an I2C
                                                                  to high while SCL is high. The bus is then free for another
master that interfaces with remote-side I2C peripherals.
                                                                  transmission.
The I2C master must accept clock-stretching which is
imposed by the deserializer (holding SCL LOW) The SDA             Bit Transfer
and SCL lines operate as both an input and an open-               One data bit is transferred during each clock pulse
drain output. Pullup resistors are required on SDA and            (Figure 29). The data on SDA must remain stable while
SCL. Each transmission consists of a START condition              SCL is high.
       SDA
       SCL
                    S                                                                                           P
                  START                                                                                        STOP
                CONDITION                                                                                   CONDITION
Figure 28. START and STOP Conditions
        SDA
        SCL
                           DATA LINE STABLE;       CHANGE OF DATA
                              DATA VALID             ALLOWED
Figure 29. Bit Transfer
www.maximintegrated.com                                                                                  Maxim Integrated │ 36


MAX9276A/MAX9280A                                                                3.12Gbps GMSL Deserializers
                                                               for Coax or STP Input and Parallel Output
Acknowledge                                                        Slave Address
The acknowledge bit is a clocked 9th bit that the                  The deserializers have 7-bit long slave addresses. The
recipient uses to handshake receipt of each byte of data           bit following a 7-bit slave address is the R/W bit, which is
(Figure 30). Thus, each byte transferred effectively requires      low for a write command and high for a read command.
nine bits. The master generates the 9th clock pulse, and the       The slave address for the deserializer is XX01XXX1 for
recipient pulls down SDA during the acknowledge clock              read commands and XX01XXX0 for write commands.
pulse. The SDA line is stable low during the high period           See Figure 31.
of the clock pulse. When the master is transmitting to the
                                                                   Bus Reset
slave device, the slave device generates the acknowl-
edge bit because the slave device is the recipient. When           The device resets the bus with the I2C START condition
the slave device is transmitting to the master, the master         for reads. When the R/W bit is set to 1, the deserializers
generates the acknowledge bit because the master is the            transmit data to the master, thus the master is reading
recipient. The device generates an acknowledge even                from the device.
when the forward control channel is not active. To prevent
acknowledge generation when the forward control channel
is not active, set the I2CLOCACK bit low.
                        START                                                                CLOCK PULSE FOR
                     CONDITION                                                                 ACKNOWLEDGE
                                         1                   2                             8                  9
                SCL
                SDA
                 BY
        TRANSMITTER
                SDA
                 BY
           RECEIVER
                          S
Figure 30. Acknowledge
            SDA      X         X         0           1           X          X          X            R/W      ACK
                    MSB                                                                             LSB
            SCL
Figure 31. Slave Address
www.maximintegrated.com                                                                                      Maxim Integrated │ 37


MAX9276A/MAX9280A                                                                                3.12Gbps GMSL Deserializers
                                                                            for Coax or STP Input and Parallel Output
Format for Writing                                                              the device takes no further action beyond storing the
Writes to the deserializers comprise the transmission of                        register address (Figure 32). Any bytes received after the
the slave address with the R/W bit set to zero, followed                        register address are data bytes. The first data byte goes
by at least one byte of information. The first byte of infor-                   into the register selected by the register address, and
mation is the register address or command byte. The                             subsequent data bytes go into subsequent registers
register address determines which register of the device                        (Figure 33). If multiple data bytes are transmitted before
is to be written by the next byte, if received. If a STOP (P)                   a STOP condition, these bytes are stored in subsequent
condition is detected after the register address is received,                   registers because the register addresses autoincrements.
                                         0 = WRITE
                       ADDRESS = 0x80                           REGISTER ADDRESS = 0x00                      REGISTER 0x00 WRITE DATA
       S    1    0    0    0   0    0    0    0     A    0     0    0   0    0    0    0    0   A     D7    D6  D5   D4    D3  D2   D1   D0    A  P
          S = START BIT
          P = STOP BIT
          A = ACK
          D_ = DATA BIT
Figure 32. Format for I2C Write
                                                       0 = WRITE
                                  ADDRESS = 0x80                                    REGISTER ADDRESS = 0x00
             S      1     0    0      0    0     0    0     0      A      0    0      0     0    0     0      0    0     A
                                                                                                                                    S = START BIT
                                                                                                                                    P = STOP BIT
                             REGISTER 0x00 WRITE DATA                              REGISTER 0x01 WRITE DATA                         A = ACK
                                                                                                                                    N = NACK
                                                                                                                                    D_ = DATA BIT
                   D7    D6    D5    D4    D3    D2   D1    D0     A      D7   D6     D5   D4    D3   D2     D1   D0     N     P
Figure 33. Format for Write to Multiple Registers
www.maximintegrated.com                                                                                                           Maxim Integrated │ 38


MAX9276A/MAX9280A                                                                      3.12Gbps GMSL Deserializers
                                                                   for Coax or STP Input and Parallel Output
Format for Reading                                                      remote-side I2C setup and hold times should be adjusted
The deserializers are read using the internally stored                  by setting the I2CSLVSH register settings on both sides.
register address as an address pointer, the same way                    I2C Address Translation
the stored register address is used as an address pointer
                                                                        The deserializers support I2C address translation for up to
for a write. The pointer autoincrements after each data
                                                                        two device addresses. Use address translation to assign
byte is read using the same rules as for a write. Thus, a
                                                                        unique device addresses to peripherals with limited
read is initiated by first configuring the register address
                                                                        I2C addresses. Source addresses (address to translate
by performing a write (Figure 34). The master can now
                                                                        from) are stored in registers 0x18 and 0x1A. Destination
read consecutive bytes from the device, with the first data
                                                                        addresses (address to translate to) are stored in registers
byte being read from the register address pointed by the
                                                                        0x19 and 0x1B.
previously written register address. Once the master
sends a NACK, the device stops sending valid data.                      In a multilink situation where there are multiple
                                                                        deserializers and/or peripheral devices connected to these
I2C Communication with Remote-Side Devices                              serializers, the deserializers support broadcast commands
The deserializers support I2C communication with a                      to control these multiple devices. Select an unused device
peripheral on the remote side of the communication link                 address to use as a broadcast device address. Program
using SCL clock stretching. While multiple masters can                  all the remote-side serializer devices to translate the
reside on either side of the communication link, arbitration            broadcast device address (source address stored in
is not provided. The connected masters need to support                  registers 0x0F, 0x11) to the peripherals’ address
SCL clock stretching. The remote-side I2C bit-rate range                (destination address stored in registers 0x10, 0x12). Any
must be set according to the local-side I2C bit rate.                   commands sent to the broadcast address (selected unused
Supported remote-side bit rates can be found in Table 6.                address) will be sent to all deserializers and/or peripheral
Set the I2CMSTBT (register 0x1C) to set the remote I2C                  devices connected to the deserializers whose addresses
bit rate. If using a bit rate different from 400kbps, local and         match the translated broadcast address.
                                                    0 = WRITE
                                 ADDRESS = 0x80                                REGISTER ADDRESS = 0x00
             S      1    0    0     0     0     0 0      0    A       0    0     0    0      0     0   0     0    A
                                                                                                                           S = START BIT
                                                    1 = READ                                                               P = STOP BIT
                                 ADDRESS = 0x81                                REGISTER 0x00 READ DATA                     A = ACK
      REPEATED START                                                                                                       N = NACK
                                                                                                                           D_ = DATA BIT
             S      1    0    0     0     0     0 0      1    A      D7    D6   D5    D4     D3    D2  D1    D0   N      P
Figure 34. Format for I2C Read
Table 6. I2C Bit-Rate Ranges
               LOCAL BIT RATE                          REMOTE BIT-RATE RANGE                              I2CMSTBT SETTING
                   f > 50kbps                                  Up to 1Mbps                                        ANY
              20kbps > f > 50kbps                             Up to 400kbps                                     Up to 110
                   f < 20kbps                                 Up to 10kbps                                        000
www.maximintegrated.com                                                                                              Maxim Integrated │ 39


MAX9276A/MAX9280A                                                               3.12Gbps GMSL Deserializers
                                                              for Coax or STP Input and Parallel Output
GPO/GPI Control                                                  Line Equalizer
GPO on the serializer follows GPI transitions on the             The deserializer includes an adjustable line
deserializer. This GPO/GPI function can be used to               equalizer to further compensate cable attenuation at high
transmit signals such as a frame sync in a surround-view         frequencies. The cable equalizer has 11 selectable levels of
camera system. The GPI to GPO delay is 0.35ms max.               compensation from 2.1dB to 13dB (Table 7). To select
Keep time between GPI transitions to a minimum 0.35ms.           other equalization levels, set the corresponding register
This includes transitions from the other deserializer in coax    bits in the deserializer (0x05 D[3:0]). Use equalization
splitter mode. Bit D4 of register 0x06 in the deserializer       in the deserializer, together with preemphasis in the
stores the GPI input state. GPO is low after power-up. The       serializer, to create the most reliable link for a given cable.
µC can set GPO by writing to the SETGPO register bit.
Do not send a logic-low value on the deserializer RX/SDA         Spread Spectrum
input (UART mode) longer than 100µs in either base or            To reduce the EMI generated by the transitions on the
bypass mode to ensure proper GPO/GPI functionality. GPI/         serial link, the deserializer output is programmable
GPO commands will override and corrupt an I2C/UART               for spread spectrum. If the serializer, paired with the
command in progress.                                             MAX9276A/MAX9280A, has programmable spread
                                                                 spectrum, do not enable spread for both at the same time
Table 7. Cable Equalizer Boost Levels                            or their interaction will cancel benefits. The deserializer
    BOOST SETTING                                                will track the serializer spread and pass the spread to the
                             TYPICAL BOOST GAIN (dB)             deserializer output. The programmable spread-spectrum
       (0x05 D[3:0])
           0000                           2.1
                                                                 amplitudes are ±2%,and ±4% (Table 8).
           0001                           2.8                    The deserializer includes a sawtooth divider to
           0010                           3.4                    control the spread modulation rate. Autodetection of the
                                                                 PCLKOUT operation range guarantees a spread-spectrum
           0011                           4.2
                                                                 modulation frequency within 20kHz to 40kHz. Additionally,
           0100                           5.2
                                                                 manual configuration of the sawtooth divider (SDIV: 0x03,
           0101                           6.2                    D[5:0]) allows the user to set a modulation frequency
           0110                            7                     according to the PCLKOUT frequency. When ranges are
           0111                           8.2                    manually selected, program the SDIV value for a fixed
           1000                           9.4                    modulation frequency around 20kHz.
                                         10.7                    Manual Programming of the Spread-Spectrum
           1001
                                   Power-up default              Divider
           1010                          11.7                    The modulation rate relates to the PCLKOUT frequency
           1011                           13                     as follows:
                                                                                                  f
Table 8. Output Spread                                                             fM= (1 + DRS) PCLKOUT
                                                                                                 MOD × SDIV
       SS                       SPREAD (%)                       where:
       00           No spread spectrum. Power-up default.
                                                                 fM = Modulation frequency
       01                   ±2% spread spectrum.
                                                                 DRS = DRS value (0 or 1)
       10                    No spread spectrum
        11                  ±4% spread spectrum                  fPCLKOUT = PCLKOUT frequency
                                                                 MOD = Modulation coefficient given in Table 9
Table 9. Modulation Coefficients and                             SDIV = 5-bit SDIV setting, manually programmed by the µC
Maximum SDIV Settings                                            To program the SDIV setting, first look up the modulation
      SPREAD-           MODULATION                               coefficient according to the desired bus-width and spread-
                                              SDIV UPPER         spectrum settings. Solve the above equation for SDIV
     SPECTRUM           COEFFICIENT
                                           LIMIT (DECIMAL)       using the desired pixel clock and modulation frequencies.
    SETTING (%)        MOD (DECIMAL)
                                                                 If the calculated SDIV value is larger than the maximum
           4                  208                 15
                                                                 allowed SDIV value in Table 9, set SDIV to the maximum
           2                  208                 30
                                                                 value.
www.maximintegrated.com                                                                                    Maxim Integrated │ 40


MAX9276A/MAX9280A                                                                       3.12Gbps GMSL Deserializers
                                                                    for Coax or STP Input and Parallel Output
                                          GMSL                                              MAX9276A
                                      SERIALIZER                                            MAX9280A
                                               OUT+                                       IN+
                                                OUT-                                      IN-
                                                                 OPTIONAL
                                                             COMPONENTS
                                                           FOR INCREASED
                                                           POWER-SUPPLY                     MAX9276A
                                                                REJECTION
                                                                                            MAX9280A
                                                                                          IN+
                                                                                          IN-
Figure 35. 2:1 Coax Splitter Connection Diagram
                                                                          HS/DE. Set HVTRMODE = 0 (D4 of register 0x15) to
                                                                          disable full periodic tracking. HS/VS/DE tracking can be
        GMSL                                                              turned on in 24-bit and 32-bit modes to track and correct
      SERIALIZER                                MAX9276A
                                                MAX9280A                  against bit errors in HS/VS/DE link bits.
              OUT+                            IN+                         Serial Input
                                                                          The device can receive serial data from two kinds of
               OUT-                           IN-
                          AVDD                                            cable: 100Ω twisted pair and 50Ω coax. (Contact the fac-
                                                                          tory for devices compatible with 75Ω cables).
                                         OPTIONAL COMPONENTS FOR
                               50Ω       INCREASED POWER-SUPPLY           Coax Splitter Mode
                                         REJECTION                        In coax mode, OUT+ and OUT- of the serializer are active.
                                                                          This enables the use as a 1:2 splitter (Figure 35). In coax
Figure 36. Coax Connection Diagram                                        mode, connect OUT+ to IN+ of the deserializer. Connect
                                                                          OUT- to IN- of the second deserializer. Control-channel
                                                                          data is broadcast from the serializer to both deserializers
Table 10. Configuration Input Map                                         and their attached peripherals. Assign a unique address
  CX/TP                          FUNCTION                                 to send control data to one deserializer. Leave all unused
   High    Coax+ input. 7-bit device address is XXXXXX0 (bin).            IN_ pins unconnected, or connect them to ground through
   Mid     Coax- input. 7-bit device address is XXXXXX1 (bin).            50Ω and a capacitor for increased power-supply rejection.
                                                                          If OUT- is not used, connect OUT- to VDD through a 50Ω
           Twisted-pair input. 7-bit device address is
   Low                                                                    resistor (Figure 36). When there are µCs at the serializer,
           XXXXXX0 (bin).
                                                                          and at each deserializer, only one µC can communicate
                                                                          at a time. Disable forward and reverse channel links
                                                                          according to the communicating deserializer connection
HS/VS/DE Tracking
                                                                          to prevent contention in I2C to I2C mode. Use ENREVP
The deserializer has tracking to filter out HS/VS/DE bit or               or ENREVN register bits to disable/enable the control-
packet errors. HS/VS/DE tracking is on by default when                    channel link. In UART mode, the serializer provides
the device is in high-bandwidth mode (BWS = open),                        arbitration of the control-channel link.
and off by default when in 24-bit or 32-bit mode (BWS =
low or high). Set/clear HVTREN (D6 of register 0x15) to                   Cable-Type Configuration Input
enable/disable HS/VS tracking. Set/clear DETREN (D5 of                    CX/TP determine the power-up state of the serial input.
register 0x15) to enable/disable DE tracking. By default,                 In coax mode, CX/TP also determine which coax input is
the device uses a partial and full periodic tracking of                   active, along with the default device address (Table 10).
www.maximintegrated.com                                                                                           Maxim Integrated │ 41


MAX9276A/MAX9280A                                                            3.12Gbps GMSL Deserializers
                                                           for Coax or STP Input and Parallel Output
Color Lookup Tables                                            use 0x00 for LUTADDR and 0x00 as the number of bytes
The deserializer includes three color lookup tables (LUT)      field in UART packet, when reading a 256-byte data block.
to support automatic translation of RGB pixel values.          LUT Color Translation
This feature can be used for color gamma correction,
                                                               After power-up or going out of sleep or power-down
brightness/contrast or for other purposes. There are three
                                                               modes, LUT translation is disabled and LUT contents
lookup tables, each 8 bits wide and 256 entries deep,
                                                               are unknown. After program and verify operations
enabling a 1-to-1 translation of 8-bit input values to any
                                                               are finished, in order to enable LUT translations, set
8-bit output value for each color (24 bits total).
                                                               LUTPROG bit to 0 and set the respective LUT enable bits
Programming and Verifying LUT Data                             (RED_LUT_EN, GRN_LUT_EN, BLU_LUT_EN) to 1 to
The µC must set the LUTPROG register bit to 1 before           enable the desired LUT translation function. Only the
programming and verifying the tables. To program a LUT,        selected colors are translated by the LUT (the other
the µC generates a write packet with register address          colors are not touched). The µC does not need to fill in
set to the assigned register address for respective LUT        all three color lookup tables if all 3 color translations are
(0x7D, 0x7E, or 0x7F). The deserializer writes data in         not needed.
the packet to the respective LUT starting from the LUT         After a pixel is deserialized decoded and decrypted (if
address location set in LUTADDR register. Successive           necessary) it is segmented into its color components Red,
bytes in the data packet are written to the next LUT           Green and Blue according to Table 11 and Figure 37. If
address location, however each new data packet write           LUT translation is enabled, each 8-bit pre-translation color
starts from the address location stored in the LUTADDR         value is used as address to the respective LUT table to
register. Use 0x00 for LUTADDR and 0x00 as the number          look up the corresponding (translated) 8-bit color value.
of bytes field in UART packet, when writing a 256 byte
                                                               LUT Bit Width
data-block, because 8-bit wide number of bytes field
cannot normally represent 9-bit wide “256” value. There        In 32-bit mode and high-bandwidth mode, 24 bits are
is no number of bytes field in I2C-to-I2C modes.               available for color data (8 bits per color) and each LUT
                                                               is used for 8-bit to 8-bit color translation. In 24-bit mode,
To read back the contents of an LUT, the µC
                                                               the deserializer can receive only up to 18-bit color (6 bits
generates a read packet with register address set to the
                                                               per color). The LUT tables can translate from 6-bit to
assigned register address for respective LUT (0x7D, 0x7E,
                                                               6-bit, using the first 64 locations (0x00 to 0x3F). Program
or 0x7F). The deserializer outputs read data from the
                                                               the MSB 2 bits of each LUT value to 00. Alternatively,
respective LUT starting from the LUT address location set
                                                               program full 8-bit values to each LUT for 6-bit to 8-bit color
in the LUT_ADDR register. Similar to the write operation,
                                                               translation.
Table 11. Pixel Data Format
    DOUT          DOUT          DOUT          DOUT        DOUT           DOUT           DOUT          DOUT           DOUT
     [5:0]        [11:6]       [17:12]           18         19            20           [22:21]       [24:23]        [26:25]
    R[5:0]        G[5:0]        B[5:0]          HS         VS             DE            R[7:6]        G[7:6]         B[7:6]
www.maximintegrated.com                                                                                  Maxim Integrated │ 42


MAX9276A/MAX9280A                                                                                                      3.12Gbps GMSL Deserializers
                                                                                            for Coax or STP Input and Parallel Output
   32-BIT OR HIGH-    R7     R6                            32-BIT OR HIGH-    G7    G6                                      32-BIT OR HIGH-    B7     B6
   BANDWIDTH MODE                                          BANDWIDTH MODE                                                   BANDWIDTH MODE
   24-BIT MODE     0     0                                 24-BIT MODE     0     0                                          24-BIT MODE     0     0
                                 R5  R4    R3   R2 R1  R0                               G5  G4     G3    G2    G1  G0                                     B5  B4      B3   B2 B1  B0
                 MSB                                      LSB           MSB                                           LSB                MSB                                         LSB
                                                        REDLUTEN                                                   GRNLUTEN                                                        BLULUTEN
                                ADDR    RED LUT     EN                                 ADDR    GREEN LUT        EN                                       ADDR     BLUE LUT     EN
                                       DATA                                                    DATA                                                              DATA
                 MSB                                        LSB         MSB                                             LSB              MSB                                           LSB
         OUTPUT DOUT DOUT DOUT DOUT DOUT DOUT DOUT DOUT                    DOUT DOUT DOUT DOUT DOUT DOUT DOUT DOUT                          DOUT DOUT DOUT DOUT DOUT DOUT DOUT DOUT
              PIN    22    21     5  4      3   2  1   0                     24    23   11  10      9     8    7   6                          26    25    17  16     15    14 13  12
         OUTPUT
          SIGNAL     R7    R6    R5  R4    R3   R2 R1  R0                    G7   G6    G5  G4     G3    G2    G1  G0                         B7    B6    B5  B4     B3    B2 B1  B0
Figure 37. LUT Dataflow
Recommended LUT Program Procedure                                                                   4)      Repeat steps 2 and 3 for the green LUT, using 0x7E
1)     Write LUTPROG = 1 to register 0x7C. Keep                                                             as the register address
       BLULUTEN = 0, GRNLUTEN = 0, REDLUTEN = 0                                                     5)      Repeat steps 2 and 3 for the blue LUT, using 0x7F as
       (write 0x08 to register 0x7C).                                                                       the register address
2)     Write contents of red LUT with a single write packet.                                        6a) To finish the program and verify routine, without
       For 24-bit RGB, use 0x7D as register address and                                                     enabling the LUT color translation, write LUTPROG =
       0x00 as number of bytes (UART only) and write 256                                                    0 (write 0x00 to register 0x7C).
       bytes. For 18-bit RGB, use 0x7D as register address                                          6b) To finish the program and verify routine, and start LUT
       and 0x40 as number of bytes (UART only) and write 64                                                 color translation, write LUTPROG = 0, BLULUTEN =
       bytes. (Optional: Multiple write packets can be used if                                              1, GRNLUTEN = 1, REDLUTEN = 1 (Write 0x07 to
       LUTADDR is set before each LUT write packet.)                                                        register 0x7C).
3)     Read contents of red LUT and verify that they are
       correct. Use the same register address and number
       of bytes used in the previous step.
www.maximintegrated.com                                                                                                                                           Maxim Integrated │ 43


MAX9276A/MAX9280A                                                               3.12Gbps GMSL Deserializers
                                                             for Coax or STP Input and Parallel Output
Table 12. Reverse Control-Channel Modes
                                                                                                                  MAX UART/
     HIGHIMM BIT OR         REVFAST
                                                     REVERSE CONTROL-CHANNEL MODE                                I2C BIT RATE
   SD/HIM PIN SETTING           BIT
                                                                                                                      (kbps)
                                                       Legacy reverse control-channel mode
         LOW (1)                 X                                                                                     1000
                                                        (compatible with all GMSL devices)
                                 0                             High-immunity mode                                       500
         HIGH (1)
                                 1                           Fast high-immunity mode                                   1000
X = Don’t care.
Table 13. Fast High-Immunity Mode                                Sleep Mode
                                                                 The deserializers have sleep mode to reduce power
Requirements                                                     consumption. The devices enter or exit sleep mode by a
    BWS SETTING
                       ALLOWED PCLKOUT FREQUENCY                 command from a remote µC using the control channel.
                                      (MHz)                      Set the SLEEP bit to 1 to initiate sleep mode. Entering
         Low                           > 40                      sleep mode resets the HDCP registers, but not the
         High                          > 30                      configuration registers. The deserializer sleeps after serial
        Open                           > 80                      link inactivity or 8ms (whichever arrives first) after setting
                                                                 its SLEEP = 1. See the Link Startup Procedure section
Fast high-immunity mode requires DRS = 0.
                                                                 for details on waking up the device for different µC and
High-Immunity Reverse Control-Channel Mode                       starting conditions.
The deserializer contains a high-immunity reverse control-       To wake up from the local side, send an arbitrary control-
channel mode, which has increased robustness at half the         channel command to deserializer, wait for 5ms for the
bit rate over the standard GMSL reverse control-channel          chip to power up and then write 0 to SLEEP register bit
link (Table 12). Set HIM on the serializer and on the            to make the wake-up permanent. To wake up from the
deserializer to use high-immunity mode at power-up. Set          remote side, enable serialization. The deserializer detects
the HIGHIMM bit high in both the serializer and deserializer     the activity on the serial link and then when it locks, auto-
to enable high-immunity mode at any time after power-            matically sets its SLEEP register bit to 0.
up. Set the HIGHIMM bit low in both the serializer and           Power-Down Mode
deserializer to use the legacy reverse control-channel
mode. The deserializer reverse channel mode is not avail-        The deserializers have a power-down mode which
able for 500µs/1.92ms after the reverse control-channel          further reduces power consumption compared to sleep
mode is changed through the serializer/deserializer’s            mode. Set PWDN low to enter power-down mode. In
HIGHIMM bit setting, respectively. The user must set HIM         power-down, the parallel outputs remain high impedance.
or the HIGHIMM bits to the same value for proper reverse         Entering power-down resets the device’s registers. Upon
control-channel communication.                                   exiting power-down, the state of external pins ADD[2:0],
                                                                 CX/TP, I2CSEL, SD/HIM, and BWS are latched.
In high-immunity mode, Set HPFTUNE = 00 in the
equalizer, if the serial bit rate = [PCLKOUT x 30 (BWS           Configuration Link
= low or open) or 40 (BWS = high)] is larger than 1Gbps          The control channel can operate in a low-speed
when BWS is low or high. When BWS = open, set                    mode called configuration link in the absence of a
HPFTUNE = 00 when the serial bit rate is larger than             clock input. This allows a microprocessor to program
2GBps. In addition, use 47nF AC-coupling capacitors.             configuration registers before starting the video link.An internal
Note that legacy reverse control-channel mode may not            oscillator provides the clock for the configuration link. Set
function when using 47nF AC-coupling capacitors.                 CLINKEN = 1 on the serializer to enable configuration link.
By default, high-immunity mode uses a 500kbps bit rate.          Configuration link is active until the video link is enabled.
Set REVFAST =1 (D7 in register 0x1A in the serializer and        The video link overrides the configuration link and attempts
register 0x11 in the deserializer) in both devices to use a      to lock when SEREN = 1.
1Mbps bit rate. Certain limitations apply when using the
fast high-immunity mode (Table 13).
www.maximintegrated.com                                                                                     Maxim Integrated │ 44


MAX9276A/MAX9280A                                                                    3.12Gbps GMSL Deserializers
                                                                  for Coax or STP Input and Parallel Output
Link Startup Procedure                                               video link or the configuration link is established. If the
Table 14 lists the startup procedure for display applications.       deserializer powers up after the serializer, the control
Table 15 lists the startup procedure for image-sensing               channel becomes unavailable for 2ms after power-up.
applications. The control channel is available after the
Table 14. Startup Procedure for Video-Display Applications
                                                                 SERIALIZER
 NO.                   µC                                                                                   DESERIALIZER
                                          (AUTOSTART ENABLED)            (AUTOSTART DISABLED)
                                        Sets all configuration          Sets all configuration       Sets all configuration
                                        inputs. If any configuration    inputs. If any configuration inputs. If any configuration
                                        inputs are available on one     inputs are available on one  inputs are available on one
  —     µC connected to serializer
                                        end of the link but not the     end of the link but not the  end of the link but not the
                                        other, always connects that     other, always connects that  other, always connects that
                                        configuration input low.        configuration input low.     configuration input low
                                        Powers up and loads default
                                                                                                     Powers up and loads default
                                        settings. Establishes video     Powers up and loads default
  1     Powers up                                                                                    settings. Locks to video link
                                        link when valid PCLK            settings
                                                                                                     signal if available.
                                        available
        Enables serial link by setting
        SEREN = 1 or configuration
        link by setting SEREN = 0
                                                                        Establishes configuration or Locks to configuration or
  2     and CLINKEN = 1 (if valid                      —
                                                                        video link                   video link signal
        PCLK not available) and gets
        an acknowledge. Waits for
        link to be establish (~3ms)
        Writes configuration bits in
                                                                                                     Configuration changed from
  3     the serializer/deserializer and Configuration changed from default settings
                                                                                                     default settings
        gets an acknowledge.
        If not already enabled,
        sets SEREN = 1, gets an
                                        Establishes video link when valid PCLK available (if not     Locks to video link signal (if
  4     acknowledge and waits for
                                        already enabled)                                             not already locked)
        video link to be established
        (~3ms)
        Begin sending video data to                                                                  Video data received and
  5                                     Video data serialized and sent across serial link
        input                                                                                        deserialized
www.maximintegrated.com                                                                                       Maxim Integrated │ 45


MAX9276A/MAX9280A                                                                                 3.12Gbps GMSL Deserializers
                                                                             for Coax or STP Input and Parallel Output
Table 15. Startup Procedure for Image-Sensing Applications (CDS = High)
                                                                                    SERIALIZER
 NO.                          µC                                                                                                   DESERIALIZER
                                                          (AUTOSTART ENABLED)                 (AUTOSTART DISABLED)
                                                                                                                                Sets all configuration
  —     µC connected to deserializer                      Sets all configuration inputs       Sets all configuration inputs
                                                                                                                                inputs
                                                          Powers up and loads                                                   Powers up and loads
                                                                                              Powers up and loads
                                                          default settings.                                                     default settings.
   1    Powers up                                                                             default settings. Goes to
                                                          Establishes video link when                                           Locks to video link
                                                                                              sleep after 8ms.
                                                          valid PCLK available.                                                 signal if available.
                                                                                                                                Configuration
        Writes deserializer configuration bits
   2                                                                     —                                  —                   changed from default
        and gets an acknowledge
                                                                                                                                settings
        Wakes up the serializer by sending
        dummy packet, and then writing
   3    SLEEP = 0 within 8ms. May not get                                —                    Wakes up                                      —
        an acknowledge (or gets a dummy
        acknowledge) if not locked.
        Writes serializer configuration bits.
   4    May not get an acknowledge (or gets               Configuration changed from default settings                                       —
        a dummy acknowledge) if not locked.
        If not already enabled, sets SEREN =                                                                                    Locks to video link
                                                          Establishes video link when valid PCLK available (if not
   5    1, gets an acknowledge and waits for                                                                                    signal (if not already
                                                          already enabled)
        serial link to be established (~3ms)                                                                                    locked)
                                                                                                                                Video data received
   6    Begin sending video data to input                 Video data serialized and sent across serial link
                                                                                                                                and deserialized
                                                     SLEEP = 1, VIDEO LINK OR CONFIG
                                                        LINK NOT LOCKED AFTER 8ms
                                                                                                                       CONFIG LINK
                                                                                                                                      CONFIG LINK
                                                                                                                        UNLOCKED
                                                     WAKE-UP            POWER-ON        SIGNAL       SERIAL-PORT                       OPERATING
                                        SLEEP
                                                      SIGNAL               IDLE       DETECTED         LOCKING                          PROGRAM
                                                                                                                       CONFIG LINK
                                                                                                                                       REGISTERS
                                                                                                                         LOCKED
                                                                                                                                          0      SLEEP
                     SERIAL LINK ACTIVITY STOPS OR 8ms ELAPSES AFTER                            VIDEO LINK                   VIDEO LINK
                                                                                 PWDN = HIGH,    LOCKED                      UNLOCKED
                                     µC SETS SLEEP = 1                           POWER-ON
                     GPI CHANGES FROM
                       LOW TO HIGH OR                                                                              PRBSEN = 0
      SEND GPI TO       HIGH TO LOW                     PWDN = LOW OR     POWER-DOWN               VIDEO LINK                       VIDEO-LINK
                                          ALL STATES                            OR                 OPERATING                        PRBS TEST
          GMSL                                           POWER-OFF          POWER-OFF                              PRBSEN = 1
       SERIALIZER
                                                                                                       0      SLEEP
Figure 38. State Diagram
www.maximintegrated.com                                                                                                          Maxim Integrated │ 46


MAX9276A/MAX9280A                                                                3.12Gbps GMSL Deserializers
                                                               for Coax or STP Input and Parallel Output
High-Bandwidth Digital Content                                    internally (internal comparison mode) or can be compared
                                                                  in the host µC.
Protection (HDCP)
Note: The explanation of HDCP operation in this data              In addition, the GMSL serializer/deserializer provide
sheet is provided as a guide for general understanding.           response values for the enhanced link verification.
Implementation of HDCP in a product must meet the                 Enhanced link verification is an optional method of link
requirements given in the HDCP System v1.3 Amendment              verification for faster detection of loss-of-synchronization.
for GMSL, which is available from DCP.                            For this option, the GMSL serializer and deserializer
                                                                  generate 8-bit enhanced link-verification response values
HDCP has two main phases of operation: authentication             (PJ and PJ’) every 16 frames. The host must detect three
and the link integrity check. The µC starts authentica-           consecutive PJ/PJ’ mismatches before resampling.
tion by writing to the START_AUTHENTICATION bit in
the GMSL serializer. The GMSL serializer generates a              Encryption Enable
64-bit random number. The host µC first reads the 64-bit          The GMSL link transfers either encrypted or
random number from the GMSL serializer and writes it to the       nonencrypted data. To encrypt data, the host µC sets
deserializer. The µC then reads the GMSL serializer public key    the encryption enable (ENCRYPTION_ENABLE) bit in
selection vector (AKSV) and writes it to the deserializer.        both the GMSL serializer and deserializer. The µC must
The µC then reads the deserializer KSV (BKSV) and writes          set ENCRYPTION_ENABLE in the same VSYNC cycle
it to the GMSL serializer. The µC begins checking BKSV            in both the GMSL serializer and deserializer (no internal
against the revocation list. Using the cipher, the GMSL           VSYNC falling edges between the two writes). The same
serializer and deserializer calculate a 16-bit response           timing applies when clearing ENCRYPTION_ENABLE to
value, R0 and R0’, respectively. The GMSL amendment for           disable encryption.
HDCP reduces the 100ms minimum wait time allowed for
                                                                  Note:      ENCRYPTION_ENABLE               enables/disables
the receiver to generate R0’ (specified in HDCP rev 1.3) to
                                                                  encryption on the GMSL irrespective of the content.
128 pixel clock cycles in the GMSL amendment.
                                                                  To comply with HDCP, the µC must not allow content
There are two response-value comparison modes:                    requiring encryption to cross the GMSL unencrypted.
internal comparison and µC comparison. Set EN_INT_
                                                                  The µC must complete the authentication process before
COMP = 1 to select internal comparison mode. Set EN_
                                                                  enabling encryption. In addition, encryption must be
INT_COMP = 0 to select µC comparison mode. In internal
                                                                  disabled before starting a new authentication session.
comparison mode, the µC reads the deserializer response
R0’ and writes it to the GMSL serializer. The GMSL                Synchronization of Encryption
serializer compares R0’ to its internally generated response      The video vertical sync (VSYNC) synchronizes the start
value R0, and sets R0_RI_MATCHED. In µC comparison                of encryption. Once encryption has started, the GMSL
mode, the µC reads and compares the R0/R0’ values                 generates a new encryption key for each frame and each
from the GMSL serializer/deserializer.                            line, with the internal falling edge of VSYNC and HSYNC.
During response-value generation and comparison, the              Rekeying is transparent to data and does not disrupt the
host µC checks for a valid BKSV (having 20 1s and 20              encryption of video or audio data.
0s is also reported in BKSV_INVALID) and checks BKSV
against the revocation list. If BKSV is not on the list
                                                                  Repeater Support
and the response values match, the host authenticates             The GMSL serializer/deserializer include features to build
the link. If the response values do not match, the µC             an HDCP repeater. An HDCP repeater receives and
resamples the response values (as described in HDCP               decrypts HDCP content and then encrypts and transmits
rev 1.3, Appendix C). If resampling fails, the µC restarts        on one or more downstream links. A repeater can also use
authentication by setting the RESET_HDCP bit in the               decrypted HDCP content (e.g., to display on a screen).
GMSL serializer. If BKSV appears on the revocation list,          To support HDCP repeater-authentication protocol, the
the host cannot transmit data that requires protection. The       deserializer has a REPEATER register bit. This register
host knows when the link is authenticated and decides             bit must be set to 1 by a µC (most likely on the repeater
when to output data requiring protection. The µC performs         module). Both the GMSL serializer and deserializer use
a link integrity check every 128 frames or every 2s ±0.5s.        SHA-1 hash-value calculation over the assembled KSV
The GMSL serializer/deserializer generate response                lists. HDCP GMSL links support a maximum of 15
values every 128 frames. These values are compared                receivers (total number including the ones in repeater
www.maximintegrated.com                                                                                    Maxim Integrated │ 47


MAX9276A/MAX9280A                                                                    3.12Gbps GMSL Deserializers
                                                                 for Coax or STP Input and Parallel Output
modules). If the total number of downstream                           encryption (refer to the HDCP 1.3 Amendment for GMSL
receivers exceeds 14, the µC must set the MAX_DEVS_                   for details). The µC must perform link integrity checks
EXCEEDED register bit when it assembles the KSV list.                 while encryption is enabled (see Table 17). Any event that
                                                                      indicates that the deserializer has lost link synchronization
HDCP Authentication Procedures                                        should retrigger authentication. The µC must first write 1
The GMSL serializer generates a 64-bit random                         to the RESET_HDCP bit in the GMSL serializer before
number exceeding the HDCP requirement. The GMSL                       starting a new authentication attempt.
serializer/deserializer internal one-time programma-
                                                                      HDCP Protocol Summary
ble (OTP) memories contain a unique HDCP keyset
programmed at the factory. The host µC initiates and                  Table 16, Table 17, and Table 18 list the summaries of the
controls the HDCP authentication procedure. The GMSL                  HDCP protocol. These tables serve as an implementation
serializer and deserializer generate HDCP authentication              guide only. Meet the requirements in the GMSL amend-
response values for the verification of authentication. Use           ment for HDCP to be in full compliance.
the following procedures to authenticate the HDCP GMSL
Table 16. Startup, HDCP Authentication, and Normal Operation (Deserializer is Not a
Repeater)—First Part of the HDCP Authentication Protocol
  NO.                             µC                          HDCP GMSL SERIALIZER                HDCP GMSL DESERIALIZER
                                                           Powers up waiting for HDCP         Powers up waiting for HDCP
   1      Initial state after power-up.
                                                           authentication.                    authentication.
          Makes sure that A/V data not requiring
          protection (low-value content) is available at
          the GMSL serializer inputs (such as blue or
          informative screen). Alternatively, uses the
   2      FORCE_VIDEO and FORCE_AUDIO bits of                               —                                   —
          the GMSL serializer to mask A/V data at the
          input of the GMSL serializer. Starts the link by
          writing SEREN = H or link starts automatically
          if AUTOS is low.
                                                           Starts serialization and transmits Locks to incoming data stream and
   3                              —
                                                           low-value content A/V data.        outputs low-value content A/V data.
          Reads the locked bit of the deserializer and
   4                                                                        —                                   —
          makes sure the link is established.
                                                           Combines seed with internally
          Optionally writes a random-number seed to        generated random number. If
   5                                                                                                            —
          the GMSL serializer.                             no seed provided, only internal
                                                           random number is used.
          If HDCP encryption is required, starts           Generates (stores) AN, and
          authentication by writing 1 to the               resets the
   6                                                                                                            —
          START_AUTHENTICATION bit of the GMSL             START_AUTHENTICATION bit
          serializer.                                      to 0.
          Reads AN and AKSV from the GMSL serializer                                          Generates R0’ triggered by the µC’s
   7                                                                        —
          and writes to the deserializer.                                                     write of AKSV.
          Reads the BKSV and REPEATER bit from and         Generates R0, triggered by the
   8                                                                                                            —
          deserializer writes to the GMSL serializer.      µC’s write of BKSV.
www.maximintegrated.com                                                                                       Maxim Integrated │ 48


MAX9276A/MAX9280A                                                                 3.12Gbps GMSL Deserializers
                                                               for Coax or STP Input and Parallel Output
Table 16. Startup, HDCP Authentication, and Normal Operation (Deserializer is Not a
Repeater)—First Part of the HDCP Authentication Protocol (continued)
  NO.                             µC                         HDCP GMSL SERIALIZER          HDCP GMSL DESERIALIZER
        Reads the INVALID_BKSV bit of the GMSL
        serializer and continues with authentication
   9    if it is 0. Authentication can be restarted if it                —                               —
        fails (set RESET_HDCP = 1 before restarting
        authentication).
        Reads R0’ from the deserializer and reads
        R0 from the GMSL serializer. If they match,
        continues with authentication; otherwise,
        retries up to two more times (optionally, GMSL
  10                                                                     —                               —
        serializer comparison can be used to detect if
        R0/R0’ match). Authentication can be restarted
        if it fails (set RESET_HDCP = 1 before
        restarting authentication).
        Waits for the VSYNC falling edge (internal to
        the GMSL serializer) and then sets the
        ENCRYPTION_ENABLE bit to 1 in the                 Encryption enabled after the  Decryption enabled after the next
   11
        deserializer and GMSL serializer (if the FC is    next VSYNC falling edge.      VSYNC falling edge.
        not able to monitor VSYNC, it can utilize the
        VSYNC_DET bit in the GMSL serializer).
        Checks that BKSV is not in the Key
        Revocation list and continues if it is not.
  12    Authentication can be restarted if it fails.                     —                               —
        Note: Revocation list check can start after
        BKSV is read in step 8.
        Starts transmission of A/V content that needs     Performs HDCP encryption on   Performs HDCP decryption on high-
  13
        protection.                                       high-value content A/V data.  value content A/V data.
www.maximintegrated.com                                                                                 Maxim Integrated │ 49


MAX9276A/MAX9280A                                                                 3.12Gbps GMSL Deserializers
                                                                for Coax or STP Input and Parallel Output
Table 17. Link Integrity Check (Normal)—Performed Every 128 Frames After Encryption
is Enabled
  NO.                           µC                           HDCP GMSL SERIALIZER            HDCP GMSL DESERIALIZER
                                                          Generates Ri and updates the
                                                                                          Generates Ri’ and updates the RI’
   1                             —                        RI register every 128 VSYNC
                                                                                          register every 128 VSYNC cycles.
                                                          cycles.
                                                          Continues to encrypt and        Continues to receive, decrypt, and
   2                             —
                                                          transmit A/V data.              output A/V data.
        Every 128 video frames (VSYNC cycles) or
   3                                                                      —                                 —
        every 2s.
   4    Reads RI from the GMSL serializer.                                —                                 —
   5    Reads RI’ from the deserializer.                                  —                                 —
        Reads RI again from the GMSL serializer and
        makes sure it is stable (matches the previous
   6                                                                      —                                 —
        RI that it has read from the GMSL serializer). If
        RI is not stable, go back to step 5.
        If RI matches RI’, the link integrity check is
   7                                                                      —                                 —
        successful; go back to step 3.
        If RI does not match RI’, the link integrity
        check fails. After the detection of failure of
        link integrity check, the FC makes sure that
        A/V data not requiring protection (low-value
        content) is available at the GMSL serializer
   8                                                                      —                                 —
        inputs (such as blue or informative screen).
        Alternatively, the FORCE_VIDEO and
        FORCE_AUDIO bits of the GMSL serializer
        can be used to mask A/V data input of the
        GMSL serializer.
                                                          Disables encryption and
        Writes 0 to the ENCRYPTION_ENABLE bit of                                          Disables decryption and outputs low-
   9                                                      transmits low-value content A/V
        the GMSL serializer and deserializer.                                             value content A/V data.
                                                          data.
        Restarts authentication by writing 1 to the
        RESET_HDCP bit followed by writing 1 to the
  10                                                                      —                                 —
        START_AUTHENTICATION bit in the GMSL
        serializer.
www.maximintegrated.com                                                                                    Maxim Integrated │ 50


MAX9276A/MAX9280A                                                               3.12Gbps GMSL Deserializers
                                                              for Coax or STP Input and Parallel Output
Table 18. Optional Enhanced Link Integrity Check—Performed Every 16 Frames After
Encryption is Enabled
  NO.                           µC                         HDCP GMSL SERIALIZER            HDCP GMSL DESERIALIZER
                                                        Generates PJ and updates the
                                                                                        Generates PJ’ and updates the PJ’
   1                            —                       PJ register every 16 VSYNC
                                                                                        register every 16 VSYNC cycles.
                                                        cycles.
                                                        Continues to encrypt and        Continues to receive, decrypt, and
   2                            —
                                                        transmit A/V data.              output A/V data.
        Every 16 video frames, reads PJ from the
   3                                                                   —                                  —
        GMSL serializer and PJ’ from the deserializer.
        If PJ matches PJ’, the enhanced link integrity
   4                                                                   —                                  —
        check is successful; go back to step 3.
        If there is a mismatch, retry up to two more
        times from step 3. Enhanced link integrity
        check fails after 3 mismatches. After the
        detection of failure of enhanced link integrity
        check, the µC makes sure that A/V data not
   5    requiring protection (low-value content) is                    —                                  —
        available at the GMSL serializer inputs (such
        as blue or informative screen). Alternatively,
        the FORCE_VIDEO and FORCE_AUDIO bits
        of the GMSL serializer can be used to mask
        A/V data input of the GMSL serializer.
                                                        Disables encryption and
        Writes 0 to the ENCRYPTION_ENABLE bit of                                        Disables decryption and outputs low-
   6                                                    transmits low-value content A/V
        the GMSL serializer and deserializer.                                           value content A/V data.
                                                        data.
        Restarts authentication by writing 1 to the
        RESET_HDCP bit followed by writing 1 to the
   7                                                                   —                                  —
        START_AUTHENTICATION bit in the GMSL
        serializer.
www.maximintegrated.com                                                                                  Maxim Integrated │ 51


MAX9276A/MAX9280A                                                                           3.12Gbps GMSL Deserializers
                                                                         for Coax or STP Input and Parallel Output
Example Repeater Network—Two µCs
The example shown in Figure 39 has one repeater and two µCs. Table 19 summarizes the authentication operation.
                               BD-DRIVE                 REPEATER                                                DISPLAY 1
                                    TX_B1              RX_R1                                   TX_R1            RX_D1
                                                                            VIDEO
                            µC_B                                          ROUTING
                                                                                                                DISPLAY 2
                            MEMORY
                            WITH SRM                   RX_R2                µC_R               TX_R2            RX_D2
                                       VIDEO CONNECTION
                                       CONTROL CONNECTION 1 (µC_B IN BD-DRIVE IS MASTER)
                                       CONTROL CONNECTION 2 (µC_R IN REPEATER IS MASTER)
Figure 39. Example Network with One Repeater and Two µCs (Tx = GMSL Serializer’s, Rx = Deserializer’s)
Table 19. HDCP Authentication and Normal Operation (One Repeater, Two µCs)—First
and Second Parts of the HDCP Authentication Protocol
                                                                                                HDCP GMSL                    HDCP GMSL
                                                                                                SERIALIZER                 DESERIALIZER
                                                                                              (TX_B1, TX_R1,               (RX_R1, RX_D1,
  NO.                     µC_B                                    µC_R                            TX_R2)                       RX_D2)
                                                                                              TX_B1 CDS = 0                RX_R1 CDS = 1
                                                                                              TX_R1 CDS = 0                RX_D1 CDS = 0
                                                                                              TX_R2 CDS = 0                RX_D2 CDS = 0
                                                                                         All: Power-up waiting for    All: Power-up waiting for
    1     Initial state after power-up.           Initial state after power-up.
                                                                                         HDCP authentication.         HDCP authentication.
                                                  Writes REPEATER = 1 in
                                                  RX_R1. Retries until proper
                                                  acknowledge frame received.
                                                  Note: This step must be
                                                  completed before the first part
                                                  of authentication is started
                                                  between TX_B1 and RX_R1 by
    2                       —                                                                        —                            —
                                                  the µC_B (step 7). For example,
                                                  to satisfy this requirement,
                                                  RX_R1 can be held at power-
                                                  down until µC_R is ready to
                                                  write the REPEATER bit, or
                                                  µC_B can poll µC_R before
                                                  starting authentication.
www.maximintegrated.com                                                                                                    Maxim Integrated │ 52


MAX9276A/MAX9280A                                                         3.12Gbps GMSL Deserializers
                                                              for Coax or STP Input and Parallel Output
Table 19. HDCP Authentication and Normal Operation (One Repeater, Two µCs)—First
and Second Parts of the HDCP Authentication Protocol (continued)
                                                                             HDCP GMSL            HDCP GMSL
                                                                             SERIALIZER          DESERIALIZER
                                                                           (TX_B1, TX_R1,       (RX_R1, RX_D1,
  NO.                   µC_B                            µC_R                    TX_R2)              RX_D2)
                                                                           TX_B1 CDS = 0         RX_R1 CDS = 1
                                                                           TX_R1 CDS = 0         RX_D1 CDS = 0
                                                                           TX_R2 CDS = 0         RX_D2 CDS = 0
        Makes sure that A/V data
        not requiring protection (low-
        value content) is available at
        the TX_B1 inputs (such as
        blue or informative screen).
                                                                       TX_B1: Starts        RX_R1: Locks to
        Alternatively, the FORCE_
                                                                       serialization and    incoming data stream
   3    VIDEO and FORCE_AUDIO                            —
                                                                       transmits low-value  and outputs low-value
        bits of TX_B1 can be used to
                                                                       content A/V data.    content A/V data.
        mask A/V data input of TX_B1.
        Starts the link between TX_B1
        and RX_R1 by writing SEREN
        = H to TX_B1, or link starts
        automatically if AUTOS is low.
                                         Starts all downstream links
                                                                       TX_R1, TX_R2: Starts RX_D1, RX_D2: Locks
                                         by writing SEREN = H to
                                                                       serialization and    to incoming data stream
   4                      —              TX_R1, TX_R2, or links start
                                                                       transmits low-value  and outputs low-value
                                         automatically if AUTOS of
                                                                       content A/V data.    content A/V data.
                                         transmitters are low.
                                         Reads the locked bit of RX_D1
                                         and makes sure the link
        Reads the locked bit of RX_R1
                                         between TX_R1 and RX_D1 is
        and makes sure the link
   5                                     established. Reads the locked             —                   —
        between TX_B1 and RX_R1 is
                                         bit of RX_D2 and makes sure
        established.
                                         the link between TX_R2 and
                                         RX_D2 is established.
                                         Writes 1 to the
                                         GPIO_0_FUNCTION and
                                         GPIO_1_FUNCTION bits
        Optionally, writes a random      in RX_R1 to change GPIO
   6                                                                               —                   —
        number seed to TX_B1.            functionality used for HDCP
                                         purpose. Optionally, writes a
                                         random-number seed to TX_R1
                                         and TX_R2.
        Starts and completes the                                       TX_B1: According
                                                                                            RX_R1: According to
        first part of the authentication                               to commands from
   7                                                     —                                  commands from µC_B,
        protocol between TX_B1, RX_R1                                  µC_B, generates AN,
                                                                                            computes R0’.
        (see steps 6–10 in Table 16).                                  computes R0.
www.maximintegrated.com                                                                         Maxim Integrated │ 53


MAX9276A/MAX9280A                                                                3.12Gbps GMSL Deserializers
                                                              for Coax or STP Input and Parallel Output
Table 19. HDCP Authentication and Normal Operation (One Repeater, Two µCs)—First
and Second Parts of the HDCP Authentication Protocol (continued)
                                                                                    HDCP GMSL             HDCP GMSL
                                                                                    SERIALIZER          DESERIALIZER
                                                                                  (TX_B1, TX_R1,        (RX_R1, RX_D1,
  NO.                 µC_B                             µC_R                           TX_R2)                RX_D2)
                                                                                  TX_B1 CDS = 0         RX_R1 CDS = 1
                                                                                  TX_R1 CDS = 0         RX_D1 CDS = 0
                                                                                  TX_R2 CDS = 0         RX_D2 CDS = 0
                                         When GPIO_1 = 1 is detected,
                                         starts and completes the first part TX_R1, TX_R2:         RX_D1, RX_D2:
                                         of the authentication protocol      According to commands According to commands
   8                    —
                                         between the (TX_R1, RX_D1)          from µC_R, generates  from µC_R, computes
                                         and (TX_R2, RX_D2) links (see       AN, computes R0.      R0’.
                                         steps 6–10 in Table 16).
        Waits for the VSYNC falling
        edge and then enables
        encryption on the (TX_B1,
        RX_R1) link. Full authentication
                                                                             TX_B1: Encryption     RX_R1: Decryption
        is not complete yet so it makes
   9                                                     —                   enabled after next    enabled after next
        sure A/V content that needs
                                                                             VSYNC falling edge.   VSYNC falling edge.
        protection is not transmitted.
        Since REPEATER = 1 was read
        from RX_R1, the second part of
        authentication is required.
                                         When GPIO_0 = 1 is detected,        TX_R1, TX_R2:         RX_D1, RX_D2:
                                         enables encryption on the           Encryption enabled    Decryption enabled
  10                    —
                                         (TX_R1, RX_D1) and (TX_R2,          after next VSYNC      after next VSYNC
                                         RX_D2) links.                       falling edge.         falling edge.
                                                                                                   RX_R1: Control
                                         Blocks control channel
                                                                                                   channel from serializer
                                         from µC_B side by setting
                                                                                                   side (TX_B1) is blocked
   11                                    REVCCEN = FWDCCEN = 0                           —
                                                                                                   after FWDCCEN =
                                         in RX_R1. Retries until proper
                                                                                                   REVCCEN = 0 is
                                         acknowledge frame received.
                                                                                                   written.
        Waits for some time to allow                                                               RX_R1: Triggered by
        µC_R to make the KSV list        Writes BKSVs of RX_D1 and                                 µC_R’s write of BINFO,
        ready in RX_R1. Then polls       RX_D2 to the KSV list in RX_                              calculates hash value
  12    (reads) the KSV_LIST_READY                                                       —
                                         R1. Then, calculates and writes                           (V’) on the KSV list,
        bit of RX_R1 regularly until     the BINFO register of RX_R1.                              BINFO and the secret-
        proper acknowledge frame is                                                                value M0’.
        received and bit is read as 1.
                                         Writes 1 to the KSV_LIST_                                 RX_R1: Control channel
                                         READY bit of RX_R1 and then                               from the serializer side
                                         unblocks the control channel                              (TX_B1) is unblocked
  13                                                                                     —
                                         from the µC_B side by setting                             after FWDCCEN =
                                         REVCCEN = FWDCCEN = 1 in                                  REVCCEN = 1 is
                                         RX_R1.                                                    written.
www.maximintegrated.com                                                                                 Maxim Integrated │ 54


MAX9276A/MAX9280A                                                          3.12Gbps GMSL Deserializers
                                                          for Coax or STP Input and Parallel Output
Table 19. HDCP Authentication and Normal Operation (One Repeater, Two µCs)—First
and Second Parts of the HDCP Authentication Protocol (continued)
                                                                               HDCP GMSL                HDCP GMSL
                                                                               SERIALIZER             DESERIALIZER
                                                                             (TX_B1, TX_R1,           (RX_R1, RX_D1,
   NO.                  µC_B                         µC_R                        TX_R2)                   RX_D2)
                                                                             TX_B1 CDS = 0            RX_R1 CDS = 1
                                                                             TX_R1 CDS = 0            RX_D1 CDS = 0
                                                                             TX_R2 CDS = 0            RX_D2 CDS = 0
          Reads the KSV list and BINFO
          from RX_R1 and writes them                                    TX_B1: Triggered by
          to TX_B1. If any of the MAX_                                  µC_B’s write of BINFO,
          DEVS_EXCEEDED or MAX_                                         calculates hash value
   14                                                 —                                                      —
          CASCADE_EXCEEDED bits                                         (V) on the KSV list,
          is 1, then authentication fails.                              BINFO and the secret-
          Note: BINFO must be written                                   value M0.
          after the KSV list.
          Reads V from TX_B1 and V’
          from RX_R1. If they match,
   15     continues with authentication;              —                             —                        —
          otherwise, retries up to two
          more times.
          Searches for each KSV in the
   16     KSV list and BKSV of RX_R1 in               —                             —                        —
          the Key Revocation list.
          If keys are not revoked,
          the second part of the
   17                                                 —                             —                        —
          authentication protocol is
          completed.
                                                                        All: Perform HDCP        All: Perform HDCP
          Starts transmission of A/V
   18                                                 —                 encryption on high-      decryption on high-
          content that needs protection.
                                                                        value A/V data.          value A/V data.
Detection and Action Upon New Device                         Use the following procedure to notify downstream links of
Connection                                                   the start of a new authentication request:
When a new device is connected to the system, the            1) Host µC begins authentication with the HDCP
device must be authenticated and the device’s KSV               repeater’s input receiver.
checked against the revocation list. The downstream          2) When AKSV is written to HDCP repeater’s input
µCs can set the NEW_DEV_CONN bit of the upstream                receiver, its AUTH_STARTED bit is automatically set
receiver and invoke an interrupt to notify upstream µCs.        and its GPIO1 goes high (if GPIO1_FUNCTION is set
Notification of Start of Authentication and                     to high).
Enable of Encryption to Downstream Links                     3) HDCP repeater’s µC waits for a low-to-high transition
HDCP repeaters do not immediately begin authentication          on HDCP repeater input receiver’s AUTH_STARTED bit
upon startup or detection of a new device, but instead          and/or GPIO1 (if configured) and starts authentication
wait for an authentication request from the upstream            downstream.
transmitter/repeaters.                                       4) HDCP repeater’s µC resets the AUTH_STARTED bit.
www.maximintegrated.com                                                                              Maxim Integrated │ 55


MAX9276A/MAX9280A                                                              3.12Gbps GMSL Deserializers
                                                             for Coax or STP Input and Parallel Output
Set GPIO0_FUNCTION to high to have GPIO0 follow the             simultaneously, and trade off running the control channel.
ENCRYPTION_ENABLE bit of the receiver. The repeater             In this case, each µC can communicate with the serializer
µC can use this function for notification when encryption       and deserializer and any peripheral devices.
is enabled/disabled by an upstream µC.                          Contention will occur if both µCs attempt to use the
                                                                control channel at the same time. It is up to the user
Applications Information                                        to prevent this contention by implementing a higher
Self PRBS Test                                                  level protocol. In addition, the control channel does not
The serializers include a PRBS pattern generator which          provide arbitration between I2C masters on both sides of
works with bit-error verification in the deserializer. To       the link. An acknowledge frame is not generated when
run the PRBS test, disable encryption (if used), set            communication fails due to contention. If communication
DISHSFILT, DISVSFILT, and DISDEFILT to ‘1’, to disable          across the serial link is not required, the µCs can disable
glitch filter in the deserializer. Then, set PRBSEN = 1         the forward and reverse control channel using the
(0x04, D5) in the serializer and then in the deserializer.      FWDCCEN and REVCCEN bits (0x04, D[1:0]) in the
To exit the PRBS test, set PRBSEN = 0 (0x04, D5) in the         serializer/deserializer. Communication across the serial
deserializer and then in the serializer.                        link is stopped and contention between µCs cannot occur.
                                                                As an example of dual µC use in an image-sensing
Error Checking                                                  application, the serializer can be in sleep mode and waiting
The deserializers check the serial link for errors and          for wake-up by µC on the deserializer side. After wake-
store the number of decoding errors in the 8-bit registers      up, the serializer-side µC assumes master control of the
DECERR (0x0D). If a large number of decoding errors             serializer’s registers.
are detected within a short duration (error rate ≥ 1/4), the
deserializers lose lock and stop the error counter. The         Changing the Clock Frequency
deserializers then attempt to relock to the serial data.        It is recommended that the serial link be enabled after
DECERR reset upon successful video link lock, successful        the video clock (fPCLKOUT) and the control-channel
readout of the register (through µC), or whenever auto error    clock (fUART/fI2C) are stable. When changing the clock
reset is enabled. The deserializers use a separate PRBS         frequency, stop the video clock for 5µs, apply the clock
Register during the internal PRBS test, and DECERR are          at the new frequency, then restart the serial link or toggle
reset to 0x00.                                                  SEREN. On-the-fly changes in clock frequency are
                                                                possible if the new frequency is immediately stable and
ERR Output                                                      without glitches. The reverse control channel remains
The deserializers have an open-drain ERR output. This           unavailable for 500µs after serial link start or stop. When
output asserts low whenever the number of decoding errors       using the UART interface, limit on-the-fly changes in
exceeds the error thresholds during normal operation, or        fUART to factors of less than 3.5 at a time to ensure
when at least 1 PRBS error is detected during PRBS test.        that the device recognizes the UART sync pattern. For
ERR reasserts high whenever DECERR resets, due to               example, when lowering the UART frequency from 1Mbps
DECERR readout, video link lock, or auto error reset.           to 100kbps, first send data at 333kbps then at 100kbps for
Auto Error Reset                                                reduction ratios of 3 and 3.333, respectively.
The default method to reset errors is to read the               Fast Detection of Loss-of-Synchronization
respective error registers in the deserializers (0x0D and       A measure of link quality is the recovery time from
0x0E). Auto error reset clears the error counters DECERR        loss-of-synchronization. The host can be quickly notified
and the ERR output ~1µs after ERR goes low. Auto error          of loss-of-lock by connecting the deserializer’s LOCK
reset is disabled on power-up. Enable auto error reset          output to the GPI input. If other sources use the GPI input,
through AUTORST (0x06, D5). Auto error reset does not           such as a touch-screen controller, the µC can implement
run when the device is in PRBS test mode.                       a routine to distinguish between interrupts from loss-
Dual µC Control                                                 of-sync and normal interrupts. Reverse control-channel
                                                                communication does not require an active forward link
Usually systems have one microcontroller to run the             to operate and accurately tracks the LOCK status of the
control channel, located on the serializer side for display     GMSL link. LOCK asserts for video link only and not for the
applications or on the deserializer side for image-sensing      configuration link.
applications. However, a µC can reside on each side
www.maximintegrated.com                                                                                  Maxim Integrated │ 56


MAX9276A/MAX9280A                                                                     3.12Gbps GMSL Deserializers
                                                                  for Coax or STP Input and Parallel Output
Providing a Frame Sync (Camera                                         high level, a pulldown resistor to GND to set a low level, or
Applications)                                                          open to set a mid level. For digital control, use three-state
The GPI/GPO provide a simple solution for camera                       logic to drive the 3-level logic input.
applications that require a Frame Sync signal from the                 Configuration Blocking
ECU (e.g. surround-view systems). Connect the ECU
                                                                       The deserializers can block changes to registers. Set
Frame Sync signal to the GPI input, and connect GPO
                                                                       CFGBLOCK to make registers 0x00 to registers 0x1F as
output to the camera Frame Sync input. GPI/GPO has
                                                                       read only. Once set, the registers remain blocked until the
a typical delay of 275µs. Skew between multiple GPI/
                                                                       supplies are removed or until PWDN is low.
GPO channels is typically 115µs. If a lower skew signal
is required, connect the camera’s frame sync input one of              Compatibility with Other GMSL Devices
the deserializer’s GPIOs and use an I2C broadcast write                The deserializers are designed to pair with the MAX9275–
command to change the GPIO output state. This has a                    MAX9281 serializers but interoperates with any GMSL
maximum skew of 1.5µs, independent from the used I2C                   serializers. See the Table 20 for operating limitations
bit rate.
                                                                       Key Memory
Software Programming of the Device
                                                                       Each device has a unique HDCP key set that is stored
Addresses
                                                                       in secure nonvolatile memory (NVM). The HDCP key set
The serializers and deserializers have programmable                    consists of forty 56-bit private keys and one 40-bit public
device addresses. This allows multiple GMSL devices,                   key. The NVM is qualified for automotive applications.
along with I2C peripherals, to coexist on the same control
channel. The serializer device address is in register 0x00             HS/VS/DE Inversion
of each device, while the deserializer device address is in            The deserializer uses an active-high HS, VS, and DE
register 0x01 of each device. To change a device address,              for encoding and HDCP encryption. Set INVHSYNC,
first write to the device whose address changes (register              INVVSYNC, and INVDE in the serializer to invert active-
0x00 of the serializer for serializer device address change,           low input signals for use with the GMSL devices. Set
or register 0x01 of the deserializer for deserializer device           INVHSYNC, INVVSYNC, and INVDE in the deserializer
address change). Then write the same address into the                  (register 0x14) to output active-low signals for use with
corresponding register on the other device (register 0x00              downstream devices.
of the deserializer for serializer device address change,
or register 0x01 of the serializer for deserializer device             WS/SCK Inversion
address change).                                                       The deserializer uses standard polarities for I2S. Set
                                                                       INVWS, INVSCK in the serializer (register 0x1B) to invert
3-Level Configuration Inputs                                           opposite polarity signals for use with the GMSL devices.
CX/TP and BWS are 3-level inputs that control the serial               Set INVWS, INVSCK in the deserializer (register 0x1D) to
interface configuration and power-up defaults. Connect                 output reverse-polarity signals for downstream use.
3-level inputs through a pullup resistor to IOVDD to set a
Table 20. MAX9276A/MAX9280A Feature Compatibility
   MAX9276A/MAX9280A FEATURE                                                   GMSL SERIALIZER
  HDCP (MAX9280A only)                  If feature not supported in serializer, must not be turned on in the MAX9280A
  High-bandwidth mode                   If feature not supported in serializer, must only use 24-bit and 32-bit modes
  I2C to I2C                            If feature not supported in serializer, must use UART to I2C or UART to UART
                                        If feature not supported in serializer, must connect unused serial output through 200nF and
  Coax
                                        50Ω in series to VDD and set the reverse control-channel amplitude to 100mV.
  High-immunity control channel         If feature not supported in serializer, must use the legacy reverse control-channel mode
                                        If feature not supported in serializer, must use I2S encoding (with 50% WS duty cycle), if
  TDM encoding
                                        supported
  I2S encoding                          If feature not supported in serializer must disable I2S in the MAX9276A/MAX9280A
www.maximintegrated.com                                                                                           Maxim Integrated │ 57


MAX9276A/MAX9280A                                                               3.12Gbps GMSL Deserializers
                                                              for Coax or STP Input and Parallel Output
Table 21. Staggered Output Delay                                 even when the device is not in operation. I2C specifies
                                                                 300ns rise times (30% to 70%) for fast mode, which
                               OUTPUT DELAY RELATIVE             is defined for data rates up to 400kbps (see the I2C
       OUTPUT                         TO DOUT0 (ns)              specifications in the AC Electrical Characteristics table
                            DISSTAG = 0       DISSTAG = 1        for details). To meet the fast-mode rise-time requirement,
    DOUT0–DOUT5,                                                 choose the pullup resistors so that rise time tR = 0.85
                                   0                0
   DOUT21, DOUT22                                                x RPULLUP x CBUS < 300ns. The waveforms are not
   DOUT6–DOUT10,                                                 recognized if the transition time becomes too slow. The
   DOUT23, DOUT24
                                  0.5               0            device supports I2C/UART rates up to 1Mbps.
  DOUT11–DOUT15,                                                 AC-Coupling
                                   1                0
   DOUT25, DOUT26                                                AC-coupling isolates the receiver from DC voltages up
  DOUT16–DOUT20,                                                 to the voltage rating of the capacitor. Capacitors at the
                                  1.5               0
   DOUT27, DOUT28                                                serializer output and at the deserializer input are needed
      PCLKOUT                    0.75               0            for proper link operation and to provide protection if either
                                                                 end of the cable is shorted to a battery. AC-coupling
GPIOs                                                            blocks low-frequency ground shifts and low-frequency
                                                                 common-mode noise.
The deserializers have two open-drain GPIOs available
when not used for HDCP purposes (see the Notification            Selection of AC-Coupling Capacitors
of Start of Authentication and Enable of Encryption to           Voltage droop and the digital sum variation (DSV) of
Downstream Links section), GPIO1OUT and GPIO0OUT                 transmitted symbols cause signal transitions to start from
(0x06, D3 and D1) set the output state of the GPIOs.             different voltage levels. Because the transition time is fixed,
Setting the GPIO output bits to ‘0’ low pulls the output low,    starting the signal transition from different voltage levels
while setting the bits to ‘1’ leaves the output undriven, and    causes timing jitter. The time constant for an AC-coupled
pulled high through internal/external pullup resistors. The      link needs to be chosen to reduce droop and jitter to an
GPIO input buffers are always enabled. The input states          acceptable level. The RC network for an AC-coupled link
are stored in GPIO1 and GPIO0 (0x06, D2 and D0). Set             consists of the CML/coax receiver termination resistor
GPIO1OUT/GPIO0OUT to 1 when using GPIO1/GPIO0                    (RTR), the CML/coax driver termination resistor (RTD),
as an input.                                                     and the series AC-coupling capacitors (C). The RC
Staggered Parallel Outputs                                       time constant for four equal-value series capacitors
                                                                 is (C x (RTD + RTR))/4. RTD and RTR are required to
The deserializers stagger the parallel data outputs to
                                                                 match the transmission line impedance (usually 100Ω
reduce EMI and noise. Staggering outputs also reduces
                                                                 differential, 50Ω single ended). This leaves the capacitor
the power-supply transient requirements. By default,
                                                                 selection to change the system time constant. Use at
the deserializers stagger outputs according to Table 21.
                                                                 0.22μF (using legacy reverse control channel), 47nF
Disable output staggering through the DISSTAG bit (0x06,
                                                                 (using high-immunity reverse control channel), or larger
D7).
                                                                 high-frequency surface-mount ceramic capacitors, with
Internal Input Pulldowns                                         sufficient voltage rating to withstand a short to battery, to
The control and configuration inputs (except 3-level             pass the lower speed reverse control-channel signal. Use
inputs) include a pulldown resistor to GND. External             capacitors with a case size less than 3.2mm x 1.6mm to
pulldown resistors are not needed.                               have lower parasitic effects to the high-speed signal.
Choosing I2C/UART Pullup Resistors                               Power-Supply Circuits and Bypassing
I2C and UART open-drain lines require a pullup resistor          The deserializers use an AVDD and DVDD of 3.0V to
to provide a logic-high level. There are tradeoffs between       3.6V. All single-ended inputs and outputs except for the
power dissipation and speed, and a compromise may                serial input derive power from an IOVDD of 1.7V to 3.6V,
be required when choosing pullup resistor values. Every          which scale with IOVDD. Proper voltage-supply bypass-
device connected to the bus introduces some capacitance          ing is essential for high-frequency circuit stability.
www.maximintegrated.com                                                                                  Maxim Integrated │ 58


MAX9276A/MAX9280A                                                       3.12Gbps GMSL Deserializers
                                                       for Coax or STP Input and Parallel Output
Power-Supply Table                                        Cables and Connectors
Power-supply currents shown in the DC Electrical          Interconnect for CML typically has a differential imped-
Characteristics table is the sum of the currents from     ance of 100Ω. Use cables and connectors that have
AVDD, DVDD, and IOVDD. IOVDD is measured at               matched differential impedance to minimize impedance
VIOVDD = 3.6V. If using a different IOVDD voltage, the    discontinuities. Coax cables typically have a characteristic
IOVDD worst-case supply current will vary according to    impedance of 50Ω, contact the factory for 75Ω operation).
Table 22. HDCP operation (MAX9280A only) draws addi-      Table 24 lists the suggested cables and connectors used
tional current. This is shown in Table 23.                in the GMSL link.
Table 22. IOVDD Current Simulation Results
                                                                     IOVDD SUPPLY VOLTAGE
          IOVDD WORST-CASE SUPPLY CURRENT
                                                             1.9V             3.3V*              3.6V
 BWS = low,                 CL = 5pF                          4.4               7.9               8.6
 fPCLKOUT = 16.6MHz         CL = 10pF                         6.4              12.4              13.5
 BWS = low,                 CL = 5pF                           8               14.5              15.8
 fPCLKOUT = 33.3MHz         CL = 10pF                        13.2              23.1              25.2
 BWS = low,                 CL = 5pF                         14.9              25.6              27.9
 fPCLKOUT = 66.6MHz         CL = 10pF                        23.4              40.7              44.4
                                                                                                                mA
 BWS = low,                 CL = 5pF                         21.6              38.7              42.2
 fPCLKOUT = 104MHz          CL = 10pF                        34.8              60.3              65.8
 BWS = mid,                 CL = 5pF                         10.2              18.2              19.8
 fPCLKOUT = 36.6MHz         CL = 10pF                        16.6              28.9              31.5
 BWS = mid,                 CL = 5pF                         25.1               45                49
 fPCLKOUT = 104MHz          CL = 10pF                        40.4              70.2              76.5
Table 23. Additional Supply Current from HDCP (MAX9280A Only)
                            PCLK                                         MAXIMUM HDCP CURRENT
                            (MHz)                                                   (mA)
                             16.6                                                     6
                             33.3                                                     9
                             36.6                                                     9
                             66.6                                                    12
                             104                                                     18
Table 24. Suggested Connectors and Cables for GMSL
            VENDOR                      CONNECTOR                   CABLE                           TYPE
          Rosenberger                 59S2AX-400A5-Y               Dacar 302                         Coax
          Rosenberger                 D4S10A-40ML5-Z              Dacar 535-2                        STP
             Nissei                       GT11L-2S              F-2WME AWG28                         STP
              JAE                          MX38-FF                A-BW-Lxxxxx                        STP
www.maximintegrated.com                                                                          Maxim Integrated │ 59


MAX9276A/MAX9280A                                                           3.12Gbps GMSL Deserializers
                                                            for Coax or STP Input and Parallel Output
                                                               Board Layout
                                    RD
                         1MΩ      1.5kΩ                        Separate LVCMOS logic signals and CML/coax high-
                                                               speed signals to prevent crosstalk. Use a four-layer PCB
                CHARGE-CURRENT- DISCHARGE                      with separate layers for power, ground, CML/coax, and
                 LIMIT RESISTOR RESISTANCE                     LVCMOS logic signals. Layout PCB traces close to each
         HIGH-
       VOLTAGE               CS  STORAGE       DEVICE          other for a 100Ω differential characteristic impedance for
                         100pF                  UNDER
          DC                     CAPACITOR
                                                 TEST          STP. The trace dimensions depend on the type of trace
        SOURCE
                                                               used (microstrip or stripline). Note that two 50Ω PCB
                                                               traces do not have 100Ω differential impedance when
                                                               brought close together—the impedance goes down when
                                                               the traces are brought closer. Use a 50Ω trace for the
Figure 40. Human Body Model ESD Test Circuit                   single-ended output when driving coax.
                                                               Route the PCB traces for differential CML channel in par-
                                   RD                          allel to maintain the differential characteristic impedance.
                                  330Ω                         Avoid vias. Keep PCB traces that make up a differential
                                                               pair equal length to avoid skew within the differential pair.
                CHARGE-CURRENT- DISCHARGE
         HIGH-
                 LIMIT RESISTOR RESISTANCE                     ESD Protection
                            CS                 DEVICE
       VOLTAGE                   STORAGE
                                               UNDER
                                                               ESD tolerance is rated for Human Body Model, IEC
          DC             150pF   CAPACITOR
                                                 TEST          61000-4-2, and ISO 10605. The ISO 10605 and IEC
        SOURCE
                                                               61000-4-2 standards specify ESD tolerance for electronic
                                                               systems. The serial link inputs are rated for ISO 10605
                                                               ESD protection and IEC 61000-4-2 ESD protection. All
                                                               pins are tested for the Human Body Model. The Human
Figure 41. IEC 61000-4-2 Contact Discharge ESD Test Circuit
                                                               Body Model discharge components are CS = 100pF and
                                                               RD = 1.5kΩ (Figure 40). The IEC 61000-4-2 discharge
                                    RD                         components are CS = 150pF and RD = 330Ω (Figure 41).
                                   2kΩ                         The ISO 10605 discharge components are CS = 330pF
                                                               and RD = 2kΩ (Figure 42).
                CHARGE-CURRENT- DISCHARGE
                 LIMIT RESISTOR RESISTANCE
         HIGH-
                             CS  STORAGE        DEVICE
        VOLTAGE
                          330pF  CAPACITOR      UNDER
          DC
                                                 TEST
        SOURCE
Figure 42. ISO 10605 Contact Discharge ESD Test Circuit
www.maximintegrated.com                                                                                Maxim Integrated │ 60


MAX9276A/MAX9280A                                              3.12Gbps GMSL Deserializers
                                             for Coax or STP Input and Parallel Output
Table 25. Register Table (see Table 26)
  REGISTER                                                                                         DEFAULT
                   BITS    NAME     VALUE                      FUNCTION
  ADDRESS                                                                                           VALUE
                                           Serializer device address (power-up default value
                  D[7:1]   SERID   XXXXXXX                                                         XX00XX0
     0x00                                  depends on latched address pin level)
                    D0       —         0   Reserved                                                     0
                                           Deserializer device address (power-up default
                  D[7:1]   DESID   XXXXXXX                                                         XX01XXX
                                           value depends on latched address pin level)
     0x01
                                       0   Normal operation
                    D0   CFGBLOCK                                                                       0
                                       1   Registers 0x00 to 0x1F are read only
                                      00   No spread spectrum
                                      01   ±2% spread spectrum
                  D[7:6]     SS                                                                        00
                                      10   No spread spectrum
                                      11   ±4% spread spectrum
                                           WS, SCK configured as output (deserializer
                                       0
                                           sourced clock)
                    D5   AUDIOMODE                                                                      0
                                           WS, SCK configured as input (system sourced
                                       1
                                           clock)
                                       0   Disable I2S/TDM channel
     0x02           D4    AUDIOEN                                                                       1
                                       1   Enable I2S/TDM channel
                                      00   12.5MHz to 25MHz pixel clock
                                      01   25MHz to 50MHz pixel clock
                  D[3:2]   PRNG                                                                        11
                                      10   50MHz to 104MHz pixel clock
                                      11   Automatically detect the pixel clock range
                                      00   0.5 to 1Gbps serial-data rate
                                      01   1 to 2Gbps serial-data rate
                  D[1:0]   SRNG                                                                        11
                                      10   2 to 3.12Gbps serial-data rate
                                      11   Automatically detect serial-data rate
                                           Calibrate spread modulation rate only once after
                                      00
                                           locking
                                           Calibrate spread-modulation rate every 2ms after
                                      01
                                           locking
                  D[7:6]  AUTOFM                                                                       00
                                           Calibrate spread-modulation rate every 16ms after
                                      10
                                           locking
     0x03                                  Calibrate spread-modulation rate every 256ms
                                      11
                                           after locking
                    D5       —         0   Reserved                                                     0
                                    00000  Auto calibrate sawtooth divider
                                           Manual SDIV setting (see the Manual
                  D[4:0]    SDIV                                                                     00000
                                    XXXXX  Programming of the Spread-Spectrum Divider
                                           section)
www.maximintegrated.com                                                                    Maxim Integrated │ 61


MAX9276A/MAX9280A                                               3.12Gbps GMSL Deserializers
                                             for Coax or STP Input and Parallel Output
Table 25. Register Table (see Table 26) (continued)
  REGISTER                                                                                              DEFAULT
                   BITS      NAME  VALUE                        FUNCTION
  ADDRESS                                                                                                VALUE
                                       0   LOCK output is low                                                0
                    D7     LOCKED
                                       1   LOCK output is high                                         (Read only)
                                           Enable outputs (power-up default value depends
                                       0
                                           on ENABLE pin value at power-up)
                    D6     OUTENB                                                                          0, 1
                                           Disable outputs (power-up default value depends
                                       1
                                           on ENABLE pin value at power-up)
                                       0   Disable PRBS test
                    D5     PRBSEN                                                                            0
                                       1   Enable PRBS test
                                           Normal mode (power-up default value depends on
                                       0
                                           MS pin value at power-up)
                    D4      SLEEP                                                                          0, 1
     0x04                                  Activate sleep mode (power-up default value
                                       1
                                           depends on MS pin value at power-up)
                                      00   Local control channel uses I2C when I2CSEL = 0
                  D[3:2]   INTTYPE    01   Local control channel uses UART when I2CSEL = 0                  01
                                    10, 11 Local control channel disabled
                                       0   Disable reverse control channel to serializer (sending)
                    D1    REVCCEN                                                                            1
                                       1   Enable reverse control channel to serializer (sending)
                                           Disable forward control channel from serializer
                                       0
                                           (receiving)
                    D0    FWDCCEN                                                                            1
                                           Enable forward control channel from serializer
                                       1
                                           (receiving)
                                           I2C conversion sends the register address when
                                       0
                                           converting UART to I2C
                    D7   I2CMETHOD                                                                           0
                                           Disable sending of I2C register address when
                                       1
                                           converting UART to I2C (command-byte-only mode)
                                      00   7.5MHz equalizer highpass-filter cutoff frequency
                                      01   3.75MHz equalizer highpass-filter cutoff frequency
                  D[6:5]   HPFTUNE                                                                          01
                                      10   2.5MHz equalizer highpass-filter cutoff frequency
                                      11   1.87MHz equalizer highpass-filter cutoff frequency
                                       0   Enable equalizer
                    D4       PDEQ                                                                            0
                                       1   Disable equalizer
                                    0000   2.1dB equalizer boost gain
     0x05                           0001   2.8dB equalizer boost gain
                                    0010   3.4dB equalizer boost gain
                                    0011   4.2dB equalizer boost gain
                                    0100   5.2dB equalizer boost gain
                                    0101   6.2dB equalizer boost gain
                  D[3:0]   EQTUNE   0110   7dB equalizer boost gain                                       1001
                                     0111  8.2dB equalizer boost gain
                                    1000   9.4dB equalizer boost gain
                                    1001   10.7dB equalizer boost gain. Power-up default.
                                    1010   11.7dB equalizer boost gain
                                    1011   13dB equalizer boost gain
                                    11XX   Do not use
www.maximintegrated.com                                                                         Maxim Integrated │ 62


MAX9276A/MAX9280A                                                  3.12Gbps GMSL Deserializers
                                              for Coax or STP Input and Parallel Output
Table 25. Register Table (see Table 26) (continued)
  REGISTER                                                                                           DEFAULT
                   BITS    NAME      VALUE                        FUNCTION
  ADDRESS                                                                                             VALUE
                                        0    Enable staggered outputs
                    D7    DISSTAG                                                                        0
                                        1    Disable staggered outputs
                                             Do not automatically reset error registers and
                                        0
                                             outputs
                    D6   AUTORST                                                                         0
                                             Automatically reset DECERR register 1µs after
                                        1
                                             ERR asserts
                                             Enable GPI-to-GPO signal transmission to
                                        0
                                             serializer
                    D5     DISGPI                                                                        0
                                             Disable GPI-to-GPO signal transmission to
                                        1
                                             serializer
     0x06
                                        0    GPI input is low                                            0
                    D4     GPIIN
                                        1    GPI input is high                                      (Read only)
                                        0    Set GPIO1 to low
                    D3   GPIO1OUT                                                                        1
                                        1    Set GPIO1 to high
                                        0    GPIO1 input is low                                          0
                    D2    GPIO1IN
                                        1    GPIO1 input is high                                    (Read only)
                                        0    Set GPIO0 to low
                    D1   GPIO0OUT                                                                        1
                                        1    Set GPIO0 to high
                                        0    GPIO0 input is low                                          0
                    D0    GPIO0IN
                                        1    GPIO0 input is high                                    (Read only)
     0x07         D[7:0]     —      01010100 Reserved                                                01010100
                  D[7:3]     —        00110  Reserved                                                  00110
                                             Enable DE glitch filter (power-up default when
                                        0
                                             BWS = high or low)
                    D2   DISDEFILT                                                                       0
                                             Disable DE glitch filter (power-up default when
                                        1
                                             BWS = open)
                                             Enable VS glitch filter (power-up default when
                                        0
     0x08                                    BWS = high or low)
                    D1   DISVSFILT                                                                       0
                                             Disable VS glitch filter (power-up default when
                                        1
                                             BWS = open)
                                             Enable HS glitch filter (power-up default when
                                        0
                                             BWS = high or low)
                    D0   DISHSFILT                                                                       0
                                             Disable HS glitch filter (power-up default when
                                        1
                                             BWS = open)
     0x09         D[7:0]     —      11001000 Reserved                                                11001000
     0x0A         D[7:0]     —     00010XXX  Reserved                                                00010XXX
     0x0B         D[7:0]     —      00100000 Reserved                                                00100000
     0x0C         D[7:0]  ERRTHR   XXXXXXXX  Error threshold for decoding errors                     00000000
                                                                                                     00000000
     0x0D         D[7:0]  DECERR   XXXXXXXX  Decoding error counter
                                                                                                    (Read only)
                                                                                                     00000000
     0x0E         D[7:0] PRBSERR   XXXXXXXX  PRBS error counter
                                                                                                    (Read only)
     0x0F         D[7:0]     —     XXXXXXXX  Reserved                                               (Read only)
     0x10         D[7:0]     —     XXXXXXXX  Reserved                                               (Read only)
www.maximintegrated.com                                                                      Maxim Integrated │ 63


MAX9276A/MAX9280A                                              3.12Gbps GMSL Deserializers
                                            for Coax or STP Input and Parallel Output
Table 25. Register Table (see Table 26) (continued)
  REGISTER                                                                                      DEFAULT
                   BITS     NAME    VALUE                      FUNCTION
  ADDRESS                                                                                         VALUE
                                           High-immunity reverse channel mode uses
                                      0
                                           500kbps bit rate
                    D7    REVFAST                                                                   0
     0x11                                  High-immunity reverse channel mode uses 1Mbps
                                      1
                                           bit rate
                  D[6:0]      —    0100010 Reserved                                              0100010
                                      0    MCLK derived from PCLKOUT (see Table 5)
                    D7   MCLKSRC                                                                    0
                                      1    MCLK derived from internal oscillator
     0x12
                                   0000000 MCLK disabled
                  D[6:0]  MCLKDIV                                                                0000000
                                  XXXXXXX  MCLK divider
     0x13         D[7:0]      —   0X000000 Reserved                                             0X000000
                                      0    No VS inversion at the output
                    D7   INVVSYNC                                                                   0
                                      1    Invert VS at the output
                                      0    No HS inversion at the output
                    D6   INVHSYNC                                                                   0
                                      1    Invert HS at the output
                                      0    No DE inversion at the output
                    D5      INVDE                                                                   0
                                      1    Invert DE at the output
                                      0    High data-rate mode
                    D4       DRS                                                                    0
                                      1    Low data-rate mode
     0x14
                                      0    Normal parallel-output-driver current
                    D3       DCS                                                                    0
                                      1    Boosted parallel-output-driver current
                                      0    Enable remote wake-up
                    D2   DISRWAKE                                                                   0
                                      1    Disable remote wake-up
                                      0    Output data valid on rising edge of PCLKOUT
                    D1        ES                                                                    0
                                      1    Output data valid on falling edge of PCLKOUT
                                      0    Drive INTOUT low
                    D0     INTOUT                                                                   0
                                      1    Drive INTOUT high
www.maximintegrated.com                                                                 Maxim Integrated │ 64


MAX9276A/MAX9280A                                                3.12Gbps GMSL Deserializers
                                             for Coax or STP Input and Parallel Output
Table 25. Register Table (see Table 25) (continued)
  REGISTER                                                                                         DEFAULT
                   BITS     NAME    VALUE                        FUNCTION
  ADDRESS                                                                                           VALUE
                                       0   INTOUT pin output controlled by INTOUT bit above
                    D7    AUTOINT          Writes to any AVINFO bytes sets INTOUT to high.              1
                                       1
                                           Reads to any AVINFO bytes sets INTOUT to low
                                           Disable HS/VS tracking (power-up default value
                                       0
                                           depends on state of BWS input value at power-up)
                    D6    HVTREN                                                                      0, 1
                                           Enable HS/VS tracking (power-up default value
                                       1
                                           depends on state of BWS input value at power-up)
                                           Disable DE tracking (power-up default value
                                       0
                                           depends on state of BWS input value at power-up)
     0x15           D5    DETREN                                                                      0, 1
                                           Enable DE tracking (power-up default value
                                       1
                                           depends on state of BWS input value at power-up)
                                       0   Partial periodic HS/VS and DE tracking
                    D4   HVTRMODE                                                                       1
                                       1   Partial and full periodic HS/VS and DE tracking
                  D[3:2]     —        00   Reserved                                                    00
                                       0   MCLK output operates normally
                    D1    MCLKWS                                                                        0
                                       1   WS is output from MCLK (MCLK mirrors WS)
                                       0   MCLK output on DOUT28/CNTL2
                    D0    MCLKPIN                                                                       0
                                       1   MCLK output on CNTL0/ADD0
                                           Legacy reverse control-channel mode (power-up
                                       0
                                           default value depends on SD/HIM at power-up)
                    D7    HIGHIMM          High-immunity reverse control-channel mode                 0, 1
     0x16
                                       1   (power-up default value depends on SD/HIM at
                                           power-up)
                  D[6:0]     —     1011010 Reserved                                                 1011010
     0x17         D[7:0]     —    000XXXXX Reserved                                               000XXXXX
                  D[7:1]  I2CSRCA XXXXXXX  I2C address translator source A                         0000000
     0x18
                    D0       —         0   Reserved                                                     0
                  D[7:1]  I2CDSTA XXXXXXX  I2C address translator destination A                    0000000
     0x19
                    D0       —         0   Reserved                                                     0
                  D[7:1]  I2CSRCB XXXXXXX  I2C address translator source B                         0000000
     0x1A
                    D0       —         0   Reserved                                                     0
                  D[7:1]  I2CDSTB XXXXXXX  I2C address translator destination B                    0000000
     0x1B
                    D0       —         0   Reserved                                                     0
www.maximintegrated.com                                                                    Maxim Integrated │ 65


MAX9276A/MAX9280A                                               3.12Gbps GMSL Deserializers
                                             for Coax or STP Input and Parallel Output
Table 25. Register Table (see Table 26) (continued)
  REGISTER                                                                                           DEFAULT
                   BITS       NAME VALUE                       FUNCTION
  ADDRESS                                                                                             VALUE
                                           Acknowledge not generated when forward
                                      0
                                           channel is not available
                    D7   I2CLOCACK                                                                        1
                                           I2C-to-I2C slave generates local acknowledge
                                      1
                                           when forward channel is not available
                                     00    352ns/117ns I2C setup/hold time
                                     01    469ns/234ns I2C setup/hold time
                  D[6:5]  I2CSLVSH                                                                       01
                                     10    938ns/352ns I2C setup/hold time
                                     11    1046ns/469ns I2C setup/hold time
                                    000    8.47kbps (typ) I2C-to-I2C master bit-rate setting
                                    001    28.3kbps (typ) I2C-to-I2C master bit-rate setting
     0x1C
                                    010    84.7kbps (typ) I2C-to-I2C master bit-rate setting
                                    011    105kbps (typ) I2C-to-I2C master bit-rate setting
                  D[4:2]  I2CMSTBT                                                                      101
                                    100    173kbps (typ) I2C-to-I2C master bit-rate setting
                                    101    339kbps (typ) I2C-to-I2C master bit-rate setting
                                    110    533kbps (typ) I2C-to-I2C master bit-rate setting
                                    111    837kbps (typ) I2C-to-I2C master bit-rate setting
                                     00    64µs (typ) I2C-to-I2C slave remote timeout
                                     01    256µs (typ) I2C-to-I2C slave remote timeout
                  D[1:0]  I2CSLVTO                                                                       10
                                     10    1024µs (typ) I2C-to-I2C slave remote timeout
                                     11    No I2C-to-I2C slave remote timeout
                  D[7:3]       —   00000   Reserved                                                    00000
                                           Audio FIFO repeats last audio word when FIFO is
                                      0
                    D2   AUDUFBEH          empty                                                          0
                                      1    Audio FIFO outputs all zeros when FIFO is empty
     0x1D
                                      0    Do not invert SCK at output
                    D1      INVSCK                                                                        0
                                      1    Invert SCK at output
                                      0    Do not invert WS at output
                    D0       INVWS                                                                        0
                                      1    Invert WS at output
                                                                                                                   X=
www.maximintegrated.com                                                                      Maxim Integrated │ 66


            MAX9276A/MAX9280A                                                3.12Gbps GMSL Deserializers
                                                          for Coax or STP Input and Parallel Output
            Table 25. Register Table (see Table 26) (continued)
               REGISTER                                                                                      DEFAULT
                               BITS     NAME     VALUE                      FUNCTION
               ADDRESS                                                                                        VALUE
                                                         Device identifier
                                                                                                             00100X10
                 0x1E         D[7:0]     ID     00100X10  (MAX9276A = 0x22)
                                                                                                            (Read only)
                                                          (MAX9280A = 0x26)
                                                                                                                 000
                              D[7:5]     —         000   Reserved
                                                                                                            (Read only)
                 0x1F                               0    Not HDCP capable (MAX9276A)
                                D4      CAPS                                                                (Read only)
                                                    1    HDCP capable (MAX9280A)
                              D[3:0]  REVISION    XXXX   Device revision                                    (Read only)
              0x40 to 0x5F    D[7:0]   AVINFO  XXXXXXXX  Audio/Video format/status/information bytes         All zeroes
                 0x77         D[7:0]     —     XXXXXXXX  —                                                  (Read only)
                                                         Audio FIFO last overflow/underflow period
                 0x78         D[7:0] AUDOUPER  XXXXXXXX                                                     (Read only)
                                                         (AUDIOMODE = 1 only)
                                                    0    Audio FIFO is in underflow (AUDIOMODE = 1 only)
                                D7     AUDOU                                                                (Read only)
                                                    1    Audio FIFO is in overflow (AUDIOMODE = 1 only)
                 0x79
                                                                                                             0000XXX
                              D[6:0]     —      0000XXX  Reserved
                                                                                                            (Read only)
                 0x7B         D[7:0]  LUTADDR  XXXXXXXX  LUT start address for write and read                00000000
                              D[7:4]     —        0000   Reserved                                               0000
                                                    0    Disable LUT write and read
                                D3    LUTPROG                                                                     0
                                                    1    Enable LUT write and read
                                                    0    Disable blue LUT
                                D2   BLULUTEN                                                                     0
                 0x7C                               1    Enable blue LUT
                                                    0    Disable green LUT
                                D1   GRNLUTEN                                                                     0
                                                    1    Enable green LUT
                                                    0    Disable red LUT
                                D0   REDLUTEN                                                                     0
                                                    1    Enable red LUT
                 0x7D         D[7:0]   REDLUT  XXXXXXXX  Red LUT value (see Table 11)                        00000000
                 0x7E         D[7:0] GREENLUT  XXXXXXXX  Green LUT value (see Table 11)                      00000000
                 0x7F         D[7:0]  BLUELUT  XXXXXXXX  Blue LUT value (see Table 11)                       00000000
Don’t care.
            www.maximintegrated.com                                                                  Maxim Integrated │ 67


MAX9276A/MAX9280A                                                     3.12Gbps GMSL Deserializers
                                                 for Coax or STP Input and Parallel Output
Table 26. HDCP Register Table (MAX9280A Only, see Table 25)
   REGISTER         SIZE           READ/                                                      DEFAULT VALUE
                           NAME                                 FUNCTION
   ADDRESS        (Bytes)          WRITE                                                           (hex)
  0X80 to 0x84        5     BKSV  Read only  HDCP receiver KSV                                  (Read only)
  0X85 to 0x86        2      RI’  Read only  Link verification response                         (Read only)
     0X87             1      PJ’  Read only  Enhanced link verification response                (Read only)
  0X88 to 0x8F        8      AN   Read/write Session random number                          0x0000000000000000
  0X90 to 0x94        5     AKSV  Read/write HDCP transmitter KSV                              0x0000000000
                                             D7 = PD_HDCP
                                             1 = Power down HDCP circuits
                                             0 = HDCP circuits normal
                                             D[6:4] = Reserved
                                             D3 = GPIO1_FUNCTION
                                             1 = GPIO1 mirrors AUTH_STARTED
                                             0 = normal GPIO1 operation
                                             D2 = GPIO0_FUNCTION
     0x95             1    BCTRL  Read/write 1 = GPIO0 mirrors ENCRYPTION_ENABLE                    0x00
                                             0 = normal GPIO0 operation
                                             D1 = AUTH_STARTED
                                             1 = Authentication started (triggered by write
                                             to AKSV)
                                             0 = Authentication not started
                                             D0 = ENCRYPTION_ENABLE
                                             1 = Enable encryption
                                             0 = Disable encryption
                                             D[7:2] = Reserved
                                             D1 = NEW_DEV_CONN
                                             1 = Set to 1 if a new connected device is
                                             detected
     0x96             1   BSTATUS Read/write 0 = Set to 0 if no new device is connected             0x00
                                             D0 = KSV_LIST_READY
                                             1 = Set to 1 if KSV list and BINFO is ready
                                             0 = Set to 0 if KSV list or BINFO is not ready
                                             D[7:1] = Reserved
                                             D0 = REPEATER
     0x97             1    BCAPS  Read/write                                                        0x00
                                             1 = Set to one if device is a repeater
                                             0 = Set to zero if device is not a repeater
                                                                                            0x0000000000000000
  0x98 to 0x9F        8      —    Read only  Reserved
                                                                                                (Read only)
  0XA0 to 0xA3        4     V’.H0 Read/write H0 part of SHA-1 hash value                        0x00000000
  0XA4 to 0xA7        4     V’.H1 Read/write H1 part of SHA-1 hash value                        0x00000000
  0XA8 to 0xAB        4     V’.H2 Read/write H2 part of SHA-1 hash value                        0x00000000
 0XAC to 0xAF         4     V’.H3 Read/write H3 part of SHA-1 hash value                        0x00000000
  0XB0 to 0xB3        4     V’.H4 Read/write H4 part of SHA-1 hash value                        0x00000000
www.maximintegrated.com                                                                       Maxim Integrated │ 68


MAX9276A/MAX9280A                                                     3.12Gbps GMSL Deserializers
                                                   for Coax or STP Input and Parallel Output
Table 26. HDCP Register Table (MAX9280A Only, see Table 25) (continued)
   REGISTER         SIZE            READ/                                                DEFAULT VALUE
                            NAME                                FUNCTION
   ADDRESS        (Bytes)           WRITE                                                      (hex)
                                              D[15:12] = Reserved
                                              D11 = MAX_CASCADE_EXCEEDED
                                              1 = Set to one if more than seven cascaded
                                              devices attached
                                              0 = Set to zero if seven or fewer cascaded
                                              devices attached
                                              D[10:8] = DEPTH
  0XB4 to 0xB5        2    BINFO   Read/write Depth of cascaded devices                       0x0000
                                              D7 = MAX_DEVS_EXCEEDED
                                              1 = Set to one if more than 14 devices
                                              attached
                                              0 = Set to zero if 14 or fewer devices
                                              attached
                                              D[6:0] = DEVICE_COUNT
                                              Number of devices attached
     0xB6             1    GPMEM   Read/write General-purpose memory byte                      0x00
  0xB7 to 0xB9        3      —     Read only  Reserved                                      0x000000
                                              List of KSVs downstream repeaters and
  0xBA to 0xFF       70   KSV_LIST Read/write                                                All zeros
                                              receivers (maximum of 14 devices)
www.maximintegrated.com                                                                  Maxim Integrated │ 69


MAX9276A/MAX9280A                                                                                3.12Gbps GMSL Deserializers
                                                                           for Coax or STP Input and Parallel Output
Typical Application Circuit
                                                                                                             PCLKOUT               PCLK
            PCLK                  PCLKIN
                                                                                                           DOUT(26:0)              RGB
           RGBHV                  DIN(26:0)
                                                                                                               I2CSEL                   DISPLAY
                                                      45.3kΩ         45.3kΩ
         GPU                      CDS/CNTL3                                                       CNTL0/ADD0
                                                                                                  CNTL3/ADD1
                                                LMN1
                                                                                                  INTOUT/ADD2
                                                LMN0
                                       MAX9275        4.99kΩ         4.99kΩ                           MAX9276A
         ECU
                                       MAX9279                                                        MAX9280A
                                                                                                                                   TO PERIPHERALS
                                                                                                                   INT
                                                                                                               RX/SDA
             TX                   RX/SDA        OUT+                                              IN+          TX/SCL
      UART
             RX                   TX/SCL
                                                OUT-                                              IN-                              SCL
               LFLT               LFLT                                                                           LOCK              SDA
                 INT              GPO/HIM      CONF3                        49.9kΩ        49.9kΩ                                      MAX9850
                IMS               MS/CNTLO                                                                         WS              WS
                                               CONF2
              WS                  WS                                                                              SCK              SCK
      AUDIO SCK                   SCK          CONF0                                                           SD/HIM              SD
                                                                                                 CX/TP   DOUT28/MCLK               MCLK
              SD                  SD           CONF1
     NOTE: NOT ALL PULLUP/PULLDOWN RESISTORS ARE SHOWN. SEE PIN DESCRIPTION FOR DETAILS.
                                                              VIDEO-DISPLAY APPLICATION
Chip Information                                                                 Ordering Information
PROCESS: CMOS
                                                                                             PART                 PIN-PACKAGE              HDCP
                                                                                  MAX9276AGTN+                    56 TQFN-EP*                No
                                                                                  MAX9276AGTN/V+                  56 TQFN-EP*                No
Package Information
                                                                                  MAX9276AGTN/VY+                 56 SWTQFN-EP*              No
For the latest package outline information and land patterns
(footprints), go to www.maximintegrated.com/packages. Note                        MAX9280AGTN+                    56 TQFN-EP*              Yes**
that a “+”, “#”, or “-” in the package code indicates RoHS status                 MAX9280AGTN/V+                  56 TQFN-EP*              Yes**
only. Package drawings may show a different suffix character, but                 MAX9280AGTN/VY+***              56 SWTQFN-EP*            Yes**
the drawing pertains to the package regardless of RoHS status.
                                                                                 Note: All devices operate over the -40°C to +105°C
                                                                                 temperature range.
                                                             LAND
                           PACKAGE          OUTLINE                              +Denotes a lead(Pb)-free/RoHS-compliant package.
  PACKAGE TYPE                                            PATTERN
                             CODE              NO.                               /V Denotes an automotive-qualified part.
                                                              NO.
                                                                                 SW = Side-wettable package.
    56 TQFN-EP              T5688+2          21-0135       90-0046               *EP = Exposed pad.
                                                                                 **HDCP parts require registration with Digital Content
   56 SWTQFN-EP            T5688Y+5         21-100046     90-100023              Protection, LLC.
                                                                                 ***Future product—contact factory for availability.
www.maximintegrated.com                                                                                                       Maxim Integrated │ 70


MAX9276A/MAX9280A                                                                                        3.12Gbps GMSL Deserializers
                                                                                for Coax or STP Input and Parallel Output
Revision History
  REVISION           REVISION                                                                                                                           PAGES
                                                                                DESCRIPTION
  NUMBER                DATE                                                                                                                        CHANGED
        0                1/16        Initial release                                                                                                       —
                                                                                                                                                   12, 13, 18, 20,
        1                3/17        Various updates, beginning with AC Electrical Characteristics                                                 24, 32, 35, 40,
                                                                                                                                                   44, 57, 59, 63
                                     Deleted QFND package and added side-wettable TQFN (SWTQFN) package in
                                     General Description, Absolute Maximum Ratings, Package Thermal Characteristics,
                                     Pin Configuration, Package Information, and Ordering Information; corrected
        2                3/18                                                                                                                     1, 7, 17, 67, 70
                                     AVINFO register address from "0x40 to 0x59" to "0x40 to 0x5F" in Table 25; added
                                     MAX9276AGTN/VY+ and MAX9280AGTN/VY+ (future product) to Ordering
                                     Information
        3               10/19        Updated Package Information                                                                                           70
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated’s website at www.maximintegrated.com.
Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses
are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits)
shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.
Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.                 © 2018 Maxim Integrated Products, Inc. │ 71


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Maxim Integrated:
 MAX9276AGTN/V+ MAX9276AGTN+ MAX9280AGTN/V+ MAX9280AGTN+ MAX9280AGTN/V+T
MAX9276AGTN/V+T MAX9280AGTN+T MAX9276AGTN+T MAX9276AGGN/VY+
