INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running 'F:/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'HP' on host 'desktop-8u8c26t' (Windows NT_amd64 version 6.2) on Mon May 15 10:14:30 +0530 2023
INFO: [HLS 200-10] In directory 'F:/petaProj/cabac_hls/cabac'
Sourcing Tcl script 'F:/petaProj/cabac_hls/cabac/cabac_top/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: open_project cabac_top 
INFO: [HLS 200-10] Opening project 'F:/petaProj/cabac_hls/cabac/cabac_top'.
INFO: [HLS 200-1510] Running: set_top cabac_top 
INFO: [HLS 200-1510] Running: add_files TODO.txt 
INFO: [HLS 200-10] Adding design file 'TODO.txt' to the project
INFO: [HLS 200-1510] Running: add_files src/arith_dec.cpp 
INFO: [HLS 200-10] Adding design file 'src/arith_dec.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/arith_dec.h 
INFO: [HLS 200-10] Adding design file 'src/arith_dec.h' to the project
INFO: [HLS 200-1510] Running: add_files src/deBin.cpp 
INFO: [HLS 200-10] Adding design file 'src/deBin.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/deBin.h 
INFO: [HLS 200-10] Adding design file 'src/deBin.h' to the project
INFO: [HLS 200-1510] Running: add_files src/init_tables.h 
INFO: [HLS 200-10] Adding design file 'src/init_tables.h' to the project
INFO: [HLS 200-1510] Running: add_files src/initializer.cpp 
INFO: [HLS 200-10] Adding design file 'src/initializer.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/initializer.h 
INFO: [HLS 200-10] Adding design file 'src/initializer.h' to the project
INFO: [HLS 200-1510] Running: add_files src/intra_se.cpp 
INFO: [HLS 200-10] Adding design file 'src/intra_se.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/intra_se.h 
INFO: [HLS 200-10] Adding design file 'src/intra_se.h' to the project
INFO: [HLS 200-1510] Running: add_files src/quad_tree.cpp 
INFO: [HLS 200-10] Adding design file 'src/quad_tree.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/quad_tree.h 
INFO: [HLS 200-10] Adding design file 'src/quad_tree.h' to the project
INFO: [HLS 200-1510] Running: add_files src/top.cpp 
INFO: [HLS 200-10] Adding design file 'src/top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/top.h 
INFO: [HLS 200-10] Adding design file 'src/top.h' to the project
INFO: [HLS 200-1510] Running: add_files src/transform.cpp 
INFO: [HLS 200-10] Adding design file 'src/transform.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/transform.h 
INFO: [HLS 200-10] Adding design file 'src/transform.h' to the project
INFO: [HLS 200-1510] Running: add_files src/typedef.h 
INFO: [HLS 200-10] Adding design file 'src/typedef.h' to the project
INFO: [HLS 200-1510] Running: add_files src/utils.cpp 
INFO: [HLS 200-10] Adding design file 'src/utils.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/utils.h 
INFO: [HLS 200-10] Adding design file 'src/utils.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_src/typedef.h -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'tb_src/typedef.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_src/test_1.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'tb_src/test_1.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vitis 
INFO: [HLS 200-10] Opening solution 'F:/petaProj/cabac_hls/cabac/cabac_top/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/petaProj/cabac_hls/cabac/ip_t1
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output F:/petaProj/cabac_hls/cabac/ip_t1 -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../tb_src/test_1.cpp in debug mode
   Compiling ../../../../src/utils.cpp in debug mode
   Compiling ../../../../src/transform.cpp in debug mode
   Compiling ../../../../src/top.cpp in debug mode
   Compiling ../../../../src/quad_tree.cpp in debug mode
   Compiling ../../../../src/intra_se.cpp in debug mode
   Compiling ../../../../src/initializer.cpp in debug mode
   Compiling ../../../../src/deBin.cpp in debug mode
   Compiling ../../../../src/arith_dec.cpp in debug mode
   Generating csim.exe
In file included from F:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/etc/ap_private.h:98,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/ap_common.h:658,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/ap_int.h:55,
                 from ../../../../tb_src/typedef.h:4,
                 from ../../../../tb_src/test_1.cpp:5:
F:/Xilinx/Vitis_HLS/2021.2/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from F:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189:0,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/etc/ap_private.h:98,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/ap_common.h:658,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/ap_int.h:55,
                 from ../../../../tb_src/typedef.h:4,
                 from ../../../../tb_src/test_1.cpp:5:
F:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from F:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/etc/ap_private.h:98,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/ap_common.h:658,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/ap_int.h:55,
                 from ../../../../src/typedef.h:4,
                 from ../../../../src/utils.h:4,
                 from ../../../../src/utils.cpp:1:
F:/Xilinx/Vitis_HLS/2021.2/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from F:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189:0,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/etc/ap_private.h:98,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/ap_common.h:658,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/ap_int.h:55,
                 from ../../../../src/typedef.h:4,
                 from ../../../../src/utils.h:4,
                 from ../../../../src/utils.cpp:1:
F:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from F:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/etc/ap_private.h:98,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/ap_common.h:658,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/ap_int.h:55,
                 from ../../../../src/typedef.h:4,
                 from ../../../../src/arith_dec.h:3,
                 from ../../../../src/transform.h:3,
                 from ../../../../src/transform.cpp:1:
F:/Xilinx/Vitis_HLS/2021.2/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from F:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189:0,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/etc/ap_private.h:98,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/ap_common.h:658,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/ap_int.h:55,
                 from ../../../../src/typedef.h:4,
                 from ../../../../src/arith_dec.h:3,
                 from ../../../../src/transform.h:3,
                 from ../../../../src/transform.cpp:1:
F:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from F:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/etc/ap_private.h:98,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/ap_common.h:658,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/ap_int.h:55,
                 from ../../../../src/typedef.h:4,
                 from ../../../../src/top.h:3,
                 from ../../../../src/top.cpp:1:
F:/Xilinx/Vitis_HLS/2021.2/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from F:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189:0,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/etc/ap_private.h:98,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/ap_common.h:658,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/ap_int.h:55,
                 from ../../../../src/typedef.h:4,
                 from ../../../../src/top.h:3,
                 from ../../../../src/top.cpp:1:
F:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from F:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/etc/ap_private.h:98,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/ap_common.h:658,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/ap_int.h:55,
                 from ../../../../src/typedef.h:4,
                 from ../../../../src/quad_tree.h:3,
                 from ../../../../src/quad_tree.cpp:1:
F:/Xilinx/Vitis_HLS/2021.2/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from F:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189:0,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/etc/ap_private.h:98,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/ap_common.h:658,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/ap_int.h:55,
                 from ../../../../src/typedef.h:4,
                 from ../../../../src/quad_tree.h:3,
                 from ../../../../src/quad_tree.cpp:1:
F:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from F:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/etc/ap_private.h:98,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/ap_common.h:658,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/ap_int.h:55,
                 from ../../../../src/typedef.h:4,
                 from ../../../../src/arith_dec.h:3,
                 from ../../../../src/intra_se.h:3,
                 from ../../../../src/intra_se.cpp:1:
F:/Xilinx/Vitis_HLS/2021.2/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from F:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189:0,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/etc/ap_private.h:98,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/ap_common.h:658,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/ap_int.h:55,
                 from ../../../../src/typedef.h:4,
                 from ../../../../src/arith_dec.h:3,
                 from ../../../../src/intra_se.h:3,
                 from ../../../../src/intra_se.cpp:1:
F:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from F:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/etc/ap_private.h:98,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/ap_common.h:658,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/ap_int.h:55,
                 from ../../../../src/typedef.h:4,
                 from ../../../../src/initializer.h:3,
                 from ../../../../src/initializer.cpp:1:
F:/Xilinx/Vitis_HLS/2021.2/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from F:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189:0,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/etc/ap_private.h:98,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/ap_common.h:658,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/ap_int.h:55,
                 from ../../../../src/typedef.h:4,
                 from ../../../../src/initializer.h:3,
                 from ../../../../src/initializer.cpp:1:
F:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from F:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/etc/ap_private.h:98,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/ap_common.h:658,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/ap_int.h:55,
                 from ../../../../src/typedef.h:4,
                 from ../../../../src/deBin.h:3,
                 from ../../../../src/deBin.cpp:1:
F:/Xilinx/Vitis_HLS/2021.2/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from F:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189:0,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/etc/ap_private.h:98,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/ap_common.h:658,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/ap_int.h:55,
                 from ../../../../src/typedef.h:4,
                 from ../../../../src/deBin.h:3,
                 from ../../../../src/deBin.cpp:1:
F:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from F:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/etc/ap_private.h:98,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/ap_common.h:658,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/ap_int.h:55,
                 from ../../../../src/typedef.h:4,
                 from ../../../../src/arith_dec.h:3,
                 from ../../../../src/arith_dec.cpp:1:
F:/Xilinx/Vitis_HLS/2021.2/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from F:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189:0,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/etc/ap_private.h:98,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/ap_common.h:658,
                 from F:/Xilinx/Vitis_HLS/2021.2/include/ap_int.h:55,
                 from ../../../../src/typedef.h:4,
                 from ../../../../src/arith_dec.h:3,
                 from ../../../../src/arith_dec.cpp:1:
F:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
Init Val :153
Slope : 0
Offset : 56
CtxState : 14

Init Val :200
Slope : 15
Offset : 48
CtxState : 29

Init Val :139
Slope : -5
Offset : 72
CtxState : 2

Init Val :141
Slope : -5
Offset : 88
CtxState : 29

Init Val :157
Slope : 0
Offset : 88
CtxState : 49

Init Val :184
Slope : 10
Offset : 48
CtxState : 9

Init Val :184
Slope : 10
Offset : 48
CtxState : 9

Init Val :63
Slope : -30
Offset : 104
CtxState : 38

Init Val :94
Slope : -20
Offset : 96
CtxState : 14

Init Val :138
Slope : -5
Offset : 64
CtxState : 18

Init Val :182
Slope : 10
Offset : 32
CtxState : 22

Init Val :154
Slope : 0
Offset : 64
CtxState : 1

Init Val :154
Slope : 0
Offset : 64
CtxState : 1

Init Val :111
Slope : -15
Offset : 104
CtxState : 21

Init Val :141
Slope : -5
Offset : 88
CtxState : 29

Init Val :153
Slope : 0
Offset : 56
CtxState : 14

Init Val :138
Slope : -5
Offset : 64
CtxState : 18

Init Val :138
Slope : -5
Offset : 64
CtxState : 18

Init Val :139
Slope : -5
Offset : 72
CtxState : 2

Init Val :139
Slope : -5
Offset : 72
CtxState : 2

Init Val :110
Slope : -15
Offset : 96
CtxState : 5

Init Val :110
Slope : -15
Offset : 96
CtxState : 5

Init Val :124
Slope : -10
Offset : 80
CtxState : 6

Init Val :125
Slope : -10
Offset : 88
CtxState : 9

Init Val :140
Slope : -5
Offset : 80
CtxState : 13

Init Val :153
Slope : 0
Offset : 56
CtxState : 14

Init Val :125
Slope : -10
Offset : 88
CtxState : 9

Init Val :127
Slope : -10
Offset : 104
CtxState : 41

Init Val :140
Slope : -5
Offset : 80
CtxState : 13

Init Val :109
Slope : -15
Offset : 88
CtxState : 10

Init Val :111
Slope : -15
Offset : 104
CtxState : 21

Init Val :143
Slope : -5
Offset : 104
CtxState : 61

Init Val :127
Slope : -10
Offset : 104
CtxState : 41

Init Val :111
Slope : -15
Offset : 104
CtxState : 21

Init Val :79
Slope : -25
Offset : 104
CtxState : 18

Init Val :108
Slope : -15
Offset : 80
CtxState : 26

Init Val :123
Slope : -10
Offset : 72
CtxState : 22

Init Val :63
Slope : -30
Offset : 104
CtxState : 38

Init Val :110
Slope : -15
Offset : 96
CtxState : 5

Init Val :110
Slope : -15
Offset : 96
CtxState : 5

Init Val :124
Slope : -10
Offset : 80
CtxState : 6

Init Val :125
Slope : -10
Offset : 88
CtxState : 9

Init Val :140
Slope : -5
Offset : 80
CtxState : 13

Init Val :153
Slope : 0
Offset : 56
CtxState : 14

Init Val :125
Slope : -10
Offset : 88
CtxState : 9

Init Val :127
Slope : -10
Offset : 104
CtxState : 41

Init Val :140
Slope : -5
Offset : 80
CtxState : 13

Init Val :109
Slope : -15
Offset : 88
CtxState : 10

Init Val :111
Slope : -15
Offset : 104
CtxState : 21

Init Val :143
Slope : -5
Offset : 104
CtxState : 61

Init Val :127
Slope : -10
Offset : 104
CtxState : 41

Init Val :111
Slope : -15
Offset : 104
CtxState : 21

Init Val :79
Slope : -25
Offset : 104
CtxState : 18

Init Val :108
Slope : -15
Offset : 80
CtxState : 26

Init Val :123
Slope : -10
Offset : 72
CtxState : 22

Init Val :63
Slope : -30
Offset : 104
CtxState : 38

Init Val :91
Slope : -20
Offset : 72
CtxState : 62

Init Val :171
Slope : 5
Offset : 72
CtxState : 37

Init Val :134
Slope : -5
Offset : 32
CtxState : 82

Init Val :141
Slope : -5
Offset : 88
CtxState : 29

Init Val :111
Slope : -15
Offset : 104
CtxState : 21

Init Val :111
Slope : -15
Offset : 104
CtxState : 21

Init Val :125
Slope : -10
Offset : 88
CtxState : 9

Init Val :110
Slope : -15
Offset : 96
CtxState : 5

Init Val :110
Slope : -15
Offset : 96
CtxState : 5

Init Val :94
Slope : -20
Offset : 96
CtxState : 14

Init Val :124
Slope : -10
Offset : 80
CtxState : 6

Init Val :108
Slope : -15
Offset : 80
CtxState : 26

Init Val :124
Slope : -10
Offset : 80
CtxState : 6

Init Val :107
Slope : -15
Offset : 72
CtxState : 42

Init Val :125
Slope : -10
Offset : 88
CtxState : 9

Init Val :141
Slope : -5
Offset : 88
CtxState : 29

Init Val :179
Slope : 10
Offset : 8
CtxState : 70

Init Val :153
Slope : 0
Offset : 56
CtxState : 14

Init Val :125
Slope : -10
Offset : 88
CtxState : 9

Init Val :107
Slope : -15
Offset : 72
CtxState : 42

Init Val :125
Slope : -10
Offset : 88
CtxState : 9

Init Val :141
Slope : -5
Offset : 88
CtxState : 29

Init Val :179
Slope : 10
Offset : 8
CtxState : 70

Init Val :153
Slope : 0
Offset : 56
CtxState : 14

Init Val :125
Slope : -10
Offset : 88
CtxState : 9

Init Val :107
Slope : -15
Offset : 72
CtxState : 42

Init Val :125
Slope : -10
Offset : 88
CtxState : 9

Init Val :141
Slope : -5
Offset : 88
CtxState : 29

Init Val :179
Slope : 10
Offset : 8
CtxState : 70

Init Val :153
Slope : 0
Offset : 56
CtxState : 14

Init Val :125
Slope : -10
Offset : 88
CtxState : 9

Init Val :140
Slope : -5
Offset : 80
CtxState : 13

Init Val :139
Slope : -5
Offset : 72
CtxState : 2

Init Val :182
Slope : 10
Offset : 32
CtxState : 22

Init Val :182
Slope : 10
Offset : 32
CtxState : 22

Init Val :152
Slope : 0
Offset : 48
CtxState : 30

Init Val :136
Slope : -5
Offset : 48
CtxState : 50

Init Val :152
Slope : 0
Offset : 48
CtxState : 30

Init Val :136
Slope : -5
Offset : 48
CtxState : 50

Init Val :153
Slope : 0
Offset : 56
CtxState : 14

Init Val :136
Slope : -5
Offset : 48
CtxState : 50

Init Val :139
Slope : -5
Offset : 72
CtxState : 2

Init Val :111
Slope : -15
Offset : 104
CtxState : 21

Init Val :136
Slope : -5
Offset : 48
CtxState : 50

Init Val :139
Slope : -5
Offset : 72
CtxState : 2

Init Val :111
Slope : -15
Offset : 104
CtxState : 21

Init Val :141
Slope : -5
Offset : 88
CtxState : 29

Init Val :111
Slope : -15
Offset : 104
CtxState : 21

Init Val :140
Slope : -5
Offset : 80
CtxState : 13

Init Val :92
Slope : -20
Offset : 80
CtxState : 46

Init Val :137
Slope : -5
Offset : 56
CtxState : 34

Init Val :138
Slope : -5
Offset : 64
CtxState : 18

Init Val :140
Slope : -5
Offset : 80
CtxState : 13

Init Val :152
Slope : 0
Offset : 48
CtxState : 30

Init Val :138
Slope : -5
Offset : 64
CtxState : 18

Init Val :139
Slope : -5
Offset : 72
CtxState : 2

Init Val :153
Slope : 0
Offset : 56
CtxState : 14

Init Val :74
Slope : -25
Offset : 64
CtxState : 98

Init Val :149
Slope : 0
Offset : 24
CtxState : 78

Init Val :92
Slope : -20
Offset : 80
CtxState : 46

Init Val :139
Slope : -5
Offset : 72
CtxState : 2

Init Val :107
Slope : -15
Offset : 72
CtxState : 42

Init Val :122
Slope : -10
Offset : 64
CtxState : 38

Init Val :152
Slope : 0
Offset : 48
CtxState : 30

Init Val :140
Slope : -5
Offset : 80
CtxState : 13

Init Val :179
Slope : 10
Offset : 8
CtxState : 70

Init Val :166
Slope : 5
Offset : 32
CtxState : 42

Init Val :182
Slope : 10
Offset : 32
CtxState : 22

Init Val :140
Slope : -5
Offset : 80
CtxState : 13

Init Val :227
Slope : 25
Offset : 8
CtxState : 10

Init Val :122
Slope : -10
Offset : 64
CtxState : 38

Init Val :197
Slope : 15
Offset : 24
CtxState : 18

Init Val :138
Slope : -5
Offset : 64
CtxState : 18

Init Val :153
Slope : 0
Offset : 56
CtxState : 14

Init Val :136
Slope : -5
Offset : 48
CtxState : 50

Init Val :167
Slope : 5
Offset : 40
CtxState : 26

Init Val :152
Slope : 0
Offset : 48
CtxState : 30

Init Val :152
Slope : 0
Offset : 48
CtxState : 30

Init Val :107
Slope : -15
Offset : 72
CtxState : 42

Init Val :167
Slope : 5
Offset : 40
CtxState : 26

Init Val :91
Slope : -20
Offset : 72
CtxState : 62

Initial Offset : 374
SAO DECODING 

Decoding Mode : Regular
Currr Range : 0x18a
Offset : 0x176
Bin Val : 1
input  context : 1d
Decode Mode : Bypass
Currr Range : 0x18a
Offset : 0x163
Bin Val : 1
Decoding SAO type IDX
Symbol Val : 2

Decode Mode : Bypass
Currr Range : 0x18a
Offset : 0x13c
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x18a
Offset : 0x0ee
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x18a
Offset : 0x53
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x18a
Offset : 0x0a6
Bin Val : 0
Decoding SAO abs offset
Symbol Val : 3

Decode Mode : Bypass
Currr Range : 0x18a
Offset : 0x14c
Bin Val : 0
Decoding SAO abs offset
Symbol Val : 0

Decode Mode : Bypass
Currr Range : 0x18a
Offset : 0x10f
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x18a
Offset : 0x094
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x18a
Offset : 0x128
Bin Val : 0
Decoding SAO abs offset
Symbol Val : 2

Decode Mode : Bypass
Currr Range : 0x18a
Offset : 0x0c7
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x18a
Offset : 0x5
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x18a
Offset : 0x0b
Bin Val : 0
Decoding SAO abs offset
Symbol Val : 2

Decode Mode : Bypass
Currr Range : 0x18a
Offset : 0x17
Bin Val : 0
Decode Mode : Bypass
Currr Range : 0x18a
Offset : 0x2e
Bin Val : 0
Decoding  SAO EO
Symbol Val : 0

Decoding Mode : Regular
Currr Range : 0x12b
Offset : 0x2e
Bin Val : 1
input  context : 1f
Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x5d
Bin Val : 0
Decoding SAO type IDX
Symbol Val : 1

Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x0bb
Bin Val : 0
Decoding SAO abs offset
Symbol Val : 0

Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x4c
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x099
Bin Val : 0
Decoding SAO abs offset
Symbol Val : 1

Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x08
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x11
Bin Val : 0
Decoding SAO abs offset
Symbol Val : 1

Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x22
Bin Val : 0
Decoding SAO abs offset
Symbol Val : 0

Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x45
Bin Val : 0
Decoding SAO abs Sign
Symbol Val : 0

Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x08b
Bin Val : 0
Decoding SAO abs Sign
Symbol Val : 0

Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x117
Bin Val : 0
Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x103
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x0dc
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x08d
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x11b
Bin Val : 0
Decoding SAO BO
Symbol Val : e

Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x10b
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x0ec
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x0ad
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x2f
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x5f
Bin Val : 0
Decoding SAO abs offset
Symbol Val : 4

Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x0be
Bin Val : 0
Decoding SAO abs offset
Symbol Val : 0

Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x51
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x0a2
Bin Val : 0
Decoding SAO abs offset
Symbol Val : 1

Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x1a
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x35
Bin Val : 0
Decoding SAO abs offset
Symbol Val : 1

Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x6b
Bin Val : 0
Decoding SAO abs Sign
Symbol Val : 0

Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x0d6
Bin Val : 0
Decoding SAO abs Sign
Symbol Val : 0

Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x081
Bin Val : 1
Decoding SAO abs Sign
Symbol Val : 1

Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x102
Bin Val : 0
Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x0da
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x08a
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x115
Bin Val : 0
Decode Mode : Bypass
Currr Range : 0x12b
Offset : 0x100
Bin Val : 1
Decoding SAO BO
Symbol Val : d

====================== Internal Sao Buffer =========================
sao_offset_sign :
0 0 1 1 
0 0 0 0 
0 0 0 1 

sao_offset_abs :
3 0 2 2 
----------------
0 1 1 0 
----------------
4 0 1 1 
----------------

Decoding Mode : Regular
Currr Range : 0x100
Offset : 0x0aa
Bin Val : 1
input  context : 2
Decoding split_cu_flag
Ctx Inc : 0
Symbol Val : 1

1 Split flag symbol val :1

Decoding Mode : Regular
Currr Range : 0x100
Offset : 0x54
Bin Val : 1
input  context : 0
Decoding split_cu_flag
Ctx Inc : 0
Symbol Val : 1

2 Split flag symbol val :1

Decoding Mode : Regular
Currr Range : 0x100
Offset : 0x0a8
Bin Val : 1
input  context : 1
Decoding split_cu_flag
Ctx Inc : 0
Symbol Val : 1

3 Split flag symbol val :1

Decoding Mode : Regular
Currr Range : 0x1d0
Offset : 0x70
Bin Val : 0
input  context : 9
Decoding part mode
Symbol Val : 1

4 part mode symbol val :1

Decoding Mode : Regular
Currr Range : 0x10d
Offset : 0x70
Bin Val : 1
input  context : 9
Decoding prev intra luma pred flag
Symbol Val : 1

5 prev intra luma pred flag :1

Decoding Mode : Regular
Currr Range : 0x13c
Offset : 0x0e0
Bin Val : 1
input  context : b
Decoding prev intra luma pred flag
Symbol Val : 1

6 prev intra luma pred flag :1

Decoding Mode : Regular
Currr Range : 0x1a4
Offset : 0x35
Bin Val : 0
input  context : d
Decoding prev intra luma pred flag
Symbol Val : 0

7 prev intra luma pred flag :0

Decoding Mode : Regular
Currr Range : 0x1f6
Offset : 0x6b
Bin Val : 1
input  context : 9
Decoding prev intra luma pred flag
Symbol Val : 1

8 prev intra luma pred flag :1

Decode Mode : Bypass
Currr Range : 0x1f6
Offset : 0x0d7
Bin Val : 0
Decoding mpm idx
Symbol Val : 0

9 mpm idx :0

Decode Mode : Bypass
Currr Range : 0x1f6
Offset : 0x1af
Bin Val : 0
Decoding mpm idx
Symbol Val : 0

10 mpm idx :0

Decode Mode : Bypass
Currr Range : 0x1f6
Offset : 0x168
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x1f6
Offset : 0x0db
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x1f6
Offset : 0x1b7
Bin Val : 0
Decode Mode : Bypass
Currr Range : 0x1f6
Offset : 0x179
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x1f6
Offset : 0x0fd
Bin Val : 1
Decoding rem intra luma pred mode
Symbol Val : 1b

11 rem intra luma pred :1b

Decode Mode : Bypass
Currr Range : 0x1f6
Offset : 0x5
Bin Val : 1
Decode Mode : Bypass
Currr Range : 0x1f6
Offset : 0x0b
Bin Val : 0
Decoding mpm idx
Symbol Val : 1

12 mpm idx :1

Decoding Mode : Regular
Currr Range : 0x19d
Offset : 0x0b
Bin Val : 0
input  context : 26
Decoding prev intra luma pred flag
Symbol Val : 4

13 Intra Chroma Pred Mode :4

Part Idx : 0
Part size : 4
Avail A : 0
avail B : 0
CandIntraPredModeA : 1
CandIntraPredModeB : 1
Candidate mode list :
0 
----------------
1 
----------------
26 
----------------

Pred Mode Luma : 0
Pred Mode Chroma : 0


Part Idx : 1
Part size : 4
Avail A : 1
avail B : 0
CandIntraPredModeA : 0
CandIntraPredModeB : 1
Candidate mode list :
0 
----------------
1 
----------------
26 
----------------

Pred Mode Luma : 0
Pred Mode Chroma : 0


Part Idx : 2
Part size : 4
Avail A : 0
avail B : 1
CandIntraPredModeA : 1
CandIntraPredModeB : 0
Candidate mode list :
0 
----------------
1 
----------------
26 
----------------

Pred Mode Luma : 30
Pred Mode Chroma : 0


Part Idx : 3
Part size : 4
Avail A : 1
avail B : 1
CandIntraPredModeA : 30
CandIntraPredModeB : 0
Candidate mode list :
30 
----------------
0 
----------------
1 
----------------

Pred Mode Luma : 0
Pred Mode Chroma : 0


TEST BENCH RESULTS
14
33
3
29
49
5
11
40
====================== Sao Buffer Output =========================
SaoTypeIdx :
2 
----------------
1 
----------------
1 
----------------

abc
SaoEoClass :
0 
----------------
0 
----------------
0 
----------------

abc
SaoOffsetVal :
0 3 0 -2 -2 
----------------
0 0 1 1 0 
----------------
0 4 0 1 -1 
----------------

abc
sao_band_position :
0 
----------------
14 
----------------
13 
----------------

WARNING: Hls::stream 'hls::stream<unsigned char, 0>0' contains leftover data, which may result in RTL simulation hanging.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.756 seconds; current allocated memory: 143.742 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.161 seconds; peak allocated memory: 1.087 GB.
