#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Apr  7 10:42:57 2020
# Process ID: 12220
# Current directory: C:/Users/elyot/Desktop/codesign
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26048 C:\Users\elyot\Desktop\codesign\codesign.xpr
# Log file: C:/Users/elyot/Desktop/codesign/vivado.log
# Journal file: C:/Users/elyot/Desktop/codesign\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/elyot/Desktop/codesign/codesign.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 706.699 ; gain = 136.875
update_compile_order -fileset sources_1
open_bd_design {C:/Users/elyot/Desktop/codesign/codesign.srcs/sources_1/bd/ZynqSystem/ZynqSystem.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Successfully read diagram <ZynqSystem> from BD file <C:/Users/elyot/Desktop/codesign/codesign.srcs/sources_1/bd/ZynqSystem/ZynqSystem.bd>
open_bd_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 832.055 ; gain = 105.883
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr  7 10:56:16 2020...
