//--------------------------------------------------------------------------------
// Auto-generated by LiteX (b9a1fec3) on 2023-11-20 20:10:24
//--------------------------------------------------------------------------------
#ifndef __GENERATED_MEM_H
#define __GENERATED_MEM_H

#ifndef VEXRISCV_DEBUG_BASE
#define VEXRISCV_DEBUG_BASE 0xf00f0000L
#define VEXRISCV_DEBUG_SIZE 0x00000100
#endif

#ifndef ROM_BASE
#define ROM_BASE 0x00000000L
#define ROM_SIZE 0x00020000
#endif

#ifndef SRAM_BASE
#define SRAM_BASE 0x10000000L
#define SRAM_SIZE 0x00002000
#endif

#ifndef MAIN_RAM_BASE
#define MAIN_RAM_BASE 0x40000000L
#define MAIN_RAM_SIZE 0x02000000
#endif

#ifndef ARENA_BASE
#define ARENA_BASE 0x60000000L
#define ARENA_SIZE 0x00000000
#endif

#ifndef CSR_BASE
#define CSR_BASE 0xf0000000L
#define CSR_SIZE 0x00010000
#endif

#ifndef MEM_REGIONS
#define MEM_REGIONS "VEXRISCV_DEBUG  0xf00f0000 0x100 \nROM             0x00000000 0x20000 \nSRAM            0x10000000 0x2000 \nMAIN_RAM        0x40000000 0x2000000 \nARENA           0x60000000 0x0 \nCSR             0xf0000000 0x10000 "
#endif
#endif
