# RISCV-CPU_Pipeline
A 5-stage pipelined RISC-V (RV32I) CPU implemented in Verilog with hazard detection and forwarding, synthesized and deployed on a Nexys A7 FPGA using Xilinx Vivado.
