
*** Running vivado
    with args -log hfrisc_soc.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source hfrisc_soc.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Nov 14 15:02:26 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source hfrisc_soc.tcl -notrace
Command: link_design -top hfrisc_soc -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1491.383 ; gain = 0.000 ; free physical = 1352 ; free virtual = 8819
INFO: [Netlist 29-17] Analyzing 1281 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lucas/Desktop/facul/a2025_2/CSD_contrucao_sistemas_digitais/hf-risc/T3/artix7_nexysa7_basic_soc_vga.xdc]
Finished Parsing XDC File [/home/lucas/Desktop/facul/a2025_2/CSD_contrucao_sistemas_digitais/hf-risc/T3/artix7_nexysa7_basic_soc_vga.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1724.848 ; gain = 0.000 ; free physical = 1224 ; free virtual = 8692
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1069 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 31 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 1024 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 1 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1832.355 ; gain = 107.508 ; free physical = 1156 ; free virtual = 8624

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1bb48d462

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2269.309 ; gain = 436.953 ; free physical = 750 ; free virtual = 8235

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1bb48d462

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2615.113 ; gain = 0.000 ; free physical = 412 ; free virtual = 7897

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1bb48d462

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2615.113 ; gain = 0.000 ; free physical = 412 ; free virtual = 7897
Phase 1 Initialization | Checksum: 1bb48d462

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2615.113 ; gain = 0.000 ; free physical = 412 ; free virtual = 7897

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1bb48d462

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2615.113 ; gain = 0.000 ; free physical = 412 ; free virtual = 7897

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1bb48d462

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2615.113 ; gain = 0.000 ; free physical = 412 ; free virtual = 7897
Phase 2 Timer Update And Timing Data Collection | Checksum: 1bb48d462

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2615.113 ; gain = 0.000 ; free physical = 412 ; free virtual = 7897

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 6 inverters resulting in an inversion of 124 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 20fefb993

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2615.113 ; gain = 0.000 ; free physical = 412 ; free virtual = 7897
Retarget | Checksum: 20fefb993
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 7 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1a2e273a4

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2615.113 ; gain = 0.000 ; free physical = 412 ; free virtual = 7897
Constant propagation | Checksum: 1a2e273a4
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2615.113 ; gain = 0.000 ; free physical = 412 ; free virtual = 7897
Phase 5 Sweep | Checksum: 21aed8eb2

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2615.113 ; gain = 0.000 ; free physical = 412 ; free virtual = 7897
Sweep | Checksum: 21aed8eb2
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 21aed8eb2

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2647.129 ; gain = 32.016 ; free physical = 412 ; free virtual = 7897
BUFG optimization | Checksum: 21aed8eb2
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 21aed8eb2

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2647.129 ; gain = 32.016 ; free physical = 412 ; free virtual = 7897
Shift Register Optimization | Checksum: 21aed8eb2
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1e08b1e0a

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2647.129 ; gain = 32.016 ; free physical = 412 ; free virtual = 7897
Post Processing Netlist | Checksum: 1e08b1e0a
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 28530b1dd

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2647.129 ; gain = 32.016 ; free physical = 412 ; free virtual = 7897

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2647.129 ; gain = 0.000 ; free physical = 412 ; free virtual = 7897
Phase 9.2 Verifying Netlist Connectivity | Checksum: 28530b1dd

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2647.129 ; gain = 32.016 ; free physical = 412 ; free virtual = 7897
Phase 9 Finalization | Checksum: 28530b1dd

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2647.129 ; gain = 32.016 ; free physical = 412 ; free virtual = 7897
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               7  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 28530b1dd

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2647.129 ; gain = 32.016 ; free physical = 412 ; free virtual = 7897

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 24
Ending PowerOpt Patch Enables Task | Checksum: 28530b1dd

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 330 ; free virtual = 7690
Ending Power Optimization Task | Checksum: 28530b1dd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2943.324 ; gain = 296.195 ; free physical = 330 ; free virtual = 7690

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 28530b1dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 330 ; free virtual = 7690

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 330 ; free virtual = 7690
Ending Netlist Obfuscation Task | Checksum: 28530b1dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 330 ; free virtual = 7690
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2943.324 ; gain = 1218.477 ; free physical = 330 ; free virtual = 7690
INFO: [Vivado 12-24828] Executing command : report_drc -file hfrisc_soc_drc_opted.rpt -pb hfrisc_soc_drc_opted.pb -rpx hfrisc_soc_drc_opted.rpx
Command: report_drc -file hfrisc_soc_drc_opted.rpt -pb hfrisc_soc_drc_opted.pb -rpx hfrisc_soc_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lucas/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/lucas/Desktop/facul/a2025_2/CSD_contrucao_sistemas_digitais/hf-risc/T3/t3_viva/t3_viva.runs/impl_1/hfrisc_soc_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 433 ; free virtual = 7680
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 433 ; free virtual = 7680
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 433 ; free virtual = 7681
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 433 ; free virtual = 7681
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 433 ; free virtual = 7682
Write Physdb Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 433 ; free virtual = 7682
Write ShapeDB Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 433 ; free virtual = 7682
INFO: [Common 17-1381] The checkpoint '/home/lucas/Desktop/facul/a2025_2/CSD_contrucao_sistemas_digitais/hf-risc/T3/t3_viva/t3_viva.runs/impl_1/hfrisc_soc_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 43 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 349 ; free virtual = 7598
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 196ec3dfc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 349 ; free virtual = 7598
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 349 ; free virtual = 7598

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c82221ab

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 348 ; free virtual = 7602

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2c2017519

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 353 ; free virtual = 7609

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2c2017519

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 353 ; free virtual = 7609
Phase 1 Placer Initialization | Checksum: 2c2017519

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 353 ; free virtual = 7609

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c9ee823d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 371 ; free virtual = 7628

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f5c0eba5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 380 ; free virtual = 7637

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f5c0eba5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 380 ; free virtual = 7637

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2db377c21

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 435 ; free virtual = 7711

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2db377c21

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 442 ; free virtual = 7708

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 400 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 164 nets or LUTs. Breaked 0 LUT, combined 164 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 422 ; free virtual = 7705

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            164  |                   164  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            164  |                   164  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 28732b7bf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 420 ; free virtual = 7703
Phase 2.5 Global Place Phase2 | Checksum: 28348ef61

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 426 ; free virtual = 7701
Phase 2 Global Placement | Checksum: 28348ef61

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 426 ; free virtual = 7701

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2198e4457

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 425 ; free virtual = 7700

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 299cf9bea

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 423 ; free virtual = 7699

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 3267d2049

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 423 ; free virtual = 7699

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 31c5a8109

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 423 ; free virtual = 7699

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 19508de5a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 422 ; free virtual = 7698

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 20110b76c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 421 ; free virtual = 7697

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1f72bd7ac

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 421 ; free virtual = 7697
Phase 3 Detail Placement | Checksum: 1f72bd7ac

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 421 ; free virtual = 7697

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f10895ec

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.616 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bf53d0cc

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 476 ; free virtual = 7632
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 26ad37015

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 464 ; free virtual = 7621
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f10895ec

Time (s): cpu = 00:00:31 ; elapsed = 00:00:09 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 452 ; free virtual = 7609

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.616. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 20086c044

Time (s): cpu = 00:00:31 ; elapsed = 00:00:09 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 452 ; free virtual = 7609

Time (s): cpu = 00:00:31 ; elapsed = 00:00:09 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 452 ; free virtual = 7609
Phase 4.1 Post Commit Optimization | Checksum: 20086c044

Time (s): cpu = 00:00:31 ; elapsed = 00:00:09 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 452 ; free virtual = 7609

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20086c044

Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 444 ; free virtual = 7607

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 20086c044

Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 444 ; free virtual = 7607
Phase 4.3 Placer Reporting | Checksum: 20086c044

Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 446 ; free virtual = 7609

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 446 ; free virtual = 7609

Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 446 ; free virtual = 7609
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a6a97a98

Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 446 ; free virtual = 7609
Ending Placer Task | Checksum: 122b1b688

Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 446 ; free virtual = 7609
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 445 ; free virtual = 7608
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file hfrisc_soc_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 414 ; free virtual = 7578
INFO: [Vivado 12-24828] Executing command : report_utilization -file hfrisc_soc_utilization_placed.rpt -pb hfrisc_soc_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file hfrisc_soc_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 402 ; free virtual = 7566
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 401 ; free virtual = 7566
Wrote PlaceDB: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 392 ; free virtual = 7568
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 392 ; free virtual = 7568
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 392 ; free virtual = 7568
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 392 ; free virtual = 7568
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 392 ; free virtual = 7569
Write Physdb Complete: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 392 ; free virtual = 7569
INFO: [Common 17-1381] The checkpoint '/home/lucas/Desktop/facul/a2025_2/CSD_contrucao_sistemas_digitais/hf-risc/T3/t3_viva/t3_viva.runs/impl_1/hfrisc_soc_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 390 ; free virtual = 7555
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 5.616 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 388 ; free virtual = 7555
Wrote PlaceDB: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 384 ; free virtual = 7561
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 384 ; free virtual = 7561
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 384 ; free virtual = 7561
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 384 ; free virtual = 7561
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 384 ; free virtual = 7562
Write Physdb Complete: Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 384 ; free virtual = 7562
INFO: [Common 17-1381] The checkpoint '/home/lucas/Desktop/facul/a2025_2/CSD_contrucao_sistemas_digitais/hf-risc/T3/t3_viva/t3_viva.runs/impl_1/hfrisc_soc_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 6e26d96b ConstDB: 0 ShapeSum: 2b87d87 RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 337f7fdf | NumContArr: 3e522405 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1f723991e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 363 ; free virtual = 7515

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1f723991e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 362 ; free virtual = 7514

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1f723991e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 362 ; free virtual = 7514
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2b50b78d6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 451 ; free virtual = 7430
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.638  | TNS=0.000  | WHS=-0.118 | THS=-0.704 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000304652 %
  Global Horizontal Routing Utilization  = 0.0004973 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4147
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4143
  Number of Partially Routed Nets     = 4
  Number of Node Overlaps             = 1

Phase 2 Router Initialization | Checksum: 2c3ce0ea8

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 378 ; free virtual = 7369

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2c3ce0ea8

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 375 ; free virtual = 7367

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 26f4b8f4a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 349 ; free virtual = 7341
Phase 4 Initial Routing | Checksum: 26f4b8f4a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 349 ; free virtual = 7341

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 346
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.581  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 28afd0413

Time (s): cpu = 00:00:42 ; elapsed = 00:00:21 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 353 ; free virtual = 7340

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.581  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 28bad50bb

Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 353 ; free virtual = 7340
Phase 5 Rip-up And Reroute | Checksum: 28bad50bb

Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 353 ; free virtual = 7340

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 28bad50bb

Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 353 ; free virtual = 7340

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 28bad50bb

Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 353 ; free virtual = 7340
Phase 6 Delay and Skew Optimization | Checksum: 28bad50bb

Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 353 ; free virtual = 7340

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.685  | TNS=0.000  | WHS=0.185  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2d1483559

Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 355 ; free virtual = 7342
Phase 7 Post Hold Fix | Checksum: 2d1483559

Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 355 ; free virtual = 7342

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.02037 %
  Global Horizontal Routing Utilization  = 2.23927 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2d1483559

Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 355 ; free virtual = 7342

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2d1483559

Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 355 ; free virtual = 7342

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2a713b053

Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 355 ; free virtual = 7342

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2a713b053

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 357 ; free virtual = 7344

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.685  | TNS=0.000  | WHS=0.185  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2a713b053

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 357 ; free virtual = 7344
Total Elapsed time in route_design: 21.54 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 13f704785

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 353 ; free virtual = 7340
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 13f704785

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 353 ; free virtual = 7340

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 2943.324 ; gain = 0.000 ; free physical = 353 ; free virtual = 7340
INFO: [Vivado 12-24828] Executing command : report_drc -file hfrisc_soc_drc_routed.rpt -pb hfrisc_soc_drc_routed.pb -rpx hfrisc_soc_drc_routed.rpx
Command: report_drc -file hfrisc_soc_drc_routed.rpt -pb hfrisc_soc_drc_routed.pb -rpx hfrisc_soc_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/lucas/Desktop/facul/a2025_2/CSD_contrucao_sistemas_digitais/hf-risc/T3/t3_viva/t3_viva.runs/impl_1/hfrisc_soc_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file hfrisc_soc_methodology_drc_routed.rpt -pb hfrisc_soc_methodology_drc_routed.pb -rpx hfrisc_soc_methodology_drc_routed.rpx
Command: report_methodology -file hfrisc_soc_methodology_drc_routed.rpt -pb hfrisc_soc_methodology_drc_routed.pb -rpx hfrisc_soc_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/lucas/Desktop/facul/a2025_2/CSD_contrucao_sistemas_digitais/hf-risc/T3/t3_viva/t3_viva.runs/impl_1/hfrisc_soc_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file hfrisc_soc_timing_summary_routed.rpt -pb hfrisc_soc_timing_summary_routed.pb -rpx hfrisc_soc_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file hfrisc_soc_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file hfrisc_soc_route_status.rpt -pb hfrisc_soc_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file hfrisc_soc_bus_skew_routed.rpt -pb hfrisc_soc_bus_skew_routed.pb -rpx hfrisc_soc_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file hfrisc_soc_power_routed.rpt -pb hfrisc_soc_power_summary_routed.pb -rpx hfrisc_soc_power_routed.rpx
Command: report_power -file hfrisc_soc_power_routed.rpt -pb hfrisc_soc_power_summary_routed.pb -rpx hfrisc_soc_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
113 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file hfrisc_soc_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 3065.160 ; gain = 121.836 ; free physical = 389 ; free virtual = 7310
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3065.160 ; gain = 0.000 ; free physical = 389 ; free virtual = 7313
Wrote PlaceDB: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3065.160 ; gain = 0.000 ; free physical = 389 ; free virtual = 7322
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3065.160 ; gain = 0.000 ; free physical = 389 ; free virtual = 7322
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3065.160 ; gain = 0.000 ; free physical = 388 ; free virtual = 7322
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3065.160 ; gain = 0.000 ; free physical = 388 ; free virtual = 7323
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3065.160 ; gain = 0.000 ; free physical = 388 ; free virtual = 7323
Write Physdb Complete: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3065.160 ; gain = 0.000 ; free physical = 388 ; free virtual = 7323
INFO: [Common 17-1381] The checkpoint '/home/lucas/Desktop/facul/a2025_2/CSD_contrucao_sistemas_digitais/hf-risc/T3/t3_viva/t3_viva.runs/impl_1/hfrisc_soc_routed.dcp' has been generated.
Command: write_bitstream -force hfrisc_soc.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./hfrisc_soc.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
125 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 3365.992 ; gain = 300.832 ; free physical = 330 ; free virtual = 7162
INFO: [Common 17-206] Exiting Vivado at Fri Nov 14 15:03:37 2025...

*** Running vivado
    with args -log hfrisc_soc.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source hfrisc_soc.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Nov 25 14:14:57 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source hfrisc_soc.tcl -notrace
Command: open_checkpoint hfrisc_soc_routed.dcp
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1493.418 ; gain = 0.000 ; free physical = 389 ; free virtual = 9459
INFO: [Netlist 29-17] Analyzing 1281 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1569.199 ; gain = 3.000 ; free physical = 374 ; free virtual = 9359
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2191.684 ; gain = 0.000 ; free physical = 383 ; free virtual = 8835
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2191.684 ; gain = 0.000 ; free physical = 383 ; free virtual = 8835
Read PlaceDB: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2191.684 ; gain = 0.000 ; free physical = 375 ; free virtual = 8827
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2191.684 ; gain = 0.000 ; free physical = 375 ; free virtual = 8827
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2191.684 ; gain = 0.000 ; free physical = 375 ; free virtual = 8827
Read Physdb Files: Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2191.684 ; gain = 0.000 ; free physical = 375 ; free virtual = 8827
Restored from archive | CPU: 0.430000 secs | Memory: 14.545235 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2191.684 ; gain = 7.938 ; free physical = 375 ; free virtual = 8827
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2191.684 ; gain = 0.000 ; free physical = 376 ; free virtual = 8828
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1069 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 31 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 1024 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
open_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2191.684 ; gain = 747.820 ; free physical = 376 ; free virtual = 8828
Command: write_bitstream -force hfrisc_soc.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lucas/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./hfrisc_soc.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 2780.695 ; gain = 589.012 ; free physical = 343 ; free virtual = 8298
INFO: [Common 17-206] Exiting Vivado at Tue Nov 25 14:15:18 2025...
