Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jan 26 20:31:18 2024
| Host         : DESKTOP-PI9AKPV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.674     -738.646                    368                10192        0.022        0.000                      0                10192        8.750        0.000                       0                  3749  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -4.674     -738.646                    368                10192        0.022        0.000                      0                10192        8.750        0.000                       0                  3749  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          368  Failing Endpoints,  Worst Slack       -4.674ns,  Total Violation     -738.646ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.674ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_31/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.879ns  (logic 13.733ns (57.512%)  route 10.146ns (42.488%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns = ( 22.870 - 20.000 ) 
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        1.975     3.269    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/ap_clk
    SLICE_X92Y103        FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y103        FDRE (Prop_fdre_C_Q)         0.478     3.747 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/Q
                         net (fo=6, routed)           0.858     4.605    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[2]
    SLICE_X91Y103        LUT4 (Prop_lut4_I0_O)        0.296     4.901 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.901    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X91Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.451 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.451    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_1
    SLICE_X91Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.565    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_1
    SLICE_X91Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.679    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_1
    SLICE_X91Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.793 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.384     7.177    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X89Y106        LUT3 (Prop_lut3_I2_O)        0.124     7.301 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/DSP_i_24/O
                         net (fo=2, routed)           0.967     8.267    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[16]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_A[16]_PATTERNDETECT)
                                                      5.767    14.034 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.039    15.073    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X98Y106        LUT5 (Prop_lut5_I3_O)        0.124    15.197 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    15.197    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X98Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.730 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          0.000    15.730    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_0
    SLICE_X98Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.887 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[4].CARRY_MUX_CARRY4/CO[1]
                         net (fo=8, routed)           0.552    16.439    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/zero_pair_lzd_6
    SLICE_X99Y107        LUT5 (Prop_lut5_I1_O)        0.332    16.771 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_3/O
                         net (fo=1, routed)           0.694    17.465    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/B[13]
    DSP48_X3Y43          DSP48E1 (Prop_dsp48e1_B[13]_P[2])
                                                      3.656    21.121 f  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[2]
                         net (fo=1, routed)           0.781    21.902    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[0]
    SLICE_X91Y107        LUT6 (Prop_lut6_I0_O)        0.124    22.026 f  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0/O
                         net (fo=6, routed)           1.197    23.223    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/s_axis_a_tdata[0]
    SLICE_X86Y107        LUT6 (Prop_lut6_I0_O)        0.124    23.347 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    23.347    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/WIDE_NOR/A[0]
    SLICE_X86Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.860 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/WIDE_NOR/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.860    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRY_ZERO_DET/CARRYS_OUT[0]
    SLICE_X86Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.017 f  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, routed)           0.454    24.471    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/ram_reg_0_0_0
    SLICE_X87Y109        LUT3 (Prop_lut3_I2_O)        0.332    24.803 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0/O
                         net (fo=32, routed)          1.718    26.521    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/ram_reg_0_0[0]
    SLICE_X35Y112        LUT6 (Prop_lut6_I0_O)        0.124    26.645 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/ram_reg_0_31_i_1/O
                         net (fo=1, routed)           0.503    27.148    design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/d0[31]
    RAMB36_X2Y22         RAMB36E1                                     r  design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_31/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        1.691    22.870    design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ap_clk
    RAMB36_X2Y22         RAMB36E1                                     r  design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_31/CLKARDCLK
                         clock pessimism              0.147    23.016    
                         clock uncertainty           -0.302    22.714    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    22.473    design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_31
  -------------------------------------------------------------------
                         required time                         22.473    
                         arrival time                         -27.148    
  -------------------------------------------------------------------
                         slack                                 -4.674    

Slack (VIOLATED) :        -4.617ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_14/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.980ns  (logic 13.733ns (57.267%)  route 10.248ns (42.733%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.929ns = ( 22.929 - 20.000 ) 
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        1.975     3.269    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/ap_clk
    SLICE_X92Y103        FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y103        FDRE (Prop_fdre_C_Q)         0.478     3.747 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/Q
                         net (fo=6, routed)           0.858     4.605    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[2]
    SLICE_X91Y103        LUT4 (Prop_lut4_I0_O)        0.296     4.901 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.901    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X91Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.451 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.451    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_1
    SLICE_X91Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.565    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_1
    SLICE_X91Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.679    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_1
    SLICE_X91Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.793 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.384     7.177    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X89Y106        LUT3 (Prop_lut3_I2_O)        0.124     7.301 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/DSP_i_24/O
                         net (fo=2, routed)           0.967     8.267    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[16]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_A[16]_PATTERNDETECT)
                                                      5.767    14.034 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.039    15.073    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X98Y106        LUT5 (Prop_lut5_I3_O)        0.124    15.197 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    15.197    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X98Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.730 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          0.000    15.730    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_0
    SLICE_X98Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.887 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[4].CARRY_MUX_CARRY4/CO[1]
                         net (fo=8, routed)           0.552    16.439    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/zero_pair_lzd_6
    SLICE_X99Y107        LUT5 (Prop_lut5_I1_O)        0.332    16.771 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_3/O
                         net (fo=1, routed)           0.694    17.465    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/B[13]
    DSP48_X3Y43          DSP48E1 (Prop_dsp48e1_B[13]_P[2])
                                                      3.656    21.121 f  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[2]
                         net (fo=1, routed)           0.781    21.902    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[0]
    SLICE_X91Y107        LUT6 (Prop_lut6_I0_O)        0.124    22.026 f  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0/O
                         net (fo=6, routed)           1.197    23.223    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/s_axis_a_tdata[0]
    SLICE_X86Y107        LUT6 (Prop_lut6_I0_O)        0.124    23.347 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    23.347    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/WIDE_NOR/A[0]
    SLICE_X86Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.860 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/WIDE_NOR/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.860    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRY_ZERO_DET/CARRYS_OUT[0]
    SLICE_X86Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.017 f  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, routed)           0.454    24.471    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/ram_reg_0_0_0
    SLICE_X87Y109        LUT3 (Prop_lut3_I2_O)        0.332    24.803 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0/O
                         net (fo=32, routed)          0.922    25.725    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/ram_reg_0_0[0]
    SLICE_X83Y112        LUT6 (Prop_lut6_I0_O)        0.124    25.849 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/ram_reg_0_14_i_1/O
                         net (fo=1, routed)           1.401    27.250    design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/d0[14]
    RAMB36_X3Y27         RAMB36E1                                     r  design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_14/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        1.750    22.929    design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ap_clk
    RAMB36_X3Y27         RAMB36E1                                     r  design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_14/CLKARDCLK
                         clock pessimism              0.247    23.175    
                         clock uncertainty           -0.302    22.873    
    RAMB36_X3Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    22.632    design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_14
  -------------------------------------------------------------------
                         required time                         22.632    
                         arrival time                         -27.249    
  -------------------------------------------------------------------
                         slack                                 -4.617    

Slack (VIOLATED) :        -4.615ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_30/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.814ns  (logic 13.733ns (57.668%)  route 10.081ns (42.332%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 22.865 - 20.000 ) 
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        1.975     3.269    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/ap_clk
    SLICE_X92Y103        FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y103        FDRE (Prop_fdre_C_Q)         0.478     3.747 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/Q
                         net (fo=6, routed)           0.858     4.605    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[2]
    SLICE_X91Y103        LUT4 (Prop_lut4_I0_O)        0.296     4.901 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.901    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X91Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.451 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.451    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_1
    SLICE_X91Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.565    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_1
    SLICE_X91Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.679    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_1
    SLICE_X91Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.793 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.384     7.177    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X89Y106        LUT3 (Prop_lut3_I2_O)        0.124     7.301 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/DSP_i_24/O
                         net (fo=2, routed)           0.967     8.267    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[16]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_A[16]_PATTERNDETECT)
                                                      5.767    14.034 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.039    15.073    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X98Y106        LUT5 (Prop_lut5_I3_O)        0.124    15.197 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    15.197    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X98Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.730 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          0.000    15.730    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_0
    SLICE_X98Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.887 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[4].CARRY_MUX_CARRY4/CO[1]
                         net (fo=8, routed)           0.552    16.439    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/zero_pair_lzd_6
    SLICE_X99Y107        LUT5 (Prop_lut5_I1_O)        0.332    16.771 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_3/O
                         net (fo=1, routed)           0.694    17.465    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/B[13]
    DSP48_X3Y43          DSP48E1 (Prop_dsp48e1_B[13]_P[2])
                                                      3.656    21.121 f  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[2]
                         net (fo=1, routed)           0.781    21.902    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[0]
    SLICE_X91Y107        LUT6 (Prop_lut6_I0_O)        0.124    22.026 f  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0/O
                         net (fo=6, routed)           1.197    23.223    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/s_axis_a_tdata[0]
    SLICE_X86Y107        LUT6 (Prop_lut6_I0_O)        0.124    23.347 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    23.347    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/WIDE_NOR/A[0]
    SLICE_X86Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.860 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/WIDE_NOR/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.860    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRY_ZERO_DET/CARRYS_OUT[0]
    SLICE_X86Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.017 f  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, routed)           0.454    24.471    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/ram_reg_0_0_0
    SLICE_X87Y109        LUT3 (Prop_lut3_I2_O)        0.332    24.803 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0/O
                         net (fo=32, routed)          0.624    25.427    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/ram_reg_0_0[0]
    SLICE_X83Y110        LUT6 (Prop_lut6_I0_O)        0.124    25.551 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/ram_reg_0_30_i_17/O
                         net (fo=1, routed)           1.532    27.083    design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/d0[30]
    RAMB36_X2Y23         RAMB36E1                                     r  design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_30/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        1.686    22.865    design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ap_clk
    RAMB36_X2Y23         RAMB36E1                                     r  design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_30/CLKARDCLK
                         clock pessimism              0.147    23.011    
                         clock uncertainty           -0.302    22.709    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    22.468    design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_30
  -------------------------------------------------------------------
                         required time                         22.468    
                         arrival time                         -27.083    
  -------------------------------------------------------------------
                         slack                                 -4.615    

Slack (VIOLATED) :        -4.575ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_29/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.650ns  (logic 13.733ns (58.068%)  route 9.917ns (41.932%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 22.758 - 20.000 ) 
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        1.975     3.269    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/ap_clk
    SLICE_X92Y103        FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y103        FDRE (Prop_fdre_C_Q)         0.478     3.747 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/Q
                         net (fo=6, routed)           0.858     4.605    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[2]
    SLICE_X91Y103        LUT4 (Prop_lut4_I0_O)        0.296     4.901 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.901    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X91Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.451 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.451    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_1
    SLICE_X91Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.565    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_1
    SLICE_X91Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.679    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_1
    SLICE_X91Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.793 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.384     7.177    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X89Y106        LUT3 (Prop_lut3_I2_O)        0.124     7.301 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/DSP_i_24/O
                         net (fo=2, routed)           0.967     8.267    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[16]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_A[16]_PATTERNDETECT)
                                                      5.767    14.034 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.039    15.073    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X98Y106        LUT5 (Prop_lut5_I3_O)        0.124    15.197 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    15.197    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X98Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.730 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          0.000    15.730    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_0
    SLICE_X98Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.887 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[4].CARRY_MUX_CARRY4/CO[1]
                         net (fo=8, routed)           0.552    16.439    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/zero_pair_lzd_6
    SLICE_X99Y107        LUT5 (Prop_lut5_I1_O)        0.332    16.771 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_3/O
                         net (fo=1, routed)           0.694    17.465    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/B[13]
    DSP48_X3Y43          DSP48E1 (Prop_dsp48e1_B[13]_P[2])
                                                      3.656    21.121 f  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[2]
                         net (fo=1, routed)           0.781    21.902    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[0]
    SLICE_X91Y107        LUT6 (Prop_lut6_I0_O)        0.124    22.026 f  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0/O
                         net (fo=6, routed)           1.197    23.223    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/s_axis_a_tdata[0]
    SLICE_X86Y107        LUT6 (Prop_lut6_I0_O)        0.124    23.347 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    23.347    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/WIDE_NOR/A[0]
    SLICE_X86Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.860 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/WIDE_NOR/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.860    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRY_ZERO_DET/CARRYS_OUT[0]
    SLICE_X86Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.017 f  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, routed)           0.454    24.471    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/ram_reg_0_0_0
    SLICE_X87Y109        LUT3 (Prop_lut3_I2_O)        0.332    24.803 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0/O
                         net (fo=32, routed)          1.648    26.451    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/ram_reg_0_0[0]
    SLICE_X54Y96         LUT6 (Prop_lut6_I0_O)        0.124    26.575 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/ram_reg_0_29_i_1/O
                         net (fo=1, routed)           0.344    26.919    design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/d0[29]
    RAMB36_X3Y19         RAMB36E1                                     r  design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_29/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        1.579    22.758    design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ap_clk
    RAMB36_X3Y19         RAMB36E1                                     r  design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_29/CLKARDCLK
                         clock pessimism              0.129    22.887    
                         clock uncertainty           -0.302    22.585    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    22.344    design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_29
  -------------------------------------------------------------------
                         required time                         22.344    
                         arrival time                         -26.919    
  -------------------------------------------------------------------
                         slack                                 -4.575    

Slack (VIOLATED) :        -4.530ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_22/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.677ns  (logic 13.733ns (58.000%)  route 9.944ns (42.000%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 22.830 - 20.000 ) 
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        1.975     3.269    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/ap_clk
    SLICE_X92Y103        FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y103        FDRE (Prop_fdre_C_Q)         0.478     3.747 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/Q
                         net (fo=6, routed)           0.858     4.605    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[2]
    SLICE_X91Y103        LUT4 (Prop_lut4_I0_O)        0.296     4.901 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.901    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X91Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.451 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.451    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_1
    SLICE_X91Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.565    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_1
    SLICE_X91Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.679    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_1
    SLICE_X91Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.793 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.384     7.177    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X89Y106        LUT3 (Prop_lut3_I2_O)        0.124     7.301 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/DSP_i_24/O
                         net (fo=2, routed)           0.967     8.267    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[16]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_A[16]_PATTERNDETECT)
                                                      5.767    14.034 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.039    15.073    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X98Y106        LUT5 (Prop_lut5_I3_O)        0.124    15.197 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    15.197    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X98Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.730 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          0.000    15.730    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_0
    SLICE_X98Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.887 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[4].CARRY_MUX_CARRY4/CO[1]
                         net (fo=8, routed)           0.552    16.439    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/zero_pair_lzd_6
    SLICE_X99Y107        LUT5 (Prop_lut5_I1_O)        0.332    16.771 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_3/O
                         net (fo=1, routed)           0.694    17.465    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/B[13]
    DSP48_X3Y43          DSP48E1 (Prop_dsp48e1_B[13]_P[2])
                                                      3.656    21.121 f  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[2]
                         net (fo=1, routed)           0.781    21.902    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[0]
    SLICE_X91Y107        LUT6 (Prop_lut6_I0_O)        0.124    22.026 f  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0/O
                         net (fo=6, routed)           1.197    23.223    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/s_axis_a_tdata[0]
    SLICE_X86Y107        LUT6 (Prop_lut6_I0_O)        0.124    23.347 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    23.347    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/WIDE_NOR/A[0]
    SLICE_X86Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.860 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/WIDE_NOR/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.860    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRY_ZERO_DET/CARRYS_OUT[0]
    SLICE_X86Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.017 f  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, routed)           0.454    24.471    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/ram_reg_0_0_0
    SLICE_X87Y109        LUT3 (Prop_lut3_I2_O)        0.332    24.803 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0/O
                         net (fo=32, routed)          1.661    26.464    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/ram_reg_0_0[0]
    SLICE_X103Y91        LUT6 (Prop_lut6_I0_O)        0.124    26.588 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/ram_reg_0_22_i_1/O
                         net (fo=1, routed)           0.358    26.946    design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/d0[22]
    RAMB36_X5Y18         RAMB36E1                                     r  design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_22/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        1.651    22.830    design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ap_clk
    RAMB36_X5Y18         RAMB36E1                                     r  design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_22/CLKARDCLK
                         clock pessimism              0.129    22.959    
                         clock uncertainty           -0.302    22.657    
    RAMB36_X5Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    22.416    design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_22
  -------------------------------------------------------------------
                         required time                         22.416    
                         arrival time                         -26.946    
  -------------------------------------------------------------------
                         slack                                 -4.530    

Slack (VIOLATED) :        -4.422ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_6/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.566ns  (logic 12.855ns (54.550%)  route 10.711ns (45.450%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 22.827 - 20.000 ) 
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        1.975     3.269    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/ap_clk
    SLICE_X92Y103        FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y103        FDRE (Prop_fdre_C_Q)         0.478     3.747 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/Q
                         net (fo=6, routed)           0.858     4.605    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[2]
    SLICE_X91Y103        LUT4 (Prop_lut4_I0_O)        0.296     4.901 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.901    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X91Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.451 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.451    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_1
    SLICE_X91Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.565    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_1
    SLICE_X91Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.679    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_1
    SLICE_X91Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.793 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.384     7.177    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X89Y106        LUT3 (Prop_lut3_I2_O)        0.124     7.301 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/DSP_i_24/O
                         net (fo=2, routed)           0.967     8.267    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[16]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_A[16]_PATTERNDETECT)
                                                      5.767    14.034 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.039    15.073    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X98Y106        LUT5 (Prop_lut5_I3_O)        0.124    15.197 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    15.197    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X98Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.730 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          0.000    15.730    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_0
    SLICE_X98Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.887 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[4].CARRY_MUX_CARRY4/CO[1]
                         net (fo=8, routed)           0.552    16.439    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/zero_pair_lzd_6
    SLICE_X99Y107        LUT5 (Prop_lut5_I1_O)        0.332    16.771 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_3/O
                         net (fo=1, routed)           0.694    17.465    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/B[13]
    DSP48_X3Y43          DSP48E1 (Prop_dsp48e1_B[13]_P[28])
                                                      3.656    21.121 f  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[28]
                         net (fo=1, routed)           0.638    21.759    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[24]
    SLICE_X94Y108        LUT6 (Prop_lut6_I0_O)        0.124    21.883 f  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[24]_INST_0/O
                         net (fo=7, routed)           0.968    22.852    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/m_axis_result_tdata[24]
    SLICE_X97Y105        LUT4 (Prop_lut4_I0_O)        0.124    22.976 f  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/ram_reg_0_0_i_30/O
                         net (fo=1, routed)           0.875    23.851    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/ram_reg_0_0_i_30_n_1
    SLICE_X99Y107        LUT5 (Prop_lut5_I4_O)        0.124    23.975 f  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/ram_reg_0_0_i_24/O
                         net (fo=32, routed)          1.322    25.296    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/ram_reg_0_0_i_24_n_1
    SLICE_X83Y109        LUT6 (Prop_lut6_I4_O)        0.124    25.420 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/ram_reg_0_6_i_1/O
                         net (fo=1, routed)           1.414    26.835    design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/d0[6]
    RAMB36_X5Y17         RAMB36E1                                     r  design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_6/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        1.648    22.827    design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ap_clk
    RAMB36_X5Y17         RAMB36E1                                     r  design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_6/CLKARDCLK
                         clock pessimism              0.129    22.956    
                         clock uncertainty           -0.302    22.654    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    22.413    design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         22.413    
                         arrival time                         -26.835    
  -------------------------------------------------------------------
                         slack                                 -4.422    

Slack (VIOLATED) :        -4.421ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.495ns  (logic 13.733ns (58.451%)  route 9.762ns (41.549%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 22.757 - 20.000 ) 
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        1.975     3.269    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/ap_clk
    SLICE_X92Y103        FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y103        FDRE (Prop_fdre_C_Q)         0.478     3.747 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/Q
                         net (fo=6, routed)           0.858     4.605    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[2]
    SLICE_X91Y103        LUT4 (Prop_lut4_I0_O)        0.296     4.901 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.901    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X91Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.451 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.451    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_1
    SLICE_X91Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.565    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_1
    SLICE_X91Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.679    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_1
    SLICE_X91Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.793 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.384     7.177    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X89Y106        LUT3 (Prop_lut3_I2_O)        0.124     7.301 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/DSP_i_24/O
                         net (fo=2, routed)           0.967     8.267    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[16]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_A[16]_PATTERNDETECT)
                                                      5.767    14.034 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.039    15.073    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X98Y106        LUT5 (Prop_lut5_I3_O)        0.124    15.197 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    15.197    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X98Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.730 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          0.000    15.730    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_0
    SLICE_X98Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.887 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[4].CARRY_MUX_CARRY4/CO[1]
                         net (fo=8, routed)           0.552    16.439    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/zero_pair_lzd_6
    SLICE_X99Y107        LUT5 (Prop_lut5_I1_O)        0.332    16.771 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_3/O
                         net (fo=1, routed)           0.694    17.465    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/B[13]
    DSP48_X3Y43          DSP48E1 (Prop_dsp48e1_B[13]_P[2])
                                                      3.656    21.121 f  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[2]
                         net (fo=1, routed)           0.781    21.902    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[0]
    SLICE_X91Y107        LUT6 (Prop_lut6_I0_O)        0.124    22.026 f  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0/O
                         net (fo=6, routed)           1.197    23.223    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/s_axis_a_tdata[0]
    SLICE_X86Y107        LUT6 (Prop_lut6_I0_O)        0.124    23.347 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    23.347    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/WIDE_NOR/A[0]
    SLICE_X86Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.860 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/WIDE_NOR/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.860    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRY_ZERO_DET/CARRYS_OUT[0]
    SLICE_X86Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.017 f  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, routed)           0.454    24.471    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/ram_reg_0_0_0
    SLICE_X87Y109        LUT3 (Prop_lut3_I2_O)        0.332    24.803 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0/O
                         net (fo=32, routed)          1.473    26.276    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/ram_reg_0_0[0]
    SLICE_X57Y90         LUT6 (Prop_lut6_I0_O)        0.124    26.400 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/ram_reg_0_2_i_1/O
                         net (fo=1, routed)           0.364    26.764    design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/d0[2]
    RAMB36_X3Y18         RAMB36E1                                     r  design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        1.578    22.757    design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ap_clk
    RAMB36_X3Y18         RAMB36E1                                     r  design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_2/CLKARDCLK
                         clock pessimism              0.129    22.886    
                         clock uncertainty           -0.302    22.584    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    22.343    design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                         22.343    
                         arrival time                         -26.764    
  -------------------------------------------------------------------
                         slack                                 -4.421    

Slack (VIOLATED) :        -4.394ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_9/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.542ns  (logic 13.733ns (58.333%)  route 9.809ns (41.667%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 22.831 - 20.000 ) 
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        1.975     3.269    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/ap_clk
    SLICE_X92Y103        FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y103        FDRE (Prop_fdre_C_Q)         0.478     3.747 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/Q
                         net (fo=6, routed)           0.858     4.605    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[2]
    SLICE_X91Y103        LUT4 (Prop_lut4_I0_O)        0.296     4.901 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.901    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X91Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.451 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.451    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_1
    SLICE_X91Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.565    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_1
    SLICE_X91Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.679    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_1
    SLICE_X91Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.793 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.384     7.177    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X89Y106        LUT3 (Prop_lut3_I2_O)        0.124     7.301 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/DSP_i_24/O
                         net (fo=2, routed)           0.967     8.267    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[16]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_A[16]_PATTERNDETECT)
                                                      5.767    14.034 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.039    15.073    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X98Y106        LUT5 (Prop_lut5_I3_O)        0.124    15.197 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    15.197    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X98Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.730 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          0.000    15.730    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_0
    SLICE_X98Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.887 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[4].CARRY_MUX_CARRY4/CO[1]
                         net (fo=8, routed)           0.552    16.439    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/zero_pair_lzd_6
    SLICE_X99Y107        LUT5 (Prop_lut5_I1_O)        0.332    16.771 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_3/O
                         net (fo=1, routed)           0.694    17.465    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/B[13]
    DSP48_X3Y43          DSP48E1 (Prop_dsp48e1_B[13]_P[2])
                                                      3.656    21.121 f  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[2]
                         net (fo=1, routed)           0.781    21.902    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[0]
    SLICE_X91Y107        LUT6 (Prop_lut6_I0_O)        0.124    22.026 f  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0/O
                         net (fo=6, routed)           1.197    23.223    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/s_axis_a_tdata[0]
    SLICE_X86Y107        LUT6 (Prop_lut6_I0_O)        0.124    23.347 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    23.347    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/WIDE_NOR/A[0]
    SLICE_X86Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.860 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/WIDE_NOR/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.860    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRY_ZERO_DET/CARRYS_OUT[0]
    SLICE_X86Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.017 f  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, routed)           0.454    24.471    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/ram_reg_0_0_0
    SLICE_X87Y109        LUT3 (Prop_lut3_I2_O)        0.332    24.803 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fcmp_32ns_32neOg_U3/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0/O
                         net (fo=32, routed)          1.390    26.192    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/ram_reg_0_0[0]
    SLICE_X102Y97        LUT6 (Prop_lut6_I0_O)        0.124    26.316 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/ram_reg_0_9_i_1/O
                         net (fo=1, routed)           0.495    26.811    design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/d0[9]
    RAMB36_X5Y19         RAMB36E1                                     r  design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_9/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        1.652    22.831    design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ap_clk
    RAMB36_X5Y19         RAMB36E1                                     r  design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_9/CLKARDCLK
                         clock pessimism              0.129    22.960    
                         clock uncertainty           -0.302    22.658    
    RAMB36_X5Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    22.417    design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_9
  -------------------------------------------------------------------
                         required time                         22.417    
                         arrival time                         -26.811    
  -------------------------------------------------------------------
                         slack                                 -4.394    

Slack (VIOLATED) :        -4.352ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/din1_buf1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_5/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.714ns  (logic 14.142ns (59.636%)  route 9.572ns (40.364%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=2 LUT2=3 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 22.714 - 20.000 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        1.745     3.039    design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/ap_clk
    SLICE_X22Y33         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/din1_buf1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.478     3.517 r  design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/din1_buf1_reg[24]/Q
                         net (fo=7, routed)           0.706     4.223    design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/s_axis_b_tdata[24]
    SLICE_X22Y34         LUT2 (Prop_lut2_I0_O)        0.322     4.545 r  design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[1].sub_lut/O
                         net (fo=1, routed)           0.411     4.956    design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/A[1]
    SLICE_X23Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.898     5.854 r  design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.854    design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_1
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.188 r  design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=18, routed)          0.675     6.863    design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/align_dist[5]
    SLICE_X23Y33         LUT6 (Prop_lut6_I0_O)        0.303     7.166 r  design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/DSP_i_65/O
                         net (fo=2, routed)           0.841     8.007    design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_INMODE[2]_PATTERNDETECT)
                                                      5.849    13.856 r  design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          0.948    14.803    design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X19Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.927 r  design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    14.927    design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X19Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.477 f  design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.181    16.658    design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/norm_dist[0]
    SLICE_X19Y32         LUT6 (Prop_lut6_I0_O)        0.124    16.782 r  design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_9/O
                         net (fo=1, routed)           0.743    17.525    design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/B[7]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[7]_P[4])
                                                      3.656    21.181 f  design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[4]
                         net (fo=1, routed)           0.906    22.088    design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[2]
    SLICE_X17Y35         LUT6 (Prop_lut6_I0_O)        0.124    22.212 f  design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[2]_INST_0/O
                         net (fo=6, routed)           0.624    22.836    design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fcmp_32ns_32neOg_U18/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X16Y36         LUT2 (Prop_lut2_I0_O)        0.124    22.960 r  design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fcmp_32ns_32neOg_U18/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000    22.960    design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fcmp_32ns_32neOg_U18/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0_n_1
    SLICE_X16Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.493 r  design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fcmp_32ns_32neOg_U18/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.493    design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fcmp_32ns_32neOg_U18/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_1
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.610 r  design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fcmp_32ns_32neOg_U18/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.610    design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fcmp_32ns_32neOg_U18/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_1
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.727 r  design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fcmp_32ns_32neOg_U18/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.727    design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fcmp_32ns_32neOg_U18/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_1
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.844 r  design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fcmp_32ns_32neOg_U18/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.599    24.442    design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fcmp_32ns_32neOg_U18/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/CARRY_OUT
    SLICE_X17Y38         LUT3 (Prop_lut3_I1_O)        0.124    24.566 r  design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fcmp_32ns_32neOg_U18/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0/O
                         net (fo=1, routed)           0.304    24.870    design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/cnn_ap_fadd_0_full_dsp_32_u/ram_reg_7[0]
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    24.994 f  design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/cnn_ap_fadd_0_full_dsp_32_u/ram_reg_0_i_24/O
                         net (fo=32, routed)          1.300    26.294    design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/cnn_ap_fadd_0_full_dsp_32_u/ram_reg_0_i_24_n_1
    SLICE_X32Y35         LUT2 (Prop_lut2_I1_O)        0.124    26.418 r  design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/cnn_ap_fadd_0_full_dsp_32_u/ram_reg_5_i_4/O
                         net (fo=1, routed)           0.335    26.753    design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/d0[20]
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_5/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        1.535    22.714    design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ap_clk
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_5/CLKARDCLK
                         clock pessimism              0.230    22.943    
                         clock uncertainty           -0.302    22.641    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    22.400    design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_5
  -------------------------------------------------------------------
                         required time                         22.400    
                         arrival time                         -26.753    
  -------------------------------------------------------------------
                         slack                                 -4.352    

Slack (VIOLATED) :        -4.346ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_23/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.771ns  (logic 12.855ns (54.079%)  route 10.916ns (45.921%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.990ns = ( 22.990 - 20.000 ) 
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        1.975     3.269    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/ap_clk
    SLICE_X92Y103        FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y103        FDRE (Prop_fdre_C_Q)         0.478     3.747 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/Q
                         net (fo=6, routed)           0.858     4.605    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[2]
    SLICE_X91Y103        LUT4 (Prop_lut4_I0_O)        0.296     4.901 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.901    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X91Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.451 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.451    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_1
    SLICE_X91Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.565    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_1
    SLICE_X91Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.679 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.679    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_1
    SLICE_X91Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.793 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.384     7.177    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X89Y106        LUT3 (Prop_lut3_I2_O)        0.124     7.301 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/DSP_i_24/O
                         net (fo=2, routed)           0.967     8.267    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[16]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_A[16]_PATTERNDETECT)
                                                      5.767    14.034 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.039    15.073    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X98Y106        LUT5 (Prop_lut5_I3_O)        0.124    15.197 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    15.197    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X98Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.730 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          0.000    15.730    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_0
    SLICE_X98Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.887 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[4].CARRY_MUX_CARRY4/CO[1]
                         net (fo=8, routed)           0.552    16.439    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/zero_pair_lzd_6
    SLICE_X99Y107        LUT5 (Prop_lut5_I1_O)        0.332    16.771 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_3/O
                         net (fo=1, routed)           0.694    17.465    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/B[13]
    DSP48_X3Y43          DSP48E1 (Prop_dsp48e1_B[13]_P[28])
                                                      3.656    21.121 f  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[28]
                         net (fo=1, routed)           0.638    21.759    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[24]
    SLICE_X94Y108        LUT6 (Prop_lut6_I0_O)        0.124    21.883 f  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[24]_INST_0/O
                         net (fo=7, routed)           0.968    22.852    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/m_axis_result_tdata[24]
    SLICE_X97Y105        LUT4 (Prop_lut4_I0_O)        0.124    22.976 f  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/ram_reg_0_0_i_30/O
                         net (fo=1, routed)           0.875    23.851    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/ram_reg_0_0_i_30_n_1
    SLICE_X99Y107        LUT5 (Prop_lut5_I4_O)        0.124    23.975 f  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/ram_reg_0_0_i_24/O
                         net (fo=32, routed)          1.496    25.471    design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/ram_reg_0_0_i_24_n_1
    SLICE_X86Y108        LUT6 (Prop_lut6_I4_O)        0.124    25.595 r  design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_0_full_dsp_32_u/ram_reg_0_23_i_1/O
                         net (fo=1, routed)           1.445    27.040    design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/d0[23]
    RAMB36_X5Y24         RAMB36E1                                     r  design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_23/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        1.811    22.990    design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ap_clk
    RAMB36_X5Y24         RAMB36E1                                     r  design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_23/CLKARDCLK
                         clock pessimism              0.247    23.236    
                         clock uncertainty           -0.302    22.934    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    22.693    design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_23
  -------------------------------------------------------------------
                         required time                         22.693    
                         arrival time                         -27.040    
  -------------------------------------------------------------------
                         slack                                 -4.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/ix_in_reg_451_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/ix_in_0_reg_160_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.520%)  route 0.157ns (51.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        0.548     0.884    design_1_i/cnn_0/inst/ap_clk
    SLICE_X50Y86         FDRE                                         r  design_1_i/cnn_0/inst/ix_in_reg_451_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.148     1.032 r  design_1_i/cnn_0/inst/ix_in_reg_451_reg[4]/Q
                         net (fo=1, routed)           0.157     1.189    design_1_i/cnn_0/inst/ix_in_reg_451[4]
    SLICE_X49Y86         FDRE                                         r  design_1_i/cnn_0/inst/ix_in_0_reg_160_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        0.819     1.185    design_1_i/cnn_0/inst/ap_clk
    SLICE_X49Y86         FDRE                                         r  design_1_i/cnn_0/inst/ix_in_0_reg_160_reg[4]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y86         FDRE (Hold_fdre_C_D)         0.017     1.167    design_1_i/cnn_0/inst/ix_in_0_reg_160_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[28].bram_wrdata_int_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.484%)  route 0.223ns (63.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        0.558     0.894    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X33Y95         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[28].bram_wrdata_int_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.128     1.022 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[28].bram_wrdata_int_reg[28]/Q
                         net (fo=1, routed)           0.223     1.244    design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[12]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        0.866     1.232    design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.951    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.243     1.194    design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.074%)  route 0.178ns (48.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        0.639     0.975    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/aclk
    SLICE_X37Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cs_reg[0]/Q
                         net (fo=18, routed)          0.178     1.294    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_19_in
    SLICE_X38Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.339 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_valid_i_i_1__4/O
                         net (fo=1, routed)           0.000     1.339    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_valid_i0
    SLICE_X38Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/aclk
    SLICE_X38Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         FDRE (Hold_fdre_C_D)         0.120     1.276    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        0.552     0.888    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X51Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/Q
                         net (fo=1, routed)           0.056     1.084    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[0]
    SLICE_X50Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        0.820     1.186    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X50Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.285     0.901    
    SLICE_X50Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.018    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_flat_fu_240/ap_CS_fsm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_flat_fu_240/ap_CS_fsm_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.148ns (41.927%)  route 0.205ns (58.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        0.553     0.889    design_1_i/cnn_0/inst/grp_flat_fu_240/ap_clk
    SLICE_X50Y50         FDRE                                         r  design_1_i/cnn_0/inst/grp_flat_fu_240/ap_CS_fsm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.148     1.037 r  design_1_i/cnn_0/inst/grp_flat_fu_240/ap_CS_fsm_reg[8]/Q
                         net (fo=9, routed)           0.205     1.242    design_1_i/cnn_0/inst/grp_flat_fu_240/ap_CS_fsm_pp0_stage7
    SLICE_X49Y52         FDRE                                         r  design_1_i/cnn_0/inst/grp_flat_fu_240/ap_CS_fsm_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        0.825     1.191    design_1_i/cnn_0/inst/grp_flat_fu_240/ap_clk
    SLICE_X49Y52         FDRE                                         r  design_1_i/cnn_0/inst/grp_flat_fu_240/ap_CS_fsm_reg[9]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y52         FDRE (Hold_fdre_C_D)         0.016     1.172    design_1_i/cnn_0/inst/grp_flat_fu_240/ap_CS_fsm_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.456%)  route 0.138ns (49.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        0.657     0.993    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X31Y109        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_fdre_C_Q)         0.141     1.134 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[4]/Q
                         net (fo=7, routed)           0.138     1.272    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/s_axi_awid[4]
    SLICE_X30Y111        SRL16E                                       r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        0.928     1.294    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/s_axi_aclk
    SLICE_X30Y111        SRL16E                                       r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism             -0.286     1.008    
    SLICE_X30Y111        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.191    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.040%)  route 0.134ns (44.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        0.634     0.970    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X36Y115        FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y115        FDRE (Prop_fdre_C_Q)         0.164     1.134 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.134     1.268    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X34Y115        SRL16E                                       r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        0.905     1.271    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X34Y115        SRL16E                                       r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.268     1.003    
    SLICE_X34Y115        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.186    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_flat_fu_240/ap_CS_fsm_reg[139]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_flat_fu_240/ap_CS_fsm_reg[140]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.491%)  route 0.280ns (66.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        0.563     0.899    design_1_i/cnn_0/inst/grp_flat_fu_240/ap_clk
    SLICE_X43Y48         FDRE                                         r  design_1_i/cnn_0/inst/grp_flat_fu_240/ap_CS_fsm_reg[139]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/cnn_0/inst/grp_flat_fu_240/ap_CS_fsm_reg[139]/Q
                         net (fo=11, routed)          0.280     1.320    design_1_i/cnn_0/inst/grp_flat_fu_240/ap_CS_fsm_pp0_stage138
    SLICE_X39Y50         FDRE                                         r  design_1_i/cnn_0/inst/grp_flat_fu_240/ap_CS_fsm_reg[140]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        0.825     1.191    design_1_i/cnn_0/inst/grp_flat_fu_240/ap_clk
    SLICE_X39Y50         FDRE                                         r  design_1_i/cnn_0/inst/grp_flat_fu_240/ap_CS_fsm_reg[140]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.070     1.231    design_1_i/cnn_0/inst/grp_flat_fu_240/ap_CS_fsm_reg[140]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].r_issuing_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].r_issuing_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.212ns (52.544%)  route 0.191ns (47.456%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        0.639     0.975    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aclk
    SLICE_X36Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].r_issuing_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].r_issuing_cnt_reg[8]/Q
                         net (fo=6, routed)           0.191     1.330    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/gen_master_slots[1].r_issuing_cnt_reg[8][0]
    SLICE_X36Y99         LUT5 (Prop_lut5_I3_O)        0.048     1.378 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/gen_master_slots[1].r_issuing_cnt[11]_i_2/O
                         net (fo=1, routed)           0.000     1.378    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi_n_6
    SLICE_X36Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].r_issuing_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aclk
    SLICE_X36Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].r_issuing_cnt_reg[11]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X36Y99         FDRE (Hold_fdre_C_D)         0.131     1.287    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].r_issuing_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[13].bram_wrdata_int_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.742%)  route 0.282ns (63.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        0.558     0.894    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y95         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[13].bram_wrdata_int_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[13].bram_wrdata_int_reg[13]/Q
                         net (fo=1, routed)           0.282     1.340    design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[13]
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3755, routed)        0.867     1.233    design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.952    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[13])
                                                      0.296     1.248    design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y16  design_1_i/cnn_0/inst/max_pool_2_out_U/cnn_max_pool_2_out_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y13  design_1_i/cnn_0/inst/max_pool_2_out_U/cnn_max_pool_2_out_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y15  design_1_i/cnn_0/inst/flat_array_U/cnn_flat_array_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y15  design_1_i/cnn_0/inst/flat_array_U/cnn_flat_array_ram_U/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y12  design_1_i/cnn_0/inst/flat_array_U/cnn_flat_array_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y12  design_1_i/cnn_0/inst/flat_array_U/cnn_flat_array_ram_U/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y11  design_1_i/cnn_0/inst/grp_dense_fu_248/dense_weights_U/dense_dense_weights_rom_U/q0_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y10  design_1_i/cnn_0/inst/grp_conv_2_fu_258/conv_2_bias_U/conv_2_conv_2_bias_rom_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y10  design_1_i/cnn_0/inst/grp_conv_2_fu_258/conv_2_bias_U/conv_2_conv_2_bias_rom_U/q0_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y9   design_1_i/cnn_0/inst/grp_dense_fu_248/dense_weights_U/dense_dense_weights_rom_U/q0_reg_10/CLKARDCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y61  design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y61  design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_14_14/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y61  design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_15_15/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y61  design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_16_16/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y59  design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y59  design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y59  design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y59  design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y59  design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y59  design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y59  design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y59  design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y59  design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y59  design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y59  design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y59  design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y59  design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y59  design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y61  design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y61  design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_14_14/SP/CLK



