Flowtool
Copyright 2026 Cadence Design Systems Inc.  All rights reserved worldwide

Command:   -verbose
Directory: /nethome/dkhalil8/InnovateECE/RTL2GDS/design
Script:    scripts/flow.yaml
Version:   25.10-b003_1, built 03/20/2025 14:55 PDT
Date:      Sat Feb 14 12:37:46 2026

Starting scheduled flows at 02-14 12:38:17...
* flow_current @ innovus: implementation.floorplan.block_start -> implementation.floorplan.schedule_floorplan_report_floorplan
Waiting for flows to return... (1 running)
* flow_current @ innovus: implementation.floorplan.block_start -> implementation.floorplan.schedule_floorplan_report_floorplan
floorplan:
floorplan:Cadence Innovus(TM) Implementation System.
floorplan:Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.
floorplan:
floorplan:Version:	v25.11-s102_1, built Wed Aug 27 13:03:08 PDT 2025
floorplan:Options:	-batch -stylus -log /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/floorplan -disable_user_startup -execute if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid 08ba889c-0385-4f8c-9ec4-11332ae0f9f3 top_dir /nethome/dkhalil8/InnovateECE/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/floorplan_16 metrics_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/floorplan_16 run_tag {} db {cdb /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/syn_opt.cdb_2 counter_16bit {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} flow {flow flow:flow_current dir . db {cdb dbs/syn_opt.cdb_2 counter_16bit {}} branch {} tool innovus caller_data {group 0 process_branch 0} uuid 08ba889c-0385-4f8c-9ec4-11332ae0f9f3 tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:floorplan .steps flow_step:block_start} step flow_step:block_start features {} str implementation.floorplan.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:floorplan .steps flow_step:block_start} step flow_step:block_start features {} str implementation.floorplan.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:floorplan .steps flow_step:schedule_floorplan_report_floorplan} step flow_step:schedule_floorplan_report_floorplan features {} str implementation.floorplan.schedule_floorplan_report_floorplan} log_prefix /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/floorplan}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:floorplan .steps flow_step:block_start} step flow_step:block_start features {} str implementation.floorplan.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:floorplan .steps flow_step:schedule_floorplan_report_floorplan} step flow_step:schedule_floorplan_report_floorplan features {} str implementation.floorplan.schedule_floorplan_report_floorplan}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/floorplan_16} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {cdb /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/syn_opt.cdb_2 counter_16bit {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0 
floorplan:Date:		Sat Feb 14 12:38:18 2026
floorplan:Host:		ece-rschsrv.ece.gatech.edu (x86_64 w/Linux 4.18.0-553.89.1.el8_10.x86_64) (22cores*88cpus*Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 56320KB)
floorplan:OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
floorplan:
floorplan:License:
floorplan:		[12:38:18.185785] Configured Lic search path (25.01-s002): 5280@ece-winlic.ece.gatech.edu
floorplan:
floorplan:		invs	Innovus Implementation System	25.1	checkout succeeded
floorplan:		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
floorplan:
floorplan:
floorplan:Create and set the environment variable TMPDIR to /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_4051190_0988e20b-16ac-458f-b204-9eb69955d3d3_ece-rschsrv.ece.gatech.edu_dkhalil8_moNuhN.
floorplan:
floorplan:Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
floorplan:[INFO] Loading Pegasus 24.14 fill procedures
floorplan:Info: Process UID = 4051190 / 0988e20b-16ac-458f-b204-9eb69955d3d3 / e30XgOLOJy
floorplan:
floorplan:**INFO:  MMMC transition support version v31-84 
floorplan:
floorplan:#@ Processing -execute option
floorplan:@innovus 1> if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid 08ba889c-0385-4f8c-9ec4-11332ae0f9f3 top_dir /nethome/dkhalil8/InnovateECE/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/floorplan_16 metrics_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/floorplan_16 run_tag {} db {cdb /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/syn_opt.cdb_2 counter_16bit {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} flow {flow flow:flow_current dir . db {cdb dbs/syn_opt.cdb_2 counter_16bit {}} branch {} tool innovus caller_data {group 0 process_branch 0} uuid 08ba889c-0385-4f8c-9ec4-11332ae0f9f3 tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:floorplan .steps flow_step:block_start} step flow_step:block_start features {} str implementation.floorplan.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:floorplan .steps flow_step:block_start} step flow_step:block_start features {} str implementation.floorplan.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:floorplan .steps flow_step:schedule_floorplan_report_floorplan} step flow_step:schedule_floorplan_report_floorplan features {} str implementation.floorplan.schedule_floorplan_report_floorplan} log_prefix /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/floorplan}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:floorplan .steps flow_step:block_start} step flow_step:block_start features {} str implementation.floorplan.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:floorplan .steps flow_step:schedule_floorplan_report_floorplan} step flow_step:schedule_floorplan_report_floorplan features {} str implementation.floorplan.schedule_floorplan_report_floorplan}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/floorplan_16} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {cdb /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/syn_opt.cdb_2 counter_16bit {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0
floorplan:init_flow summary:
floorplan:  Flow script        : 
floorplan:  YAML script        : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml
floorplan:  Flow               : flow:flow_current
floorplan:  From               : implementation.floorplan.block_start
floorplan:  To                 : implementation.floorplan.schedule_floorplan_report_floorplan
floorplan:  Top directory      : /nethome/dkhalil8/InnovateECE/RTL2GDS/design
floorplan:  Working directory  : .
floorplan:  Starting database  : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/syn_opt.cdb_2
floorplan:  Run tag            : 
floorplan:  Branch name        : 
floorplan:  Metrics file       : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/floorplan_16
floorplan:  Status file        : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/floorplan_16
floorplan:reading previous metrics...
floorplan:Sourcing flow scripts...
floorplan:Sourcing flow scripts done.
floorplan:Begin steps for plugin point Cadence.plugin.flowkit.read_db.pre
floorplan:#@ Begin verbose flow_step activate_views
floorplan:@flow 2: apply {{} {
floorplan:    set db [get_db flow_starting_db]
floorplan:    set flow [lindex [get_db flow_hier_path] end]
floorplan:    set setup_views [get_feature -obj $flow setup_views]
floorplan:    set hold_views [get_feature -obj $flow hold_views]
floorplan:    set leakage_view [get_feature -obj $flow leakage_view]
floorplan:    set dynamic_view [get_feature -obj $flow dynamic_view]
floorplan:  
floorplan:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
floorplan:      #- use read_db args for DB types and set_analysis_views for TCL
floorplan:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
floorplan:        set cmd "set_analysis_view"
floorplan:        if {$setup_views ne ""} {
floorplan:          append cmd " -setup [list $setup_views]"
floorplan:        } else {
floorplan:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
floorplan:        }
floorplan:        if {$hold_views ne ""} {
floorplan:          append cmd " -hold [list $hold_views]"
floorplan:        } else {
floorplan:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
floorplan:        }
floorplan:        if {$leakage_view ne ""} {
floorplan:          append cmd " -leakage [list $leakage_view]"
floorplan:        } else {
floorplan:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
floorplan:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
floorplan:          }
floorplan:        }
floorplan:        if {$dynamic_view ne ""} {
floorplan:          append cmd " -dynamic [list $dynamic_view]"
floorplan:        } else {
floorplan:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
floorplan:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
floorplan:          }
floorplan:        }
floorplan:        eval $cmd
floorplan:      } elseif {[llength [get_db analysis_views]] == 0} {
floorplan:        set cmd "set_flowkit_read_db_args"
floorplan:        if {$setup_views ne ""} {
floorplan:          append cmd " -setup_views [list $setup_views]"
floorplan:        }
floorplan:        if {$hold_views ne ""} {
floorplan:          append cmd " -hold_views [list $hold_views]"
floorplan:        }
floorplan:        if {$leakage_view ne ""} {
floorplan:          append cmd " -leakage_view [list $leakage_view]"
floorplan:        }
floorplan:        if {$dynamic_view ne ""} {
floorplan:          append cmd " -dynamic_view [list $dynamic_view]"
floorplan:        }
floorplan:        eval $cmd
floorplan:      } else {
floorplan:      }
floorplan:    }
floorplan:  }}
floorplan:#@ End verbose flow_step activate_views
floorplan:#@ Begin verbose flow_step init_mcpu
floorplan:@flow 2: apply {{} {
floorplan:    # Multi host/cpu attributes
floorplan:    #-----------------------------------------------------------------------------
floorplan:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
floorplan:    # the specified dist script.  This connects the number of CPUs being reserved
floorplan:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
floorplan:    # a typical environment variable exported by distribution platforms and is
floorplan:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
floorplan:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
floorplan:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
floorplan:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
floorplan:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
floorplan:    } else {
floorplan:      set max_cpus 1
floorplan:    }
floorplan:    switch -glob [get_db program_short_name] {
floorplan:      default       {}
floorplan:      joules*       -
floorplan:      genus*        -
floorplan:      innovus*      -
floorplan:      tempus*       -
floorplan:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
floorplan:    }
floorplan:if {[get_feature opt_signoff]} {
floorplan:      if {[is_flow -inside flow:opt_signoff]} {
floorplan:        set_multi_cpu_usage -verbose -remote_host 1
floorplan:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
floorplan:        set_distributed_hosts -local
floorplan:      }
floorplan:}
floorplan:  }}
floorplan:set_multi_cpu_usage -local_cpu 1
floorplan:#@ End verbose flow_step init_mcpu
floorplan:End steps for plugin point Cadence.plugin.flowkit.read_db.pre
floorplan:(stylus_db): ::init_mmmc_version set to version 2 from SQL db.
floorplan:(stylus_db): Load Metric file ...
floorplan:#% Begin Load Metric file (date=02/14 12:38:52, mem=2145.3M)
floorplan:#% End Load Metric file (date=02/14 12:38:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=2145.3M, current mem=2143.6M)
floorplan:#% Begin Load Common DB (date=02/14 12:38:52, mem=2143.6M)
floorplan:(stylus_db): Begin loading Common DB 'syn_opt.cdb_2' (Created by Genus(TM) Synthesis Solution 25.11-s095_1) ...
floorplan:(stylus_db): Initialized SQLite db version 0.2 ..
floorplan:(stylus_db): Sourcing .globals file  ...
floorplan:(stylus_db): setting init_mmmc_version to 2
floorplan:(stylus_db): Setting Library Root attributes ...
floorplan:(stylus_db): Set 19 timing library and user attributes of Root 
floorplan:(stylus_db): Load Flow-Kit settings ...
floorplan:% Begin Load Flow-Kit settings (date=02/14 12:38:53, mem=2144.0M)
floorplan:% End Load Flow-Kit settings (date=02/14 12:38:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=2144.5M, current mem=2144.5M)
floorplan:% Begin Load MMMC data (date=02/14 12:38:53, mem=2144.5M)
floorplan:(stylus_db): Reading MMMC file ...
floorplan:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lib/sky130_tt_1.8_25_nldm.lib' ...
floorplan:Read 109 cells in library 'sky130_tt_1.8_25' 
floorplan:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/sram_sky130/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib' ...
floorplan:Read 1 cells in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib' 
floorplan:% End Load MMMC data (date=02/14 12:38:53, total cpu=0:00:00.6, real=0:00:01.0, peak res=2213.7M, current mem=2152.8M)
floorplan:% Begin Load LEF files (date=02/14 12:38:54, mem=2152.8M)
floorplan:(stylus_db): Load LEF files ...
floorplan:
floorplan:Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lef/sky130_scl_9T.tlef ...
floorplan:
floorplan:Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lef/sky130_scl_9T.lef ...
floorplan:Set DBUPerIGU to M2 pitch 460.
floorplan:
floorplan:Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/sram_sky130/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef ...
floorplan:**WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-200' for more detail.
floorplan:**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
floorplan:To increase the message display limit, refer to the product command reference manual.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan:Type 'man IMPLF-201' for more detail.
floorplan:**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
floorplan:To increase the message display limit, refer to the product command reference manual.
floorplan:
floorplan:##  Check design process and node:  
floorplan:##  Both design process and tech node are not set.
floorplan:
floorplan:% End Load LEF files (date=02/14 12:38:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=2161.3M, current mem=2161.3M)
floorplan:(stylus_db): Load Verilog Netlist ...
floorplan:% Begin Load netlist data ... (date=02/14 12:38:54, mem=2161.4M)
floorplan:*** Begin netlist parsing (mem=2161.4M) ***
floorplan:Created 110 new cells from 2 timing libraries.
floorplan:Reading netlist ...
floorplan:Backslashed names will retain backslash and a trailing blank character.
floorplan:Reading verilog netlist '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/syn_opt.cdb_2/cmn/counter_16bit.v.gz'
floorplan:
floorplan:*** Memory Usage v#1 (Current mem = 2169.328M, initial mem = 962.281M) ***
floorplan:*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2169.3M) ***
floorplan:% End Load netlist data ... (date=02/14 12:38:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=2169.3M, current mem=2169.3M)
floorplan:Top level cell is counter_16bit.
floorplan:Hooked 110 DB cells to tlib cells.
floorplan:Starting recursive module instantiation check.
floorplan:No recursion found.
floorplan:Building hierarchical netlist for Cell counter_16bit ...
floorplan:***** UseNewTieNetMode *****.
floorplan:*** Netlist is unique.
floorplan:** info: there are 119 modules.
floorplan:** info: there are 139 stdCell insts.
floorplan:** info: there are 139 stdCell insts with at least one signal pin.
floorplan:
floorplan:*** Memory Usage v#1 (Current mem = 2200.480M, initial mem = 962.281M) ***
floorplan:(stylus_db): Init Design
floorplan:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
floorplan:Type 'man IMPFP-3961' for more detail.
floorplan:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
floorplan:Type 'man IMPFP-3961' for more detail.
floorplan:Start create_tracks
floorplan:Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
floorplan:Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
floorplan:Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
floorplan:*Info: initialize multi-corner CTS.
floorplan:Total number of combinational cells: 87
floorplan:Total number of sequential cells: 19
floorplan:Total number of tristate cells: 3
floorplan:Total number of level shifter cells: 0
floorplan:Total number of power gating cells: 0
floorplan:Total number of isolation cells: 0
floorplan:Total number of power switch cells: 0
floorplan:Total number of pulse generator cells: 0
floorplan:Total number of always on buffers: 0
floorplan:Total number of retention cells: 0
floorplan:Total number of physical cells: 0
floorplan:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
floorplan:Total number of usable buffers: 7
floorplan:List of unusable buffers:
floorplan:Total number of unusable buffers: 0
floorplan:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
floorplan:Total number of usable inverters: 9
floorplan:List of unusable inverters:
floorplan:Total number of unusable inverters: 0
floorplan:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
floorplan:Total number of identified usable delay cells: 4
floorplan:List of identified unusable delay cells:
floorplan:Total number of identified unusable delay cells: 0
floorplan:Reading timing constraints file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/syn_opt.cdb_2/cmn/counter_16bit.mmmc/modes/func/func.sdc.gz' ...
floorplan:Current (total cpu=0:00:35.6, real=0:00:37.0, peak res=2613.3M, current mem=2613.3M)
floorplan:counter_16bit
floorplan:INFO (CTE): Constraints read successfully.
floorplan:Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2627.4M, current mem=2627.4M)
floorplan:Current (total cpu=0:00:35.7, real=0:00:38.0, peak res=2627.4M, current mem=2627.4M)
floorplan:Reading latency file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/syn_opt.cdb_2/cmn/counter_16bit.mmmc/views/tt_v1.8_25C_Nominal_25_func/latency.sdc.gz' ...
floorplan:(stylus_db): Initialized design 'counter_16bit'
floorplan:(stylus_db): Setting Root attributes ...
floorplan:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
floorplan:##  Process: 130           (User Set)               
floorplan:##     Node: (not set)                           
floorplan:
floorplan:##  Check design process and node:  
floorplan:##  Design tech node is not set.
floorplan:
floorplan:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
floorplan:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
floorplan:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
floorplan:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
floorplan:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
floorplan:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
floorplan:##  Process: 130           (User Set)               
floorplan:##     Node: (not set)                           
floorplan:
floorplan:##  Check design process and node:  
floorplan:##  Design tech node is not set.
floorplan:
floorplan:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
floorplan:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
floorplan:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
floorplan:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
floorplan:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
floorplan:(stylus_db): Set 18 attributes of Root 
floorplan:(stylus_db): Silicon Drift settings not enabled or skipped...
floorplan:% Begin Set DB preserves (date=02/14 12:38:56, mem=2647.1M)
floorplan:(stylus_db): Setting preserves on design objects ...
floorplan:(stylus_db): Set 4 preserves of design objects
floorplan:% End Set DB preserves (date=02/14 12:38:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=2647.1M, current mem=2647.1M)
floorplan:% Begin Load Timing views and constraints (date=02/14 12:38:56, mem=2647.1M)
floorplan:(stylus_db): Read MMMC timing views ...
floorplan:% End Load Timing views and constraints (date=02/14 12:38:56, total cpu=0:00:00.1, real=0:00:00.0, peak res=2647.2M, current mem=2647.2M)
floorplan:(stylus_db): Couldn't commit power-intent, (counter_16bit.cpf or counter_16bit.upf doesn't exists)
floorplan:% Begin Set route_types (date=02/14 12:38:56, mem=2647.3M)
floorplan:(stylus_db): Setting route_types  ...
floorplan:% End Set route_types (date=02/14 12:38:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=2647.3M, current mem=2647.3M)
floorplan:% Begin Set power_domain attributes (date=02/14 12:38:56, mem=2647.3M)
floorplan:(stylus_db): Setting power_domain attributes ...
floorplan:% End Set power_domain attributes (date=02/14 12:38:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=2647.3M, current mem=2647.3M)
floorplan:(stylus_db): Load additional timing constraints ...
floorplan:% Begin Load Additional Timing constraints (date=02/14 12:38:56, mem=2647.3M)
floorplan:Loading timing derate file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/syn_opt.cdb_2/cmn/counter_16bit.mmmc/delayCorner/tt_v1.8_25C_Nominal_25/timingderate.sdc.gz ...
floorplan:Current (total cpu=0:00:36.3, real=0:00:38.0, peak res=2647.3M, current mem=2647.3M)
floorplan:INFO (CTE): Constraints read successfully.
floorplan:Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2649.1M, current mem=2649.1M)
floorplan:Current (total cpu=0:00:36.4, real=0:00:38.0, peak res=2649.1M, current mem=2649.1M)
floorplan:Loading path adjust file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/syn_opt.cdb_2/cmn/counter_16bit.mmmc/pathadjust.sdc.gz ...
floorplan:Current (total cpu=0:00:36.4, real=0:00:38.0, peak res=2649.1M, current mem=2649.1M)
floorplan:INFO (CTE): Constraints read successfully.
floorplan:Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2649.5M, current mem=2649.5M)
floorplan:Current (total cpu=0:00:36.5, real=0:00:38.0, peak res=2649.5M, current mem=2649.5M)
floorplan:Loading disable latch loop file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/syn_opt.cdb_2/cmn/counter_16bit.mmmc/disablelatchloop.sdc.gz ...
floorplan:Current (total cpu=0:00:36.5, real=0:00:38.0, peak res=2649.5M, current mem=2649.5M)
floorplan:INFO (CTE): Constraints read successfully.
floorplan:Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2649.8M, current mem=2649.8M)
floorplan:Current (total cpu=0:00:36.6, real=0:00:38.0, peak res=2649.8M, current mem=2649.8M)
floorplan:% End Load Additional Timing constraints (date=02/14 12:38:56, total cpu=0:00:00.5, real=0:00:00.0, peak res=2649.8M, current mem=2649.8M)
floorplan:% Begin Set message attributes (date=02/14 12:38:56, mem=2649.8M)
floorplan:(stylus_db): Setting attributes on Synthesis message objects ...
floorplan:% End Set message attributes (date=02/14 12:38:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=2649.8M, current mem=2649.8M)
floorplan:% Begin Generate Vias (date=02/14 12:38:57, mem=2649.8M)
floorplan:(stylus_db): Generate advanced rule Vias ...
floorplan:Start generating vias ..
floorplan:#Skip building auto via since it is not turned on.
floorplan:Via generation completed.
floorplan:% End Generate Vias (date=02/14 12:38:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=2657.5M, current mem=2654.8M)
floorplan:% Begin Set attributes (date=02/14 12:38:57, mem=2654.8M)
floorplan:(stylus_db): Setting attributes on design objects ...
floorplan:(stylus_db): Set 84 attributes of design objects
floorplan:% End Set attributes (date=02/14 12:38:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=2654.8M, current mem=2654.8M)
floorplan:Extraction setup Started for TopCell counter_16bit 
floorplan:Initializing multi-corner RC extraction with 1 active RC Corners ...
floorplan:Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
floorplan:Generating auto layer map file.
floorplan:Importing multi-corner technology file(s) for preRoute extraction...
floorplan:/nethome/dkhalil8/InnovateECE/RTL2GDS/design/../SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile
floorplan:Generating auto layer map file.
floorplan:Completed (cpu: 0:00:01.3 real: 0:00:02.0)
floorplan:Set Shrink Factor to 1.00000
floorplan:Summary of Active RC-Corners : 
floorplan: 
floorplan: Analysis View: tt_v1.8_25C_Nominal_25_func
floorplan:    RC-Corner Name        : Nominal_25C
floorplan:    RC-Corner Index       : 0
floorplan:    RC-Corner Temperature : 25 Celsius
floorplan:    RC-Corner Cap Table   : ''
floorplan:    RC-Corner PreRoute Res Factor         : 1
floorplan:    RC-Corner PreRoute Cap Factor         : 1
floorplan:    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
floorplan:    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
floorplan:    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
floorplan:    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
floorplan:    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
floorplan:    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
floorplan:    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
floorplan:    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
floorplan:    RC-Corner Technology file: '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/../SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile'
floorplan:Updating RC Grid density data for preRoute extraction ...
floorplan:Initializing multi-corner resistance tables ...
floorplan:Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
floorplan:% Begin Load Min Layer Data (date=02/14 12:38:59, mem=2680.6M)
floorplan:Read 0 nets
floorplan:% End Load Min Layer Data (date=02/14 12:38:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=2680.6M, current mem=2680.6M)
floorplan:+----------------------------------------------------------------+
floorplan:    Summary of 'read_db syn_opt.cdb_2'                     
floorplan:+----------------------------------------------------------------+
floorplan:    Generated by         :     Innovus 25.11-s102_1
floorplan:    Generated on         :     Sat Feb 14 12:38:59 EST 2026
floorplan:    Design               :     counter_16bit
floorplan:    process_node         :     130  
floorplan:    db units             :     1000 
floorplan:    tech_mfg_grid        :     0.005
floorplan:    bbox                 :     {0.0 0.0 62.175 53.82}
floorplan:    core_bbox            :     {0.0 0.0 62.175 53.82}
floorplan:+----------------------------------------------------------------+
floorplan:    Object Type          :     Count
floorplan:+-----------------------------------+
floorplan:    timing_libraries     :     2    
floorplan:    library_sets         :     3    
floorplan:    lib_cells            :     110  
floorplan:    setup_analysis_views :     1    
floorplan:    hold_analysis_views  :     1    
floorplan:    rc_corners           :     1    
floorplan:    delay_corners        :     3    
floorplan:    constraint_modes     :     1    
floorplan:    clocks               :     1    
floorplan:+-----------------------------------+
floorplan:    base_cells           :     118  
floorplan:    modules              :     0    
floorplan:    insts                :     139  
floorplan:    ports                :     19   
floorplan:    nets                 :     160  
floorplan:    hnets                :     160  
floorplan:    pins                 :     427  
floorplan:    pg_nets              :     2    
floorplan:+-----------------------------------+
floorplan:    layers               :     13   
floorplan:    via_defs             :     20   
floorplan:    via_def_rule         :     20   
floorplan:    sites                :     3    
floorplan:    core_rows            :     13   
floorplan:    track_patterns       :     10   
floorplan:+-----------------------------------+
floorplan:#% End Load Common DB (date=02/14 12:38:59, total cpu=0:00:05.1, real=0:00:07.0, peak res=2684.8M, current mem=2681.2M)
floorplan:
floorplan:*** Summary of all messages that are not suppressed in this session:
floorplan:Severity  ID               Count  Summary                                  
floorplan:WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
floorplan:WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
floorplan:WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
floorplan:WARNING   IMPDB-6501           2  "set_db design_process_node" will be obs...
floorplan:*** Message Summary: 128 warning(s), 0 error(s)
floorplan:
floorplan:UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan:UM:*                                                                   read_db
floorplan:Sourcing flow scripts...
floorplan:Sourcing flow scripts done.
floorplan:reading previous metrics...
floorplan:Begin steps for plugin point Cadence.plugin.flowkit.read_db.post
floorplan:#@ Begin verbose flow_step activate_views
floorplan:@flow 2: apply {{} {
floorplan:    set db [get_db flow_starting_db]
floorplan:    set flow [lindex [get_db flow_hier_path] end]
floorplan:    set setup_views [get_feature -obj $flow setup_views]
floorplan:    set hold_views [get_feature -obj $flow hold_views]
floorplan:    set leakage_view [get_feature -obj $flow leakage_view]
floorplan:    set dynamic_view [get_feature -obj $flow dynamic_view]
floorplan:  
floorplan:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
floorplan:      #- use read_db args for DB types and set_analysis_views for TCL
floorplan:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
floorplan:        set cmd "set_analysis_view"
floorplan:        if {$setup_views ne ""} {
floorplan:          append cmd " -setup [list $setup_views]"
floorplan:        } else {
floorplan:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
floorplan:        }
floorplan:        if {$hold_views ne ""} {
floorplan:          append cmd " -hold [list $hold_views]"
floorplan:        } else {
floorplan:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
floorplan:        }
floorplan:        if {$leakage_view ne ""} {
floorplan:          append cmd " -leakage [list $leakage_view]"
floorplan:        } else {
floorplan:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
floorplan:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
floorplan:          }
floorplan:        }
floorplan:        if {$dynamic_view ne ""} {
floorplan:          append cmd " -dynamic [list $dynamic_view]"
floorplan:        } else {
floorplan:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
floorplan:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
floorplan:          }
floorplan:        }
floorplan:        eval $cmd
floorplan:      } elseif {[llength [get_db analysis_views]] == 0} {
floorplan:        set cmd "set_flowkit_read_db_args"
floorplan:        if {$setup_views ne ""} {
floorplan:          append cmd " -setup_views [list $setup_views]"
floorplan:        }
floorplan:        if {$hold_views ne ""} {
floorplan:          append cmd " -hold_views [list $hold_views]"
floorplan:        }
floorplan:        if {$leakage_view ne ""} {
floorplan:          append cmd " -leakage_view [list $leakage_view]"
floorplan:        }
floorplan:        if {$dynamic_view ne ""} {
floorplan:          append cmd " -dynamic_view [list $dynamic_view]"
floorplan:        }
floorplan:        eval $cmd
floorplan:      } else {
floorplan:      }
floorplan:    }
floorplan:  }}
floorplan:#@ End verbose flow_step activate_views
floorplan:#@ Begin verbose flow_step init_mcpu
floorplan:@flow 2: apply {{} {
floorplan:    # Multi host/cpu attributes
floorplan:    #-----------------------------------------------------------------------------
floorplan:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
floorplan:    # the specified dist script.  This connects the number of CPUs being reserved
floorplan:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
floorplan:    # a typical environment variable exported by distribution platforms and is
floorplan:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
floorplan:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
floorplan:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
floorplan:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
floorplan:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
floorplan:    } else {
floorplan:      set max_cpus 1
floorplan:    }
floorplan:    switch -glob [get_db program_short_name] {
floorplan:      default       {}
floorplan:      joules*       -
floorplan:      genus*        -
floorplan:      innovus*      -
floorplan:      tempus*       -
floorplan:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
floorplan:    }
floorplan:if {[get_feature opt_signoff]} {
floorplan:      if {[is_flow -inside flow:opt_signoff]} {
floorplan:        set_multi_cpu_usage -verbose -remote_host 1
floorplan:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
floorplan:        set_distributed_hosts -local
floorplan:      }
floorplan:}
floorplan:  }}
floorplan:set_multi_cpu_usage -local_cpu 1
floorplan:#@ End verbose flow_step init_mcpu
floorplan:End steps for plugin point Cadence.plugin.flowkit.read_db.post
floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan:UM:*                                                                   init_flow
floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan:UM:*                                                                   floorplan
floorplan:#@ Begin verbose flow_step implementation.floorplan.block_start
floorplan:@@flow 2: set_db flow_write_db_common false
floorplan:#@ End verbose flow_step implementation.floorplan.block_start
floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan:UM:          42.73             46                                      block_start
floorplan:#@ Begin verbose flow_step implementation.floorplan.init_innovus.init_innovus_yaml
floorplan:@flow 2: if {[get_feature report_lec]} {...}
floorplan:@flow 8: # Design attributes  [get_db -category design]
floorplan:@flow 9: #-------------------------------------------------------------------------------
floorplan:@@flow 10: set_db design_process_node 130
floorplan:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
floorplan:##  Process: 130           (User Set)               
floorplan:##     Node: (not set)                           
floorplan:
floorplan:##  Check design process and node:  
floorplan:##  Design tech node is not set.
floorplan:
floorplan:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
floorplan:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
floorplan:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
floorplan:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
floorplan:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
floorplan:@@flow 11: set_db design_top_routing_layer met5
floorplan:@@flow 12: set_db design_bottom_routing_layer met1
floorplan:@@flow 13: set_db design_flow_effort standard
floorplan:@@flow 14: set_db design_power_effort none
floorplan:@flow 16: # Timing attributes  [get_db -category timing && delaycalc]
floorplan:@flow 17: #-------------------------------------------------------------------------------
floorplan:@@flow 18: set_db timing_analysis_cppr           both
floorplan:@@flow 19: set_db timing_analysis_type           ocv
floorplan:@@flow 20: set_db timing_analysis_aocv 0
floorplan:@@flow 21: set_db timing_analysis_socv 0
floorplan:@flow 22: if {[get_feature report_pba]} {...}
floorplan:@flow 26: # Extraction attributes  [get_db -category extract_rc]
floorplan:@flow 27: #-------------------------------------------------------------------------------
floorplan:@flow 28: if {[is_flow -after route.block_finish]} {...}
floorplan:@flow 33: # Tieoff attributes  [get_db -category add_tieoffs]
floorplan:@flow 34: #-------------------------------------------------------------------------------
floorplan:@@flow 35: set_db add_tieoffs_cells {TIEHI TIELO}
floorplan:@flow 37: # Optimization attributes  [get_db -category opt]
floorplan:@flow 38: #-------------------------------------------------------------------------------
floorplan:@@flow 39: set_db opt_new_inst_prefix            "[get_db flow_report_name]_"
floorplan:@@flow 40: set_db opt_leakage_to_dynamic_ratio 0.5
floorplan:@flow 42: # Clock attributes  [get_db -category cts]
floorplan:@flow 43: #-------------------------------------------------------------------------------
floorplan:@@flow 44: set_db cts_target_skew auto
floorplan:@@flow 45: set_db cts_target_max_transition_time_top 100
floorplan:@@flow 46: set_db cts_target_max_transition_time_trunk 100
floorplan:@@flow 47: set_db cts_target_max_transition_time_leaf 100
floorplan:@@flow 49: set_db cts_buffer_cells {CLKBUFX2 CLKBUFX4 CLKBUFX8}
floorplan:@@flow 50: set_db cts_inverter_cells {CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
floorplan:@@flow 51: set_db cts_clock_gating_cells ICGX1
floorplan:@@flow 52: set_db cts_logic_cells {CLKAND2X2 CLKXOR2X1 CLKMX2X2 CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
floorplan:@flow 54: # Filler attributes  [get_db -category add_fillers]
floorplan:@flow 55: #-------------------------------------------------------------------------------
floorplan:@@flow 56: set_db add_fillers_cells {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
floorplan:@flow 58: # Routing attributes  [get_db -category route]
floorplan:@flow 59: #-------------------------------------------------------------------------------
floorplan:#@ End verbose flow_step implementation.floorplan.init_innovus.init_innovus_yaml
floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan:UM:           5.82              6                                      init_innovus_yaml
floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan:UM:*                                                                   init_innovus
floorplan:#@ Begin verbose flow_step implementation.floorplan.init_innovus.init_innovus_user
floorplan:@flow 2: # Timing attributes  [get_db -category timing && delaycalc]
floorplan:@flow 3: #-----------------------------------------------------------------------------
floorplan:@flow 5: # Extraction attributes  [get_db -category extract_rc]
floorplan:@flow 6: #-----------------------------------------------------------------------------
floorplan:@flow 8: # Floorplan attributes  [get_db -category floorplan]
floorplan:@flow 9: #-----------------------------------------------------------------------------
floorplan:@@flow 10: set_db finish_floorplan_active_objs   [list macro soft_blockage core]
floorplan:@flow 12: # Placement attributes  [get_db -category place]
floorplan:@flow 13: #-----------------------------------------------------------------------------
floorplan:@flow 15: # Optimization attributes  [get_db -category opt]
floorplan:@flow 16: #-----------------------------------------------------------------------------
floorplan:@flow 18: # Clock attributes  [get_db -category cts]
floorplan:@flow 19: #-----------------------------------------------------------------------------
floorplan:@flow 21: # Routing attributes  [get_db -category route]
floorplan:@flow 22: #-----------------------------------------------------------------------------
floorplan:#@ End verbose flow_step implementation.floorplan.init_innovus.init_innovus_user
floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan:UM:           5.24              5                                      init_innovus_user
floorplan:#@ Begin verbose flow_step implementation.floorplan.init_floorplan
floorplan:@flow 2: #- initialize floorplan object using DEF and/or floorplan files
floorplan:@flow 3: source ./scripts/floorplan.tcl
floorplan:#@ Begin verbose source ./scripts/floorplan.tcl (pre)
floorplan:@file 1: # Minimum site dimensions: 0.46 units in X direction, 4.14 units in Y direction
floorplan:@file 2: set sitesx 0.46  ;
floorplan:@file 2: # Set the site width (X dimension) to 0.46
floorplan:@file 3: set sitesy 4.14  ;
floorplan:@file 3: # Set the site height (Y dimension) to 4.14
floorplan:@file 4:
floorplan:@file 5: # Print a message indicating the start of the floorplan script
floorplan:@file 6: puts "RUNNING FLOORPLAN.TCL"
floorplan:RUNNING FLOORPLAN.TCL
floorplan:@file 7:
floorplan:@file 8: # Set the snapping of the floorplan to align with block grid instances
floorplan:@@file 9: set_db floorplan_snap_block_grid inst
floorplan:@file 10:
floorplan:@file 11: # Create the core area of the floorplan with dimensions based on site sizes
floorplan:@file 12: # Assuming we have approximately a 100x100 um box as the placeholder floorplan 
floorplan:@file 13: # The floorplan width is calculated as sitesx * 220 and height as sitesy * 25
floorplan:@@file 14: create_floorplan -core_size [expr {$sitesx*2100}] [expr {$sitesy*300}] 30 30 30 30
floorplan:**WARN: (IMPFP-4026):	Adjusting core to 'Left' to 29.900000 due to track/row misalignment. To force the value, specify the -no_snap_to_grid option or use floorplan_set_snap_rule command to specify the die/core to different grid.
floorplan:**WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 29.900000 due to track/row misalignment. To force the value, specify the -no_snap_to_grid option or use floorplan_set_snap_rule command to specify the die/core to different grid.
floorplan:**WARN: (IMPFP-4026):	Adjusting core to 'Right' to 29.900000 due to track/row misalignment. To force the value, specify the -no_snap_to_grid option or use floorplan_set_snap_rule command to specify the die/core to different grid.
floorplan:**WARN: (IMPFP-4026):	Adjusting core to 'Top' to 29.900000 due to track/row misalignment. To force the value, specify the -no_snap_to_grid option or use floorplan_set_snap_rule command to specify the die/core to different grid.
floorplan:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
floorplan:Type 'man IMPFP-3961' for more detail.
floorplan:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
floorplan:Type 'man IMPFP-3961' for more detail.
floorplan:Start create_tracks
floorplan:Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
floorplan:Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
floorplan:Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
floorplan:**WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
floorplan:@file 15:
floorplan:@file 16: # Initialize core rows for placement within the floorplan
floorplan:@@file 17: init_core_rows
floorplan:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
floorplan:Type 'man IMPFP-3961' for more detail.
floorplan:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
floorplan:Type 'man IMPFP-3961' for more detail.
floorplan:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
floorplan:Type 'man IMPFP-3961' for more detail.
floorplan:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
floorplan:Type 'man IMPFP-3961' for more detail.
floorplan:@file 18:
floorplan:@file 19: # Retrieve and store the design's bounding box dimensions (dx and dy)
floorplan:@file 20: set dx [get_db designs .bbox.dx]  ;
floorplan:@file 20: # Get the design's X dimension (width)
floorplan:@file 21: set dy [get_db designs .bbox.dy]  ;
floorplan:@file 21: # Get the design's Y dimension (height)
floorplan:@file 22:
floorplan:@file 23: ## Add Power Grid
floorplan:@file 24: # Source an external script to add a power grid to the design
floorplan:@file 25: source ./scripts/add_power.tcl
floorplan:#@ Begin verbose source ./scripts/add_power.tcl (pre)
floorplan:@@file 1: connect_global_net VDD -type pg_pin -pin_base_name vccd1
floorplan:@@file 2: connect_global_net VSS -type pg_pin -pin_base_name vssd1
floorplan:@@file 3: connect_global_net VDD -type pg_pin -pin_base_name VDD
floorplan:@@file 4: connect_global_net VSS -type pg_pin -pin_base_name VSS
floorplan:@file 5:
floorplan:@@file 6: connect_global_net VDD -type tie_hi -all
floorplan:@@file 7: connect_global_net VSS -type tie_lo -all
floorplan:@file 8:
floorplan:@file 9: # connect SRAM power to Chip power
floorplan:@file 10: set mem_blocks [get_db [get_db insts *sram*] .name]
floorplan:@file 11: foreach i $mem_blocks {
floorplan:    puts $i
floorplan:    connect_global_net VDD -type pgpin -pin vccd1 -sinst $i -override
floorplan:    connect_global_net VSS -type pgpin -pin vssd1 -sinst $i -override
floorplan:}
floorplan:@@file 16: add_rings -nets {VDD VSS} -layer {top met5 bottom met5 left met4 right met4} -width {top 4.8 bottom 4.8 left 4.8 right 4.8} -spacing {top 4.8 bottom 4.8 left 4.8 right 4.8} -offset {top 2 bottom 2 left 2 right 2} -center 0 -threshold 0.4 -jog_distance 0.4 -snap_wire_center_to_grid none
floorplan:#% Begin add_rings (date=02/14 12:39:20, mem=2800.6M)
floorplan:
floorplan:
floorplan:viaInitial starts at Sat Feb 14 12:39:20 2026
floorplan:viaInitial ends at Sat Feb 14 12:39:20 2026
floorplan:Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2801.4M)
floorplan:Ring generation is complete.
floorplan:vias are now being generated.
floorplan:add_rings created 8 wires.
floorplan:ViaGen created 8 vias, deleted 0 via to avoid violation.
floorplan:+--------+----------------+----------------+
floorplan:|  Layer |     Created    |     Deleted    |
floorplan:+--------+----------------+----------------+
floorplan:|  met4  |        4       |       NA       |
floorplan:|  via4  |        8       |        0       |
floorplan:|  met5  |        4       |       NA       |
floorplan:+--------+----------------+----------------+
floorplan:#% End add_rings (date=02/14 12:39:20, total cpu=0:00:00.1, real=0:00:01.0, peak res=2803.6M, current mem=2803.6M)
floorplan:@file 17:
floorplan:@@file 18: route_special -connect { core_pin } -block_pin_target { nearest_target } -core_pin_target { first_after_row_end } -core_pin_layer { met1 } -block_pin_layer_range { met3 met4 } -delete_existing_routes -nets { VDD VSS }
floorplan:#% Begin route_special (date=02/14 12:39:21, mem=2803.6M)
floorplan:**WARN: (IMPSR-4058):	Route_special option: blockPinLayerRange should be used in conjunction with option: -connect blockPin. 
floorplan:**WARN: (IMPSR-4058):	Route_special option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
floorplan:*** Begin SPECIAL ROUTE on Sat Feb 14 12:39:21 2026 ***
floorplan:SPECIAL ROUTE ran on directory: /nethome/dkhalil8/InnovateECE/RTL2GDS/design
floorplan:SPECIAL ROUTE ran on machine: ece-rschsrv.ece.gatech.edu (Linux 4.18.0-553.89.1.el8_10.x86_64 Xeon 2.80Ghz)
floorplan:
floorplan:Begin option processing ...
floorplan:srouteConnectPowerBump set to false
floorplan:routeSelectNet set to "VDD VSS"
floorplan:routeSpecial set to true
floorplan:srouteConnectBlockPin set to false
floorplan:srouteConnectConverterPin set to false
floorplan:srouteConnectPadPin set to false
floorplan:srouteConnectStripe set to false
floorplan:srouteCorePinLayer set to "1"
floorplan:srouteFollowCorePinEnd set to 3
floorplan:srouteFollowPadPin set to false
floorplan:srouteJogControl set to "preferWithChanges differentLayer"
floorplan:srouteMaxBlockPinLayer set to 4
floorplan:srouteMinBlockPinLayer set to 3
floorplan:sroutePadPinAllPorts set to true
floorplan:srouteRoutePowerBarPortOnBothDir set to true
floorplan:srouteStopBlockPin set to "nearestTarget"
floorplan:End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1235.00 megs.
floorplan:
floorplan:Reading DB technology information...
floorplan:Finished reading DB technology information.
floorplan:Reading floorplan and netlist information...
floorplan:Finished reading floorplan and netlist information.
floorplan:**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
floorplan:Read in 11 layers, 5 routing layers, 1 overlap layer
floorplan:Read in 117 macros, 32 used
floorplan:Read in 31 components
floorplan:  31 core components: 31 unplaced, 0 placed, 0 fixed
floorplan:Read in 19 logical pins
floorplan:Read in 19 nets
floorplan:Read in 2 special nets, 2 routed
floorplan:Read in 62 terminals
floorplan:2 nets selected.
floorplan:
floorplan:Begin power routing ...
floorplan:CPU time for VDD FollowPin 0 seconds
floorplan:CPU time for VSS FollowPin 0 seconds
floorplan:  Number of Core ports routed: 602
floorplan:  Number of Followpin connections: 301
floorplan:End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1251.00 megs.
floorplan:
floorplan:
floorplan:
floorplan: Begin updating DB with routing results ...
floorplan: Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
floorplan:Pin and blockage extraction finished
floorplan:
floorplan:route_special created 903 wires.
floorplan:ViaGen created 1806 vias, deleted 0 via to avoid violation.
floorplan:+--------+----------------+----------------+
floorplan:|  Layer |     Created    |     Deleted    |
floorplan:+--------+----------------+----------------+
floorplan:|  met1  |       903      |       NA       |
floorplan:|   via  |       602      |        0       |
floorplan:|  via2  |       602      |        0       |
floorplan:|  via3  |       602      |        0       |
floorplan:+--------+----------------+----------------+
floorplan:#% End route_special (date=02/14 12:39:21, total cpu=0:00:00.3, real=0:00:00.0, peak res=2814.8M, current mem=2814.8M)
floorplan:@file 19:
floorplan:@@file 20: add_stripes -nets {VDD VSS} -layer met5 -direction horizontal -width 3 -spacing 20 -set_to_set_distance 50 -start_from bottom -start_offset 5 -switch_layer_over_obs false -max_same_layer_jog_length 2 -pad_core_ring_top_layer_limit met5 -pad_core_ring_bottom_layer_limit met1 -block_ring_top_layer_limit met5 -block_ring_bottom_layer_limit met4 -use_wire_group 0 -snap_wire_center_to_grid none
floorplan:#% Begin add_stripes (date=02/14 12:39:21, mem=2814.8M)
floorplan:
floorplan:Initialize fgc environment(mem: 2814.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2814.8M)
floorplan:Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2814.8M)
floorplan:Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2814.8M)
floorplan:Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2814.8M)
floorplan:Starting stripe generation ...
floorplan:Non-Default Mode Option Settings :
floorplan:  NONE
floorplan:Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2815.5M)
floorplan:Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2815.5M)
floorplan:Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2815.5M)
floorplan:Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2815.5M)
floorplan:Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2815.5M)
floorplan:Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2815.5M)
floorplan:Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2815.5M)
floorplan:Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2815.5M)
floorplan:Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2815.5M)
floorplan:Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2815.5M)
floorplan:Stripe generation is complete.
floorplan:vias are now being generated.
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (30.30, 87.66) (995.50, 87.90).
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (23.10, 87.66) (29.90, 88.06).
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (29.90, 87.66) (33.30, 88.06).
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (992.50, 87.66) (995.90, 88.06).
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (995.90, 87.66) (1002.70, 88.06).
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (23.10, 137.34) (29.90, 137.74).
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (29.90, 137.34) (995.90, 137.74).
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (995.90, 137.34) (1002.70, 137.74).
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (23.10, 187.02) (29.90, 187.42).
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (29.90, 187.02) (995.90, 187.42).
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (995.90, 187.02) (1002.70, 187.42).
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (23.10, 236.70) (29.90, 237.10).
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (29.90, 236.70) (995.90, 237.10).
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (995.90, 236.70) (1002.70, 237.10).
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (23.10, 286.38) (29.90, 286.78).
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (29.90, 286.38) (995.90, 286.78).
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (995.90, 286.38) (1002.70, 286.78).
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (23.10, 336.06) (29.90, 336.46).
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (29.90, 336.06) (995.90, 336.46).
floorplan:**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer met5 & met1 at (995.90, 336.06) (1002.70, 336.46).
floorplan:**WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
floorplan:To increase the message display limit, refer to the product command reference manual.
floorplan:add_stripes created 70 wires.
floorplan:ViaGen created 140 vias, deleted 0 via to avoid violation.
floorplan:+--------+----------------+----------------+
floorplan:|  Layer |     Created    |     Deleted    |
floorplan:+--------+----------------+----------------+
floorplan:|   via  |       10       |        0       |
floorplan:|  via2  |       10       |        0       |
floorplan:|  via3  |       10       |        0       |
floorplan:|  met4  |       10       |       NA       |
floorplan:|  via4  |       110      |        0       |
floorplan:|  met5  |       60       |       NA       |
floorplan:+--------+----------------+----------------+
floorplan:#% End add_stripes (date=02/14 12:39:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=2816.2M, current mem=2816.2M)
floorplan:@file 21:
floorplan:@@file 22: add_stripes -nets {VDD VSS} -layer met4 -direction vertical -width 3 -spacing 20 -set_to_set_distance 50 -start_from left -start_offset 5 -switch_layer_over_obs false -max_same_layer_jog_length 2 -pad_core_ring_top_layer_limit met5 -pad_core_ring_bottom_layer_limit met1 -block_ring_top_layer_limit met5 -block_ring_bottom_layer_limit met4 -use_wire_group 0 -snap_wire_center_to_grid none
floorplan:#% Begin add_stripes (date=02/14 12:39:21, mem=2816.2M)
floorplan:
floorplan:Initialize fgc environment(mem: 2816.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2816.2M)
floorplan:Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2816.2M)
floorplan:Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2816.2M)
floorplan:Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2816.2M)
floorplan:Starting stripe generation ...
floorplan:Non-Default Mode Option Settings :
floorplan:  NONE
floorplan:Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2816.2M)
floorplan:Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2816.2M)
floorplan:Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2816.2M)
floorplan:Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2816.2M)
floorplan:Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2816.2M)
floorplan:Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2816.2M)
floorplan:Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2816.2M)
floorplan:Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2816.2M)
floorplan:Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2816.2M)
floorplan:Stripe generation is complete.
floorplan:vias are now being generated.
floorplan:add_stripes created 39 wires.
floorplan:ViaGen created 18663 vias, deleted 0 via to avoid violation.
floorplan:+--------+----------------+----------------+
floorplan:|  Layer |     Created    |     Deleted    |
floorplan:+--------+----------------+----------------+
floorplan:|   via  |      5870      |        0       |
floorplan:|  via2  |      5870      |        0       |
floorplan:|  via3  |      5870      |        0       |
floorplan:|  met4  |       39       |       NA       |
floorplan:|  via4  |      1053      |        0       |
floorplan:+--------+----------------+----------------+
floorplan:#% End add_stripes (date=02/14 12:39:22, total cpu=0:00:00.8, real=0:00:01.0, peak res=2816.2M, current mem=2816.2M)
floorplan:@file 23:
floorplan:@file 24:
floorplan:#@ End verbose source ./scripts/add_power.tcl
floorplan:@file 26:
floorplan:@file 27: ## Add Pins
floorplan:@file 28: # Source an external script to add pins to the design
floorplan:@file 29: source ./scripts/add_pins.tcl
floorplan:#@ Begin verbose source ./scripts/add_pins.tcl (pre)
floorplan:@file 1: # Set the status of all partition pins to "unplaced"
floorplan:@file 2: # This ensures that all pins in the partition are marked as not yet placed in the design.
floorplan:@@file 3: set_partition_pin_status -pins * -status unplaced
floorplan:Status change applied to pin * of top level cell counter_16bit.
floorplan:Processed 19 pins over 1 partitions.
floorplan:@file 4:
floorplan:@file 5: # Edit pin placement properties for all pins
floorplan:@file 6: # - `-fixed_pin`: Marks the pins as fixed, meaning their position will not change during optimization.
floorplan:@file 7: # - `-pin *`: Applies the changes to all pins in the design.
floorplan:@file 8: # - `-pattern fill_optimised`: Specifies a placement pattern for the pins, optimized for filling.
floorplan:@file 9: # - `-layer {2 3 4 5}`: Assigns the pins to metal layers 2, 3, 4, and 5 for routing purposes.
floorplan:@file 10: # - `-start {10 10}` and `-end {10 10}`: Sets both the start and end coordinates of pin placement to (10, 10), to spread pins over all edges of the rectangular floorplan.
floorplan:@@file 11: edit_pin -fixed_pin -pin * -pattern fill_optimised -layer {2 3 4 5} -start {10 10} -end {10 10}
floorplan:To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'set_db assign_pins_edit_in_batch true' (then edit_pin commands) and 'set_db assign_pins_edit_in_batch false'
floorplan:Successfully spread [19] pins.
floorplan:editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2831.7M).
floorplan:@file 12:
floorplan:@file 13: # Disable batch mode for pin assignment edits
floorplan:@file 14: # When `assign_pins_edit_in_batch` is set to false, pin edits are applied immediately rather than being queued for batch processing.
floorplan:@@file 15: set_db assign_pins_edit_in_batch false
floorplan:@file 16:
floorplan:#@ End verbose source ./scripts/add_pins.tcl
floorplan:@file 30:
floorplan:@file 31: # Align all elements in the floorplan to the nearest grid point
floorplan:@@file 32: snap_floorplan -all
floorplan:@file 33:
floorplan:@file 34: # Conditional block for optional macro placement and optimization (currently disabled)
floorplan:@file 35: if {0} {...}
floorplan:@file 48:
floorplan:@file 49: # Print a message indicating the end of the floorplan script
floorplan:@file 50: puts "ENDING FLOORPLAN.TCL"
floorplan:ENDING FLOORPLAN.TCL
floorplan:@file 51:
floorplan:#@ End verbose source ./scripts/floorplan.tcl
floorplan:#@ End verbose flow_step implementation.floorplan.init_floorplan
floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan:UM:           7.07              7                                      init_floorplan
floorplan:#@ Begin verbose flow_step implementation.floorplan.commit_power_intent
floorplan:@flow 2: if {[join [dict values [get_db init_power_intent_files]]] ne {}} {...}
floorplan:#@ End verbose flow_step implementation.floorplan.commit_power_intent
floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan:UM:           5.51              5                                      commit_power_intent
floorplan:#@ Begin verbose flow_step implementation.floorplan.add_tracks
floorplan:@flow 2: #- generate tracks after creating floorplan
floorplan:@flow 3: if {[llength [get_db current_design .track_patterns]] == 0} {...}
floorplan:#@ End verbose flow_step implementation.floorplan.add_tracks
floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan:UM:           5.55              5                                      add_tracks
floorplan:#@ Begin verbose flow_step implementation.floorplan.block_finish
floorplan:@flow 2: apply {{} {
floorplan:    #- Make sure flow_report_name is reset from any reports executed during the flow
floorplan:    set_db flow_report_name [get_db [lindex [get_db flow_hier_path] end] .name]
floorplan:    #- Set DB for handoff to Innovus
floorplan:    if {[is_flow -inside flow:syn_opt]} {
floorplan:      set_db flow_write_db_common true
floorplan:    }
floorplan:  
floorplan:    #- Set value for SPEF output file generation
floorplan:    if {[get_db flow_branch] ne ""} {
floorplan:      set out_dir [file join [get_db flow_db_directory] [get_db flow_branch]_[get_db flow_report_name]]
floorplan:    } else {
floorplan:      set out_dir [file join [get_db flow_db_directory] [get_db flow_report_name]]
floorplan:    }
floorplan:    set_db flow_spef_directory $out_dir
floorplan:  
floorplan:    #- Store non-default root attributes to metrics
floorplan:    catch {report_obj -tcl} flow_root_config
floorplan:    if {[dict exists $flow_root_config root:/]} {
floorplan:      set flow_root_config [dict get $flow_root_config root:/]
floorplan:    } elseif {[dict exists $flow_root_config root:]} {
floorplan:      set flow_root_config [dict get $flow_root_config root:]
floorplan:    } else {
floorplan:    }
floorplan:    foreach key [dict keys $flow_root_config] {
floorplan:      if {[string length [dict get $flow_root_config $key]] > 200} {
floorplan:        dict set flow_root_config $key "\[long value truncated\]"
floorplan:      }
floorplan:    }
floorplan:    set_metric -name flow.root_config -value $flow_root_config
floorplan:  }}
floorplan:#@ End verbose flow_step implementation.floorplan.block_finish
floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan:UM:           5.72              6                                      block_finish
floorplan:#% Begin save design ... (date=02/14 12:39:40, mem=2844.4M)
floorplan:% Begin Save ccopt configuration ... (date=02/14 12:39:40, mem=2844.4M)
floorplan:% End Save ccopt configuration ... (date=02/14 12:39:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=2845.6M, current mem=2845.6M)
floorplan:% Begin Save netlist data ... (date=02/14 12:39:40, mem=2845.6M)
floorplan:Writing Binary DB to /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/counter_16bit.v.bin in single-threaded mode...
floorplan:% End Save netlist data ... (date=02/14 12:39:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=2845.7M, current mem=2845.7M)
floorplan:Saving symbol-table file ...
floorplan:Saving congestion map file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/counter_16bit.route.congmap.gz ...
floorplan:% Begin Save AAE data ... (date=02/14 12:39:41, mem=2845.8M)
floorplan:Saving AAE Data ...
floorplan:% End Save AAE data ... (date=02/14 12:39:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=2906.4M, current mem=2846.5M)
floorplan:Saving preference file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/gui.pref.tcl ...
floorplan:Saving mode setting ...
floorplan:Saving root attributes to be loaded post write_db ...
floorplan:**WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
floorplan:Saving global file ...
floorplan:Saving root attributes to be loaded previous write_db ...
floorplan:% Begin Save floorplan data ... (date=02/14 12:39:43, mem=2852.5M)
floorplan:Saving floorplan file ...
floorplan:% End Save floorplan data ... (date=02/14 12:39:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=2852.6M, current mem=2852.6M)
floorplan:Saving PG file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/counter_16bit.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:39:43 2026)
floorplan:*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2852.6M) ***
floorplan:*info - save blackBox cells to lef file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/counter_16bit.bbox.lef
floorplan:Saving Drc markers ...
floorplan:... No Drc file written since there is no markers found.
floorplan:% Begin Save placement data ... (date=02/14 12:39:43, mem=2852.6M)
floorplan:** Saving stdCellPlacement_binary (version# 2) ...
floorplan:Save Adaptive View Pruning View Names to Binary file
floorplan:% End Save placement data ... (date=02/14 12:39:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=2853.5M, current mem=2853.5M)
floorplan:% Begin Save routing data ... (date=02/14 12:39:43, mem=2853.5M)
floorplan:Saving route file ...
floorplan:*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2854.5M) ***
floorplan:% End Save routing data ... (date=02/14 12:39:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=2853.7M, current mem=2853.7M)
floorplan:Saving property file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/counter_16bit.prop
floorplan:*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2857.6M) ***
floorplan:Saving preRoute extracted patterns in file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/counter_16bit.techData.gz' ...
floorplan:Saving preRoute extraction data in directory '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/extraction/' ...
floorplan:% Begin Save power constraints data ... (date=02/14 12:39:43, mem=2857.7M)
floorplan:% End Save power constraints data ... (date=02/14 12:39:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=2857.7M, current mem=2857.7M)
floorplan:**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
floorplan:**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
floorplan:Generated self-contained design floorplan.enc_3
floorplan:#% End save design ... (date=02/14 12:39:44, total cpu=0:00:02.9, real=0:00:04.0, peak res=2906.4M, current mem=2859.0M)
floorplan:
floorplan:*** Summary of all messages that are not suppressed in this session:
floorplan:Severity  ID               Count  Summary                                  
floorplan:WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
floorplan:WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
floorplan:*** Message Summary: 3 warning(s), 0 error(s)
floorplan:
floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan:UM:*                                                                   write_db
floorplan:#@ Begin verbose flow_step implementation.floorplan.write_output_screenshot
floorplan:@flow 2: set inputstring [get_db flow_starting_db]
floorplan:@flow 3: set stepname [lindex $inputstring [expr {[llength stepname]}]]
floorplan:@flow 4: set filename [file tail $stepname]
floorplan:@flow 5: set rootname [file rootname $filename]
floorplan:@flow 6: set outfile "./output/screenshots/${rootname}.gif"
floorplan:@flow 7: # Define the directory name
floorplan:@flow 8: set dirName "output/screenshots"
floorplan:@flow 10: # Check if the directory exists
floorplan:@flow 11: if {![file exists $dirName]} {...
floorplan:@flow 15: } else {
floorplan:@flow 16: puts "Directory '$dirName' already exists."
floorplan:Directory 'output/screenshots' already exists.
floorplan:@flow 17: }
floorplan:@@flow 18: write_to_gif $outfile
floorplan:#@ End verbose flow_step implementation.floorplan.write_output_screenshot
floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan:UM:           5.58              6                                      write_output_screenshot
floorplan:#@ Begin verbose flow_step implementation.floorplan.schedule_floorplan_report_floorplan
floorplan:@@flow 2: schedule_flow -flow report_floorplan -include_in_metrics
floorplan:#@ End verbose flow_step implementation.floorplan.schedule_floorplan_report_floorplan
floorplan:
floorplan:Program version = 25.11-s102_1
floorplan:Working directory = /nethome/dkhalil8/InnovateECE/RTL2GDS/design
floorplan:Databases directory = /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs
floorplan:Starting time = Feb 14, 2026 12:39:02
floorplan:Ending time = Feb 14, 2026 12:40:01
floorplan:
floorplan:Run Flow Summary
floorplan:---------------------
floorplan:
floorplan:Steps run:  implementation.floorplan.block_start implementation.floorplan.init_innovus.init_innovus_yaml implementation.floorplan.init_innovus.init_innovus_user implementation.floorplan.init_floorplan implementation.floorplan.commit_power_intent implementation.floorplan.add_tracks implementation.floorplan.block_finish implementation.floorplan.write_output_screenshot implementation.floorplan.schedule_floorplan_report_floorplan
floorplan:
floorplan:Step status:
floorplan:     implementation.floorplan.block_start                                 success
floorplan:     implementation.floorplan.init_innovus.init_innovus_yaml              success
floorplan:     implementation.floorplan.init_innovus.init_innovus_user              success
floorplan:     implementation.floorplan.init_floorplan                              success
floorplan:     implementation.floorplan.commit_power_intent                         success
floorplan:     implementation.floorplan.add_tracks                                  success
floorplan:     implementation.floorplan.block_finish                                success
floorplan:     implementation.floorplan.write_output_screenshot                     success
floorplan:     implementation.floorplan.schedule_floorplan_report_floorplan         success
floorplan:
floorplan: ---------------------------------------------------------------------------------------------------- 
floorplan:| Snapshot    | flow.cputime (s) | flow.realtime (s) | timing.setup.tns (ns) | timing.setup.wns (ns) |
floorplan:|-------------+------------------+-------------------+-----------------------+-----------------------|
floorplan:| syn_generic | 0:02:19          | 0:02:35           |                    -5 |                -0.413 |
floorplan:| syn_map     | 0:01:50          | 0:02:01           |                    -4 |                -0.297 |
floorplan:| syn_opt     | 0:02:07          | 0:02:17           |                    -3 |                -0.233 |
floorplan:| floorplan   | 0:01:23          | 0:01:26           |                       |                       |
floorplan: ---------------------------------------------------------------------------------------------------- 
floorplan:*** Message Summary: 208 warning(s), 0 error(s)
floorplan:
floorplan:
floorplan:*** Memory Usage v#1 (Current mem = 2874.258M, initial mem = 962.281M) ***
floorplan:--- Ending "Innovus" (totcpu=0:01:38, real=0:01:43, mem=2874.3M) ---
floorplan:
  flow_current @ innovus: implementation.floorplan.block_start -> implementation.floorplan.schedule_floorplan_report_floorplan returned successfully

Starting scheduled flows at 02-14 12:40:13...
* flow_current @ innovus: implementation.prects.block_start -> implementation.prects.schedule_prects_report_prects
  report_floorplan @ innovus: report_start -> report_finish
Waiting for flows to return... (2 running)
* flow_current @ innovus: implementation.prects.block_start -> implementation.prects.schedule_prects_report_prects
  report_floorplan @ innovus: report_start -> report_finish
floorplan.report_floorplan:
floorplan.report_floorplan:Cadence Innovus(TM) Implementation System.
floorplan.report_floorplan:Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.
floorplan.report_floorplan:
floorplan.report_floorplan:Version:	v25.11-s102_1, built Wed Aug 27 13:03:08 PDT 2025
prects:
prects:Cadence Innovus(TM) Implementation System.
prects:Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.
prects:
prects:Version:	v25.11-s102_1, built Wed Aug 27 13:03:08 PDT 2025
floorplan.report_floorplan:Options:	-batch -stylus -log /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/floorplan.report_floorplan -disable_user_startup -execute if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid 8cc390c6-81c2-4292-82fc-29f8d23165c8 previous_uuid {} top_dir /nethome/dkhalil8/InnovateECE/RTL2GDS/design flow_dir ./. status_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/floorplan.report_floorplan_3 metrics_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/floorplan.report_floorplan_3 run_tag {} db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3 counter_16bit {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 1 trunk_process 0 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} flow {flow flow:report_floorplan tool innovus tool_options -disable_user_startup no_sync 0 sync 0 db {enc dbs/floorplan.enc_3 counter_16bit {}} dir ./. branch {} caller_data {group 0 process_branch 1} include_in_metrics 1 parent_uuid 8cc390c6-81c2-4292-82fc-29f8d23165c8 after {} defer 0 child_of {flow:flow_current flow:implementation flow:floorplan}} flow_name flow:report_floorplan first_step {tool innovus flow flow:report_floorplan canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:floorplan}} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 0 aum_upload false tool_options -disable_user_startup overwrite 0 last_step {tool innovus flow flow:report_floorplan canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:floorplan}} child_of {flow:flow_current flow:implementation flow:floorplan} log_prefix /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/floorplan.report_floorplan}; run_flow -from {tool innovus flow flow:report_floorplan canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:floorplan}} -to {tool innovus flow flow:report_floorplan canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:floorplan}}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/floorplan.report_floorplan_3} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:report_floorplan} branch {} flow_working_directory {./.} flow_starting_db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3 counter_16bit {}} {tool_options} {-disable_user_startup} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0 
floorplan.report_floorplan:Date:		Sat Feb 14 12:40:14 2026
floorplan.report_floorplan:Host:		ece-rschsrv.ece.gatech.edu (x86_64 w/Linux 4.18.0-553.89.1.el8_10.x86_64) (22cores*88cpus*Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 56320KB)
prects:Options:	-batch -stylus -log /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/prects -disable_user_startup -execute if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/InnovateECE/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/prects_3 metrics_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/prects_3 run_tag {} db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3 counter_16bit {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} flow {flow flow:flow_current dir . db {enc dbs/floorplan.enc_3 counter_16bit {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:block_start} step flow_step:block_start features {} str implementation.prects.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:block_start} step flow_step:block_start features {} str implementation.prects.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:schedule_prects_report_prects} step flow_step:schedule_prects_report_prects features {} str implementation.prects.schedule_prects_report_prects} log_prefix /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/prects}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:block_start} step flow_step:block_start features {} str implementation.prects.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:schedule_prects_report_prects} step flow_step:schedule_prects_report_prects features {} str implementation.prects.schedule_prects_report_prects}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/prects_3} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3 counter_16bit {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0 
prects:Date:		Sat Feb 14 12:40:14 2026
prects:Host:		ece-rschsrv.ece.gatech.edu (x86_64 w/Linux 4.18.0-553.89.1.el8_10.x86_64) (22cores*88cpus*Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 56320KB)
floorplan.report_floorplan:OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
floorplan.report_floorplan:
floorplan.report_floorplan:License:
floorplan.report_floorplan:		[12:40:14.185697] Configured Lic search path (25.01-s002): 5280@ece-winlic.ece.gatech.edu
floorplan.report_floorplan:
floorplan.report_floorplan:		invs	Innovus Implementation System	25.1	checkout succeeded
prects:OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
prects:
prects:License:
prects:		[12:40:14.185697] Configured Lic search path (25.01-s002): 5280@ece-winlic.ece.gatech.edu
prects:
prects:		invs	Innovus Implementation System	25.1	checkout succeeded
floorplan.report_floorplan:		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
prects:		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
prects:
prects:
floorplan.report_floorplan:
floorplan.report_floorplan:
floorplan.report_floorplan:Create and set the environment variable TMPDIR to /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_4070268_fa4d0a6d-ca67-4e46-bb3b-b56fc3b9a79e_ece-rschsrv.ece.gatech.edu_dkhalil8_wjFGxL.
floorplan.report_floorplan:
floorplan.report_floorplan:Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
prects:Create and set the environment variable TMPDIR to /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_4070129_a974cc00-0050-476a-a088-4e22f5cea93d_ece-rschsrv.ece.gatech.edu_dkhalil8_t3hWtn.
prects:
prects:Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
floorplan.report_floorplan:[INFO] Loading Pegasus 24.14 fill procedures
prects:[INFO] Loading Pegasus 24.14 fill procedures
prects:Info: Process UID = 4070129 / a974cc00-0050-476a-a088-4e22f5cea93d / RJXOX505Yj
floorplan.report_floorplan:Info: Process UID = 4070268 / fa4d0a6d-ca67-4e46-bb3b-b56fc3b9a79e / Kud0OM8qH6
prects:
prects:**INFO:  MMMC transition support version v31-84 
prects:
floorplan.report_floorplan:
floorplan.report_floorplan:**INFO:  MMMC transition support version v31-84 
floorplan.report_floorplan:
prects:#@ Processing -execute option
prects:@innovus 1> if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/InnovateECE/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/prects_3 metrics_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/prects_3 run_tag {} db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3 counter_16bit {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} flow {flow flow:flow_current dir . db {enc dbs/floorplan.enc_3 counter_16bit {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:block_start} step flow_step:block_start features {} str implementation.prects.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:block_start} step flow_step:block_start features {} str implementation.prects.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:schedule_prects_report_prects} step flow_step:schedule_prects_report_prects features {} str implementation.prects.schedule_prects_report_prects} log_prefix /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/prects}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:block_start} step flow_step:block_start features {} str implementation.prects.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:schedule_prects_report_prects} step flow_step:schedule_prects_report_prects features {} str implementation.prects.schedule_prects_report_prects}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/prects_3} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3 counter_16bit {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0
prects:init_flow summary:
prects:  Flow script        : 
prects:  YAML script        : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml
prects:  Flow               : flow:flow_current
prects:  From               : implementation.prects.block_start
prects:  To                 : implementation.prects.schedule_prects_report_prects
prects:  Top directory      : /nethome/dkhalil8/InnovateECE/RTL2GDS/design
prects:  Working directory  : .
prects:  Starting database  : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3
prects:  Run tag            : 
prects:  Branch name        : 
prects:  Metrics file       : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/prects_3
prects:  Status file        : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/prects_3
floorplan.report_floorplan:#@ Processing -execute option
floorplan.report_floorplan:@innovus 1> if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid 8cc390c6-81c2-4292-82fc-29f8d23165c8 previous_uuid {} top_dir /nethome/dkhalil8/InnovateECE/RTL2GDS/design flow_dir ./. status_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/floorplan.report_floorplan_3 metrics_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/floorplan.report_floorplan_3 run_tag {} db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3 counter_16bit {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 1 trunk_process 0 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} flow {flow flow:report_floorplan tool innovus tool_options -disable_user_startup no_sync 0 sync 0 db {enc dbs/floorplan.enc_3 counter_16bit {}} dir ./. branch {} caller_data {group 0 process_branch 1} include_in_metrics 1 parent_uuid 8cc390c6-81c2-4292-82fc-29f8d23165c8 after {} defer 0 child_of {flow:flow_current flow:implementation flow:floorplan}} flow_name flow:report_floorplan first_step {tool innovus flow flow:report_floorplan canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:floorplan}} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 0 aum_upload false tool_options -disable_user_startup overwrite 0 last_step {tool innovus flow flow:report_floorplan canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:floorplan}} child_of {flow:flow_current flow:implementation flow:floorplan} log_prefix /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/floorplan.report_floorplan}; run_flow -from {tool innovus flow flow:report_floorplan canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:floorplan}} -to {tool innovus flow flow:report_floorplan canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:floorplan}}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/floorplan.report_floorplan_3} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:report_floorplan} branch {} flow_working_directory {./.} flow_starting_db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3 counter_16bit {}} {tool_options} {-disable_user_startup} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0
floorplan.report_floorplan:init_flow summary:
floorplan.report_floorplan:  Flow script        : 
floorplan.report_floorplan:  YAML script        : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml
floorplan.report_floorplan:  Flow               : flow:report_floorplan
floorplan.report_floorplan:  From               : report_start
floorplan.report_floorplan:  To                 : report_finish
floorplan.report_floorplan:  Top directory      : /nethome/dkhalil8/InnovateECE/RTL2GDS/design
floorplan.report_floorplan:  Working directory  : .
floorplan.report_floorplan:  Starting database  : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3
floorplan.report_floorplan:  Run tag            : 
floorplan.report_floorplan:  Branch name        : 
floorplan.report_floorplan:  Metrics file       : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/floorplan.report_floorplan_3
floorplan.report_floorplan:  Status file        : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/floorplan.report_floorplan_3
prects:reading previous metrics...
floorplan.report_floorplan:reading previous metrics...
floorplan.report_floorplan:Sourcing flow scripts...
prects:Sourcing flow scripts...
floorplan.report_floorplan:Sourcing flow scripts done.
floorplan.report_floorplan:Begin steps for plugin point Cadence.plugin.flowkit.read_db.pre
floorplan.report_floorplan:#@ Begin verbose flow_step activate_views
floorplan.report_floorplan:@flow 2: apply {{} {
floorplan.report_floorplan:    set db [get_db flow_starting_db]
floorplan.report_floorplan:    set flow [lindex [get_db flow_hier_path] end]
floorplan.report_floorplan:    set setup_views [get_feature -obj $flow setup_views]
floorplan.report_floorplan:    set hold_views [get_feature -obj $flow hold_views]
floorplan.report_floorplan:    set leakage_view [get_feature -obj $flow leakage_view]
floorplan.report_floorplan:    set dynamic_view [get_feature -obj $flow dynamic_view]
floorplan.report_floorplan:  
floorplan.report_floorplan:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
floorplan.report_floorplan:      #- use read_db args for DB types and set_analysis_views for TCL
floorplan.report_floorplan:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
floorplan.report_floorplan:        set cmd "set_analysis_view"
floorplan.report_floorplan:        if {$setup_views ne ""} {
floorplan.report_floorplan:          append cmd " -setup [list $setup_views]"
floorplan.report_floorplan:        } else {
floorplan.report_floorplan:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
floorplan.report_floorplan:        }
floorplan.report_floorplan:        if {$hold_views ne ""} {
floorplan.report_floorplan:          append cmd " -hold [list $hold_views]"
floorplan.report_floorplan:        } else {
floorplan.report_floorplan:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
floorplan.report_floorplan:        }
floorplan.report_floorplan:        if {$leakage_view ne ""} {
floorplan.report_floorplan:          append cmd " -leakage [list $leakage_view]"
floorplan.report_floorplan:        } else {
floorplan.report_floorplan:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
floorplan.report_floorplan:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
floorplan.report_floorplan:          }
floorplan.report_floorplan:        }
floorplan.report_floorplan:        if {$dynamic_view ne ""} {
floorplan.report_floorplan:          append cmd " -dynamic [list $dynamic_view]"
floorplan.report_floorplan:        } else {
floorplan.report_floorplan:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
floorplan.report_floorplan:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
floorplan.report_floorplan:          }
floorplan.report_floorplan:        }
floorplan.report_floorplan:        eval $cmd
floorplan.report_floorplan:      } elseif {[llength [get_db analysis_views]] == 0} {
floorplan.report_floorplan:        set cmd "set_flowkit_read_db_args"
floorplan.report_floorplan:        if {$setup_views ne ""} {
floorplan.report_floorplan:          append cmd " -setup_views [list $setup_views]"
floorplan.report_floorplan:        }
floorplan.report_floorplan:        if {$hold_views ne ""} {
floorplan.report_floorplan:          append cmd " -hold_views [list $hold_views]"
floorplan.report_floorplan:        }
floorplan.report_floorplan:        if {$leakage_view ne ""} {
floorplan.report_floorplan:          append cmd " -leakage_view [list $leakage_view]"
floorplan.report_floorplan:        }
floorplan.report_floorplan:        if {$dynamic_view ne ""} {
floorplan.report_floorplan:          append cmd " -dynamic_view [list $dynamic_view]"
floorplan.report_floorplan:        }
floorplan.report_floorplan:        eval $cmd
floorplan.report_floorplan:      } else {
floorplan.report_floorplan:      }
floorplan.report_floorplan:    }
floorplan.report_floorplan:  }}
floorplan.report_floorplan:#@ End verbose flow_step activate_views
floorplan.report_floorplan:#@ Begin verbose flow_step init_mcpu
floorplan.report_floorplan:@flow 2: apply {{} {
floorplan.report_floorplan:    # Multi host/cpu attributes
floorplan.report_floorplan:    #-----------------------------------------------------------------------------
floorplan.report_floorplan:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
floorplan.report_floorplan:    # the specified dist script.  This connects the number of CPUs being reserved
floorplan.report_floorplan:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
floorplan.report_floorplan:    # a typical environment variable exported by distribution platforms and is
floorplan.report_floorplan:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
floorplan.report_floorplan:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
floorplan.report_floorplan:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
floorplan.report_floorplan:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
floorplan.report_floorplan:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
floorplan.report_floorplan:    } else {
floorplan.report_floorplan:      set max_cpus 1
floorplan.report_floorplan:    }
floorplan.report_floorplan:    switch -glob [get_db program_short_name] {
floorplan.report_floorplan:      default       {}
floorplan.report_floorplan:      joules*       -
floorplan.report_floorplan:      genus*        -
floorplan.report_floorplan:      innovus*      -
floorplan.report_floorplan:      tempus*       -
floorplan.report_floorplan:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
floorplan.report_floorplan:    }
floorplan.report_floorplan:if {[get_feature opt_signoff]} {
floorplan.report_floorplan:      if {[is_flow -inside flow:opt_signoff]} {
floorplan.report_floorplan:        set_multi_cpu_usage -verbose -remote_host 1
floorplan.report_floorplan:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
floorplan.report_floorplan:        set_distributed_hosts -local
floorplan.report_floorplan:      }
floorplan.report_floorplan:}
floorplan.report_floorplan:  }}
floorplan.report_floorplan:set_multi_cpu_usage -local_cpu 1
floorplan.report_floorplan:#@ End verbose flow_step init_mcpu
floorplan.report_floorplan:End steps for plugin point Cadence.plugin.flowkit.read_db.pre
floorplan.report_floorplan:#% Begin load design ... (date=02/14 12:40:49, mem=2124.7M)
prects:Sourcing flow scripts done.
prects:Begin steps for plugin point Cadence.plugin.flowkit.read_db.pre
prects:#@ Begin verbose flow_step activate_views
prects:@flow 2: apply {{} {
prects:    set db [get_db flow_starting_db]
prects:    set flow [lindex [get_db flow_hier_path] end]
prects:    set setup_views [get_feature -obj $flow setup_views]
prects:    set hold_views [get_feature -obj $flow hold_views]
prects:    set leakage_view [get_feature -obj $flow leakage_view]
prects:    set dynamic_view [get_feature -obj $flow dynamic_view]
prects:  
prects:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
prects:      #- use read_db args for DB types and set_analysis_views for TCL
prects:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
prects:        set cmd "set_analysis_view"
prects:        if {$setup_views ne ""} {
prects:          append cmd " -setup [list $setup_views]"
prects:        } else {
prects:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
prects:        }
prects:        if {$hold_views ne ""} {
prects:          append cmd " -hold [list $hold_views]"
prects:        } else {
prects:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
prects:        }
prects:        if {$leakage_view ne ""} {
prects:          append cmd " -leakage [list $leakage_view]"
prects:        } else {
prects:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
prects:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
prects:          }
prects:        }
prects:        if {$dynamic_view ne ""} {
prects:          append cmd " -dynamic [list $dynamic_view]"
prects:        } else {
prects:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
prects:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
prects:          }
prects:        }
prects:        eval $cmd
prects:      } elseif {[llength [get_db analysis_views]] == 0} {
prects:        set cmd "set_flowkit_read_db_args"
prects:        if {$setup_views ne ""} {
prects:          append cmd " -setup_views [list $setup_views]"
prects:        }
prects:        if {$hold_views ne ""} {
prects:          append cmd " -hold_views [list $hold_views]"
prects:        }
prects:        if {$leakage_view ne ""} {
prects:          append cmd " -leakage_view [list $leakage_view]"
prects:        }
prects:        if {$dynamic_view ne ""} {
prects:          append cmd " -dynamic_view [list $dynamic_view]"
prects:        }
prects:        eval $cmd
prects:      } else {
prects:      }
prects:    }
prects:  }}
prects:#@ End verbose flow_step activate_views
prects:#@ Begin verbose flow_step init_mcpu
prects:@flow 2: apply {{} {
prects:    # Multi host/cpu attributes
prects:    #-----------------------------------------------------------------------------
prects:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
prects:    # the specified dist script.  This connects the number of CPUs being reserved
prects:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
prects:    # a typical environment variable exported by distribution platforms and is
prects:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
prects:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
prects:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
prects:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
prects:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
prects:    } else {
prects:      set max_cpus 1
prects:    }
prects:    switch -glob [get_db program_short_name] {
prects:      default       {}
prects:      joules*       -
prects:      genus*        -
prects:      innovus*      -
prects:      tempus*       -
prects:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
prects:    }
prects:if {[get_feature opt_signoff]} {
prects:      if {[is_flow -inside flow:opt_signoff]} {
prects:        set_multi_cpu_usage -verbose -remote_host 1
prects:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
prects:        set_distributed_hosts -local
prects:      }
prects:}
prects:  }}
prects:set_multi_cpu_usage -local_cpu 1
prects:#@ End verbose flow_step init_mcpu
prects:End steps for plugin point Cadence.plugin.flowkit.read_db.pre
prects:#% Begin load design ... (date=02/14 12:40:50, mem=2125.9M)
floorplan.report_floorplan:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
floorplan.report_floorplan:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
floorplan.report_floorplan:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
floorplan.report_floorplan:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
floorplan.report_floorplan:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
floorplan.report_floorplan:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
floorplan.report_floorplan:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
floorplan.report_floorplan:##  Process: 130           (User Set)               
floorplan.report_floorplan:##     Node: (not set)                           
floorplan.report_floorplan:
floorplan.report_floorplan:##  Check design process and node:  
floorplan.report_floorplan:##  Design tech node is not set.
floorplan.report_floorplan:
floorplan.report_floorplan:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
floorplan.report_floorplan:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
floorplan.report_floorplan:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
floorplan.report_floorplan:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
floorplan.report_floorplan:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
floorplan.report_floorplan:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
floorplan.report_floorplan:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
floorplan.report_floorplan:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
floorplan.report_floorplan:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
floorplan.report_floorplan:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
floorplan.report_floorplan:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
floorplan.report_floorplan:Loading design 'counter_16bit' saved by 'Innovus' '25.11-s102_1' on 'Sat Feb 14 12:39:44 2026'.
floorplan.report_floorplan:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lib/sky130_tt_1.8_25_nldm.lib' ...
prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
floorplan.report_floorplan:Read 109 cells in library 'sky130_tt_1.8_25' 
floorplan.report_floorplan:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/sram_sky130/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib' ...
floorplan.report_floorplan:Read 1 cells in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib' 
prects:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
prects:##  Process: 130           (User Set)               
prects:##     Node: (not set)                           
prects:
prects:##  Check design process and node:  
prects:##  Design tech node is not set.
prects:
prects:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
prects:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
prects:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
prects:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
prects:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects:Loading design 'counter_16bit' saved by 'Innovus' '25.11-s102_1' on 'Sat Feb 14 12:39:44 2026'.
prects:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lib/sky130_tt_1.8_25_nldm.lib' ...
floorplan.report_floorplan:
floorplan.report_floorplan:Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/libs/lef/sky130_scl_9T.tlef ...
floorplan.report_floorplan:
floorplan.report_floorplan:Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/libs/lef/sky130_scl_9T.lef ...
floorplan.report_floorplan:Set DBUPerIGU to M2 pitch 460.
floorplan.report_floorplan:
floorplan.report_floorplan:Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/libs/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef ...
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-200' for more detail.
floorplan.report_floorplan:**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
floorplan.report_floorplan:To increase the message display limit, refer to the product command reference manual.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
floorplan.report_floorplan:Type 'man IMPLF-201' for more detail.
floorplan.report_floorplan:**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
floorplan.report_floorplan:To increase the message display limit, refer to the product command reference manual.
floorplan.report_floorplan:
floorplan.report_floorplan:##  Check design process and node:  
floorplan.report_floorplan:##  Design tech node is not set.
floorplan.report_floorplan:
floorplan.report_floorplan:Loading view definition file from /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/viewDefinition.tcl
floorplan.report_floorplan:% Begin Load netlist data ... (date=02/14 12:40:52, mem=2142.1M)
floorplan.report_floorplan:*** Begin netlist parsing (mem=2142.1M) ***
floorplan.report_floorplan:Created 110 new cells from 2 timing libraries.
floorplan.report_floorplan:Reading netlist ...
floorplan.report_floorplan:Backslashed names will retain backslash and a trailing blank character.
floorplan.report_floorplan:Reading verilogBinary netlist '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/counter_16bit.v.bin'
floorplan.report_floorplan:
floorplan.report_floorplan:*** Memory Usage v#1 (Current mem = 2150.062M, initial mem = 931.496M) ***
floorplan.report_floorplan:*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2150.1M) ***
floorplan.report_floorplan:% End Load netlist data ... (date=02/14 12:40:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=2150.0M, current mem=2150.0M)
floorplan.report_floorplan:Top level cell is counter_16bit.
floorplan.report_floorplan:Hooked 110 DB cells to tlib cells.
floorplan.report_floorplan:Starting recursive module instantiation check.
floorplan.report_floorplan:No recursion found.
floorplan.report_floorplan:Building hierarchical netlist for Cell counter_16bit ...
floorplan.report_floorplan:***** UseNewTieNetMode *****.
floorplan.report_floorplan:*** Netlist is unique.
floorplan.report_floorplan:** info: there are 119 modules.
floorplan.report_floorplan:** info: there are 139 stdCell insts.
floorplan.report_floorplan:** info: there are 139 stdCell insts with at least one signal pin.
floorplan.report_floorplan:
floorplan.report_floorplan:*** Memory Usage v#1 (Current mem = 2180.180M, initial mem = 931.496M) ***
floorplan.report_floorplan:*info: set bottom ioPad orient R0
floorplan.report_floorplan:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
floorplan.report_floorplan:Type 'man IMPFP-3961' for more detail.
floorplan.report_floorplan:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
floorplan.report_floorplan:Type 'man IMPFP-3961' for more detail.
floorplan.report_floorplan:Start create_tracks
floorplan.report_floorplan:Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
floorplan.report_floorplan:Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
floorplan.report_floorplan:Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
prects:Read 109 cells in library 'sky130_tt_1.8_25' 
prects:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/sram_sky130/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib' ...
prects:Read 1 cells in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib' 
floorplan.report_floorplan:Loading preference file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/gui.pref.tcl ...
prects:
prects:Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/libs/lef/sky130_scl_9T.tlef ...
prects:
prects:Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/libs/lef/sky130_scl_9T.lef ...
prects:Set DBUPerIGU to M2 pitch 460.
floorplan.report_floorplan:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
floorplan.report_floorplan:##  Process: 130           (User Set)               
floorplan.report_floorplan:##     Node: (not set)                           
floorplan.report_floorplan:
floorplan.report_floorplan:##  Check design process and node:  
floorplan.report_floorplan:##  Design tech node is not set.
floorplan.report_floorplan:
floorplan.report_floorplan:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
floorplan.report_floorplan:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
floorplan.report_floorplan:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
floorplan.report_floorplan:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
floorplan.report_floorplan:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
prects:
prects:Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/libs/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef ...
prects:**WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-200' for more detail.
prects:**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
prects:To increase the message display limit, refer to the product command reference manual.
prects:**WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects:Type 'man IMPLF-201' for more detail.
prects:**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
prects:To increase the message display limit, refer to the product command reference manual.
prects:
prects:##  Check design process and node:  
prects:##  Design tech node is not set.
prects:
prects:Loading view definition file from /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/viewDefinition.tcl
floorplan.report_floorplan:Change floorplan default-technical-site to 'CoreSite'.
prects:% Begin Load netlist data ... (date=02/14 12:40:53, mem=2143.5M)
prects:*** Begin netlist parsing (mem=2143.5M) ***
prects:Created 110 new cells from 2 timing libraries.
prects:Reading netlist ...
prects:Backslashed names will retain backslash and a trailing blank character.
prects:Reading verilogBinary netlist '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/counter_16bit.v.bin'
prects:
prects:*** Memory Usage v#1 (Current mem = 2151.301M, initial mem = 944.801M) ***
prects:*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2151.3M) ***
prects:% End Load netlist data ... (date=02/14 12:40:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=2151.4M, current mem=2151.4M)
prects:Top level cell is counter_16bit.
prects:Hooked 110 DB cells to tlib cells.
prects:Starting recursive module instantiation check.
prects:No recursion found.
prects:Building hierarchical netlist for Cell counter_16bit ...
prects:***** UseNewTieNetMode *****.
prects:*** Netlist is unique.
prects:** info: there are 119 modules.
prects:** info: there are 139 stdCell insts.
prects:** info: there are 139 stdCell insts with at least one signal pin.
prects:
prects:*** Memory Usage v#1 (Current mem = 2181.434M, initial mem = 944.801M) ***
prects:*info: set bottom ioPad orient R0
prects:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
prects:Type 'man IMPFP-3961' for more detail.
prects:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
prects:Type 'man IMPFP-3961' for more detail.
prects:Start create_tracks
prects:Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
prects:Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
prects:Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
floorplan.report_floorplan:*Info: initialize multi-corner CTS.
prects:Loading preference file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/gui.pref.tcl ...
prects:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
prects:##  Process: 130           (User Set)               
prects:##     Node: (not set)                           
prects:
prects:##  Check design process and node:  
prects:##  Design tech node is not set.
prects:
prects:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
prects:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
prects:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
prects:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
prects:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
prects:Change floorplan default-technical-site to 'CoreSite'.
floorplan.report_floorplan:Total number of combinational cells: 87
floorplan.report_floorplan:Total number of sequential cells: 19
floorplan.report_floorplan:Total number of tristate cells: 3
floorplan.report_floorplan:Total number of level shifter cells: 0
floorplan.report_floorplan:Total number of power gating cells: 0
floorplan.report_floorplan:Total number of isolation cells: 0
floorplan.report_floorplan:Total number of power switch cells: 0
floorplan.report_floorplan:Total number of pulse generator cells: 0
floorplan.report_floorplan:Total number of always on buffers: 0
floorplan.report_floorplan:Total number of retention cells: 0
floorplan.report_floorplan:Total number of physical cells: 0
floorplan.report_floorplan:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
floorplan.report_floorplan:Total number of usable buffers: 7
floorplan.report_floorplan:List of unusable buffers:
floorplan.report_floorplan:Total number of unusable buffers: 0
floorplan.report_floorplan:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
floorplan.report_floorplan:Total number of usable inverters: 9
floorplan.report_floorplan:List of unusable inverters:
floorplan.report_floorplan:Total number of unusable inverters: 0
floorplan.report_floorplan:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
floorplan.report_floorplan:Total number of identified usable delay cells: 4
floorplan.report_floorplan:List of identified unusable delay cells:
floorplan.report_floorplan:Total number of identified unusable delay cells: 0
floorplan.report_floorplan:Reading floorplan file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/counter_16bit.fp.gz (mem = 2473.5M).
floorplan.report_floorplan:% Begin Load floorplan data ... (date=02/14 12:40:54, mem=2473.6M)
floorplan.report_floorplan:*info: reset 160 existing net BottomPreferredLayer and AvoidDetour
floorplan.report_floorplan:Deleting old partition specification.
prects:*Info: initialize multi-corner CTS.
floorplan.report_floorplan:Set FPlanBox to (0 0 1025800 1301800)
floorplan.report_floorplan:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
floorplan.report_floorplan:Type 'man IMPFP-3961' for more detail.
floorplan.report_floorplan:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
floorplan.report_floorplan:Type 'man IMPFP-3961' for more detail.
floorplan.report_floorplan: ... processed partition successfully.
floorplan.report_floorplan:Reading binary special route file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/counter_16bit.fp.spr.gz (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:39:43 2026, version: 1)
floorplan.report_floorplan:Convert 0 swires and 0 svias from compressed groups
floorplan.report_floorplan:85 swires and 88 svias were compressed
floorplan.report_floorplan:85 swires and 74 svias were decompressed from small or sparse groups
floorplan.report_floorplan:Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2474.9M, current mem=2474.9M)
floorplan.report_floorplan:Extracting standard cell pins and blockage ...... 
floorplan.report_floorplan:Pin and blockage extraction finished
floorplan.report_floorplan:Delete all existing relative floorplan constraints.
floorplan.report_floorplan:% End Load floorplan data ... (date=02/14 12:40:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=2476.0M, current mem=2476.0M)
floorplan.report_floorplan:% Begin Load SymbolTable ... (date=02/14 12:40:54, mem=2476.0M)
prects:Total number of combinational cells: 87
prects:Total number of sequential cells: 19
prects:Total number of tristate cells: 3
prects:Total number of level shifter cells: 0
prects:Total number of power gating cells: 0
prects:Total number of isolation cells: 0
prects:Total number of power switch cells: 0
prects:Total number of pulse generator cells: 0
prects:Total number of always on buffers: 0
prects:Total number of retention cells: 0
prects:Total number of physical cells: 0
prects:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
prects:Total number of usable buffers: 7
prects:List of unusable buffers:
prects:Total number of unusable buffers: 0
prects:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
prects:Total number of usable inverters: 9
prects:List of unusable inverters:
prects:Total number of unusable inverters: 0
prects:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
prects:Total number of identified usable delay cells: 4
prects:List of identified unusable delay cells:
prects:Total number of identified unusable delay cells: 0
prects:Reading floorplan file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/counter_16bit.fp.gz (mem = 2473.6M).
prects:% Begin Load floorplan data ... (date=02/14 12:40:54, mem=2474.3M)
prects:*info: reset 160 existing net BottomPreferredLayer and AvoidDetour
prects:Deleting old partition specification.
prects:Set FPlanBox to (0 0 1025800 1301800)
prects:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
prects:Type 'man IMPFP-3961' for more detail.
prects:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
prects:Type 'man IMPFP-3961' for more detail.
prects: ... processed partition successfully.
prects:Reading binary special route file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/counter_16bit.fp.spr.gz (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:39:43 2026, version: 1)
prects:Convert 0 swires and 0 svias from compressed groups
prects:85 swires and 88 svias were compressed
prects:85 swires and 74 svias were decompressed from small or sparse groups
prects:Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2475.9M, current mem=2475.9M)
prects:Extracting standard cell pins and blockage ...... 
prects:Pin and blockage extraction finished
prects:Delete all existing relative floorplan constraints.
prects:% End Load floorplan data ... (date=02/14 12:40:55, total cpu=0:00:00.1, real=0:00:01.0, peak res=2476.7M, current mem=2476.7M)
prects:Reading congestion map file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/counter_16bit.route.congmap.gz ...
prects:% Begin Load SymbolTable ... (date=02/14 12:40:55, mem=2476.7M)
prects:% End Load SymbolTable ... (date=02/14 12:40:55, total cpu=0:00:00.1, real=0:00:00.0, peak res=2477.1M, current mem=2477.1M)
prects:Loading place ...
prects:% Begin Load placement data ... (date=02/14 12:40:55, mem=2477.1M)
prects:Reading placement file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/counter_16bit.place.gz.
prects:** Reading stdCellPlacement_binary (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:39:43 2026, version# 2) ...
prects:Read Views for adaptive view pruning ...
prects:Read 0 views from Binary DB for adaptive view pruning
prects:*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2477.1M) ***
prects:Total net length = 2.780e-01 (1.390e-01 1.390e-01) (ext = 0.000e+00)
floorplan.report_floorplan:Reading congestion map file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/counter_16bit.route.congmap.gz ...
prects:% End Load placement data ... (date=02/14 12:40:55, total cpu=0:00:00.1, real=0:00:00.0, peak res=2477.4M, current mem=2477.4M)
prects:Reading PG file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/counter_16bit.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on       Sat Feb 14 12:39:43 2026)
prects:*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2477.8M) ***
floorplan.report_floorplan:% End Load SymbolTable ... (date=02/14 12:40:55, total cpu=0:00:00.1, real=0:00:01.0, peak res=2476.3M, current mem=2476.3M)
floorplan.report_floorplan:Loading place ...
prects:% Begin Load routing data ... (date=02/14 12:40:55, mem=2477.7M)
prects:Reading routing file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/counter_16bit.route.gz.
floorplan.report_floorplan:% Begin Load placement data ... (date=02/14 12:40:55, mem=2476.4M)
floorplan.report_floorplan:Reading placement file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/counter_16bit.place.gz.
floorplan.report_floorplan:** Reading stdCellPlacement_binary (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:39:43 2026, version# 2) ...
floorplan.report_floorplan:Read Views for adaptive view pruning ...
floorplan.report_floorplan:Read 0 views from Binary DB for adaptive view pruning
floorplan.report_floorplan:*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2476.4M) ***
floorplan.report_floorplan:Total net length = 2.780e-01 (1.390e-01 1.390e-01) (ext = 0.000e+00)
floorplan.report_floorplan:% End Load placement data ... (date=02/14 12:40:55, total cpu=0:00:00.1, real=0:00:00.0, peak res=2476.7M, current mem=2476.7M)
prects:Reading Innovus routing data (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:39:43 2026 Format: 23.1) ...
prects:*** Total 160 nets are successfully restored.
prects:*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2478.7M) ***
prects:% End Load routing data ... (date=02/14 12:40:56, total cpu=0:00:00.1, real=0:00:01.0, peak res=2478.7M, current mem=2477.9M)
prects:TAT_INFO: ::restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
prects:Reading property file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/counter_16bit.prop
floorplan.report_floorplan:Reading PG file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/counter_16bit.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on       Sat Feb 14 12:39:43 2026)
floorplan.report_floorplan:*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2477.1M) ***
prects:*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2481.0M) ***
floorplan.report_floorplan:% Begin Load routing data ... (date=02/14 12:40:56, mem=2477.0M)
floorplan.report_floorplan:Reading routing file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/counter_16bit.route.gz.
prects:Change floorplan default-technical-site to 'CoreSite'.
floorplan.report_floorplan:Reading Innovus routing data (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:39:43 2026 Format: 23.1) ...
floorplan.report_floorplan:*** Total 160 nets are successfully restored.
floorplan.report_floorplan:*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2478.0M) ***
floorplan.report_floorplan:% End Load routing data ... (date=02/14 12:40:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=2478.0M, current mem=2477.2M)
floorplan.report_floorplan:TAT_INFO: ::restoreCongMap REAL = 1 : CPU = 0 : MEM = 0.
floorplan.report_floorplan:Reading property file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/counter_16bit.prop
floorplan.report_floorplan:*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2481.3M) ***
floorplan.report_floorplan:Change floorplan default-technical-site to 'CoreSite'.
prects:Loading preRoute extraction data from directory '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/extraction/' ...
prects:Extraction setup Started for TopCell counter_16bit 
prects:Initializing multi-corner RC extraction with 1 active RC Corners ...
prects:Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
floorplan.report_floorplan:Loading preRoute extraction data from directory '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/extraction/' ...
floorplan.report_floorplan:Extraction setup Started for TopCell counter_16bit 
floorplan.report_floorplan:Initializing multi-corner RC extraction with 1 active RC Corners ...
prects:Generating auto layer map file.
floorplan.report_floorplan:Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
prects:Loading preRoute extracted patterns from file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/counter_16bit.techData.gz' ...
prects:Completed (cpu: 0:00:00.3 real: 0:00:01.0)
prects:Set Shrink Factor to 1.00000
prects:Summary of Active RC-Corners : 
prects: 
prects: Analysis View: tt_v1.8_25C_Nominal_25_func
prects:    RC-Corner Name        : Nominal_25C
prects:    RC-Corner Index       : 0
prects:    RC-Corner Temperature : 25 Celsius
prects:    RC-Corner Cap Table   : ''
prects:    RC-Corner PreRoute Res Factor         : 1
prects:    RC-Corner PreRoute Cap Factor         : 1
prects:    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
prects:    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
prects:    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
prects:    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
prects:    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
prects:    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
prects:    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
prects:    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
prects:    RC-Corner Technology file: '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/libs/mmmc/Nominal_25C/qrcTechFile'
prects:Updating RC Grid density data for preRoute extraction ...
prects:Initializing multi-corner resistance tables ...
prects:Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
prects:Start generating vias ..
prects:#Skip building auto via since it is not turned on.
prects:Extracting standard cell pins and blockage ...... 
prects:Pin and blockage extraction finished
prects:Via generation completed.
prects:% Begin Load power constraints ... (date=02/14 12:40:57, mem=2496.8M)
prects:source /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/counter_16bit_power_constraints.tcl
prects:% End Load power constraints ... (date=02/14 12:40:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=2497.5M, current mem=2497.5M)
floorplan.report_floorplan:Generating auto layer map file.
prects:% Begin load AAE data ... (date=02/14 12:40:57, mem=2532.0M)
floorplan.report_floorplan:Loading preRoute extracted patterns from file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/counter_16bit.techData.gz' ...
floorplan.report_floorplan:Completed (cpu: 0:00:00.3 real: 0:00:00.0)
floorplan.report_floorplan:Set Shrink Factor to 1.00000
floorplan.report_floorplan:Summary of Active RC-Corners : 
floorplan.report_floorplan: 
floorplan.report_floorplan: Analysis View: tt_v1.8_25C_Nominal_25_func
floorplan.report_floorplan:    RC-Corner Name        : Nominal_25C
floorplan.report_floorplan:    RC-Corner Index       : 0
floorplan.report_floorplan:    RC-Corner Temperature : 25 Celsius
floorplan.report_floorplan:    RC-Corner Cap Table   : ''
floorplan.report_floorplan:    RC-Corner PreRoute Res Factor         : 1
floorplan.report_floorplan:    RC-Corner PreRoute Cap Factor         : 1
floorplan.report_floorplan:    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
floorplan.report_floorplan:    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
floorplan.report_floorplan:    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
floorplan.report_floorplan:    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
floorplan.report_floorplan:    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
floorplan.report_floorplan:    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
floorplan.report_floorplan:    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
floorplan.report_floorplan:    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
floorplan.report_floorplan:    RC-Corner Technology file: '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/libs/mmmc/Nominal_25C/qrcTechFile'
prects:% End load AAE data ... (date=02/14 12:40:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=2532.0M, current mem=2532.0M)
floorplan.report_floorplan:Updating RC Grid density data for preRoute extraction ...
floorplan.report_floorplan:Initializing multi-corner resistance tables ...
prects:Restoring CCOpt config...
prects:Restoring CCOpt config done.
floorplan.report_floorplan:Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
floorplan.report_floorplan:Start generating vias ..
prects:Total number of combinational cells: 87
prects:Total number of sequential cells: 19
prects:Total number of tristate cells: 3
prects:Total number of level shifter cells: 0
prects:Total number of power gating cells: 0
prects:Total number of isolation cells: 0
prects:Total number of power switch cells: 0
prects:Total number of pulse generator cells: 0
prects:Total number of always on buffers: 0
prects:Total number of retention cells: 0
prects:Total number of physical cells: 0
prects:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
prects:Total number of usable buffers: 7
prects:List of unusable buffers:
prects:Total number of unusable buffers: 0
prects:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
prects:Total number of usable inverters: 9
prects:List of unusable inverters:
prects:Total number of unusable inverters: 0
prects:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
prects:Total number of identified usable delay cells: 4
prects:List of identified unusable delay cells:
prects:Total number of identified unusable delay cells: 0
prects:**WARN: (IMPCTE-107):	The following globals have been obsoleted since version (null). They will be removed in the next release. 
prects:timing_aocv_enable_gba_combine_launch_capture
prects:timing_enable_backward_compatible_latch_thru_mt_mode
floorplan.report_floorplan:#Skip building auto via since it is not turned on.
floorplan.report_floorplan:Extracting standard cell pins and blockage ...... 
floorplan.report_floorplan:Pin and blockage extraction finished
floorplan.report_floorplan:Via generation completed.
prects:#% End load design ... (date=02/14 12:40:57, total cpu=0:00:05.6, real=0:00:07.0, peak res=2562.4M, current mem=2533.8M)
floorplan.report_floorplan:% Begin Load power constraints ... (date=02/14 12:40:57, mem=2496.3M)
floorplan.report_floorplan:source /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/counter_16bit_power_constraints.tcl
prects:
prects:*** Summary of all messages that are not suppressed in this session:
prects:Severity  ID               Count  Summary                                  
prects:WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
prects:WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
prects:WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
prects:WARNING   IMPDBTCL-321        12  The attribute '%s' still works but will ...
prects:WARNING   IMPDB-6501           2  "set_db design_process_node" will be obs...
prects:WARNING   IMPCTE-107           1  The following globals have been obsolete...
prects:*** Message Summary: 143 warning(s), 0 error(s)
prects:
floorplan.report_floorplan:% End Load power constraints ... (date=02/14 12:40:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=2497.0M, current mem=2497.0M)
prects:UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:*                                                                   read_db
prects:Sourcing flow scripts...
floorplan.report_floorplan:% Begin load AAE data ... (date=02/14 12:40:57, mem=2531.5M)
floorplan.report_floorplan:% End load AAE data ... (date=02/14 12:40:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=2531.5M, current mem=2531.5M)
floorplan.report_floorplan:Restoring CCOpt config...
floorplan.report_floorplan:Restoring CCOpt config done.
floorplan.report_floorplan:Total number of combinational cells: 87
floorplan.report_floorplan:Total number of sequential cells: 19
floorplan.report_floorplan:Total number of tristate cells: 3
floorplan.report_floorplan:Total number of level shifter cells: 0
floorplan.report_floorplan:Total number of power gating cells: 0
floorplan.report_floorplan:Total number of isolation cells: 0
floorplan.report_floorplan:Total number of power switch cells: 0
floorplan.report_floorplan:Total number of pulse generator cells: 0
floorplan.report_floorplan:Total number of always on buffers: 0
floorplan.report_floorplan:Total number of retention cells: 0
floorplan.report_floorplan:Total number of physical cells: 0
floorplan.report_floorplan:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
floorplan.report_floorplan:Total number of usable buffers: 7
floorplan.report_floorplan:List of unusable buffers:
floorplan.report_floorplan:Total number of unusable buffers: 0
floorplan.report_floorplan:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
floorplan.report_floorplan:Total number of usable inverters: 9
floorplan.report_floorplan:List of unusable inverters:
floorplan.report_floorplan:Total number of unusable inverters: 0
floorplan.report_floorplan:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
floorplan.report_floorplan:Total number of identified usable delay cells: 4
floorplan.report_floorplan:List of identified unusable delay cells:
floorplan.report_floorplan:Total number of identified unusable delay cells: 0
floorplan.report_floorplan:**WARN: (IMPCTE-107):	The following globals have been obsoleted since version (null). They will be removed in the next release. 
floorplan.report_floorplan:timing_aocv_enable_gba_combine_launch_capture
floorplan.report_floorplan:timing_enable_backward_compatible_latch_thru_mt_mode
floorplan.report_floorplan:#% End load design ... (date=02/14 12:40:57, total cpu=0:00:05.8, real=0:00:08.0, peak res=2562.1M, current mem=2533.3M)
floorplan.report_floorplan:
floorplan.report_floorplan:*** Summary of all messages that are not suppressed in this session:
floorplan.report_floorplan:Severity  ID               Count  Summary                                  
floorplan.report_floorplan:WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
floorplan.report_floorplan:WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
floorplan.report_floorplan:WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
floorplan.report_floorplan:WARNING   IMPDBTCL-321        12  The attribute '%s' still works but will ...
floorplan.report_floorplan:WARNING   IMPDB-6501           2  "set_db design_process_node" will be obs...
floorplan.report_floorplan:WARNING   IMPCTE-107           1  The following globals have been obsolete...
floorplan.report_floorplan:*** Message Summary: 143 warning(s), 0 error(s)
floorplan.report_floorplan:
floorplan.report_floorplan:UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan.report_floorplan:UM:*                                                                   read_db
floorplan.report_floorplan:Sourcing flow scripts...
prects:Sourcing flow scripts done.
prects:reading previous metrics...
floorplan.report_floorplan:Sourcing flow scripts done.
floorplan.report_floorplan:reading previous metrics...
prects:Begin steps for plugin point Cadence.plugin.flowkit.read_db.post
prects:#@ Begin verbose flow_step activate_views
prects:@flow 2: apply {{} {
prects:    set db [get_db flow_starting_db]
prects:    set flow [lindex [get_db flow_hier_path] end]
prects:    set setup_views [get_feature -obj $flow setup_views]
prects:    set hold_views [get_feature -obj $flow hold_views]
prects:    set leakage_view [get_feature -obj $flow leakage_view]
prects:    set dynamic_view [get_feature -obj $flow dynamic_view]
prects:  
prects:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
prects:      #- use read_db args for DB types and set_analysis_views for TCL
prects:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
prects:        set cmd "set_analysis_view"
prects:        if {$setup_views ne ""} {
prects:          append cmd " -setup [list $setup_views]"
prects:        } else {
prects:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
prects:        }
prects:        if {$hold_views ne ""} {
prects:          append cmd " -hold [list $hold_views]"
prects:        } else {
prects:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
prects:        }
prects:        if {$leakage_view ne ""} {
prects:          append cmd " -leakage [list $leakage_view]"
prects:        } else {
prects:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
prects:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
prects:          }
prects:        }
prects:        if {$dynamic_view ne ""} {
prects:          append cmd " -dynamic [list $dynamic_view]"
prects:        } else {
prects:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
prects:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
prects:          }
prects:        }
prects:        eval $cmd
prects:      } elseif {[llength [get_db analysis_views]] == 0} {
prects:        set cmd "set_flowkit_read_db_args"
prects:        if {$setup_views ne ""} {
prects:          append cmd " -setup_views [list $setup_views]"
prects:        }
prects:        if {$hold_views ne ""} {
prects:          append cmd " -hold_views [list $hold_views]"
prects:        }
prects:        if {$leakage_view ne ""} {
prects:          append cmd " -leakage_view [list $leakage_view]"
prects:        }
prects:        if {$dynamic_view ne ""} {
prects:          append cmd " -dynamic_view [list $dynamic_view]"
prects:        }
prects:        eval $cmd
prects:      } else {
prects:      }
prects:    }
prects:  }}
prects:#@ End verbose flow_step activate_views
prects:#@ Begin verbose flow_step init_mcpu
prects:@flow 2: apply {{} {
prects:    # Multi host/cpu attributes
prects:    #-----------------------------------------------------------------------------
prects:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
prects:    # the specified dist script.  This connects the number of CPUs being reserved
prects:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
prects:    # a typical environment variable exported by distribution platforms and is
prects:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
prects:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
prects:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
prects:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
prects:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
prects:    } else {
prects:      set max_cpus 1
prects:    }
prects:    switch -glob [get_db program_short_name] {
prects:      default       {}
prects:      joules*       -
prects:      genus*        -
prects:      innovus*      -
prects:      tempus*       -
prects:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
prects:    }
prects:if {[get_feature opt_signoff]} {
prects:      if {[is_flow -inside flow:opt_signoff]} {
prects:        set_multi_cpu_usage -verbose -remote_host 1
prects:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
prects:        set_distributed_hosts -local
prects:      }
prects:}
prects:  }}
prects:set_multi_cpu_usage -local_cpu 1
prects:#@ End verbose flow_step init_mcpu
prects:End steps for plugin point Cadence.plugin.flowkit.read_db.post
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:*                                                                   init_flow
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:*                                                                   prects
floorplan.report_floorplan:Begin steps for plugin point Cadence.plugin.flowkit.read_db.post
floorplan.report_floorplan:#@ Begin verbose flow_step activate_views
floorplan.report_floorplan:@flow 2: apply {{} {
floorplan.report_floorplan:    set db [get_db flow_starting_db]
floorplan.report_floorplan:    set flow [lindex [get_db flow_hier_path] end]
floorplan.report_floorplan:    set setup_views [get_feature -obj $flow setup_views]
floorplan.report_floorplan:    set hold_views [get_feature -obj $flow hold_views]
floorplan.report_floorplan:    set leakage_view [get_feature -obj $flow leakage_view]
floorplan.report_floorplan:    set dynamic_view [get_feature -obj $flow dynamic_view]
floorplan.report_floorplan:  
floorplan.report_floorplan:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
floorplan.report_floorplan:      #- use read_db args for DB types and set_analysis_views for TCL
floorplan.report_floorplan:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
floorplan.report_floorplan:        set cmd "set_analysis_view"
floorplan.report_floorplan:        if {$setup_views ne ""} {
floorplan.report_floorplan:          append cmd " -setup [list $setup_views]"
floorplan.report_floorplan:        } else {
floorplan.report_floorplan:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
floorplan.report_floorplan:        }
floorplan.report_floorplan:        if {$hold_views ne ""} {
floorplan.report_floorplan:          append cmd " -hold [list $hold_views]"
floorplan.report_floorplan:        } else {
floorplan.report_floorplan:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
floorplan.report_floorplan:        }
floorplan.report_floorplan:        if {$leakage_view ne ""} {
floorplan.report_floorplan:          append cmd " -leakage [list $leakage_view]"
floorplan.report_floorplan:        } else {
floorplan.report_floorplan:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
floorplan.report_floorplan:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
floorplan.report_floorplan:          }
floorplan.report_floorplan:        }
floorplan.report_floorplan:        if {$dynamic_view ne ""} {
floorplan.report_floorplan:          append cmd " -dynamic [list $dynamic_view]"
floorplan.report_floorplan:        } else {
floorplan.report_floorplan:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
floorplan.report_floorplan:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
floorplan.report_floorplan:          }
floorplan.report_floorplan:        }
floorplan.report_floorplan:        eval $cmd
floorplan.report_floorplan:      } elseif {[llength [get_db analysis_views]] == 0} {
floorplan.report_floorplan:        set cmd "set_flowkit_read_db_args"
floorplan.report_floorplan:        if {$setup_views ne ""} {
floorplan.report_floorplan:          append cmd " -setup_views [list $setup_views]"
floorplan.report_floorplan:        }
floorplan.report_floorplan:        if {$hold_views ne ""} {
floorplan.report_floorplan:          append cmd " -hold_views [list $hold_views]"
floorplan.report_floorplan:        }
floorplan.report_floorplan:        if {$leakage_view ne ""} {
floorplan.report_floorplan:          append cmd " -leakage_view [list $leakage_view]"
floorplan.report_floorplan:        }
floorplan.report_floorplan:        if {$dynamic_view ne ""} {
floorplan.report_floorplan:          append cmd " -dynamic_view [list $dynamic_view]"
floorplan.report_floorplan:        }
floorplan.report_floorplan:        eval $cmd
floorplan.report_floorplan:      } else {
floorplan.report_floorplan:      }
floorplan.report_floorplan:    }
floorplan.report_floorplan:  }}
floorplan.report_floorplan:#@ End verbose flow_step activate_views
floorplan.report_floorplan:#@ Begin verbose flow_step init_mcpu
floorplan.report_floorplan:@flow 2: apply {{} {
floorplan.report_floorplan:    # Multi host/cpu attributes
floorplan.report_floorplan:    #-----------------------------------------------------------------------------
floorplan.report_floorplan:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
floorplan.report_floorplan:    # the specified dist script.  This connects the number of CPUs being reserved
floorplan.report_floorplan:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
floorplan.report_floorplan:    # a typical environment variable exported by distribution platforms and is
floorplan.report_floorplan:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
floorplan.report_floorplan:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
floorplan.report_floorplan:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
floorplan.report_floorplan:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
floorplan.report_floorplan:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
floorplan.report_floorplan:    } else {
floorplan.report_floorplan:      set max_cpus 1
floorplan.report_floorplan:    }
floorplan.report_floorplan:    switch -glob [get_db program_short_name] {
floorplan.report_floorplan:      default       {}
floorplan.report_floorplan:      joules*       -
floorplan.report_floorplan:      genus*        -
floorplan.report_floorplan:      innovus*      -
floorplan.report_floorplan:      tempus*       -
floorplan.report_floorplan:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
floorplan.report_floorplan:    }
floorplan.report_floorplan:if {[get_feature opt_signoff]} {
floorplan.report_floorplan:      if {[is_flow -inside flow:opt_signoff]} {
floorplan.report_floorplan:        set_multi_cpu_usage -verbose -remote_host 1
floorplan.report_floorplan:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
floorplan.report_floorplan:        set_distributed_hosts -local
floorplan.report_floorplan:      }
floorplan.report_floorplan:}
floorplan.report_floorplan:  }}
floorplan.report_floorplan:set_multi_cpu_usage -local_cpu 1
floorplan.report_floorplan:#@ End verbose flow_step init_mcpu
floorplan.report_floorplan:End steps for plugin point Cadence.plugin.flowkit.read_db.post
floorplan.report_floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan.report_floorplan:UM:*                                                                   init_flow
floorplan.report_floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan.report_floorplan:UM:*                                                                   report_floorplan
prects:#@ Begin verbose flow_step implementation.prects.block_start
prects:@@flow 2: set_db flow_write_db_common false
prects:#@ End verbose flow_step implementation.prects.block_start
floorplan.report_floorplan:#@ Begin verbose flow_step report_start
floorplan.report_floorplan:#@ End verbose flow_step report_start
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:          44.21             48                                      block_start
floorplan.report_floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan.report_floorplan:UM:          44.11             48                                      report_start
prects:#@ Begin verbose flow_step implementation.prects.init_innovus.init_innovus_yaml
prects:@flow 2: if {[get_feature report_lec]} {...}
prects:@flow 8: # Design attributes  [get_db -category design]
prects:@flow 9: #-------------------------------------------------------------------------------
prects:@@flow 10: set_db design_process_node 130
prects:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
prects:##  Process: 130           (User Set)               
prects:##     Node: (not set)                           
prects:
prects:##  Check design process and node:  
prects:##  Design tech node is not set.
prects:
prects:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
prects:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
prects:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
prects:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
prects:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
prects:@@flow 11: set_db design_top_routing_layer met5
prects:@@flow 12: set_db design_bottom_routing_layer met1
prects:@@flow 13: set_db design_flow_effort standard
prects:@@flow 14: set_db design_power_effort none
prects:@flow 16: # Timing attributes  [get_db -category timing && delaycalc]
prects:@flow 17: #-------------------------------------------------------------------------------
prects:@@flow 18: set_db timing_analysis_cppr           both
prects:@@flow 19: set_db timing_analysis_type           ocv
prects:@@flow 20: set_db timing_analysis_aocv 0
prects:@@flow 21: set_db timing_analysis_socv 0
prects:@flow 22: if {[get_feature report_pba]} {...}
prects:@flow 26: # Extraction attributes  [get_db -category extract_rc]
prects:@flow 27: #-------------------------------------------------------------------------------
prects:@flow 28: if {[is_flow -after route.block_finish]} {...}
prects:@flow 33: # Tieoff attributes  [get_db -category add_tieoffs]
prects:@flow 34: #-------------------------------------------------------------------------------
prects:@@flow 35: set_db add_tieoffs_cells {TIEHI TIELO}
prects:@flow 37: # Optimization attributes  [get_db -category opt]
prects:@flow 38: #-------------------------------------------------------------------------------
prects:@@flow 39: set_db opt_new_inst_prefix            "[get_db flow_report_name]_"
prects:@@flow 40: set_db opt_leakage_to_dynamic_ratio 0.5
prects:@flow 42: # Clock attributes  [get_db -category cts]
prects:@flow 43: #-------------------------------------------------------------------------------
prects:@@flow 44: set_db cts_target_skew auto
prects:@@flow 45: set_db cts_target_max_transition_time_top 100
prects:@@flow 46: set_db cts_target_max_transition_time_trunk 100
prects:@@flow 47: set_db cts_target_max_transition_time_leaf 100
prects:@@flow 49: set_db cts_buffer_cells {CLKBUFX2 CLKBUFX4 CLKBUFX8}
prects:@@flow 50: set_db cts_inverter_cells {CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
prects:@@flow 51: set_db cts_clock_gating_cells ICGX1
prects:@@flow 52: set_db cts_logic_cells {CLKAND2X2 CLKXOR2X1 CLKMX2X2 CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
prects:@flow 54: # Filler attributes  [get_db -category add_fillers]
prects:@flow 55: #-------------------------------------------------------------------------------
prects:@@flow 56: set_db add_fillers_cells {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
floorplan.report_floorplan:#@ Begin verbose flow_step init_innovus.init_innovus_yaml
prects:@flow 58: # Routing attributes  [get_db -category route]
prects:@flow 59: #-------------------------------------------------------------------------------
floorplan.report_floorplan:@flow 2: if {[get_feature report_lec]} {...}
prects:#@ End verbose flow_step implementation.prects.init_innovus.init_innovus_yaml
floorplan.report_floorplan:@flow 8: # Design attributes  [get_db -category design]
floorplan.report_floorplan:@flow 9: #-------------------------------------------------------------------------------
floorplan.report_floorplan:@@flow 10: set_db design_process_node 130
floorplan.report_floorplan:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
floorplan.report_floorplan:##  Process: 130           (User Set)               
floorplan.report_floorplan:##     Node: (not set)                           
floorplan.report_floorplan:
floorplan.report_floorplan:##  Check design process and node:  
floorplan.report_floorplan:##  Design tech node is not set.
floorplan.report_floorplan:
floorplan.report_floorplan:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
floorplan.report_floorplan:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
floorplan.report_floorplan:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
floorplan.report_floorplan:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
floorplan.report_floorplan:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
floorplan.report_floorplan:@@flow 11: set_db design_top_routing_layer met5
floorplan.report_floorplan:@@flow 12: set_db design_bottom_routing_layer met1
floorplan.report_floorplan:@@flow 13: set_db design_flow_effort standard
floorplan.report_floorplan:@@flow 14: set_db design_power_effort none
floorplan.report_floorplan:@flow 16: # Timing attributes  [get_db -category timing && delaycalc]
floorplan.report_floorplan:@flow 17: #-------------------------------------------------------------------------------
floorplan.report_floorplan:@@flow 18: set_db timing_analysis_cppr           both
floorplan.report_floorplan:@@flow 19: set_db timing_analysis_type           ocv
floorplan.report_floorplan:@@flow 20: set_db timing_analysis_aocv 0
floorplan.report_floorplan:@@flow 21: set_db timing_analysis_socv 0
floorplan.report_floorplan:@flow 22: if {[get_feature report_pba]} {...}
floorplan.report_floorplan:@flow 26: # Extraction attributes  [get_db -category extract_rc]
floorplan.report_floorplan:@flow 27: #-------------------------------------------------------------------------------
floorplan.report_floorplan:@flow 28: if {[is_flow -after route.block_finish]} {...}
floorplan.report_floorplan:@flow 33: # Tieoff attributes  [get_db -category add_tieoffs]
floorplan.report_floorplan:@flow 34: #-------------------------------------------------------------------------------
floorplan.report_floorplan:@@flow 35: set_db add_tieoffs_cells {TIEHI TIELO}
floorplan.report_floorplan:@flow 37: # Optimization attributes  [get_db -category opt]
floorplan.report_floorplan:@flow 38: #-------------------------------------------------------------------------------
floorplan.report_floorplan:@@flow 39: set_db opt_new_inst_prefix            "[get_db flow_report_name]_"
floorplan.report_floorplan:@@flow 40: set_db opt_leakage_to_dynamic_ratio 0.5
floorplan.report_floorplan:@flow 42: # Clock attributes  [get_db -category cts]
floorplan.report_floorplan:@flow 43: #-------------------------------------------------------------------------------
floorplan.report_floorplan:@@flow 44: set_db cts_target_skew auto
floorplan.report_floorplan:@@flow 45: set_db cts_target_max_transition_time_top 100
floorplan.report_floorplan:@@flow 46: set_db cts_target_max_transition_time_trunk 100
floorplan.report_floorplan:@@flow 47: set_db cts_target_max_transition_time_leaf 100
floorplan.report_floorplan:@@flow 49: set_db cts_buffer_cells {CLKBUFX2 CLKBUFX4 CLKBUFX8}
floorplan.report_floorplan:@@flow 50: set_db cts_inverter_cells {CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
floorplan.report_floorplan:@@flow 51: set_db cts_clock_gating_cells ICGX1
floorplan.report_floorplan:@@flow 52: set_db cts_logic_cells {CLKAND2X2 CLKXOR2X1 CLKMX2X2 CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
floorplan.report_floorplan:@flow 54: # Filler attributes  [get_db -category add_fillers]
floorplan.report_floorplan:@flow 55: #-------------------------------------------------------------------------------
floorplan.report_floorplan:@@flow 56: set_db add_fillers_cells {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
floorplan.report_floorplan:@flow 58: # Routing attributes  [get_db -category route]
floorplan.report_floorplan:@flow 59: #-------------------------------------------------------------------------------
floorplan.report_floorplan:#@ End verbose flow_step init_innovus.init_innovus_yaml
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:           5.89              6                                      init_innovus_yaml
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:*                                                                   init_innovus
floorplan.report_floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan.report_floorplan:UM:           5.85              6                                      init_innovus_yaml
floorplan.report_floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan.report_floorplan:UM:*                                                                   init_innovus
prects:#@ Begin verbose flow_step implementation.prects.init_innovus.init_innovus_user
prects:@flow 2: # Timing attributes  [get_db -category timing && delaycalc]
prects:@flow 3: #-----------------------------------------------------------------------------
prects:@flow 5: # Extraction attributes  [get_db -category extract_rc]
prects:@flow 6: #-----------------------------------------------------------------------------
prects:@flow 8: # Floorplan attributes  [get_db -category floorplan]
prects:@flow 9: #-----------------------------------------------------------------------------
prects:@@flow 10: set_db finish_floorplan_active_objs   [list macro soft_blockage core]
prects:@flow 12: # Placement attributes  [get_db -category place]
prects:@flow 13: #-----------------------------------------------------------------------------
prects:@flow 15: # Optimization attributes  [get_db -category opt]
prects:@flow 16: #-----------------------------------------------------------------------------
prects:@flow 18: # Clock attributes  [get_db -category cts]
prects:@flow 19: #-----------------------------------------------------------------------------
prects:@flow 21: # Routing attributes  [get_db -category route]
prects:@flow 22: #-----------------------------------------------------------------------------
prects:#@ End verbose flow_step implementation.prects.init_innovus.init_innovus_user
floorplan.report_floorplan:#@ Begin verbose flow_step init_innovus.init_innovus_user
floorplan.report_floorplan:@flow 2: # Timing attributes  [get_db -category timing && delaycalc]
floorplan.report_floorplan:@flow 3: #-----------------------------------------------------------------------------
floorplan.report_floorplan:@flow 5: # Extraction attributes  [get_db -category extract_rc]
floorplan.report_floorplan:@flow 6: #-----------------------------------------------------------------------------
floorplan.report_floorplan:@flow 8: # Floorplan attributes  [get_db -category floorplan]
floorplan.report_floorplan:@flow 9: #-----------------------------------------------------------------------------
floorplan.report_floorplan:@@flow 10: set_db finish_floorplan_active_objs   [list macro soft_blockage core]
floorplan.report_floorplan:@flow 12: # Placement attributes  [get_db -category place]
floorplan.report_floorplan:@flow 13: #-----------------------------------------------------------------------------
floorplan.report_floorplan:@flow 15: # Optimization attributes  [get_db -category opt]
floorplan.report_floorplan:@flow 16: #-----------------------------------------------------------------------------
floorplan.report_floorplan:@flow 18: # Clock attributes  [get_db -category cts]
floorplan.report_floorplan:@flow 19: #-----------------------------------------------------------------------------
floorplan.report_floorplan:@flow 21: # Routing attributes  [get_db -category route]
floorplan.report_floorplan:@flow 22: #-----------------------------------------------------------------------------
floorplan.report_floorplan:#@ End verbose flow_step init_innovus.init_innovus_user
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:           5.51              6                                      init_innovus_user
floorplan.report_floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan.report_floorplan:UM:           5.33              5                                      init_innovus_user
prects:#@ Begin verbose flow_step implementation.prects.add_clock_spec
prects:@flow 2: #- automatically create clock spec if one is not available
prects:@flow 3: if {[llength [get_db clock_trees]] == 0} {
prects:@@flow 4: create_clock_tree_spec
prects:Creating clock tree spec for modes (timing configs): func
prects:cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
prects:Reset timing graph...
prects:Ignoring AAE DB Resetting ...
prects:Reset timing graph done.
prects:Ignoring AAE DB Resetting ...
floorplan.report_floorplan:#@ Begin verbose flow_step report_check_design
floorplan.report_floorplan:@flow 2: apply {{} {
floorplan.report_floorplan:    set check_list [list timing place opt]
floorplan.report_floorplan:    if {[join [dict values [get_db init_power_intent_files]]] ne {}} {
floorplan.report_floorplan:      lappend check_list power_intent
floorplan.report_floorplan:    }
floorplan.report_floorplan:    if {[is_flow -inside flow:report_postroute]} {
floorplan.report_floorplan:      check_design -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]check.design.tcl] -type [lappend check_list cts route]
floorplan.report_floorplan:    } elseif {[is_flow -inside flow:report_postcts]} {
floorplan.report_floorplan:      check_design -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]check.design.tcl] -type [lappend check_list cts]
floorplan.report_floorplan:    } else {
floorplan.report_floorplan:      check_design -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]check.design.tcl] -type $check_list
floorplan.report_floorplan:    }
floorplan.report_floorplan:  }}
floorplan.report_floorplan:Begin: Design checking
floorplan.report_floorplan:        Checking 'timing' category...
prects:Analyzing clock structure...
prects:Analyzing clock structure done.
prects:Reset timing graph...
floorplan.report_floorplan:        No issues found during checks.
floorplan.report_floorplan:		(Real time: 0:00:00.0, Memory: 2703.1M)
floorplan.report_floorplan:
floorplan.report_floorplan:        Checking 'place' category...
prects:Ignoring AAE DB Resetting ...
prects:Reset timing graph done.
prects:Extracting original clock gating for core_clock...
prects:  clock_tree core_clock contains 16 sinks and 0 clock gates.
prects:Extracting original clock gating for core_clock done.
prects:The skew group core_clock/func was created. It contains 16 sinks and 1 sources.
prects:Checking clock tree convergence...
prects:Checking clock tree convergence done.
prects:@flow 5: }
prects:#@ End verbose flow_step implementation.prects.add_clock_spec
floorplan.report_floorplan:        No issues found during checks.
floorplan.report_floorplan:		(Real time: 0:00:01.0, Memory: 2706.3M)
floorplan.report_floorplan:
floorplan.report_floorplan:        Checking 'opt' category...
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:           6.27              6                                      add_clock_spec
floorplan.report_floorplan:        Messages issued during checks:
floorplan.report_floorplan:-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
floorplan.report_floorplan:| ID                | Severity  | Count       | Description                                                                                                                   |
floorplan.report_floorplan:-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
floorplan.report_floorplan:| IMPOPT-2901       | warning   | 1           | Design is not placed. Place the design before running                                                                         |
floorplan.report_floorplan:| IMPOPT-2908       | warning   | 1           | Maximum transition %.3f is too small compared to maximum transition threshold %.3f, this would result in excessive buffering. |
floorplan.report_floorplan:| IMPOPT-7276       | warning   | 1           | %d instance(s) out of %d are unplaced.                                                                                        |
floorplan.report_floorplan:-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
floorplan.report_floorplan:		(Real time: 0:00:02.0, Memory: 2837.5M)
floorplan.report_floorplan:
floorplan.report_floorplan:**INFO: Identified 0 error(s) and 3 warning(s) during 'check_design -type {timing place opt}'.
floorplan.report_floorplan:        The details of the error(s) and warning(s) can be found in report 'reports/floorplan/check.design.tcl'
floorplan.report_floorplan:End: Design checking
floorplan.report_floorplan:#@ End verbose flow_step report_check_design
floorplan.report_floorplan:UM: Running design category ...
floorplan.report_floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan.report_floorplan:UM:           8.17              8                                      report_check_design
prects:#@ Begin verbose flow_step implementation.prects.add_clock_route_types
prects:@flow 2: #- define route_types and/or route_rules
prects:@flow 3: #create_route_type -name cts_top   < PLACEHOLDER: CLOCK TOP ROUTE RULE >
prects:@flow 4: #create_route_type -name cts_trunk < PLACEHOLDER: CLOCK TRUNK ROUTE RULE >
prects:@flow 5: #create_route_type -name cts_leaf  < PLACEHOLDER: CLOCK LEAF ROUTE RULE >
prects:@@flow 7: set_db cts_route_type_top  default
prects:@@flow 8: set_db cts_route_type_trunk default
prects:@@flow 9: set_db cts_route_type_leaf  default
prects:#@ End verbose flow_step implementation.prects.add_clock_route_types
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:           5.67              6                                      add_clock_route_types
floorplan.report_floorplan:#@ Begin verbose flow_step report_area_innovus
floorplan.report_floorplan:@@flow 2: report_summary -no_html -out_dir debug -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]qor.rpt]
floorplan.report_floorplan:Start to collect the design information.
floorplan.report_floorplan:Build netlist information for Cell counter_16bit.
floorplan.report_floorplan:Finished collecting the design information.
floorplan.report_floorplan:Generating standard cells used in the design report.
floorplan.report_floorplan:Analyze library ... 
floorplan.report_floorplan:Analyze netlist ... 
floorplan.report_floorplan:
floorplan.report_floorplan:**WARN: (IMPDB-1270):	Some nets (139) did not have valid net lengths.
floorplan.report_floorplan:Analyze timing ... 
floorplan.report_floorplan:Report saved in file reports/floorplan/qor.rpt
floorplan.report_floorplan:@@flow 3: report_area -min_count 1000 -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]area.summary.rpt]
floorplan.report_floorplan:#@ End verbose flow_step report_area_innovus
floorplan.report_floorplan:UM: Running design category ...
floorplan.report_floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan.report_floorplan:UM:           5.62              5                                      report_area_innovus
prects:#@ Begin verbose flow_step implementation.prects.commit_route_types
prects:@flow 2: #- assign route_types to clock nets
prects:@@flow 3: commit_clock_tree_route_attributes
prects:(commit_clock_tree_route_attributes): Committed routing attributes to 1 clock nets from 1 route_types.
prects:#@ End verbose flow_step implementation.prects.commit_route_types
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:           5.63              6                                      commit_route_types
floorplan.report_floorplan:#@ Begin verbose flow_step report_route_drc
floorplan.report_floorplan:@flow 2: #- Reports that check signal routing
floorplan.report_floorplan:@flow 3: if {[is_flow -inside flow:report_floorplan]} {
floorplan.report_floorplan:@@flow 4: check_drc -check_only special -ignore_trial_route -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]route.drc.rpt]
floorplan.report_floorplan:#-check_only special                     # enums={all regular special selected_net selected cell default}, default=regular+special, user setting
floorplan.report_floorplan:#-check_same_via_cell true               # bool, default=false, user setting
floorplan.report_floorplan:#-ignore_trial_route true                # bool, default=false, user setting
floorplan.report_floorplan:#-report reports/floorplan/route.drc.rpt # string, default="", user setting
floorplan.report_floorplan: *** Starting Verify DRC (MEM: 2952.3) ***
floorplan.report_floorplan:
floorplan.report_floorplan:  VERIFY DRC ...... Starting Verification
floorplan.report_floorplan:  VERIFY DRC ...... Initializing
floorplan.report_floorplan:  VERIFY DRC ...... Deleting Existing Violations
floorplan.report_floorplan:  VERIFY DRC ...... Creating Sub-Areas
floorplan.report_floorplan:  VERIFY DRC ...... Using new threading
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {0.000 0.000 172.480 188.160} 1 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {172.480 0.000 344.960 188.160} 2 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {344.960 0.000 517.440 188.160} 3 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {517.440 0.000 689.920 188.160} 4 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {689.920 0.000 862.400 188.160} 5 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {862.400 0.000 1025.800 188.160} 6 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {0.000 188.160 172.480 376.320} 7 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {172.480 188.160 344.960 376.320} 8 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {344.960 188.160 517.440 376.320} 9 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {517.440 188.160 689.920 376.320} 10 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {689.920 188.160 862.400 376.320} 11 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {862.400 188.160 1025.800 376.320} 12 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {0.000 376.320 172.480 564.480} 13 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {172.480 376.320 344.960 564.480} 14 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {344.960 376.320 517.440 564.480} 15 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {517.440 376.320 689.920 564.480} 16 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {689.920 376.320 862.400 564.480} 17 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {862.400 376.320 1025.800 564.480} 18 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {0.000 564.480 172.480 752.640} 19 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {172.480 564.480 344.960 752.640} 20 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {344.960 564.480 517.440 752.640} 21 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {517.440 564.480 689.920 752.640} 22 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {689.920 564.480 862.400 752.640} 23 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {862.400 564.480 1025.800 752.640} 24 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {0.000 752.640 172.480 940.800} 25 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {172.480 752.640 344.960 940.800} 26 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {344.960 752.640 517.440 940.800} 27 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {517.440 752.640 689.920 940.800} 28 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {689.920 752.640 862.400 940.800} 29 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {862.400 752.640 1025.800 940.800} 30 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {0.000 940.800 172.480 1128.960} 31 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {172.480 940.800 344.960 1128.960} 32 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {344.960 940.800 517.440 1128.960} 33 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {517.440 940.800 689.920 1128.960} 34 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {689.920 940.800 862.400 1128.960} 35 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {862.400 940.800 1025.800 1128.960} 36 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {0.000 1128.960 172.480 1301.800} 37 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {172.480 1128.960 344.960 1301.800} 38 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {344.960 1128.960 517.440 1301.800} 39 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {517.440 1128.960 689.920 1301.800} 40 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {689.920 1128.960 862.400 1301.800} 41 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area: {862.400 1128.960 1025.800 1301.800} 42 of 42
floorplan.report_floorplan:  VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
floorplan.report_floorplan:
floorplan.report_floorplan:  Verification Complete : 0 Viols.
floorplan.report_floorplan:
floorplan.report_floorplan: *** End Verify DRC (CPU TIME: 0:00:00.4  ELAPSED TIME: 0:00:02.0  MEM: 3.1M) ***
floorplan.report_floorplan:
floorplan.report_floorplan:@flow 5: }
floorplan.report_floorplan:@@flow 9: set_metric -name check.drc.report_file -value [file join [get_db flow_report_name] [get_db flow_report_prefix]route.drc.rpt]
floorplan.report_floorplan:#@ End verbose flow_step report_route_drc
floorplan.report_floorplan:UM: Running route category ...
floorplan.report_floorplan:UM: No route DRC markers present ... skipping
floorplan.report_floorplan:UM: No route DRC markers present ... skipping
floorplan.report_floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan.report_floorplan:UM:           6.01              8                                      report_route_drc
prects:#@ Begin verbose flow_step implementation.prects.run_place_opt
prects:@flow 2: #- perform global placement and ideal clock setup optimization
prects:@@flow 3: place_opt_design -report_dir debug -report_prefix [get_db flow_report_name]
prects:#% Begin place_opt_design (date=02/14 12:41:37, mem=2747.8M)
prects:**INFO: User settings:
prects:setAnalysisMode -monteCarlo                         false
prects:setDelayCalMode -engine                             aae
prects:design_bottom_routing_layer                         met1
prects:design_flow_effort                                  standard
prects:design_power_effort                                 none
prects:design_process_node                                 130
prects:design_top_routing_layer                            met5
prects:extract_rc_assume_metal_fill                        0.0
prects:extract_rc_coupling_cap_threshold                   0.4
prects:extract_rc_engine                                   pre_route
prects:extract_rc_pre_place_site_size                      4.6
prects:extract_rc_pre_place_wire_length_slope              1.9
prects:extract_rc_pre_place_wire_length_y0                 2.0
prects:extract_rc_relative_cap_threshold                   1.0
prects:extract_rc_shrink_factor                            1.0
prects:extract_rc_total_cap_threshold                      0.0
prects:multibit_aware_seq_mapping                          auto
prects:opt_leakage_to_dynamic_ratio                        0.5
prects:opt_multi_bit_flop_name_prefix                      CDN_MBIT_
prects:opt_multi_bit_flop_name_separator                   _MB_
prects:opt_new_inst_prefix                                 prects_
prects:setActiveLogicViewMode -keepHighFanoutCriticalInsts false
prects:getAnalysisMode -monteCarlo                         false
prects:getDelayCalMode -engine                             aae
prects:getImportMode -config                               true
prects:get_power_analysis_mode -honor_net_activity_for_tcf false
prects:get_power_analysis_mode -honor_sublevel_activity    true
prects:getAnalysisMode -monteCarlo                         false
prects:Info: Logic Synthesis step was not run from RTL in this session / on this DB.
prects:Info: Synthesize design with physical option was not run earlier in this session / on this DB.
prects:Info: place_opt_design is not being run for the first time in this session
prects:Info: place_opt_design has been started with standard effort
prects:Checking for testpoints in the design....
prects:Info: There is no testpoint present in the design. Skipping physical test point optimization.
prects:
prects:*** place_opt_design #1 [begin] () : totSession cpu/real = 0:01:18.7/0:01:21.0 (1.0), mem = 2748.1M
prects:No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
prects:'set_default_switching_activity' finished successfully.
prects:*** Starting GigaPlace ***
prects:-earlyGlobalBlockTracks {}                # string, default="", private
prects:-earlyGlobalCapacityScreen {}             # string, default="", private
prects:There is no track adjustment
prects:Starting place_opt_design V2 flow
prects:#optDebug: fT-E <X 2 3 1 0>
prects:**WARN: (IMPSP-362):	Site 'CoreSite' has one std.Cell height, so ignoring its X-symmetry.
prects:Type 'man IMPSP-362' for more detail.
prects:*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:18.7/0:01:21.1 (1.0), mem = 2761.0M
prects:*** Starting delete buffer tree (mem=2762.0M) ***
prects:
prects:Buffer/Inverters difference: -27
prects:*** Finished delete buffer tree (cpu=0:00:00.1 real=0:00:00.0 mem=2767.1M) ***
prects:Effort level <high> specified for tdgp_reg2reg_default path_group
prects:**Info: 'set_db add_tieoffs_cells' setting is detected. The placed tie cells will be deleted from the design before placement. You can use command 'addTieHiLo' to add them back later in the flow.
prects:  Deleted 0 logical insts of cell TIEHI
prects:  Deleted 0 logical insts of cell TIELO
prects:INFO: #ExclusiveGroups=0
prects:INFO: There are no Exclusive Groups.
prects:No user-set net weight.
prects:Net fanout histogram:
prects:2		: 77 (63.6%) nets
prects:3		: 20 (16.5%) nets
prects:4     -	14	: 22 (18.2%) nets
prects:15    -	39	: 2 (1.7%) nets
prects:40    -	79	: 0 (0.0%) nets
prects:80    -	159	: 0 (0.0%) nets
prects:160   -	319	: 0 (0.0%) nets
prects:320   -	639	: 0 (0.0%) nets
prects:640   -	1279	: 0 (0.0%) nets
prects:1280  -	2559	: 0 (0.0%) nets
prects:2560  -	5119	: 0 (0.0%) nets
prects:5120+		: 0 (0.0%) nets
prects:Scan chains were not defined.
prects:#std cell=112 (0 fixed + 112 movable) #buf cell=0 #inv cell=18 #block=0 (0 floating + 0 preplaced)
prects:#ioInst=0 #net=121 #term=382 #term/net=3.16, #fixedIo=0, #floatIo=0, #fixedPin=19, #floatPin=0
prects:stdCell: 112 single + 0 double + 0 multi
prects:Total standard cell length = 0.4876 (mm), area = 0.0020 (mm^2)
prects:Average module density = 0.002.
prects:Density for the design = 0.002.
prects:       = stdcell_area 1060 sites (2019 um^2) / alloc_area 630000 sites (1199772 um^2).
prects:Pin Density = 0.0006063.
prects:            = total # of pins 382 / total area 630000.
prects:[spp] 0
prects:Clock gating cells determined by native netlist tracing.
prects:=== lastAutoLevel = 9 
prects:Iteration  1: Total net bbox = 2.932e+04 (1.27e+04 1.66e+04)
prects:              Est.  stn bbox = 3.341e+04 (1.45e+04 1.89e+04)
prects:              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2799.6M
prects:Iteration  2: Total net bbox = 2.932e+04 (1.27e+04 1.66e+04)
prects:              Est.  stn bbox = 3.341e+04 (1.45e+04 1.89e+04)
prects:              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2799.6M
prects:*** Finished SKP initialization (cpu=0:00:00.6, real=0:00:01.0)***
prects:SKP will use view:
prects:  tt_v1.8_25C_Nominal_25_func
prects:Iteration  3: Total net bbox = 1.803e+04 (8.18e+03 9.85e+03)
prects:              Est.  stn bbox = 2.096e+04 (9.30e+03 1.17e+04)
prects:              cpu = 0:00:00.7 real = 0:00:01.0 mem = 2817.1M
prects:Iteration  4: Total net bbox = 1.729e+04 (7.87e+03 9.42e+03)
prects:              Est.  stn bbox = 2.007e+04 (8.92e+03 1.12e+04)
prects:              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2817.8M
prects:Iteration  5: Total net bbox = 1.729e+04 (7.87e+03 9.42e+03)
prects:              Est.  stn bbox = 2.007e+04 (8.92e+03 1.12e+04)
prects:              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2817.8M
prects:Iteration  6: Total net bbox = 1.654e+04 (7.54e+03 9.01e+03)
prects:              Est.  stn bbox = 1.918e+04 (8.50e+03 1.07e+04)
prects:              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2819.0M
prects:
prects:[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.72 MB )
prects:Iteration  7: Total net bbox = 1.669e+04 (7.68e+03 9.02e+03)
prects:              Est.  stn bbox = 1.933e+04 (8.64e+03 1.07e+04)
prects:              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2824.5M
prects:Iteration  8: Total net bbox = 1.669e+04 (7.68e+03 9.02e+03)
prects:              Est.  stn bbox = 1.933e+04 (8.64e+03 1.07e+04)
prects:              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2824.5M
prects:Iteration  9: Total net bbox = 1.673e+04 (7.68e+03 9.05e+03)
prects:              Est.  stn bbox = 1.939e+04 (8.66e+03 1.07e+04)
prects:              cpu = 0:00:00.2 real = 0:00:01.0 mem = 2826.9M
prects:Iteration 10: Total net bbox = 1.673e+04 (7.68e+03 9.05e+03)
prects:              Est.  stn bbox = 1.939e+04 (8.66e+03 1.07e+04)
prects:              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2826.9M
prects:Iteration 11: Total net bbox = 1.676e+04 (7.76e+03 9.00e+03)
prects:              Est.  stn bbox = 1.943e+04 (8.76e+03 1.07e+04)
prects:              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2829.6M
prects:Iteration 12: Total net bbox = 1.676e+04 (7.76e+03 9.00e+03)
prects:              Est.  stn bbox = 1.943e+04 (8.76e+03 1.07e+04)
prects:              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2829.7M
floorplan.report_floorplan:#@ Begin verbose flow_step report_finish
floorplan.report_floorplan:#@ End verbose flow_step report_finish
prects:Iteration 13: Total net bbox = 1.747e+04 (8.03e+03 9.45e+03)
prects:              Est.  stn bbox = 2.023e+04 (9.07e+03 1.12e+04)
prects:              cpu = 0:00:00.7 real = 0:00:01.0 mem = 2829.1M
prects:Iteration 14: Total net bbox = 1.747e+04 (8.03e+03 9.45e+03)
prects:              Est.  stn bbox = 2.023e+04 (9.07e+03 1.12e+04)
prects:              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2829.1M
prects:Iteration 15: Total net bbox = 1.747e+04 (8.03e+03 9.45e+03)
prects:              Est.  stn bbox = 2.023e+04 (9.07e+03 1.12e+04)
prects:              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2829.1M
prects:Finished Global Placement (cpu=0:00:02.1, real=0:00:04.0, mem=2829.1M)
prects:0 delay mode for cte disabled.
prects:Info: 0 clock gating cells identified, 0 (on average) moved 0/7
prects:**INFO user setting to run inv-resyn!
prects:*** Starting nbf detetable inverters collection (mem=2828.2M) ***
prects:*** Finished nbf detetable inverters collection (cpu=0:00:00.0 real=0:00:00.0 mem=2822.0M) ***
prects:INV-Resyn: there are 18 deletable inverters
prects:[Inverter Restructure]: Starting analysis of design 'counter_16bit' of instances=112 and nets=133.
prects:[Inverter Restructure]: Found 112 root-nets and 18 deletable inverters for buffering analysis.
prects:[Inverter Restructure]: minFanout is 6
prects:inv-resyn real minFanout is 100
prects:[Inverter Restructure]: Exp #added inverter: 0
prects:ratio is 0.00000 
prects:NBF resyn would process 0 inverters
prects:[Inverter Restructure]: No exp added inverter & Skip!
prects:Begin: Reorder Scan Chains
prects:**WARN: (IMPSP-9025):	No scan chain specified/traced.
prects:Type 'man IMPSP-9025' for more detail.
prects:End: Reorder Scan Chains
prects:*** Starting place_detail (0:01:21 mem=2822.0M) ***
prects:Total net bbox length = 1.747e+04 (8.028e+03 9.446e+03) (ext = 1.552e+04)
prects:Move report: Detail placement moved 112 insts, mean move: 1.23 um, max move: 8.69 um 
prects:	Max move on inst (g50): (67.54, 58.85) --> (58.88, 58.88)
prects:	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2823.8MB
prects:Summary Report:
prects:Instances moved: 112 (out of 112 movable)
prects:Instances flipped: 0
prects:Mean displacement: 1.23 um
prects:Max displacement: 8.69 um (Instance: g50) (67.542, 58.852) -> (58.88, 58.88)
prects:	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: CLKAND2X2
prects:Physical-only instances moved: 0 (out of 0 movable physical-only)
prects:Total net bbox length = 1.733e+04 (7.910e+03 9.421e+03) (ext = 1.553e+04)
prects:Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2824.1MB
prects:*** Finished place_detail (0:01:22 mem=2824.1M) ***
prects:*** Finished Initial Placement (cpu=0:00:02.4, real=0:00:04.0, mem=2823.4M) ***
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:*                                                                   final
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:*                                                                   global_place
prects:Effort level <high> specified for tdgp_reg2reg_default path_group
prects:
prects:*** Start incrementalPlace ***
prects:No Views given, use default active views for adaptive view pruning
prects:Active views:
prects:  tt_v1.8_25C_Nominal_25_func
prects:**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
prects:Type 'man IMPPTN-1250' for more detail.
prects:[NR-eGR] Read 121 nets ( ignored 0 )
prects:[NR-eGR] There are 1 clock nets ( 1 with NDR ).
prects:[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
prects:[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.566800e+02um
prects:[NR-eGR] Layer group 2: route 120 net(s) in layer range [1, 5]
prects:[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.769022e+04um
floorplan.report_floorplan:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
floorplan.report_floorplan:UM:           5.68              5                                      report_finish
prects:[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
prects:[NR-eGR] Finished Early Global Route kernel ( CPU: 0.24 sec, Real: 0.37 sec, Curr Mem: 2.74 MB )
prects:Early Global Route congestion estimation runtime: 0.38 seconds, mem = 2830.8M
prects:Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
prects:Skipped repairing congestion.
prects:[NR-eGR] Total eGR-routed clock nets wire length: 263um, number of vias: 56
prects:[NR-eGR] --------------------------------------------------------------------------
prects:[NR-eGR]               Length (um)  Vias 
prects:[NR-eGR] --------------------------------
prects:[NR-eGR]  met1  (1H)          1141   386 
prects:[NR-eGR]  met2  (2V)          7854   203 
prects:[NR-eGR]  met3  (3H)          6976    49 
prects:[NR-eGR]  met4  (4V)          1885    17 
prects:[NR-eGR]  met5  (5H)            37     0 
prects:[NR-eGR] --------------------------------
prects:[NR-eGR]        Total        17893   655 
prects:[NR-eGR] --------------------------------------------------------------------------
prects:[NR-eGR] Total half perimeter of net bounding box: 17331um
prects:[NR-eGR] Total length: 17893um, number of vias: 655
prects:[NR-eGR] --------------------------------------------------------------------------
prects:Early Global Route wiring runtime: 0.02 seconds, mem = 2833.9M
prects:Tdgp not enabled or already been cleared! skip clearing
prects:
prects:*** Finished incrementalPlace (cpu=0:00:00.3, real=0:00:01.0)***
prects:***** Total cpu  0:0:3
prects:***** Total real time  0:0:5
prects:Tdgp not enabled or already been cleared! skip clearing
prects:**place_design ... cpu = 0: 0: 3, real = 0: 0: 5, mem = 2831.5M **
prects:AAE DB initialization (MEM=2845.972656 CPU=0:00:00.0 REAL=0:00:00.0) 
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:*                                                                   final
prects:UM: Running design category ...
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:           4.35              6                                      place_design
prects:*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.4/0:00:05.9 (0.7), totSession cpu/real = 0:01:23.1/0:01:27.0 (1.0), mem = 2847.4M
prects:Enable CTE adjustment.
prects:Enable Layer aware incrSKP.
prects:**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2847.6M, totSessionCpu=0:01:23 **
prects:GigaOpt running with 1 threads.
prects:*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:23.2/0:01:27.1 (1.0), mem = 2847.6M
prects:**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
prects:Updating RC Grid density data for preRoute extraction ...
prects:Initializing multi-corner resistance tables ...
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:AAE DB initialization (MEM=2902.535156 CPU=0:00:00.0 REAL=0:00:01.0) 
prects:Info: Using SynthesisEngine executable '/tools/software/cadence/ddi/latest/INNOVUS251/bin/innovus_'.
prects:      (normalized executable '/tools/software/cadence/ddi/25.11.001/INNOVUS251/bin/innovus_')
prects:      SynthesisEngine workers will not check out additional licenses.
floorplan.report_floorplan:
floorplan.report_floorplan:Program version = 25.11-s102_1
floorplan.report_floorplan:Working directory = /nethome/dkhalil8/InnovateECE/RTL2GDS/design
floorplan.report_floorplan:Databases directory = /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs
floorplan.report_floorplan:Starting time = Feb 14, 2026 12:41:01
floorplan.report_floorplan:Ending time = Feb 14, 2026 12:41:47
floorplan.report_floorplan:
floorplan.report_floorplan:Run Flow Summary
floorplan.report_floorplan:---------------------
floorplan.report_floorplan:
floorplan.report_floorplan:Steps run:  report_start init_innovus.init_innovus_yaml init_innovus.init_innovus_user report_check_design report_area_innovus report_route_drc report_finish
floorplan.report_floorplan:
floorplan.report_floorplan:Step status:
floorplan.report_floorplan:     report_start                           success
floorplan.report_floorplan:     init_innovus.init_innovus_yaml         success
floorplan.report_floorplan:     init_innovus.init_innovus_user         success
floorplan.report_floorplan:     report_check_design                    success
floorplan.report_floorplan:     report_area_innovus                    success
floorplan.report_floorplan:     report_route_drc                       success
floorplan.report_floorplan:     report_finish                          success
floorplan.report_floorplan:
floorplan.report_floorplan: ---------------------------------------------------------------------------------------------------- 
floorplan.report_floorplan:| Snapshot    | flow.cputime (s) | flow.realtime (s) | timing.setup.tns (ns) | timing.setup.wns (ns) |
floorplan.report_floorplan:|-------------+------------------+-------------------+-----------------------+-----------------------|
floorplan.report_floorplan:| syn_generic | 0:02:19          | 0:02:35           |                    -5 |                -0.413 |
floorplan.report_floorplan:| syn_map     | 0:01:50          | 0:02:01           |                    -4 |                -0.297 |
floorplan.report_floorplan:| syn_opt     | 0:02:07          | 0:02:17           |                    -3 |                -0.233 |
floorplan.report_floorplan:| floorplan   | 0:02:25          | 0:02:31           |                       |                       |
floorplan.report_floorplan: ---------------------------------------------------------------------------------------------------- 
floorplan.report_floorplan:*** Message Summary: 149 warning(s), 0 error(s)
floorplan.report_floorplan:
floorplan.report_floorplan:
floorplan.report_floorplan:*** Memory Usage v#1 (Current mem = 2928.684M, initial mem = 931.496M) ***
floorplan.report_floorplan:--- Ending "Innovus" (totcpu=0:01:27, real=0:01:33, mem=2928.7M) ---
floorplan.report_floorplan:
  report_floorplan @ innovus: report_start -> report_finish returned successfully

Waiting for flows to return... (1 running)
* flow_current @ innovus: implementation.prects.block_start -> implementation.prects.schedule_prects_report_prects
prects:**opt_design ... cpu = 0:00:01, real = 0:00:28, mem = 2903.0M, totSessionCpu=0:01:24 **
prects:#optDebug: { P: 130 W: 4195 FE: standard PE: none LDR: 0.5}
prects:*** opt_design -pre_cts ***
prects:DRC Margin: user margin 0.0; extra margin 0.2
prects:Setup Target Slack: user slack 0; extra slack 0.0
prects:Hold Target Slack: user slack 0
prects:**WARN: (IMPOPT-3195):	Analysis mode has changed.
prects:Type 'man IMPOPT-3195' for more detail.
prects:Include MVT Delays for Hold Opt
prects:Multi-VT timing optimization disabled based on library information.
prects:**INFO: Using Advanced Metric Collection system.
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
prects:Type 'man IMPPTN-1250' for more detail.
prects:[NR-eGR] Started Early Global Route ( Curr Mem: 2.78 MB )
prects:[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.78 MB )
prects:[NR-eGR] Read 121 nets ( ignored 0 )
prects:[NR-eGR] There are 1 clock nets ( 1 with NDR ).
prects:[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
prects:[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.566800e+02um
prects:[NR-eGR] Layer group 2: route 120 net(s) in layer range [1, 5]
prects:[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.769436e+04um
prects:[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
prects:[NR-eGR] Total eGR-routed clock nets wire length: 265um, number of vias: 58
prects:[NR-eGR] --------------------------------------------------------------------------
prects:[NR-eGR]               Length (um)  Vias 
prects:[NR-eGR] --------------------------------
prects:[NR-eGR]  met1  (1H)          1273   382 
prects:[NR-eGR]  met2  (2V)          6985   209 
prects:[NR-eGR]  met3  (3H)          6903    56 
prects:[NR-eGR]  met4  (4V)          2706    13 
prects:[NR-eGR]  met5  (5H)            30     0 
prects:[NR-eGR] --------------------------------
prects:[NR-eGR]        Total        17897   660 
prects:[NR-eGR] --------------------------------------------------------------------------
prects:[NR-eGR] Total half perimeter of net bounding box: 17331um
prects:[NR-eGR] Total length: 17897um, number of vias: 660
prects:[NR-eGR] --------------------------------------------------------------------------
prects:[NR-eGR] Finished Early Global Route kernel ( CPU: 0.29 sec, Real: 0.43 sec, Curr Mem: 2.80 MB )
prects:[NR-eGR] Finished Early Global Route ( CPU: 0.30 sec, Real: 0.44 sec, Curr Mem: 2.79 MB )
prects:Extraction called for design 'counter_16bit' of instances=112 and nets=133 using extraction engine 'pre_route' .
prects:pre_route RC Extraction called for design counter_16bit.
prects:RC Extraction called in multi-corner(1) mode.
prects:RCMode: PreRoute
prects:      RC Corner Indexes            0   
prects:Capacitance Scaling Factor   : 1.00000 
prects:Resistance Scaling Factor    : 1.00000 
prects:Clock Cap. Scaling Factor    : 1.00000 
prects:Clock Res. Scaling Factor    : 1.00000 
prects:Shrink Factor                : 1.00000
prects:PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
prects:Using Quantus QRC technology file ...
prects:Updating RC Grid density data for preRoute extraction ...
prects:Initializing multi-corner resistance tables ...
prects:PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2906.941M)
prects:Starting delay calculation for Setup views
prects:AAE_INFO: opIsDesignInPostRouteState() is 0
prects:#################################################################################
prects:# Design Stage: PreRoute
prects:# Design Name: counter_16bit
prects:# Design Mode: 130nm
prects:# Analysis Mode: MMMC OCV 
prects:# Parasitics Mode: No SPEF/RCDB 
prects:# Signoff Settings: SI Off 
prects:#################################################################################
prects:Start delay calculation (fullDC) (1 T). (MEM=2940.29)
prects:Total number of fetched objects 131
prects:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
prects:End delay calculation. (MEM=2969.22 CPU=0:00:00.0 REAL=0:00:00.0)
prects:End delay calculation (fullDC). (MEM=2961.68 CPU=0:00:00.3 REAL=0:00:00.0)
prects:*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:01:26 mem=2984.1M)
prects:
prects:OptSummary:
prects:
prects:------------------------------------------------------------------
prects:             Initial Summary
prects:------------------------------------------------------------------
prects:
prects:Setup views included:
prects: tt_v1.8_25C_Nominal_25_func 
prects:
prects:+--------------------+---------+
prects:|     Setup mode     |   all   |
prects:+--------------------+---------+
prects:|           WNS (ns):| -1.110  |
prects:|           TNS (ns):| -7.052  |
prects:|    Violating Paths:|   15    |
prects:|          All Paths:|   32    |
prects:+--------------------+---------+
prects:
prects:+----------------+-------------------------------+------------------+
prects:|                |              Real             |       Total      |
prects:|    DRVs        +------------------+------------+------------------|
prects:|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
prects:+----------------+------------------+------------+------------------+
prects:|   max_cap      |      1 (1)       |   -0.111   |      1 (1)       |
prects:|   max_tran     |      2 (6)       |   -0.717   |      2 (6)       |
prects:|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
prects:|   max_length   |      0 (0)       |     0      |      0 (0)       |
prects:+----------------+------------------+------------+------------------+
prects:
prects:Density: 0.168%
prects:------------------------------------------------------------------
prects:**opt_design ... cpu = 0:00:02, real = 0:00:30, mem = 2963.4M, totSessionCpu=0:01:26 **
prects:*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.7/0:00:30.0 (0.1), totSession cpu/real = 0:01:25.8/0:01:57.1 (0.7), mem = 2963.4M
prects:** INFO : this run is activating medium effort placeOptDesign flow
prects:*** ExcludedClockNetOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:25.9/0:01:57.1 (0.7), mem = 2964.3M
prects:*** Starting optimizing excluded clock nets MEM= 2964.3M) ***
prects:*info: No excluded clock nets to be optimized.
prects:*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2964.3M) ***
prects:*** ExcludedClockNetOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:25.9/0:01:57.1 (0.7), mem = 2964.3M
prects:The useful skew maximum allowed delay is: 0.2
prects:*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:26.0/0:01:57.2 (0.7), mem = 2968.0M
prects:Info: 1 clock net  excluded from IPO operation.
prects:
prects:Footprint cell information for calculating maxBufDist
prects:*info: There are 7 candidate Buffer cells
prects:*info: There are 9 candidate Inverter cells
prects:
prects:
prects:Netlist preparation processing... 
prects:Removed 0 instance
prects:*info: Marking 0 isolation instances dont touch
prects:*info: Marking 0 level shifter instances dont touch
prects:*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:26.6/0:01:57.9 (0.7), mem = 2969.0M
prects:Running new flow changes for HFN
prects:Begin: GigaOpt high fanout net optimization
prects:GigaOpt HFN: use maxLocalDensity 1.2
prects:GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
prects:*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:26.8/0:01:58.1 (0.7), mem = 2969.2M
prects:Info: 1 clock net  excluded from IPO operation.
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:27.3/0:01:58.6 (0.7), mem = 2968.3M
prects:GigaOpt HFN: restore maxLocalDensity to 0.98
prects:End: GigaOpt high fanout net optimization
prects:Begin: GigaOpt DRV Optimization
prects:[GPS-DRV] number of DCLS groups: 0; maxIter: 2
prects:GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
prects:*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:27.5/0:01:58.8 (0.7), mem = 2968.6M
prects:Info: 1 clock net  excluded from IPO operation.
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
prects:+-------------------------------------------------------------------------------------------------------------------------------------------------------+
prects:|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
prects:+-------------------------------------------------------------------------------------------------------------------------------------------------------+
prects:| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
prects:+-------------------------------------------------------------------------------------------------------------------------------------------------------+
prects:|     4|    16|    -0.84|     4|     4|    -0.13|     0|     0|     0|     0|    -1.11|    -7.05|       0|       0|       0|  0.17%|          |         |
prects:|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.44|    -5.25|       4|       0|       0|  0.17%| 0:00:00.0|  2981.0M|
prects:|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.44|    -5.25|       0|       0|       0|  0.17%| 0:00:00.0|  2981.0M|
prects:+-------------------------------------------------------------------------------------------------------------------------------------------------------+
prects:Bottom Preferred Layer:
prects:+-------------+------------+----------+
prects:|    Layer    |   CCOpt    |   Rule   |
prects:+-------------+------------+----------+
prects:| met3 (z=3)  |          1 | default  |
prects:+-------------+------------+----------+
prects:Via Pillar Rule:
prects:    None
prects:
prects:*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2981.0M) ***
prects:
prects:*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:28.3/0:01:59.6 (0.7), mem = 2979.6M
prects:End: GigaOpt DRV Optimization
prects:GigaOpt DRV: restore maxLocalDensity to 0.98
prects:**opt_design ... cpu = 0:00:05, real = 0:00:32, mem = 2979.6M, totSessionCpu=0:01:28 **
prects:
prects:Active setup views:
prects: tt_v1.8_25C_Nominal_25_func
prects:  Dominating endpoints: 0
prects:  Dominating TNS: -0.000
prects:
prects:Begin: GigaOpt Global Optimization
prects:*info: use new DP (enabled)
prects:GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
prects:Info: 1 clock net  excluded from IPO operation.
prects:*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:28.6/0:01:59.9 (0.7), mem = 2979.7M
prects:*info: 1 clock net excluded
prects:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
prects:** GigaOpt Global Opt WNS Slack -0.442  TNS Slack -5.245 
prects:+--------+--------+---------+------------+--------+---------------------------+---------+------------------+
prects:|  WNS   |  TNS   | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
prects:+--------+--------+---------+------------+--------+---------------------------+---------+------------------+
prects:|  -0.442|  -5.245|    0.17%|   0:00:00.0| 2980.8M|tt_v1.8_25C_Nominal_25_func|  default| count_reg[11]/D  |
prects:|  -0.373|  -4.178|    0.17%|   0:00:01.0| 2987.2M|tt_v1.8_25C_Nominal_25_func|  default| count_reg[15]/D  |
prects:|  -0.240|  -2.932|    0.18%|   0:00:00.0| 2989.5M|tt_v1.8_25C_Nominal_25_func|  default| count_reg[5]/D   |
prects:|  -0.240|  -2.932|    0.18%|   0:00:00.0| 2989.5M|tt_v1.8_25C_Nominal_25_func|  default| count_reg[5]/D   |
prects:|  -0.225|  -2.655|    0.18%|   0:00:00.0| 2989.7M|tt_v1.8_25C_Nominal_25_func|  default| count_reg[15]/D  |
prects:|  -0.223|  -2.630|    0.18%|   0:00:00.0| 2990.0M|tt_v1.8_25C_Nominal_25_func|  default| count_reg[15]/D  |
prects:|  -0.189|  -2.344|    0.18%|   0:00:00.0| 2990.0M|tt_v1.8_25C_Nominal_25_func|  default| count_reg[6]/D   |
prects:|  -0.189|  -2.344|    0.18%|   0:00:00.0| 2990.0M|tt_v1.8_25C_Nominal_25_func|  default| count_reg[6]/D   |
prects:|  -0.189|  -2.329|    0.18%|   0:00:00.0| 2990.0M|tt_v1.8_25C_Nominal_25_func|  default| count_reg[6]/D   |
prects:|  -0.189|  -2.329|    0.18%|   0:00:00.0| 2990.0M|tt_v1.8_25C_Nominal_25_func|  default| count_reg[6]/D   |
prects:|  -0.189|  -2.329|    0.18%|   0:00:00.0| 2990.0M|tt_v1.8_25C_Nominal_25_func|  default| count_reg[6]/D   |
prects:|  -0.189|  -2.329|    0.18%|   0:00:00.0| 2990.0M|tt_v1.8_25C_Nominal_25_func|  default| count_reg[6]/D   |
prects:|  -0.189|  -2.329|    0.18%|   0:00:00.0| 2990.0M|tt_v1.8_25C_Nominal_25_func|  default| count_reg[6]/D   |
prects:|  -0.189|  -2.329|    0.18%|   0:00:00.0| 2990.0M|tt_v1.8_25C_Nominal_25_func|  default| count_reg[6]/D   |
prects:|  -0.189|  -2.329|    0.18%|   0:00:00.0| 2990.0M|tt_v1.8_25C_Nominal_25_func|  default| count_reg[6]/D   |
prects:|  -0.189|  -2.329|    0.18%|   0:00:00.0| 2990.0M|tt_v1.8_25C_Nominal_25_func|  default| count_reg[6]/D   |
prects:|  -0.189|  -2.329|    0.18%|   0:00:00.0| 2990.0M|tt_v1.8_25C_Nominal_25_func|  default| count_reg[6]/D   |
prects:|  -0.189|  -2.329|    0.18%|   0:00:00.0| 2990.0M|tt_v1.8_25C_Nominal_25_func|  default| count_reg[6]/D   |
prects:+--------+--------+---------+------------+--------+---------------------------+---------+------------------+
prects:
prects:*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2990.0M) ***
prects:
prects:*** Finish pre-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2990.0M) ***
prects:Bottom Preferred Layer:
prects:+-------------+------------+----------+
prects:|    Layer    |   CCOpt    |   Rule   |
prects:+-------------+------------+----------+
prects:| met3 (z=3)  |          1 | default  |
prects:+-------------+------------+----------+
prects:Via Pillar Rule:
prects:    None
prects:** GigaOpt Global Opt End WNS Slack -0.189  TNS Slack -2.329 
prects:*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:01:30.1/0:02:01.4 (0.7), mem = 2973.6M
prects:End: GigaOpt Global Optimization
prects:*** Timing NOT met, worst failing slack is -0.189
prects:*** Check timing (0:00:00.0)
prects:GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
prects:Info: 1 clock net  excluded from IPO operation.
prects:Begin: Area Reclaim Optimization
prects:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
prects:*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:30.5/0:02:01.8 (0.7), mem = 2971.7M
prects:Reclaim Optimization WNS Slack -0.189  TNS Slack -2.329 Density 0.18
prects:+---------+---------+--------+--------+------------+--------+
prects:| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
prects:+---------+---------+--------+--------+------------+--------+
prects:|    0.18%|        -|  -0.189|  -2.329|   0:00:00.0| 2975.9M|
prects:|    0.18%|        0|  -0.189|  -2.329|   0:00:00.0| 2976.8M|
prects:|    0.18%|        0|  -0.189|  -2.329|   0:00:00.0| 2976.8M|
prects:|    0.18%|        1|  -0.189|  -2.329|   0:00:00.0| 2977.5M|
prects:|    0.17%|       20|  -0.185|  -2.235|   0:00:01.0| 2977.8M|
prects:|    0.17%|        1|  -0.185|  -2.229|   0:00:00.0| 2979.8M|
prects:|    0.17%|        0|  -0.185|  -2.229|   0:00:00.0| 2979.8M|
prects:|    0.17%|        0|  -0.185|  -2.229|   0:00:00.0| 2979.8M|
prects:+---------+---------+--------+--------+------------+--------+
prects:Reclaim Optimization End WNS Slack -0.185  TNS Slack -2.229 Density 0.17
prects:Bottom Preferred Layer:
prects:+-------------+------------+----------+
prects:|    Layer    |   CCOpt    |   Rule   |
prects:+-------------+------------+----------+
prects:| met3 (z=3)  |          1 | default  |
prects:+-------------+------------+----------+
prects:Via Pillar Rule:
prects:    None
prects:
prects:Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
prects:End: Core Area Reclaim Optimization (cpu = 0:00:01.2) (real = 0:00:01.0) **
prects:*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:01:31.7/0:02:03.0 (0.7), mem = 2979.8M
prects:Executing incremental physical updates
prects:Executing incremental physical updates
prects:End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2976.29M, totSessionCpu=0:01:32).
prects:*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:31.9/0:02:03.2 (0.7), mem = 2976.3M
prects:
prects:*** Start incrementalPlace ***
prects:No Views given, use default active views for adaptive view pruning
prects:Active views:
prects:  tt_v1.8_25C_Nominal_25_func
prects:**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
prects:Type 'man IMPPTN-1250' for more detail.
prects:[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.78 MB )
prects:[NR-eGR] Read 134 nets ( ignored 0 )
prects:[NR-eGR] There are 1 clock nets ( 1 with NDR ).
prects:[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
prects:[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.566800e+02um
prects:[NR-eGR] Layer group 2: route 133 net(s) in layer range [1, 5]
prects:[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.771092e+04um
prects:[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
prects:[NR-eGR] Finished Early Global Route kernel ( CPU: 0.25 sec, Real: 0.37 sec, Curr Mem: 2.78 MB )
prects:Early Global Route congestion estimation runtime: 0.38 seconds, mem = 2978.1M
prects:Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
prects:
prects:=== incrementalPlace Internal Loop 1 ===
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:*                                                                   incrNP_iter_start
prects:[spp] 0
prects:*** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
prects:SKP will use view:
prects:  tt_v1.8_25C_Nominal_25_func
prects:Iteration  7: Total net bbox = 1.670e+04 (7.66e+03 9.04e+03)
prects:              Est.  stn bbox = 1.799e+04 (7.99e+03 1.00e+04)
prects:              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2995.2M
prects:Iteration  8: Total net bbox = 1.670e+04 (7.73e+03 8.97e+03)
prects:              Est.  stn bbox = 1.800e+04 (8.10e+03 9.90e+03)
prects:              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2995.5M
prects:Iteration  9: Total net bbox = 1.695e+04 (7.79e+03 9.16e+03)
prects:              Est.  stn bbox = 1.829e+04 (8.18e+03 1.01e+04)
prects:              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2996.3M
prects:[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.83 MB )
prects:Iteration 10: Total net bbox = 1.736e+04 (7.96e+03 9.41e+03)
prects:              Est.  stn bbox = 1.870e+04 (8.34e+03 1.04e+04)
prects:              cpu = 0:00:01.5 real = 0:00:01.0 mem = 3021.3M
prects:Iteration 11: Total net bbox = 1.772e+04 (8.15e+03 9.56e+03)
prects:              Est.  stn bbox = 1.908e+04 (8.55e+03 1.05e+04)
prects:              cpu = 0:00:00.5 real = 0:00:01.0 mem = 2998.8M
prects:Move report: Timing Driven Placement moved 125 insts, mean move: 16.82 um, max move: 239.02 um 
prects:	Max move on inst (prects_FE_OFC14_count_5): (111.32, 286.58) --> (123.18, 59.42)
prects:
prects:Finished Incremental Placement (cpu=0:00:03.2, real=0:00:03.0, mem=2998.3M)
prects:Begin: Reorder Scan Chains
prects:**WARN: (IMPSP-9025):	No scan chain specified/traced.
prects:Type 'man IMPSP-9025' for more detail.
prects:End: Reorder Scan Chains
prects:*** Starting place_detail (0:01:36 mem=2991.8M) ***
prects:Total net bbox length = 1.776e+04 (8.198e+03 9.564e+03) (ext = 1.308e+04)
prects:Move report: Detail placement moved 125 insts, mean move: 1.09 um, max move: 7.14 um 
prects:	Max move on inst (prects_FE_DBTC6_count_4__106): (101.91, 36.35) --> (96.60, 38.18)
prects:	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2991.5MB
prects:Summary Report:
prects:Instances moved: 125 (out of 125 movable)
prects:Instances flipped: 0
prects:Mean displacement: 1.09 um
prects:Max displacement: 7.14 um (Instance: prects_FE_DBTC6_count_4__106) (101.907, 36.347) -> (96.6, 38.18)
prects:	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
prects:Physical-only instances moved: 0 (out of 0 movable physical-only)
prects:Total net bbox length = 1.759e+04 (8.064e+03 9.531e+03) (ext = 1.309e+04)
prects:Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2991.5MB
prects:*** Finished place_detail (0:01:36 mem=2991.5M) ***
prects:[NR-eGR] Read 134 nets ( ignored 0 )
prects:[NR-eGR] There are 1 clock nets ( 1 with NDR ).
prects:[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
prects:[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.732400e+02um
prects:[NR-eGR] Layer group 2: route 133 net(s) in layer range [1, 5]
prects:[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.799658e+04um
prects:[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
prects:[NR-eGR] Finished Early Global Route kernel ( CPU: 0.24 sec, Real: 0.35 sec, Curr Mem: 2.80 MB )
prects:Early Global Route congestion estimation runtime: 0.35 seconds, mem = 2991.0M
prects:Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
prects:[NR-eGR] Total eGR-routed clock nets wire length: 288um, number of vias: 56
prects:[NR-eGR] --------------------------------------------------------------------------
prects:[NR-eGR]               Length (um)  Vias 
prects:[NR-eGR] --------------------------------
prects:[NR-eGR]  met1  (1H)          1073   417 
prects:[NR-eGR]  met2  (2V)          6887   261 
prects:[NR-eGR]  met3  (3H)          6342    63 
prects:[NR-eGR]  met4  (4V)          2961    30 
prects:[NR-eGR]  met5  (5H)           940     0 
prects:[NR-eGR] --------------------------------
prects:[NR-eGR]        Total        18204   771 
prects:[NR-eGR] --------------------------------------------------------------------------
prects:[NR-eGR] Total half perimeter of net bounding box: 17594um
prects:[NR-eGR] Total length: 18204um, number of vias: 771
prects:[NR-eGR] --------------------------------------------------------------------------
prects:Early Global Route wiring runtime: 0.13 seconds, mem = 2945.4M
prects:[hotspot] +------------+---------------+---------------+
prects:[hotspot] |            |   max hotspot | total hotspot |
prects:[hotspot] +------------+---------------+---------------+
prects:[hotspot] | normalized |          0.00 |          0.00 |
prects:[hotspot] +------------+---------------+---------------+
prects:Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
prects:[hotspot] Hotspot report including placement blocked areas
prects:[hotspot] +------------+---------------+---------------+
prects:[hotspot] |            |   max hotspot | total hotspot |
prects:[hotspot] +------------+---------------+---------------+
prects:[hotspot] | normalized |          0.00 |          0.00 |
prects:[hotspot] +------------+---------------+---------------+
prects:Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
prects:0 delay mode for cte disabled.
prects:
prects:*** Finished incrementalPlace (cpu=0:00:04.0, real=0:00:04.0)***
prects:Start to check current routing status for nets...
prects:All nets are already routed correctly.
prects:End to check current routing status for nets (mem=2940.5M)
prects:Extraction called for design 'counter_16bit' of instances=125 and nets=146 using extraction engine 'pre_route' .
prects:pre_route RC Extraction called for design counter_16bit.
prects:RC Extraction called in multi-corner(1) mode.
prects:RCMode: PreRoute
prects:      RC Corner Indexes            0   
prects:Capacitance Scaling Factor   : 1.00000 
prects:Resistance Scaling Factor    : 1.00000 
prects:Clock Cap. Scaling Factor    : 1.00000 
prects:Clock Res. Scaling Factor    : 1.00000 
prects:Shrink Factor                : 1.00000
prects:PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
prects:Using Quantus QRC technology file ...
prects:Updating RC Grid density data for preRoute extraction ...
prects:Initializing multi-corner resistance tables ...
prects:PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 2940.727M)
prects:**opt_design ... cpu = 0:00:13, real = 0:00:41, mem = 2940.7M, totSessionCpu=0:01:36 **
prects:Starting delay calculation for Setup views
prects:AAE_INFO: opIsDesignInPostRouteState() is 0
prects:#################################################################################
prects:# Design Stage: PreRoute
prects:# Design Name: counter_16bit
prects:# Design Mode: 130nm
prects:# Analysis Mode: MMMC OCV 
prects:# Parasitics Mode: No SPEF/RCDB 
prects:# Signoff Settings: SI Off 
prects:#################################################################################
prects:Start delay calculation (fullDC) (1 T). (MEM=2974.34)
prects:Total number of fetched objects 144
prects:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
prects:End delay calculation. (MEM=2989.87 CPU=0:00:00.0 REAL=0:00:00.0)
prects:End delay calculation (fullDC). (MEM=2989.87 CPU=0:00:00.1 REAL=0:00:00.0)
prects:*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:36 mem=2989.9M)
prects:*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.8/0:00:05.8 (0.8), totSession cpu/real = 0:01:36.7/0:02:09.1 (0.7), mem = 2979.1M
prects:*** Timing NOT met, worst failing slack is -0.197
prects:*** Check timing (0:00:00.0)
prects:Begin: GigaOpt Optimization in TNS mode
prects:GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -lowEffort -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -qftns -ftns -integratedAreaOpt -nonLegalPlaceEcoBumpRecoveryInTNSOpt -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
prects:Info: 1 clock net  excluded from IPO operation.
prects:*** TnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:36.8/0:02:09.2 (0.7), mem = 2980.2M
prects:*info: 1 clock net excluded
prects:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
prects:** GigaOpt Optimizer WNS Slack -0.197 TNS Slack -2.352 Density 0.17
prects:OptDebug: Start of Optimizer TNS Pass:
prects:+----------+------+------+
prects:|Path Group|   WNS|   TNS|
prects:+----------+------+------+
prects:|default   | 0.152| 0.000|
prects:|reg2reg   |-0.197|-2.352|
prects:|HEPG      |-0.197|-2.352|
prects:|All Paths |-0.197|-2.352|
prects:+----------+------+------+
prects:
prects:Active Path Group: reg2reg  
prects:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
prects:|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
prects:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
prects:|  -0.197|   -0.197|  -2.352|   -2.352|    0.17%|   0:00:00.0| 2980.2M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
prects:|  -0.163|   -0.163|  -1.817|   -1.817|    0.17%|   0:00:00.0| 2992.2M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[11]/D  |
prects:|  -0.145|   -0.145|  -1.564|   -1.564|    0.18%|   0:00:00.0| 2993.2M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
prects:|  -0.144|   -0.144|  -1.441|   -1.441|    0.18%|   0:00:00.0| 2993.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
prects:|  -0.138|   -0.138|  -1.398|   -1.398|    0.18%|   0:00:01.0| 2993.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
prects:|  -0.131|   -0.131|  -1.319|   -1.319|    0.18%|   0:00:00.0| 2993.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
prects:|  -0.131|   -0.131|  -1.317|   -1.317|    0.18%|   0:00:00.0| 2993.9M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
prects:|  -0.131|   -0.131|  -1.317|   -1.317|    0.18%|   0:00:00.0| 2993.9M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
prects:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
prects:
prects:*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=2993.9M) ***
prects:
prects:*** Finished Optimize Step Cumulative (cpu=0:00:01.1 real=0:00:01.0 mem=2993.9M) ***
prects:OptDebug: End of Optimizer TNS Pass:
prects:+----------+------+------+
prects:|Path Group|   WNS|   TNS|
prects:+----------+------+------+
prects:|default   | 0.153| 0.000|
prects:|reg2reg   |-0.131|-1.317|
prects:|HEPG      |-0.131|-1.317|
prects:|All Paths |-0.131|-1.317|
prects:+----------+------+------+
prects:
prects:*** Finished re-routing un-routed nets (2993.9M) ***
prects:
prects:*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2991.2M) ***
prects:** GigaOpt Optimizer WNS Slack -0.131 TNS Slack -1.317 Density 0.18
prects:OptDebug: End of Setup Fixing:
prects:+----------+------+------+
prects:|Path Group|   WNS|   TNS|
prects:+----------+------+------+
prects:|default   | 0.153| 0.000|
prects:|reg2reg   |-0.131|-1.317|
prects:|HEPG      |-0.131|-1.317|
prects:|All Paths |-0.131|-1.317|
prects:+----------+------+------+
prects:
prects:Bottom Preferred Layer:
prects:+-------------+------------+----------+
prects:|    Layer    |   CCOpt    |   Rule   |
prects:+-------------+------------+----------+
prects:| met3 (z=3)  |          1 | default  |
prects:+-------------+------------+----------+
prects:Via Pillar Rule:
prects:    None
prects:
prects:*** Finish pre-CTS Setup Fixing (cpu=0:00:01.7 real=0:00:01.0 mem=2991.2M) ***
prects:
prects:*** TnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.3/0:00:02.4 (1.0), totSession cpu/real = 0:01:39.2/0:02:11.5 (0.8), mem = 2977.4M
prects:End: GigaOpt Optimization in TNS mode
prects:*** Timing NOT met, worst failing slack is -0.131
prects:*** Check timing (0:00:00.0)
prects:Begin: GigaOpt Optimization in WNS mode
prects:GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
prects:Info: 1 clock net  excluded from IPO operation.
prects:*** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:39.5/0:02:11.8 (0.8), mem = 2977.5M
prects:*info: 1 clock net excluded
prects:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
prects:** GigaOpt Optimizer WNS Slack -0.131 TNS Slack -1.317 Density 0.18
prects:OptDebug: Start of Optimizer WNS Pass 0:
prects:+----------+------+------+
prects:|Path Group|   WNS|   TNS|
prects:+----------+------+------+
prects:|default   | 0.153| 0.000|
prects:|reg2reg   |-0.131|-1.317|
prects:|HEPG      |-0.131|-1.317|
prects:|All Paths |-0.131|-1.317|
prects:+----------+------+------+
prects:
prects:Active Path Group: reg2reg  
prects:Info: pruned 4 cells for critical region restructuring (50% target).
prects:Info: initial physical memory for 2 CRR processes is 1071.87MB.
prects:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
prects:|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
prects:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
prects:|  -0.131|   -0.131|  -1.317|   -1.317|    0.18%|   0:00:00.0| 2979.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
prects:|  -0.106|   -0.106|  -1.060|   -1.060|    0.19%|   0:00:10.0| 2993.7M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
prects:|  -0.106|   -0.106|  -1.059|   -1.059|    0.19%|   0:00:00.0| 2993.7M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
prects:|  -0.106|   -0.106|  -1.059|   -1.059|    0.19%|   0:00:00.0| 2993.7M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
prects:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
prects:
prects:*** Finish Core Optimize Step (cpu=0:00:10.7 real=0:00:10.0 mem=2993.7M) ***
prects:
prects:*** Finished Optimize Step Cumulative (cpu=0:00:10.8 real=0:00:19.0 mem=2993.7M) ***
prects:OptDebug: End of Optimizer WNS Pass 0:
prects:+----------+------+------+
prects:|Path Group|   WNS|   TNS|
prects:+----------+------+------+
prects:|default   | 0.169| 0.000|
prects:|reg2reg   |-0.106|-1.059|
prects:|HEPG      |-0.106|-1.059|
prects:|All Paths |-0.106|-1.059|
prects:+----------+------+------+
prects:
prects:** GigaOpt Optimizer WNS Slack -0.106 TNS Slack -1.059 Density 0.19
prects:** GigaOpt Optimizer WNS Slack -0.106 TNS Slack -1.059 Density 0.19
prects:OptDebug: Start of Optimizer WNS Pass 1:
prects:+----------+------+------+
prects:|Path Group|   WNS|   TNS|
prects:+----------+------+------+
prects:|default   | 0.169| 0.000|
prects:|reg2reg   |-0.106|-1.059|
prects:|HEPG      |-0.106|-1.059|
prects:|All Paths |-0.106|-1.059|
prects:+----------+------+------+
prects:
prects:Active Path Group: reg2reg  
prects:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
prects:|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
prects:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
prects:|  -0.106|   -0.106|  -1.059|   -1.059|    0.19%|   0:00:00.0| 2993.7M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
prects:|  -0.100|   -0.100|  -1.029|   -1.029|    0.19%|   0:00:08.0| 2993.9M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[8]/D   |
prects:|  -0.100|   -0.100|  -1.029|   -1.029|    0.19%|   0:00:01.0| 2993.9M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[8]/D   |
prects:|  -0.100|   -0.100|  -1.029|   -1.029|    0.19%|   0:00:00.0| 2993.9M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[8]/D   |
prects:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
prects:
prects:*** Finish Core Optimize Step (cpu=0:00:08.1 real=0:00:09.0 mem=2993.9M) ***
prects:
prects:*** Finished Optimize Step Cumulative (cpu=0:00:08.2 real=0:00:09.0 mem=2993.9M) ***
prects:OptDebug: End of Optimizer WNS Pass 1:
prects:+----------+------+------+
prects:|Path Group|   WNS|   TNS|
prects:+----------+------+------+
prects:|default   | 0.182| 0.000|
prects:|reg2reg   |-0.100|-1.029|
prects:|HEPG      |-0.100|-1.029|
prects:|All Paths |-0.100|-1.029|
prects:+----------+------+------+
prects:
prects:** GigaOpt Optimizer WNS Slack -0.100 TNS Slack -1.029 Density 0.19
prects:** GigaOpt Optimizer WNS Slack -0.100 TNS Slack -1.029 Density 0.19
prects:OptDebug: Start of Optimizer WNS Pass 2:
prects:+----------+------+------+
prects:|Path Group|   WNS|   TNS|
prects:+----------+------+------+
prects:|default   | 0.182| 0.000|
prects:|reg2reg   |-0.100|-1.029|
prects:|HEPG      |-0.100|-1.029|
prects:|All Paths |-0.100|-1.029|
prects:+----------+------+------+
prects:
prects:Active Path Group: reg2reg  
prects:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
prects:|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
prects:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
prects:|  -0.100|   -0.100|  -1.029|   -1.029|    0.19%|   0:00:00.0| 2993.9M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[8]/D   |
prects:Analyzing useful skew in preCTS mode ...
prects:The view delay ratios are: (tt_v1.8_25C_Nominal_25_func 1)
prects:|  -0.098|   -0.098|  -1.027|   -1.027|    0.20%|   0:00:08.0| 3001.1M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[15]/D  |
prects:Analyzing useful skew in preCTS mode ...
prects:|  -0.092|   -0.092|  -1.013|   -1.013|    0.20%|   0:00:00.0| 3001.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[6]/D   |
prects:|  -0.092|   -0.092|  -1.010|   -1.010|    0.20%|   0:00:02.0| 3001.7M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[15]/D  |
prects:|  -0.092|   -0.092|  -0.998|   -0.998|    0.20%|   0:00:01.0| 3001.7M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[15]/D  |
prects:Analyzing useful skew in preCTS mode ...
prects:|  -0.091|   -0.091|  -1.025|   -1.025|    0.20%|   0:00:01.0| 3001.7M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[6]/D   |
prects:Analyzing useful skew in preCTS mode ...
prects:|  -0.090|   -0.090|  -0.955|   -0.955|    0.20%|   0:00:00.0| 3001.7M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[15]/D  |
prects:|  -0.090|   -0.090|  -0.955|   -0.955|    0.20%|   0:00:00.0| 3001.7M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[15]/D  |
prects:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
prects:
prects:*** Finish Core Optimize Step (cpu=0:00:11.7 real=0:00:12.0 mem=3001.7M) ***
prects:
prects:*** Finished Optimize Step Cumulative (cpu=0:00:11.7 real=0:00:12.0 mem=3001.8M) ***
prects:OptDebug: End of Optimizer WNS Pass 2:
prects:+----------+------+------+
prects:|Path Group|   WNS|   TNS|
prects:+----------+------+------+
prects:|default   | 0.181| 0.000|
prects:|reg2reg   |-0.090|-0.955|
prects:|HEPG      |-0.090|-0.955|
prects:|All Paths |-0.090|-0.955|
prects:+----------+------+------+
prects:
prects:** GigaOpt Optimizer WNS Slack -0.090 TNS Slack -0.955 Density 0.20
prects:** GigaOpt Optimizer WNS Slack -0.090 TNS Slack -0.955 Density 0.20
prects:OptDebug: End of Setup Fixing:
prects:+----------+------+------+
prects:|Path Group|   WNS|   TNS|
prects:+----------+------+------+
prects:|default   | 0.181| 0.000|
prects:|reg2reg   |-0.090|-0.955|
prects:|HEPG      |-0.090|-0.955|
prects:|All Paths |-0.090|-0.955|
prects:+----------+------+------+
prects:
prects:Bottom Preferred Layer:
prects:+-------------+------------+----------+
prects:|    Layer    |   CCOpt    |   Rule   |
prects:+-------------+------------+----------+
prects:| met3 (z=3)  |          1 | default  |
prects:+-------------+------------+----------+
prects:Via Pillar Rule:
prects:    None
prects:
prects:*** Finish pre-CTS Setup Fixing (cpu=0:00:32.2 real=0:00:41.0 mem=3001.8M) ***
prects:
prects:*** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:32.8/0:00:41.7 (0.8), totSession cpu/real = 0:02:12.3/0:02:53.6 (0.8), mem = 2977.7M
prects:End: GigaOpt Optimization in WNS mode
prects:Starting delay calculation for Setup views
prects:AAE_INFO: opIsDesignInPostRouteState() is 0
prects:#################################################################################
prects:# Design Stage: PreRoute
prects:# Design Name: counter_16bit
prects:# Design Mode: 130nm
prects:# Analysis Mode: MMMC OCV 
prects:# Parasitics Mode: No SPEF/RCDB 
prects:# Signoff Settings: SI Off 
prects:#################################################################################
prects:Start delay calculation (fullDC) (1 T). (MEM=2971.84)
prects:Total number of fetched objects 181
prects:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
prects:End delay calculation. (MEM=2982.74 CPU=0:00:00.1 REAL=0:00:00.0)
prects:End delay calculation (fullDC). (MEM=2982.74 CPU=0:00:00.1 REAL=0:00:00.0)
prects:*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:02:13 mem=2982.7M)
prects:*** Timing NOT met, worst failing slack is -0.092
prects:*** Check timing (0:00:00.0)
prects:Begin: GigaOpt Optimization in TNS mode
prects:GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -pgMode all -nativePathGroupFlow -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
prects:Info: 1 clock net  excluded from IPO operation.
prects:*** TnsOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:13.5/0:02:54.8 (0.8), mem = 2970.5M
prects:*info: 1 clock net excluded
prects:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
prects:** GigaOpt Optimizer WNS Slack -0.092 TNS Slack -0.957 Density 0.20
prects:OptDebug: Start of Optimizer TNS Pass:
prects:+----------+------+------+
prects:|Path Group|   WNS|   TNS|
prects:+----------+------+------+
prects:|default   | 0.181| 0.000|
prects:|reg2reg   |-0.092|-0.957|
prects:|HEPG      |-0.092|-0.957|
prects:|All Paths |-0.092|-0.957|
prects:+----------+------+------+
prects:
prects:Active Path Group: reg2reg  
prects:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
prects:|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
prects:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
prects:|  -0.092|   -0.092|  -0.957|   -0.957|    0.20%|   0:00:00.0| 2972.8M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[15]/D  |
prects:|  -0.091|   -0.091|  -0.897|   -0.897|    0.21%|   0:00:08.0| 2989.0M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
prects:|  -0.091|   -0.091|  -0.897|   -0.897|    0.21%|   0:00:01.0| 2989.0M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[15]/D  |
prects:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
prects:
prects:*** Finish Core Optimize Step (cpu=0:00:08.8 real=0:00:09.0 mem=2989.0M) ***
prects:
prects:*** Finished Optimize Step Cumulative (cpu=0:00:08.8 real=0:00:09.0 mem=2989.0M) ***
prects:OptDebug: End of Optimizer TNS Pass:
prects:+----------+------+------+
prects:|Path Group|   WNS|   TNS|
prects:+----------+------+------+
prects:|default   | 0.181| 0.000|
prects:|reg2reg   |-0.091|-0.897|
prects:|HEPG      |-0.091|-0.897|
prects:|All Paths |-0.091|-0.897|
prects:+----------+------+------+
prects:
prects:*** Finished re-routing un-routed nets (2989.2M) ***
prects:
prects:*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2987.9M) ***
prects:** GigaOpt Optimizer WNS Slack -0.091 TNS Slack -0.897 Density 0.21
prects:OptDebug: End of Setup Fixing:
prects:+----------+------+------+
prects:|Path Group|   WNS|   TNS|
prects:+----------+------+------+
prects:|default   | 0.181| 0.000|
prects:|reg2reg   |-0.091|-0.897|
prects:|HEPG      |-0.091|-0.897|
prects:|All Paths |-0.091|-0.897|
prects:+----------+------+------+
prects:
prects:Bottom Preferred Layer:
prects:+-------------+------------+----------+
prects:|    Layer    |   CCOpt    |   Rule   |
prects:+-------------+------------+----------+
prects:| met3 (z=3)  |          1 | default  |
prects:+-------------+------------+----------+
prects:Via Pillar Rule:
prects:    None
prects:
prects:*** Finish pre-CTS Setup Fixing (cpu=0:00:09.5 real=0:00:10.0 mem=2987.9M) ***
prects:
prects:*** TnsOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:10.2/0:00:09.9 (1.0), totSession cpu/real = 0:02:23.6/0:03:04.7 (0.8), mem = 2975.1M
prects:End: GigaOpt Optimization in TNS mode
prects:GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
prects:Info: 1 clock net  excluded from IPO operation.
prects:Begin: Area Reclaim Optimization
prects:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
prects:*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:24.0/0:03:05.1 (0.8), mem = 2975.1M
prects:Reclaim Optimization WNS Slack -0.091  TNS Slack -0.897 Density 0.21
prects:+---------+---------+--------+--------+------------+--------+
prects:| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
prects:+---------+---------+--------+--------+------------+--------+
prects:|    0.21%|        -|  -0.091|  -0.897|   0:00:00.0| 2975.1M|
prects:|    0.21%|        0|  -0.091|  -0.897|   0:00:00.0| 2975.9M|
prects:|    0.20%|        4|  -0.088|  -0.876|   0:00:00.0| 2976.5M|
prects:|    0.20%|       10|  -0.087|  -0.863|   0:00:01.0| 2977.1M|
prects:|    0.20%|        0|  -0.087|  -0.863|   0:00:00.0| 2977.1M|
prects:|    0.20%|        0|  -0.087|  -0.863|   0:00:00.0| 2977.1M|
prects:+---------+---------+--------+--------+------------+--------+
prects:Reclaim Optimization End WNS Slack -0.087  TNS Slack -0.863 Density 0.20
prects:Bottom Preferred Layer:
prects:+-------------+------------+----------+
prects:|    Layer    |   CCOpt    |   Rule   |
prects:+-------------+------------+----------+
prects:| met3 (z=3)  |          1 | default  |
prects:+-------------+------------+----------+
prects:Via Pillar Rule:
prects:    None
prects:
prects:Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
prects:End: Core Area Reclaim Optimization (cpu = 0:00:00.8) (real = 0:00:01.0) **
prects:*** Finished re-routing un-routed nets (2977.1M) ***
prects:
prects:*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2977.1M) ***
prects:*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.9 (1.0), totSession cpu/real = 0:02:24.9/0:03:06.0 (0.8), mem = 2977.1M
prects:End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2975.25M, totSessionCpu=0:02:25).
prects:-opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
prects:                                           # bool, default=false, private
prects:Begin: GigaOpt postEco DRV Optimization
prects:GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
prects:*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:25.3/0:03:06.4 (0.8), mem = 2978.5M
prects:Info: 1 clock net  excluded from IPO operation.
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
prects:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
prects:+-------------------------------------------------------------------------------------------------------------------------------------------------------+
prects:|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
prects:+-------------------------------------------------------------------------------------------------------------------------------------------------------+
prects:| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
prects:+-------------------------------------------------------------------------------------------------------------------------------------------------------+
prects:|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.09|    -0.86|       0|       0|       0|  0.20%|          |         |
prects:|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.09|    -0.86|       0|       0|       0|  0.20%| 0:00:00.0|  2975.6M|
prects:+-------------------------------------------------------------------------------------------------------------------------------------------------------+
prects:Bottom Preferred Layer:
prects:+-------------+------------+----------+
prects:|    Layer    |   CCOpt    |   Rule   |
prects:+-------------+------------+----------+
prects:| met3 (z=3)  |          1 | default  |
prects:+-------------+------------+----------+
prects:Via Pillar Rule:
prects:    None
prects:
prects:*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2975.6M) ***
prects:
prects:*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.4 (1.0), totSession cpu/real = 0:02:25.7/0:03:06.9 (0.8), mem = 2975.6M
prects:End: GigaOpt postEco DRV Optimization
prects:GigaOpt: WNS changes after postEco optimization: -0.087 -> -0.087 (bump = 0.0)
prects:GigaOpt: Skipping nonLegal postEco optimization
prects:Design TNS changes after trial route: -0.863 -> -0.863
prects:Begin: GigaOpt TNS non-legal recovery
prects:GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt -preCTS
prects:Info: 1 clock net  excluded from IPO operation.
prects:*** TnsOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:26.0/0:03:07.2 (0.8), mem = 2975.6M
prects:*info: 1 clock net excluded
prects:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
prects:** GigaOpt Optimizer WNS Slack -0.087 TNS Slack -0.863 Density 0.20
prects:OptDebug: Start of Optimizer TNS Pass:
prects:+----------+------+------+
prects:|Path Group|   WNS|   TNS|
prects:+----------+------+------+
prects:|default   | 0.183| 0.000|
prects:|reg2reg   |-0.087|-0.863|
prects:|HEPG      |-0.087|-0.863|
prects:|All Paths |-0.087|-0.863|
prects:+----------+------+------+
prects:
prects:Active Path Group: reg2reg  
prects:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
prects:|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
prects:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
prects:|  -0.087|   -0.087|  -0.863|   -0.863|    0.20%|   0:00:00.0| 2977.7M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[8]/D   |
prects:|  -0.087|   -0.087|  -0.840|   -0.840|    0.20%|   0:00:07.0| 2985.7M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[15]/D  |
prects:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
prects:
prects:*** Finish Core Optimize Step (cpu=0:00:07.3 real=0:00:07.0 mem=2985.7M) ***
prects:
prects:*** Finished Optimize Step Cumulative (cpu=0:00:07.4 real=0:00:07.0 mem=2985.7M) ***
prects:OptDebug: End of Optimizer TNS Pass:
prects:+----------+------+------+
prects:|Path Group|   WNS|   TNS|
prects:+----------+------+------+
prects:|default   | 0.181| 0.000|
prects:|reg2reg   |-0.087|-0.840|
prects:|HEPG      |-0.087|-0.840|
prects:|All Paths |-0.087|-0.840|
prects:+----------+------+------+
prects:
prects:*** Finished re-routing un-routed nets (2985.6M) ***
prects:
prects:*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2985.6M) ***
prects:** GigaOpt Optimizer WNS Slack -0.087 TNS Slack -0.840 Density 0.20
prects:OptDebug: End of Setup Fixing:
prects:+----------+------+------+
prects:|Path Group|   WNS|   TNS|
prects:+----------+------+------+
prects:|default   | 0.181| 0.000|
prects:|reg2reg   |-0.087|-0.840|
prects:|HEPG      |-0.087|-0.840|
prects:|All Paths |-0.087|-0.840|
prects:+----------+------+------+
prects:
prects:Bottom Preferred Layer:
prects:+-------------+------------+----------+
prects:|    Layer    |   CCOpt    |   Rule   |
prects:+-------------+------------+----------+
prects:| met3 (z=3)  |          1 | default  |
prects:+-------------+------------+----------+
prects:Via Pillar Rule:
prects:    None
prects:
prects:*** Finish pre-CTS Setup Fixing (cpu=0:00:08.1 real=0:00:09.0 mem=2985.6M) ***
prects:
prects:*** TnsOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:08.4/0:00:08.9 (0.9), totSession cpu/real = 0:02:34.5/0:03:16.1 (0.8), mem = 2976.0M
prects:End: GigaOpt TNS non-legal recovery
prects:Register exp ratio and priority group on 0 nets on 183 nets : 
prects:
prects:Active setup views:
prects: tt_v1.8_25C_Nominal_25_func
prects:  Dominating endpoints: 0
prects:  Dominating TNS: -0.000
prects:
prects:Extraction called for design 'counter_16bit' of instances=164 and nets=185 using extraction engine 'pre_route' .
prects:pre_route RC Extraction called for design counter_16bit.
prects:RC Extraction called in multi-corner(1) mode.
prects:RCMode: PreRoute
prects:      RC Corner Indexes            0   
prects:Capacitance Scaling Factor   : 1.00000 
prects:Resistance Scaling Factor    : 1.00000 
prects:Clock Cap. Scaling Factor    : 1.00000 
prects:Clock Res. Scaling Factor    : 1.00000 
prects:Shrink Factor                : 1.00000
prects:PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
prects:Using Quantus QRC technology file ...
prects:Grid density data update skipped
prects:Initializing multi-corner resistance tables ...
prects:PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2928.281M)
prects:Skewing Data Summary (End_of_FINAL)
prects:
prects:Skew summary for view tt_v1.8_25C_Nominal_25_func:
prects:* Accumulated skew : count = 4
prects:         Advancing : count = 4, max = -129.0, min =  -11.2, total = -209.9 (ps)
prects:          Delaying : count = 0
prects:
prects:Starting delay calculation for Setup views
prects:AAE_INFO: opIsDesignInPostRouteState() is 0
prects:#################################################################################
prects:# Design Stage: PreRoute
prects:# Design Name: counter_16bit
prects:# Design Mode: 130nm
prects:# Analysis Mode: MMMC OCV 
prects:# Parasitics Mode: No SPEF/RCDB 
prects:# Signoff Settings: SI Off 
prects:#################################################################################
prects:Start delay calculation (fullDC) (1 T). (MEM=2961.87)
prects:Total number of fetched objects 183
prects:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
prects:End delay calculation. (MEM=2979.7 CPU=0:00:00.1 REAL=0:00:00.0)
prects:End delay calculation (fullDC). (MEM=2979.7 CPU=0:00:00.1 REAL=0:00:00.0)
prects:*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:02:35 mem=2979.7M)
prects:OPTC: user 20.0
prects:Reported timing to dir debug
prects:**opt_design ... cpu = 0:01:12, real = 0:01:50, mem = 2971.6M, totSessionCpu=0:02:35 **
prects:
prects:OptSummary:
prects:
prects:------------------------------------------------------------------
prects:     opt_design Final Summary
prects:------------------------------------------------------------------
prects:
prects:Setup views included:
prects: tt_v1.8_25C_Nominal_25_func 
prects:
prects:+--------------------+---------+---------+---------+
prects:|     Setup mode     |   all   | reg2reg | default |
prects:+--------------------+---------+---------+---------+
prects:|           WNS (ns):| -0.086  | -0.086  |  0.181  |
prects:|           TNS (ns):| -0.836  | -0.836  |  0.000  |
prects:|    Violating Paths:|   14    |   14    |    0    |
prects:|          All Paths:|   32    |   16    |   32    |
prects:+--------------------+---------+---------+---------+
prects:
prects:+----------------+-------------------------------+------------------+
prects:|                |              Real             |       Total      |
prects:|    DRVs        +------------------+------------+------------------|
prects:|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
prects:+----------------+------------------+------------+------------------+
prects:|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
prects:|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
prects:|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
prects:|   max_length   |      0 (0)       |     0      |      0 (0)       |
prects:+----------------+------------------+------------+------------------+
prects:
prects:Density: 0.201%
prects:Routing Overflow: 0.00% H and 0.00% V
prects:------------------------------------------------------------------
prects:Begin: Collecting metrics
prects: ------------------------------------------------------------------------------------------------------------------------------------------ 
prects:| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs       |
prects:|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran | Cap |
prects:|-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+------+-----|
prects:| initial_summary         |           |   -1.110 |           |       -7 |        0.17 |      |       | 0:00:01  |        2963 |    2 |   1 |
prects:| simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        2969 |      |     |
prects:| drv_fixing              |           |          |           |          |             |      |       | 0:00:00  |        2968 |      |     |
prects:| drv_fixing_2            |     0.000 |   -0.442 |         0 |       -5 |        0.17 |      |       | 0:00:01  |        2980 |    0 |   0 |
prects:| global_opt              |           |   -0.189 |           |       -2 |        0.18 |      |       | 0:00:01  |        2974 |      |     |
prects:| area_reclaiming         |     0.000 |   -0.185 |         0 |       -2 |        0.17 |      |       | 0:00:02  |        2976 |      |     |
prects:| incremental_replacement |    -0.197 |   -0.197 |           |       -2 |             | 0.00 |  0.00 | 0:00:06  |        2979 |      |     |
prects:| tns_fixing              |    -0.131 |   -0.131 |        -1 |       -1 |        0.18 |      |       | 0:00:02  |        2994 |      |     |
prects:| wns_fixing              |    -0.090 |   -0.090 |        -1 |       -1 |        0.20 |      |       | 0:00:42  |        3002 |      |     |
prects:| tns_fixing_2            |    -0.091 |   -0.091 |        -1 |       -1 |        0.21 |      |       | 0:00:10  |        2989 |      |     |
prects:| area_reclaiming_2       |    -0.087 |   -0.087 |        -1 |       -1 |        0.20 |      |       | 0:00:01  |        2975 |      |     |
prects:| drv_eco_fixing          |    -0.087 |   -0.087 |        -1 |       -1 |        0.20 |      |       | 0:00:01  |        2976 |    0 |   0 |
prects:| tns_eco_fixing          |    -0.087 |   -0.087 |        -1 |       -1 |        0.20 |      |       | 0:00:09  |        2986 |      |     |
prects:| final_summary           |    -0.086 |   -0.086 |           |       -1 |        0.20 |      |       | 0:00:02  |        2975 |    0 |   0 |
prects: ------------------------------------------------------------------------------------------------------------------------------------------ 
prects:End: Collecting metrics
prects:**opt_design ... cpu = 0:01:13, real = 0:01:52, mem = 2974.1M, totSessionCpu=0:02:36 **
prects:**WARN: (IMPOPT-3195):	Analysis mode has changed.
prects:Type 'man IMPOPT-3195' for more detail.
prects:*** Finished opt_design ***
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:*                                                                   final
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:*                                                                   opt_design_prects
prects:Info: final physical memory for 2 CRR processes is 1100.32MB.
prects:Info: Summary of CRR changes:
prects:      - Timing transform commits:       1
prects: *** Writing scheduling file: 'scheduling_file.cts.4070129_RJXOX505Yj' ***
prects:Disable CTE adjustment.
prects:Disable Layer aware incrSKP.
prects:#optDebug: fT-D <X 1 0 0 0>
prects:**place_opt_design ... cpu = 0:01:18, real = 0:02:01, mem = 2924.6M **
prects:*** Finished GigaPlace ***
prects:
prects:*** Summary of all messages that are not suppressed in this session:
prects:Severity  ID               Count  Summary                                  
prects:WARNING   IMPPTN-1250          3  Pin placement has been enabled on metal ...
prects:WARNING   IMPSP-9025           2  No scan chain specified/traced.          
prects:WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
prects:WARNING   IMPOPT-3195          2  Analysis mode has changed.               
prects:*** Message Summary: 8 warning(s), 0 error(s)
prects:
prects:*** place_opt_design #1 [finish] () : cpu/real = 0:01:17.8/0:02:00.9 (0.6), totSession cpu/real = 0:02:36.5/0:03:21.9 (0.8), mem = 2924.6M
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:*                                                                   place_opt_design
prects:#% End place_opt_design (date=02/14 12:43:38, total cpu=0:01:18, real=0:02:01, peak res=3022.9M, current mem=2924.6M)
prects:#@ End verbose flow_step implementation.prects.run_place_opt
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:           83.9            127         -0.836 ns         -0.086 ns  run_place_opt
prects:#@ Begin verbose flow_step implementation.prects.block_finish
prects:@flow 2: apply {{} {
prects:    #- Make sure flow_report_name is reset from any reports executed during the flow
prects:    set_db flow_report_name [get_db [lindex [get_db flow_hier_path] end] .name]
prects:    #- Set DB for handoff to Innovus
prects:    if {[is_flow -inside flow:syn_opt]} {
prects:      set_db flow_write_db_common true
prects:    }
prects:  
prects:    #- Set value for SPEF output file generation
prects:    if {[get_db flow_branch] ne ""} {
prects:      set out_dir [file join [get_db flow_db_directory] [get_db flow_branch]_[get_db flow_report_name]]
prects:    } else {
prects:      set out_dir [file join [get_db flow_db_directory] [get_db flow_report_name]]
prects:    }
prects:    set_db flow_spef_directory $out_dir
prects:  
prects:    #- Store non-default root attributes to metrics
prects:    catch {report_obj -tcl} flow_root_config
prects:    if {[dict exists $flow_root_config root:/]} {
prects:      set flow_root_config [dict get $flow_root_config root:/]
prects:    } elseif {[dict exists $flow_root_config root:]} {
prects:      set flow_root_config [dict get $flow_root_config root:]
prects:    } else {
prects:    }
prects:    foreach key [dict keys $flow_root_config] {
prects:      if {[string length [dict get $flow_root_config $key]] > 200} {
prects:        dict set flow_root_config $key "\[long value truncated\]"
prects:      }
prects:    }
prects:    set_metric -name flow.root_config -value $flow_root_config
prects:  }}
prects:#@ End verbose flow_step implementation.prects.block_finish
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:            6.5              6                                      block_finish
prects:#% Begin save design ... (date=02/14 12:43:46, mem=2985.2M)
prects:% Begin Save ccopt configuration ... (date=02/14 12:43:46, mem=2985.2M)
prects:% End Save ccopt configuration ... (date=02/14 12:43:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=2985.8M, current mem=2985.8M)
prects:% Begin Save netlist data ... (date=02/14 12:43:46, mem=2985.8M)
prects:Writing Binary DB to /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.v.bin in single-threaded mode...
prects:% End Save netlist data ... (date=02/14 12:43:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=2985.8M, current mem=2985.8M)
prects:Saving symbol-table file ...
prects:Saving congestion map file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.route.congmap.gz ...
prects:% Begin Save AAE data ... (date=02/14 12:43:46, mem=2986.4M)
prects:Saving AAE Data ...
prects:% End Save AAE data ... (date=02/14 12:43:47, total cpu=0:00:00.4, real=0:00:01.0, peak res=3202.4M, current mem=2988.9M)
prects:Saving scheduling_file.cts.4070129_RJXOX505Yj in /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3.dat/scheduling_file.cts
prects:Saving preference file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/gui.pref.tcl ...
prects:Saving mode setting ...
prects:Saving root attributes to be loaded post write_db ...
prects:**WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
prects:Saving global file ...
prects:Saving root attributes to be loaded previous write_db ...
prects:% Begin Save floorplan data ... (date=02/14 12:43:48, mem=2985.9M)
prects:Saving floorplan file ...
prects:Convert 0 swires and 0 svias from compressed groups
prects:% End Save floorplan data ... (date=02/14 12:43:49, total cpu=0:00:00.1, real=0:00:01.0, peak res=2986.5M, current mem=2986.5M)
prects:Saving PG file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:43:49 2026)
prects:*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2986.5M) ***
prects:*info - save blackBox cells to lef file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.bbox.lef
prects:Saving Drc markers ...
prects:... No Drc file written since there is no markers found.
prects:% Begin Save placement data ... (date=02/14 12:43:49, mem=2986.5M)
prects:** Saving stdCellPlacement_binary (version# 2) ...
prects:Save Adaptive View Pruning View Names to Binary file
prects:% End Save placement data ... (date=02/14 12:43:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=2986.8M, current mem=2986.8M)
prects:% Begin Save routing data ... (date=02/14 12:43:49, mem=2986.8M)
prects:Saving route file ...
prects:*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2987.9M) ***
prects:% End Save routing data ... (date=02/14 12:43:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=2986.9M, current mem=2986.9M)
prects:Saving property file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.prop
prects:*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2990.0M) ***
prects:Saving rc congestion map /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.congmap.gz ...
prects:Saving preRoute extracted patterns in file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.techData.gz' ...
prects:Saving preRoute extraction data in directory '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/extraction/' ...
prects:% Begin Save power constraints data ... (date=02/14 12:43:50, mem=2990.2M)
prects:% End Save power constraints data ... (date=02/14 12:43:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=2990.2M, current mem=2990.2M)
prects:**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
prects:**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
prects:Generated self-contained design prects.enc_3
prects:#% End save design ... (date=02/14 12:43:50, total cpu=0:00:03.6, real=0:00:05.0, peak res=3202.4M, current mem=3010.4M)
prects:
prects:*** Summary of all messages that are not suppressed in this session:
prects:Severity  ID               Count  Summary                                  
prects:WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
prects:WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
prects:*** Message Summary: 3 warning(s), 0 error(s)
prects:
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:*                                                                   write_db
prects:#@ Begin verbose flow_step implementation.prects.write_output_screenshot
prects:@flow 2: set inputstring [get_db flow_starting_db]
prects:@flow 3: set stepname [lindex $inputstring [expr {[llength stepname]}]]
prects:@flow 4: set filename [file tail $stepname]
prects:@flow 5: set rootname [file rootname $filename]
prects:@flow 6: set outfile "./output/screenshots/${rootname}.gif"
prects:@flow 7: # Define the directory name
prects:@flow 8: set dirName "output/screenshots"
prects:@flow 10: # Check if the directory exists
prects:@flow 11: if {![file exists $dirName]} {...
prects:@flow 15: } else {
prects:@flow 16: puts "Directory '$dirName' already exists."
prects:Directory 'output/screenshots' already exists.
prects:@flow 17: }
prects:@@flow 18: write_to_gif $outfile
prects:#@ End verbose flow_step implementation.prects.write_output_screenshot
prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects:UM:            6.2              6                                      write_output_screenshot
prects:#@ Begin verbose flow_step implementation.prects.schedule_prects_report_prects
prects:@@flow 2: schedule_flow -flow report_prects -include_in_metrics
prects:#@ End verbose flow_step implementation.prects.schedule_prects_report_prects
prects:
prects:Program version = 25.11-s102_1
prects:Working directory = /nethome/dkhalil8/InnovateECE/RTL2GDS/design
prects:Databases directory = /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs
prects:Starting time = Feb 14, 2026 12:41:00
prects:Ending time = Feb 14, 2026 12:44:09
prects:
prects:Run Flow Summary
prects:---------------------
prects:
prects:Steps run:  implementation.prects.block_start implementation.prects.init_innovus.init_innovus_yaml implementation.prects.init_innovus.init_innovus_user implementation.prects.add_clock_spec implementation.prects.add_clock_route_types implementation.prects.commit_route_types implementation.prects.run_place_opt implementation.prects.block_finish implementation.prects.write_output_screenshot implementation.prects.schedule_prects_report_prects
prects:
prects:Step status:
prects:     implementation.prects.block_start                            success
prects:     implementation.prects.init_innovus.init_innovus_yaml         success
prects:     implementation.prects.init_innovus.init_innovus_user         success
prects:     implementation.prects.add_clock_spec                         success
prects:     implementation.prects.add_clock_route_types                  success
prects:     implementation.prects.commit_route_types                     success
prects:     implementation.prects.run_place_opt                          success
prects:     implementation.prects.block_finish                           success
prects:     implementation.prects.write_output_screenshot                success
prects:     implementation.prects.schedule_prects_report_prects          success
prects:
prects: ---------------------------------------------------------------------------------------------------- 
prects:| Snapshot    | flow.cputime (s) | flow.realtime (s) | timing.setup.tns (ns) | timing.setup.wns (ns) |
prects:|-------------+------------------+-------------------+-----------------------+-----------------------|
prects:| syn_generic | 0:02:19          | 0:02:35           |                    -5 |                -0.413 |
prects:| syn_map     | 0:01:50          | 0:02:01           |                    -4 |                -0.297 |
prects:| syn_opt     | 0:02:07          | 0:02:17           |                    -3 |                -0.233 |
prects:| floorplan   | 0:01:23          | 0:01:26           |                       |                       |
prects:| prects      | 0:02:50          | 0:03:37           |                    -1 |                -0.086 |
prects: ---------------------------------------------------------------------------------------------------- 
prects:*** Message Summary: 155 warning(s), 0 error(s)
prects:
prects:
prects:*** Memory Usage v#1 (Current mem = 3203.801M, initial mem = 944.801M) ***
prects:--- Ending "Innovus" (totcpu=0:03:06, real=0:03:55, mem=3203.8M) ---
prects:
  flow_current @ innovus: implementation.prects.block_start -> implementation.prects.schedule_prects_report_prects returned successfully

Starting scheduled flows at 02-14 12:44:21...
* flow_current @ innovus: implementation.cts.block_start -> implementation.cts.schedule_cts_report_postcts
  report_prects @ innovus: report_start -> report_finish
Waiting for flows to return... (2 running)
* flow_current @ innovus: implementation.cts.block_start -> implementation.cts.schedule_cts_report_postcts
  report_prects @ innovus: report_start -> report_finish
prects.report_prects:
prects.report_prects:Cadence Innovus(TM) Implementation System.
prects.report_prects:Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.
prects.report_prects:
prects.report_prects:Version:	v25.11-s102_1, built Wed Aug 27 13:03:08 PDT 2025
cts:
cts:Cadence Innovus(TM) Implementation System.
cts:Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.
cts:
cts:Version:	v25.11-s102_1, built Wed Aug 27 13:03:08 PDT 2025
prects.report_prects:Options:	-batch -stylus -log /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/prects.report_prects -disable_user_startup -execute if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid 564c33cb-ca49-432b-8aaa-05750cf6279c previous_uuid {} top_dir /nethome/dkhalil8/InnovateECE/RTL2GDS/design flow_dir ./. status_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/prects.report_prects_3 metrics_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/prects.report_prects_3 run_tag {} db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3 counter_16bit {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 2 trunk_process 0 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} flow {flow flow:report_prects tool innovus tool_options -disable_user_startup no_sync 0 sync 0 db {enc dbs/prects.enc_3 counter_16bit {}} dir ./. branch {} caller_data {group 0 process_branch 2} include_in_metrics 1 parent_uuid 564c33cb-ca49-432b-8aaa-05750cf6279c after {} defer 0 child_of {flow:flow_current flow:implementation flow:prects}} flow_name flow:report_prects first_step {tool innovus flow flow:report_prects canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:prects}} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 0 aum_upload false tool_options -disable_user_startup overwrite 0 last_step {tool innovus flow flow:report_prects canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:prects}} child_of {flow:flow_current flow:implementation flow:prects} log_prefix /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/prects.report_prects}; run_flow -from {tool innovus flow flow:report_prects canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:prects}} -to {tool innovus flow flow:report_prects canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:prects}}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/prects.report_prects_3} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:report_prects} branch {} flow_working_directory {./.} flow_starting_db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3 counter_16bit {}} {tool_options} {-disable_user_startup} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0 
cts:Options:	-batch -stylus -log /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/cts -disable_user_startup -execute if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/InnovateECE/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/cts_3 metrics_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/cts_3 run_tag {} db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3 counter_16bit {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} flow {flow flow:flow_current dir . db {enc dbs/prects.enc_3 counter_16bit {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.cts.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.cts.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:schedule_cts_report_postcts} step flow_step:schedule_cts_report_postcts features {} str implementation.cts.schedule_cts_report_postcts} log_prefix /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/cts}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.cts.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:schedule_cts_report_postcts} step flow_step:schedule_cts_report_postcts features {} str implementation.cts.schedule_cts_report_postcts}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/cts_3} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3 counter_16bit {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0 
prects.report_prects:Date:		Sat Feb 14 12:44:22 2026
prects.report_prects:Host:		ece-rschsrv.ece.gatech.edu (x86_64 w/Linux 4.18.0-553.89.1.el8_10.x86_64) (22cores*88cpus*Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 56320KB)
prects.report_prects:OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
prects.report_prects:
prects.report_prects:License:
cts:Date:		Sat Feb 14 12:44:22 2026
cts:Host:		ece-rschsrv.ece.gatech.edu (x86_64 w/Linux 4.18.0-553.89.1.el8_10.x86_64) (22cores*88cpus*Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 56320KB)
cts:OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
cts:
cts:License:
prects.report_prects:		[12:44:23.185729] Configured Lic search path (25.01-s002): 5280@ece-winlic.ece.gatech.edu
prects.report_prects:
prects.report_prects:		invs	Innovus Implementation System	25.1	checkout succeeded
prects.report_prects:		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
cts:		[12:44:22.185721] Configured Lic search path (25.01-s002): 5280@ece-winlic.ece.gatech.edu
cts:
cts:		invs	Innovus Implementation System	25.1	checkout succeeded
cts:		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
prects.report_prects:
prects.report_prects:
cts:
cts:
cts:Create and set the environment variable TMPDIR to /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_4127501_cca660f2-31bc-4a7a-9f6a-c0526edc2f9f_ece-rschsrv.ece.gatech.edu_dkhalil8_mET3fi.
cts:
prects.report_prects:Create and set the environment variable TMPDIR to /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_4127552_2c386cbe-8c66-483a-bde5-996fdb3582bf_ece-rschsrv.ece.gatech.edu_dkhalil8_tN0Kfu.
prects.report_prects:
cts:Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
prects.report_prects:Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
prects.report_prects:[INFO] Loading Pegasus 24.14 fill procedures
cts:[INFO] Loading Pegasus 24.14 fill procedures
cts:Info: Process UID = 4127501 / cca660f2-31bc-4a7a-9f6a-c0526edc2f9f / 7Y9YDKORxi
prects.report_prects:Info: Process UID = 4127552 / 2c386cbe-8c66-483a-bde5-996fdb3582bf / SoWGcHq07e
cts:
cts:**INFO:  MMMC transition support version v31-84 
cts:
cts:#@ Processing -execute option
cts:@innovus 1> if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/InnovateECE/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/cts_3 metrics_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/cts_3 run_tag {} db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3 counter_16bit {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} flow {flow flow:flow_current dir . db {enc dbs/prects.enc_3 counter_16bit {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.cts.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.cts.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:schedule_cts_report_postcts} step flow_step:schedule_cts_report_postcts features {} str implementation.cts.schedule_cts_report_postcts} log_prefix /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/cts}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.cts.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:schedule_cts_report_postcts} step flow_step:schedule_cts_report_postcts features {} str implementation.cts.schedule_cts_report_postcts}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/cts_3} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3 counter_16bit {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0
cts:init_flow summary:
cts:  Flow script        : 
cts:  YAML script        : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml
cts:  Flow               : flow:flow_current
cts:  From               : implementation.cts.block_start
cts:  To                 : implementation.cts.schedule_cts_report_postcts
cts:  Top directory      : /nethome/dkhalil8/InnovateECE/RTL2GDS/design
cts:  Working directory  : .
cts:  Starting database  : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3
cts:  Run tag            : 
cts:  Branch name        : 
cts:  Metrics file       : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/cts_3
cts:  Status file        : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/cts_3
cts:reading previous metrics...
prects.report_prects:
prects.report_prects:**INFO:  MMMC transition support version v31-84 
prects.report_prects:
prects.report_prects:#@ Processing -execute option
prects.report_prects:@innovus 1> if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid 564c33cb-ca49-432b-8aaa-05750cf6279c previous_uuid {} top_dir /nethome/dkhalil8/InnovateECE/RTL2GDS/design flow_dir ./. status_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/prects.report_prects_3 metrics_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/prects.report_prects_3 run_tag {} db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3 counter_16bit {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 2 trunk_process 0 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} flow {flow flow:report_prects tool innovus tool_options -disable_user_startup no_sync 0 sync 0 db {enc dbs/prects.enc_3 counter_16bit {}} dir ./. branch {} caller_data {group 0 process_branch 2} include_in_metrics 1 parent_uuid 564c33cb-ca49-432b-8aaa-05750cf6279c after {} defer 0 child_of {flow:flow_current flow:implementation flow:prects}} flow_name flow:report_prects first_step {tool innovus flow flow:report_prects canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:prects}} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 0 aum_upload false tool_options -disable_user_startup overwrite 0 last_step {tool innovus flow flow:report_prects canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:prects}} child_of {flow:flow_current flow:implementation flow:prects} log_prefix /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/prects.report_prects}; run_flow -from {tool innovus flow flow:report_prects canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:prects}} -to {tool innovus flow flow:report_prects canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:prects}}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/prects.report_prects_3} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:report_prects} branch {} flow_working_directory {./.} flow_starting_db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3 counter_16bit {}} {tool_options} {-disable_user_startup} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0
prects.report_prects:init_flow summary:
prects.report_prects:  Flow script        : 
prects.report_prects:  YAML script        : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml
prects.report_prects:  Flow               : flow:report_prects
prects.report_prects:  From               : report_start
prects.report_prects:  To                 : report_finish
prects.report_prects:  Top directory      : /nethome/dkhalil8/InnovateECE/RTL2GDS/design
prects.report_prects:  Working directory  : .
prects.report_prects:  Starting database  : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3
prects.report_prects:  Run tag            : 
prects.report_prects:  Branch name        : 
prects.report_prects:  Metrics file       : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/prects.report_prects_3
prects.report_prects:  Status file        : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/prects.report_prects_3
prects.report_prects:reading previous metrics...
cts:Sourcing flow scripts...
prects.report_prects:Sourcing flow scripts...
cts:Sourcing flow scripts done.
cts:Begin steps for plugin point Cadence.plugin.flowkit.read_db.pre
cts:#@ Begin verbose flow_step activate_views
cts:@flow 2: apply {{} {
cts:    set db [get_db flow_starting_db]
cts:    set flow [lindex [get_db flow_hier_path] end]
cts:    set setup_views [get_feature -obj $flow setup_views]
cts:    set hold_views [get_feature -obj $flow hold_views]
cts:    set leakage_view [get_feature -obj $flow leakage_view]
cts:    set dynamic_view [get_feature -obj $flow dynamic_view]
cts:  
cts:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
cts:      #- use read_db args for DB types and set_analysis_views for TCL
cts:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
cts:        set cmd "set_analysis_view"
cts:        if {$setup_views ne ""} {
cts:          append cmd " -setup [list $setup_views]"
cts:        } else {
cts:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
cts:        }
cts:        if {$hold_views ne ""} {
cts:          append cmd " -hold [list $hold_views]"
cts:        } else {
cts:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
cts:        }
cts:        if {$leakage_view ne ""} {
cts:          append cmd " -leakage [list $leakage_view]"
cts:        } else {
cts:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
cts:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
cts:          }
cts:        }
cts:        if {$dynamic_view ne ""} {
cts:          append cmd " -dynamic [list $dynamic_view]"
cts:        } else {
cts:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
cts:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
cts:          }
cts:        }
cts:        eval $cmd
cts:      } elseif {[llength [get_db analysis_views]] == 0} {
cts:        set cmd "set_flowkit_read_db_args"
cts:        if {$setup_views ne ""} {
cts:          append cmd " -setup_views [list $setup_views]"
cts:        }
cts:        if {$hold_views ne ""} {
cts:          append cmd " -hold_views [list $hold_views]"
cts:        }
cts:        if {$leakage_view ne ""} {
cts:          append cmd " -leakage_view [list $leakage_view]"
cts:        }
cts:        if {$dynamic_view ne ""} {
cts:          append cmd " -dynamic_view [list $dynamic_view]"
cts:        }
cts:        eval $cmd
cts:      } else {
cts:      }
cts:    }
cts:  }}
cts:#@ End verbose flow_step activate_views
cts:#@ Begin verbose flow_step init_mcpu
cts:@flow 2: apply {{} {
cts:    # Multi host/cpu attributes
cts:    #-----------------------------------------------------------------------------
cts:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
cts:    # the specified dist script.  This connects the number of CPUs being reserved
cts:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
cts:    # a typical environment variable exported by distribution platforms and is
cts:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
cts:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
cts:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
cts:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
cts:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
cts:    } else {
cts:      set max_cpus 1
cts:    }
cts:    switch -glob [get_db program_short_name] {
cts:      default       {}
cts:      joules*       -
cts:      genus*        -
cts:      innovus*      -
cts:      tempus*       -
cts:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
cts:    }
cts:if {[get_feature opt_signoff]} {
cts:      if {[is_flow -inside flow:opt_signoff]} {
cts:        set_multi_cpu_usage -verbose -remote_host 1
cts:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
cts:        set_distributed_hosts -local
cts:      }
cts:}
cts:  }}
cts:set_multi_cpu_usage -local_cpu 1
cts:#@ End verbose flow_step init_mcpu
cts:End steps for plugin point Cadence.plugin.flowkit.read_db.pre
cts:#% Begin load design ... (date=02/14 12:44:57, mem=2127.8M)
prects.report_prects:Sourcing flow scripts done.
prects.report_prects:Begin steps for plugin point Cadence.plugin.flowkit.read_db.pre
prects.report_prects:#@ Begin verbose flow_step activate_views
prects.report_prects:@flow 2: apply {{} {
prects.report_prects:    set db [get_db flow_starting_db]
prects.report_prects:    set flow [lindex [get_db flow_hier_path] end]
prects.report_prects:    set setup_views [get_feature -obj $flow setup_views]
prects.report_prects:    set hold_views [get_feature -obj $flow hold_views]
prects.report_prects:    set leakage_view [get_feature -obj $flow leakage_view]
prects.report_prects:    set dynamic_view [get_feature -obj $flow dynamic_view]
prects.report_prects:  
prects.report_prects:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
prects.report_prects:      #- use read_db args for DB types and set_analysis_views for TCL
prects.report_prects:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
prects.report_prects:        set cmd "set_analysis_view"
prects.report_prects:        if {$setup_views ne ""} {
prects.report_prects:          append cmd " -setup [list $setup_views]"
prects.report_prects:        } else {
prects.report_prects:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
prects.report_prects:        }
prects.report_prects:        if {$hold_views ne ""} {
prects.report_prects:          append cmd " -hold [list $hold_views]"
prects.report_prects:        } else {
prects.report_prects:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
prects.report_prects:        }
prects.report_prects:        if {$leakage_view ne ""} {
prects.report_prects:          append cmd " -leakage [list $leakage_view]"
prects.report_prects:        } else {
prects.report_prects:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
prects.report_prects:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
prects.report_prects:          }
prects.report_prects:        }
prects.report_prects:        if {$dynamic_view ne ""} {
prects.report_prects:          append cmd " -dynamic [list $dynamic_view]"
prects.report_prects:        } else {
prects.report_prects:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
prects.report_prects:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
prects.report_prects:          }
prects.report_prects:        }
prects.report_prects:        eval $cmd
prects.report_prects:      } elseif {[llength [get_db analysis_views]] == 0} {
prects.report_prects:        set cmd "set_flowkit_read_db_args"
prects.report_prects:        if {$setup_views ne ""} {
prects.report_prects:          append cmd " -setup_views [list $setup_views]"
prects.report_prects:        }
prects.report_prects:        if {$hold_views ne ""} {
prects.report_prects:          append cmd " -hold_views [list $hold_views]"
prects.report_prects:        }
prects.report_prects:        if {$leakage_view ne ""} {
prects.report_prects:          append cmd " -leakage_view [list $leakage_view]"
prects.report_prects:        }
prects.report_prects:        if {$dynamic_view ne ""} {
prects.report_prects:          append cmd " -dynamic_view [list $dynamic_view]"
prects.report_prects:        }
prects.report_prects:        eval $cmd
prects.report_prects:      } else {
prects.report_prects:      }
prects.report_prects:    }
prects.report_prects:  }}
prects.report_prects:#@ End verbose flow_step activate_views
prects.report_prects:#@ Begin verbose flow_step init_mcpu
prects.report_prects:@flow 2: apply {{} {
prects.report_prects:    # Multi host/cpu attributes
prects.report_prects:    #-----------------------------------------------------------------------------
prects.report_prects:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
prects.report_prects:    # the specified dist script.  This connects the number of CPUs being reserved
prects.report_prects:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
prects.report_prects:    # a typical environment variable exported by distribution platforms and is
prects.report_prects:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
prects.report_prects:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
prects.report_prects:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
prects.report_prects:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
prects.report_prects:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
prects.report_prects:    } else {
prects.report_prects:      set max_cpus 1
prects.report_prects:    }
prects.report_prects:    switch -glob [get_db program_short_name] {
prects.report_prects:      default       {}
prects.report_prects:      joules*       -
prects.report_prects:      genus*        -
prects.report_prects:      innovus*      -
prects.report_prects:      tempus*       -
prects.report_prects:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
prects.report_prects:    }
prects.report_prects:if {[get_feature opt_signoff]} {
prects.report_prects:      if {[is_flow -inside flow:opt_signoff]} {
prects.report_prects:        set_multi_cpu_usage -verbose -remote_host 1
prects.report_prects:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
prects.report_prects:        set_distributed_hosts -local
prects.report_prects:      }
prects.report_prects:}
prects.report_prects:  }}
prects.report_prects:set_multi_cpu_usage -local_cpu 1
prects.report_prects:#@ End verbose flow_step init_mcpu
prects.report_prects:End steps for plugin point Cadence.plugin.flowkit.read_db.pre
prects.report_prects:#% Begin load design ... (date=02/14 12:44:58, mem=2128.9M)
cts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
cts:##  Process: 130           (User Set)               
cts:##     Node: (not set)                           
cts:
cts:##  Check design process and node:  
cts:##  Design tech node is not set.
cts:
cts:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
cts:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
cts:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
cts:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
cts:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
cts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts:Loading design 'counter_16bit' saved by 'Innovus' '25.11-s102_1' on 'Sat Feb 14 12:43:50 2026'.
prects.report_prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects.report_prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects.report_prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lib/sky130_tt_1.8_25_nldm.lib' ...
prects.report_prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects.report_prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects.report_prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts:Read 109 cells in library 'sky130_tt_1.8_25' 
cts:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/sram_sky130/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib' ...
cts:Read 1 cells in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib' 
prects.report_prects:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
prects.report_prects:##  Process: 130           (User Set)               
prects.report_prects:##     Node: (not set)                           
prects.report_prects:
prects.report_prects:##  Check design process and node:  
prects.report_prects:##  Design tech node is not set.
prects.report_prects:
prects.report_prects:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
prects.report_prects:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
prects.report_prects:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
prects.report_prects:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
prects.report_prects:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
cts:
cts:Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/libs/lef/sky130_scl_9T.tlef ...
cts:
cts:Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/libs/lef/sky130_scl_9T.lef ...
cts:Set DBUPerIGU to M2 pitch 460.
prects.report_prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects.report_prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
prects.report_prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts:
cts:Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/libs/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef ...
cts:**WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-200' for more detail.
cts:**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
cts:To increase the message display limit, refer to the product command reference manual.
cts:**WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-201' for more detail.
cts:**WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-201' for more detail.
cts:**WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-201' for more detail.
cts:**WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-201' for more detail.
cts:**WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-201' for more detail.
cts:**WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-201' for more detail.
cts:**WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-201' for more detail.
cts:**WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts:Type 'man IMPLF-201' for more detail.
cts:**WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts:Type 'man IMPLF-201' for more detail.
cts:**WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts:Type 'man IMPLF-201' for more detail.
cts:**WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts:Type 'man IMPLF-201' for more detail.
cts:**WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-201' for more detail.
cts:**WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-201' for more detail.
cts:**WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts:Type 'man IMPLF-201' for more detail.
cts:**WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts:**WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-201' for more detail.
cts:**WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-201' for more detail.
cts:**WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-201' for more detail.
cts:**WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-201' for more detail.
cts:**WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts:Type 'man IMPLF-201' for more detail.
cts:**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
cts:To increase the message display limit, refer to the product command reference manual.
cts:
cts:##  Check design process and node:  
cts:##  Design tech node is not set.
cts:
cts:Loading view definition file from /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/viewDefinition.tcl
prects.report_prects:Loading design 'counter_16bit' saved by 'Innovus' '25.11-s102_1' on 'Sat Feb 14 12:43:50 2026'.
cts:% Begin Load netlist data ... (date=02/14 12:45:00, mem=2145.4M)
cts:*** Begin netlist parsing (mem=2145.4M) ***
cts:Created 110 new cells from 2 timing libraries.
cts:Reading netlist ...
cts:Backslashed names will retain backslash and a trailing blank character.
cts:Reading verilogBinary netlist '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.v.bin'
cts:
cts:*** Memory Usage v#1 (Current mem = 2152.711M, initial mem = 944.770M) ***
cts:*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2152.7M) ***
prects.report_prects:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lib/sky130_tt_1.8_25_nldm.lib' ...
cts:% End Load netlist data ... (date=02/14 12:45:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=2153.3M, current mem=2153.3M)
cts:Top level cell is counter_16bit.
cts:Hooked 110 DB cells to tlib cells.
cts:Starting recursive module instantiation check.
cts:No recursion found.
cts:Building hierarchical netlist for Cell counter_16bit ...
cts:***** UseNewTieNetMode *****.
cts:*** Netlist is unique.
cts:** info: there are 119 modules.
cts:** info: there are 164 stdCell insts.
cts:** info: there are 164 stdCell insts with at least one signal pin.
cts:
cts:*** Memory Usage v#1 (Current mem = 2183.438M, initial mem = 944.770M) ***
cts:*info: set bottom ioPad orient R0
cts:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
cts:Type 'man IMPFP-3961' for more detail.
cts:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
cts:Type 'man IMPFP-3961' for more detail.
cts:Start create_tracks
cts:Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
cts:Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
cts:Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
cts:Loading preference file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/gui.pref.tcl ...
prects.report_prects:Read 109 cells in library 'sky130_tt_1.8_25' 
prects.report_prects:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/sram_sky130/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib' ...
prects.report_prects:Read 1 cells in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib' 
cts:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
cts:##  Process: 130           (User Set)               
cts:##     Node: (not set)                           
cts:
cts:##  Check design process and node:  
cts:##  Design tech node is not set.
cts:
cts:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
cts:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
cts:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
cts:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
cts:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
cts:Effort level <high> specified for tdgp_reg2reg_default path_group
cts:Slack adjustment of -0 applied on tdgp_reg2reg_default path_group
prects.report_prects:
prects.report_prects:Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/libs/lef/sky130_scl_9T.tlef ...
prects.report_prects:
prects.report_prects:Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/libs/lef/sky130_scl_9T.lef ...
prects.report_prects:Set DBUPerIGU to M2 pitch 460.
cts:Change floorplan default-technical-site to 'CoreSite'.
prects.report_prects:
prects.report_prects:Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/libs/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef ...
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
prects.report_prects:**WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-200' for more detail.
prects.report_prects:**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
prects.report_prects:To increase the message display limit, refer to the product command reference manual.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
prects.report_prects:Type 'man IMPLF-201' for more detail.
prects.report_prects:**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
prects.report_prects:To increase the message display limit, refer to the product command reference manual.
prects.report_prects:
prects.report_prects:##  Check design process and node:  
prects.report_prects:##  Design tech node is not set.
prects.report_prects:
prects.report_prects:Loading view definition file from /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/viewDefinition.tcl
prects.report_prects:% Begin Load netlist data ... (date=02/14 12:45:00, mem=2146.3M)
prects.report_prects:*** Begin netlist parsing (mem=2146.3M) ***
prects.report_prects:Created 110 new cells from 2 timing libraries.
prects.report_prects:Reading netlist ...
prects.report_prects:Backslashed names will retain backslash and a trailing blank character.
prects.report_prects:Reading verilogBinary netlist '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.v.bin'
prects.report_prects:
prects.report_prects:*** Memory Usage v#1 (Current mem = 2154.328M, initial mem = 945.383M) ***
prects.report_prects:*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2154.3M) ***
prects.report_prects:% End Load netlist data ... (date=02/14 12:45:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=2154.3M, current mem=2154.3M)
prects.report_prects:Top level cell is counter_16bit.
prects.report_prects:Hooked 110 DB cells to tlib cells.
prects.report_prects:Starting recursive module instantiation check.
prects.report_prects:No recursion found.
prects.report_prects:Building hierarchical netlist for Cell counter_16bit ...
prects.report_prects:***** UseNewTieNetMode *****.
prects.report_prects:*** Netlist is unique.
prects.report_prects:** info: there are 119 modules.
prects.report_prects:** info: there are 164 stdCell insts.
prects.report_prects:** info: there are 164 stdCell insts with at least one signal pin.
prects.report_prects:
prects.report_prects:*** Memory Usage v#1 (Current mem = 2184.473M, initial mem = 945.383M) ***
prects.report_prects:*info: set bottom ioPad orient R0
prects.report_prects:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
prects.report_prects:Type 'man IMPFP-3961' for more detail.
prects.report_prects:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
prects.report_prects:Type 'man IMPFP-3961' for more detail.
cts:*Info: initialize multi-corner CTS.
prects.report_prects:Start create_tracks
prects.report_prects:Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
prects.report_prects:Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
prects.report_prects:Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
prects.report_prects:Loading preference file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/gui.pref.tcl ...
cts:Total number of combinational cells: 87
cts:Total number of sequential cells: 19
cts:Total number of tristate cells: 3
cts:Total number of level shifter cells: 0
cts:Total number of power gating cells: 0
cts:Total number of isolation cells: 0
cts:Total number of power switch cells: 0
cts:Total number of pulse generator cells: 0
cts:Total number of always on buffers: 0
cts:Total number of retention cells: 0
cts:Total number of physical cells: 0
cts:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
cts:Total number of usable buffers: 7
cts:List of unusable buffers:
cts:Total number of unusable buffers: 0
cts:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
cts:Total number of usable inverters: 9
cts:List of unusable inverters:
cts:Total number of unusable inverters: 0
cts:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
cts:Total number of identified usable delay cells: 4
cts:List of identified unusable delay cells:
cts:Total number of identified unusable delay cells: 0
prects.report_prects:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
prects.report_prects:##  Process: 130           (User Set)               
prects.report_prects:##     Node: (not set)                           
prects.report_prects:
prects.report_prects:##  Check design process and node:  
prects.report_prects:##  Design tech node is not set.
prects.report_prects:
prects.report_prects:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
prects.report_prects:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
prects.report_prects:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
prects.report_prects:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
prects.report_prects:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
prects.report_prects:Effort level <high> specified for tdgp_reg2reg_default path_group
prects.report_prects:Slack adjustment of -0 applied on tdgp_reg2reg_default path_group
cts:Reading floorplan file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.fp.gz (mem = 2485.3M).
prects.report_prects:Change floorplan default-technical-site to 'CoreSite'.
cts:% Begin Load floorplan data ... (date=02/14 12:45:01, mem=2486.0M)
cts:*info: reset 185 existing net BottomPreferredLayer and AvoidDetour
cts:Deleting old partition specification.
prects.report_prects:*Info: initialize multi-corner CTS.
cts:Set FPlanBox to (0 0 1025800 1301800)
cts:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
cts:Type 'man IMPFP-3961' for more detail.
cts:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
cts:Type 'man IMPFP-3961' for more detail.
cts: ... processed partition successfully.
cts:Reading binary special route file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.fp.spr.gz (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:43:48 2026, version: 1)
cts:Ending "Read special route file" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2487.2M, current mem=2487.2M)
cts:There are 1 nets with bottomPreferredRoutingLayer being set
cts:Extracting standard cell pins and blockage ...... 
cts:Pin and blockage extraction finished
cts:Delete all existing relative floorplan constraints.
cts:% End Load floorplan data ... (date=02/14 12:45:01, total cpu=0:00:00.1, real=0:00:01.0, peak res=2488.3M, current mem=2488.3M)
cts:Reading congestion map file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.route.congmap.gz ...
cts:% Begin Load SymbolTable ... (date=02/14 12:45:02, mem=2488.3M)
cts:Suppress "**WARN ..." messages.
cts:Un-suppress "**WARN ..." messages.
prects.report_prects:Total number of combinational cells: 87
prects.report_prects:Total number of sequential cells: 19
prects.report_prects:Total number of tristate cells: 3
prects.report_prects:Total number of level shifter cells: 0
prects.report_prects:Total number of power gating cells: 0
prects.report_prects:Total number of isolation cells: 0
prects.report_prects:Total number of power switch cells: 0
prects.report_prects:Total number of pulse generator cells: 0
prects.report_prects:Total number of always on buffers: 0
prects.report_prects:Total number of retention cells: 0
prects.report_prects:Total number of physical cells: 0
prects.report_prects:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
prects.report_prects:Total number of usable buffers: 7
prects.report_prects:List of unusable buffers:
prects.report_prects:Total number of unusable buffers: 0
prects.report_prects:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
prects.report_prects:Total number of usable inverters: 9
prects.report_prects:List of unusable inverters:
prects.report_prects:Total number of unusable inverters: 0
prects.report_prects:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
prects.report_prects:Total number of identified usable delay cells: 4
prects.report_prects:List of identified unusable delay cells:
prects.report_prects:Total number of identified unusable delay cells: 0
cts:% End Load SymbolTable ... (date=02/14 12:45:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=2491.2M, current mem=2491.2M)
cts:Loading place ...
prects.report_prects:Reading floorplan file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.fp.gz (mem = 2486.0M).
cts:% Begin Load placement data ... (date=02/14 12:45:02, mem=2491.2M)
cts:Reading placement file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.place.gz.
cts:** Reading stdCellPlacement_binary (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:43:49 2026, version# 2) ...
cts:Read Views for adaptive view pruning ...
cts:Read 0 views from Binary DB for adaptive view pruning
cts:*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2491.6M) ***
cts:Total net length = 1.815e+04 (8.410e+03 9.739e+03) (ext = 1.351e+04)
prects.report_prects:% Begin Load floorplan data ... (date=02/14 12:45:02, mem=2486.7M)
cts:% End Load placement data ... (date=02/14 12:45:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=2492.0M, current mem=2492.0M)
prects.report_prects:*info: reset 185 existing net BottomPreferredLayer and AvoidDetour
prects.report_prects:Deleting old partition specification.
cts:Reading PG file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on       Sat Feb 14 12:43:49 2026)
cts:*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2492.3M) ***
cts:% Begin Load routing data ... (date=02/14 12:45:02, mem=2492.3M)
cts:Reading routing file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.route.gz.
prects.report_prects:Set FPlanBox to (0 0 1025800 1301800)
prects.report_prects:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
prects.report_prects:Type 'man IMPFP-3961' for more detail.
prects.report_prects:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
prects.report_prects:Type 'man IMPFP-3961' for more detail.
prects.report_prects: ... processed partition successfully.
prects.report_prects:Reading binary special route file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.fp.spr.gz (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:43:48 2026, version: 1)
prects.report_prects:Ending "Read special route file" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2487.8M, current mem=2487.8M)
prects.report_prects:There are 1 nets with bottomPreferredRoutingLayer being set
prects.report_prects:Extracting standard cell pins and blockage ...... 
prects.report_prects:Pin and blockage extraction finished
prects.report_prects:Delete all existing relative floorplan constraints.
cts:Reading Innovus routing data (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:43:49 2026 Format: 23.1) ...
cts:*** Total 185 nets are successfully restored.
cts:*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2493.5M) ***
prects.report_prects:% End Load floorplan data ... (date=02/14 12:45:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=2489.0M, current mem=2489.0M)
prects.report_prects:Reading congestion map file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.route.congmap.gz ...
cts:% End Load routing data ... (date=02/14 12:45:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=2493.6M, current mem=2492.6M)
cts:TAT_INFO: ::restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
cts:Reading property file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.prop
prects.report_prects:% Begin Load SymbolTable ... (date=02/14 12:45:02, mem=2489.0M)
cts:*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2495.8M) ***
cts:Change floorplan default-technical-site to 'CoreSite'.
prects.report_prects:Suppress "**WARN ..." messages.
prects.report_prects:Un-suppress "**WARN ..." messages.
prects.report_prects:% End Load SymbolTable ... (date=02/14 12:45:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=2491.9M, current mem=2491.9M)
prects.report_prects:Loading place ...
prects.report_prects:% Begin Load placement data ... (date=02/14 12:45:02, mem=2491.9M)
prects.report_prects:Reading placement file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.place.gz.
prects.report_prects:** Reading stdCellPlacement_binary (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:43:49 2026, version# 2) ...
prects.report_prects:Read Views for adaptive view pruning ...
prects.report_prects:Read 0 views from Binary DB for adaptive view pruning
prects.report_prects:*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2492.3M) ***
prects.report_prects:Total net length = 1.815e+04 (8.410e+03 9.739e+03) (ext = 1.351e+04)
prects.report_prects:% End Load placement data ... (date=02/14 12:45:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=2492.7M, current mem=2492.7M)
prects.report_prects:Reading PG file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on       Sat Feb 14 12:43:49 2026)
prects.report_prects:*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2493.0M) ***
prects.report_prects:% Begin Load routing data ... (date=02/14 12:45:03, mem=2493.0M)
prects.report_prects:Reading routing file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.route.gz.
cts:Loading preRoute extraction data from directory '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/extraction/' ...
cts:Extraction setup Started for TopCell counter_16bit 
cts:Initializing multi-corner RC extraction with 1 active RC Corners ...
cts:Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
prects.report_prects:Reading Innovus routing data (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:43:49 2026 Format: 23.1) ...
prects.report_prects:*** Total 185 nets are successfully restored.
prects.report_prects:*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2494.0M) ***
prects.report_prects:% End Load routing data ... (date=02/14 12:45:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=2494.0M, current mem=2493.3M)
prects.report_prects:TAT_INFO: ::restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
prects.report_prects:Reading property file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.prop
prects.report_prects:*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2496.2M) ***
prects.report_prects:Change floorplan default-technical-site to 'CoreSite'.
cts:Generating auto layer map file.
cts:Loading preRoute extracted patterns from file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.techData.gz' ...
cts:Completed (cpu: 0:00:00.3 real: 0:00:00.0)
cts:Set Shrink Factor to 1.00000
cts:Summary of Active RC-Corners : 
cts: 
cts: Analysis View: tt_v1.8_25C_Nominal_25_func
cts:    RC-Corner Name        : Nominal_25C
cts:    RC-Corner Index       : 0
cts:    RC-Corner Temperature : 25 Celsius
cts:    RC-Corner Cap Table   : ''
cts:    RC-Corner PreRoute Res Factor         : 1
cts:    RC-Corner PreRoute Cap Factor         : 1
cts:    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
cts:    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
cts:    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
cts:    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
cts:    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
cts:    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
cts:    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
cts:    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
cts:    RC-Corner Technology file: '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/libs/mmmc/Nominal_25C/qrcTechFile'
cts:Restored Grid density data
cts:Initializing multi-corner resistance tables ...
cts:Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
cts:Start generating vias ..
cts:#Skip building auto via since it is not turned on.
cts:Extracting standard cell pins and blockage ...... 
cts:Pin and blockage extraction finished
cts:Via generation completed.
cts:% Begin Load power constraints ... (date=02/14 12:45:03, mem=2512.3M)
cts:source /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit_power_constraints.tcl
cts:'set_default_switching_activity' finished successfully.
cts:% End Load power constraints ... (date=02/14 12:45:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=2534.2M, current mem=2534.2M)
prects.report_prects:Loading preRoute extraction data from directory '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/extraction/' ...
prects.report_prects:Extraction setup Started for TopCell counter_16bit 
prects.report_prects:Initializing multi-corner RC extraction with 1 active RC Corners ...
prects.report_prects:Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
cts:% Begin load AAE data ... (date=02/14 12:45:03, mem=2552.8M)
prects.report_prects:Generating auto layer map file.
prects.report_prects:Loading preRoute extracted patterns from file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.techData.gz' ...
prects.report_prects:Completed (cpu: 0:00:00.3 real: 0:00:00.0)
prects.report_prects:Set Shrink Factor to 1.00000
prects.report_prects:Summary of Active RC-Corners : 
prects.report_prects: 
prects.report_prects: Analysis View: tt_v1.8_25C_Nominal_25_func
prects.report_prects:    RC-Corner Name        : Nominal_25C
prects.report_prects:    RC-Corner Index       : 0
prects.report_prects:    RC-Corner Temperature : 25 Celsius
prects.report_prects:    RC-Corner Cap Table   : ''
prects.report_prects:    RC-Corner PreRoute Res Factor         : 1
prects.report_prects:    RC-Corner PreRoute Cap Factor         : 1
prects.report_prects:    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
prects.report_prects:    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
prects.report_prects:    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
prects.report_prects:    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
prects.report_prects:    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
prects.report_prects:    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
prects.report_prects:    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
prects.report_prects:    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
prects.report_prects:    RC-Corner Technology file: '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/libs/mmmc/Nominal_25C/qrcTechFile'
prects.report_prects:Restored Grid density data
prects.report_prects:Initializing multi-corner resistance tables ...
prects.report_prects:Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
prects.report_prects:Start generating vias ..
prects.report_prects:#Skip building auto via since it is not turned on.
prects.report_prects:Extracting standard cell pins and blockage ...... 
prects.report_prects:Pin and blockage extraction finished
prects.report_prects:Via generation completed.
prects.report_prects:% Begin Load power constraints ... (date=02/14 12:45:04, mem=2512.9M)
prects.report_prects:source /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit_power_constraints.tcl
prects.report_prects:'set_default_switching_activity' finished successfully.
prects.report_prects:% End Load power constraints ... (date=02/14 12:45:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=2534.8M, current mem=2534.8M)
cts:**WARN: (IMPESI-3505):	set_db delaycal_eng_enablePrePlacedFlow false (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
cts:AAE DB initialization (MEM=2570.976562 CPU=0:00:00.0 REAL=0:00:00.0) 
prects.report_prects:% Begin load AAE data ... (date=02/14 12:45:04, mem=2553.4M)
cts:% End load AAE data ... (date=02/14 12:45:04, total cpu=0:00:00.7, real=0:00:00.0, peak res=2571.0M, current mem=2571.0M)
cts:Restoring CCOpt config...
cts:  Extracting original clock gating for core_clock...
cts:    clock_tree core_clock contains 16 sinks and 0 clock gates.
cts:  Extracting original clock gating for core_clock done.
cts:  The skew group core_clock/func was created. It contains 16 sinks and 1 sources.
cts:Restoring CCOpt config done.
cts:Total number of combinational cells: 87
cts:Total number of sequential cells: 19
cts:Total number of tristate cells: 3
cts:Total number of level shifter cells: 0
cts:Total number of power gating cells: 0
cts:Total number of isolation cells: 0
cts:Total number of power switch cells: 0
cts:Total number of pulse generator cells: 0
cts:Total number of always on buffers: 0
cts:Total number of retention cells: 0
cts:Total number of physical cells: 0
cts:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
cts:Total number of usable buffers: 7
cts:List of unusable buffers:
cts:Total number of unusable buffers: 0
cts:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
cts:Total number of usable inverters: 9
cts:List of unusable inverters:
cts:Total number of unusable inverters: 0
cts:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
cts:Total number of identified usable delay cells: 4
cts:List of identified unusable delay cells:
cts:Total number of identified unusable delay cells: 0
cts:**WARN: (IMPCTE-107):	The following globals have been obsoleted since version (null). They will be removed in the next release. 
cts:timing_aocv_enable_gba_combine_launch_capture
cts:timing_enable_backward_compatible_latch_thru_mt_mode
cts:timing_enable_separate_device_slew_effect_sensitivities
cts:#% End load design ... (date=02/14 12:45:04, total cpu=0:00:06.5, real=0:00:07.0, peak res=2583.3M, current mem=2575.1M)
cts:
cts:*** Summary of all messages that are not suppressed in this session:
cts:Severity  ID               Count  Summary                                  
cts:WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
cts:WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
cts:WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
cts:WARNING   IMPDBTCL-321        15  The attribute '%s' still works but will ...
cts:WARNING   IMPDB-6501           2  "set_db design_process_node" will be obs...
cts:WARNING   IMPESI-3505          1  set_db delaycal_eng_%s (default=%s) will...
cts:WARNING   IMPCTE-107           1  The following globals have been obsolete...
cts:*** Message Summary: 147 warning(s), 0 error(s)
cts:
cts:UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:*                                                                   read_db
cts:Sourcing flow scripts...
prects.report_prects:**WARN: (IMPESI-3505):	set_db delaycal_eng_enablePrePlacedFlow false (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
prects.report_prects:AAE DB initialization (MEM=2571.519531 CPU=0:00:00.0 REAL=0:00:00.0) 
prects.report_prects:% End load AAE data ... (date=02/14 12:45:05, total cpu=0:00:00.7, real=0:00:01.0, peak res=2571.5M, current mem=2571.5M)
prects.report_prects:Restoring CCOpt config...
prects.report_prects:  Extracting original clock gating for core_clock...
prects.report_prects:    clock_tree core_clock contains 16 sinks and 0 clock gates.
prects.report_prects:  Extracting original clock gating for core_clock done.
prects.report_prects:  The skew group core_clock/func was created. It contains 16 sinks and 1 sources.
prects.report_prects:Restoring CCOpt config done.
prects.report_prects:Total number of combinational cells: 87
prects.report_prects:Total number of sequential cells: 19
prects.report_prects:Total number of tristate cells: 3
prects.report_prects:Total number of level shifter cells: 0
prects.report_prects:Total number of power gating cells: 0
prects.report_prects:Total number of isolation cells: 0
prects.report_prects:Total number of power switch cells: 0
prects.report_prects:Total number of pulse generator cells: 0
prects.report_prects:Total number of always on buffers: 0
prects.report_prects:Total number of retention cells: 0
prects.report_prects:Total number of physical cells: 0
prects.report_prects:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
prects.report_prects:Total number of usable buffers: 7
prects.report_prects:List of unusable buffers:
prects.report_prects:Total number of unusable buffers: 0
prects.report_prects:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
prects.report_prects:Total number of usable inverters: 9
prects.report_prects:List of unusable inverters:
prects.report_prects:Total number of unusable inverters: 0
prects.report_prects:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
prects.report_prects:Total number of identified usable delay cells: 4
prects.report_prects:List of identified unusable delay cells:
prects.report_prects:Total number of identified unusable delay cells: 0
prects.report_prects:**WARN: (IMPCTE-107):	The following globals have been obsoleted since version (null). They will be removed in the next release. 
prects.report_prects:timing_aocv_enable_gba_combine_launch_capture
prects.report_prects:timing_enable_backward_compatible_latch_thru_mt_mode
prects.report_prects:timing_enable_separate_device_slew_effect_sensitivities
prects.report_prects:#% End load design ... (date=02/14 12:45:05, total cpu=0:00:06.4, real=0:00:07.0, peak res=2583.9M, current mem=2575.7M)
prects.report_prects:
prects.report_prects:*** Summary of all messages that are not suppressed in this session:
prects.report_prects:Severity  ID               Count  Summary                                  
prects.report_prects:WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
prects.report_prects:WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
prects.report_prects:WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
prects.report_prects:WARNING   IMPDBTCL-321        15  The attribute '%s' still works but will ...
prects.report_prects:WARNING   IMPDB-6501           2  "set_db design_process_node" will be obs...
prects.report_prects:WARNING   IMPESI-3505          1  set_db delaycal_eng_%s (default=%s) will...
prects.report_prects:WARNING   IMPCTE-107           1  The following globals have been obsolete...
prects.report_prects:*** Message Summary: 147 warning(s), 0 error(s)
prects.report_prects:
prects.report_prects:UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects.report_prects:UM:*                                                                   read_db
prects.report_prects:Sourcing flow scripts...
cts:Sourcing flow scripts done.
cts:reading previous metrics...
prects.report_prects:Sourcing flow scripts done.
prects.report_prects:reading previous metrics...
cts:Begin steps for plugin point Cadence.plugin.flowkit.read_db.post
cts:#@ Begin verbose flow_step activate_views
cts:@flow 2: apply {{} {
cts:    set db [get_db flow_starting_db]
cts:    set flow [lindex [get_db flow_hier_path] end]
cts:    set setup_views [get_feature -obj $flow setup_views]
cts:    set hold_views [get_feature -obj $flow hold_views]
cts:    set leakage_view [get_feature -obj $flow leakage_view]
cts:    set dynamic_view [get_feature -obj $flow dynamic_view]
cts:  
cts:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
cts:      #- use read_db args for DB types and set_analysis_views for TCL
cts:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
cts:        set cmd "set_analysis_view"
cts:        if {$setup_views ne ""} {
cts:          append cmd " -setup [list $setup_views]"
cts:        } else {
cts:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
cts:        }
cts:        if {$hold_views ne ""} {
cts:          append cmd " -hold [list $hold_views]"
cts:        } else {
cts:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
cts:        }
cts:        if {$leakage_view ne ""} {
cts:          append cmd " -leakage [list $leakage_view]"
cts:        } else {
cts:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
cts:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
cts:          }
cts:        }
cts:        if {$dynamic_view ne ""} {
cts:          append cmd " -dynamic [list $dynamic_view]"
cts:        } else {
cts:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
cts:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
cts:          }
cts:        }
cts:        eval $cmd
cts:      } elseif {[llength [get_db analysis_views]] == 0} {
cts:        set cmd "set_flowkit_read_db_args"
cts:        if {$setup_views ne ""} {
cts:          append cmd " -setup_views [list $setup_views]"
cts:        }
cts:        if {$hold_views ne ""} {
cts:          append cmd " -hold_views [list $hold_views]"
cts:        }
cts:        if {$leakage_view ne ""} {
cts:          append cmd " -leakage_view [list $leakage_view]"
cts:        }
cts:        if {$dynamic_view ne ""} {
cts:          append cmd " -dynamic_view [list $dynamic_view]"
cts:        }
cts:        eval $cmd
cts:      } else {
cts:      }
cts:    }
cts:  }}
cts:#@ End verbose flow_step activate_views
cts:#@ Begin verbose flow_step init_mcpu
cts:@flow 2: apply {{} {
cts:    # Multi host/cpu attributes
cts:    #-----------------------------------------------------------------------------
cts:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
cts:    # the specified dist script.  This connects the number of CPUs being reserved
cts:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
cts:    # a typical environment variable exported by distribution platforms and is
cts:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
cts:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
cts:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
cts:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
cts:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
cts:    } else {
cts:      set max_cpus 1
cts:    }
cts:    switch -glob [get_db program_short_name] {
cts:      default       {}
cts:      joules*       -
cts:      genus*        -
cts:      innovus*      -
cts:      tempus*       -
cts:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
cts:    }
cts:if {[get_feature opt_signoff]} {
cts:      if {[is_flow -inside flow:opt_signoff]} {
cts:        set_multi_cpu_usage -verbose -remote_host 1
cts:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
cts:        set_distributed_hosts -local
cts:      }
cts:}
cts:  }}
cts:set_multi_cpu_usage -local_cpu 1
cts:#@ End verbose flow_step init_mcpu
cts:End steps for plugin point Cadence.plugin.flowkit.read_db.post
prects.report_prects:Begin steps for plugin point Cadence.plugin.flowkit.read_db.post
prects.report_prects:#@ Begin verbose flow_step activate_views
prects.report_prects:@flow 2: apply {{} {
prects.report_prects:    set db [get_db flow_starting_db]
prects.report_prects:    set flow [lindex [get_db flow_hier_path] end]
prects.report_prects:    set setup_views [get_feature -obj $flow setup_views]
prects.report_prects:    set hold_views [get_feature -obj $flow hold_views]
prects.report_prects:    set leakage_view [get_feature -obj $flow leakage_view]
prects.report_prects:    set dynamic_view [get_feature -obj $flow dynamic_view]
prects.report_prects:  
prects.report_prects:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
prects.report_prects:      #- use read_db args for DB types and set_analysis_views for TCL
prects.report_prects:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
prects.report_prects:        set cmd "set_analysis_view"
prects.report_prects:        if {$setup_views ne ""} {
prects.report_prects:          append cmd " -setup [list $setup_views]"
prects.report_prects:        } else {
prects.report_prects:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
prects.report_prects:        }
prects.report_prects:        if {$hold_views ne ""} {
prects.report_prects:          append cmd " -hold [list $hold_views]"
prects.report_prects:        } else {
prects.report_prects:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
prects.report_prects:        }
prects.report_prects:        if {$leakage_view ne ""} {
prects.report_prects:          append cmd " -leakage [list $leakage_view]"
prects.report_prects:        } else {
prects.report_prects:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
prects.report_prects:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
prects.report_prects:          }
prects.report_prects:        }
prects.report_prects:        if {$dynamic_view ne ""} {
prects.report_prects:          append cmd " -dynamic [list $dynamic_view]"
prects.report_prects:        } else {
prects.report_prects:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
prects.report_prects:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
prects.report_prects:          }
prects.report_prects:        }
prects.report_prects:        eval $cmd
prects.report_prects:      } elseif {[llength [get_db analysis_views]] == 0} {
prects.report_prects:        set cmd "set_flowkit_read_db_args"
prects.report_prects:        if {$setup_views ne ""} {
prects.report_prects:          append cmd " -setup_views [list $setup_views]"
prects.report_prects:        }
prects.report_prects:        if {$hold_views ne ""} {
prects.report_prects:          append cmd " -hold_views [list $hold_views]"
prects.report_prects:        }
prects.report_prects:        if {$leakage_view ne ""} {
prects.report_prects:          append cmd " -leakage_view [list $leakage_view]"
prects.report_prects:        }
prects.report_prects:        if {$dynamic_view ne ""} {
prects.report_prects:          append cmd " -dynamic_view [list $dynamic_view]"
prects.report_prects:        }
prects.report_prects:        eval $cmd
prects.report_prects:      } else {
prects.report_prects:      }
prects.report_prects:    }
prects.report_prects:  }}
prects.report_prects:#@ End verbose flow_step activate_views
prects.report_prects:#@ Begin verbose flow_step init_mcpu
prects.report_prects:@flow 2: apply {{} {
prects.report_prects:    # Multi host/cpu attributes
prects.report_prects:    #-----------------------------------------------------------------------------
prects.report_prects:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
prects.report_prects:    # the specified dist script.  This connects the number of CPUs being reserved
prects.report_prects:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
prects.report_prects:    # a typical environment variable exported by distribution platforms and is
prects.report_prects:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
prects.report_prects:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
prects.report_prects:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
prects.report_prects:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
prects.report_prects:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
prects.report_prects:    } else {
prects.report_prects:      set max_cpus 1
prects.report_prects:    }
prects.report_prects:    switch -glob [get_db program_short_name] {
prects.report_prects:      default       {}
prects.report_prects:      joules*       -
prects.report_prects:      genus*        -
prects.report_prects:      innovus*      -
prects.report_prects:      tempus*       -
prects.report_prects:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
prects.report_prects:    }
prects.report_prects:if {[get_feature opt_signoff]} {
prects.report_prects:      if {[is_flow -inside flow:opt_signoff]} {
prects.report_prects:        set_multi_cpu_usage -verbose -remote_host 1
prects.report_prects:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
prects.report_prects:        set_distributed_hosts -local
prects.report_prects:      }
prects.report_prects:}
prects.report_prects:  }}
prects.report_prects:set_multi_cpu_usage -local_cpu 1
prects.report_prects:#@ End verbose flow_step init_mcpu
prects.report_prects:End steps for plugin point Cadence.plugin.flowkit.read_db.post
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:*                                                                   init_flow
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:*                                                                   cts
prects.report_prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects.report_prects:UM:*                                                                   init_flow
prects.report_prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects.report_prects:UM:*                                                                   report_prects
cts:#@ Begin verbose flow_step implementation.cts.block_start
cts:@@flow 2: set_db flow_write_db_common false
cts:#@ End verbose flow_step implementation.cts.block_start
prects.report_prects:#@ Begin verbose flow_step report_start
prects.report_prects:#@ End verbose flow_step report_start
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:           44.7             46                                      block_start
prects.report_prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects.report_prects:UM:          44.36             48                                      report_start
cts:#@ Begin verbose flow_step implementation.cts.init_innovus.init_innovus_yaml
cts:@flow 2: if {[get_feature report_lec]} {...}
cts:@flow 8: # Design attributes  [get_db -category design]
cts:@flow 9: #-------------------------------------------------------------------------------
cts:@@flow 10: set_db design_process_node 130
cts:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
cts:##  Process: 130           (User Set)               
cts:##     Node: (not set)                           
cts:
cts:##  Check design process and node:  
cts:##  Design tech node is not set.
cts:
cts:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
cts:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
cts:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
cts:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
cts:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
cts:@@flow 11: set_db design_top_routing_layer met5
cts:@@flow 12: set_db design_bottom_routing_layer met1
cts:@@flow 13: set_db design_flow_effort standard
cts:@@flow 14: set_db design_power_effort none
cts:@flow 16: # Timing attributes  [get_db -category timing && delaycalc]
cts:@flow 17: #-------------------------------------------------------------------------------
cts:@@flow 18: set_db timing_analysis_cppr           both
cts:@@flow 19: set_db timing_analysis_type           ocv
cts:@@flow 20: set_db timing_analysis_aocv 0
cts:@@flow 21: set_db timing_analysis_socv 0
cts:@flow 22: if {[get_feature report_pba]} {...}
cts:@flow 26: # Extraction attributes  [get_db -category extract_rc]
cts:@flow 27: #-------------------------------------------------------------------------------
cts:@flow 28: if {[is_flow -after route.block_finish]} {...}
cts:@flow 33: # Tieoff attributes  [get_db -category add_tieoffs]
cts:@flow 34: #-------------------------------------------------------------------------------
cts:@@flow 35: set_db add_tieoffs_cells {TIEHI TIELO}
cts:@flow 37: # Optimization attributes  [get_db -category opt]
cts:@flow 38: #-------------------------------------------------------------------------------
cts:@@flow 39: set_db opt_new_inst_prefix            "[get_db flow_report_name]_"
cts:@@flow 40: set_db opt_leakage_to_dynamic_ratio 0.5
cts:@flow 42: # Clock attributes  [get_db -category cts]
cts:@flow 43: #-------------------------------------------------------------------------------
cts:@@flow 44: set_db cts_target_skew auto
cts:@@flow 45: set_db cts_target_max_transition_time_top 100
cts:@@flow 46: set_db cts_target_max_transition_time_trunk 100
cts:@@flow 47: set_db cts_target_max_transition_time_leaf 100
cts:@@flow 49: set_db cts_buffer_cells {CLKBUFX2 CLKBUFX4 CLKBUFX8}
cts:@@flow 50: set_db cts_inverter_cells {CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
cts:@@flow 51: set_db cts_clock_gating_cells ICGX1
cts:@@flow 52: set_db cts_logic_cells {CLKAND2X2 CLKXOR2X1 CLKMX2X2 CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
cts:@flow 54: # Filler attributes  [get_db -category add_fillers]
cts:@flow 55: #-------------------------------------------------------------------------------
cts:@@flow 56: set_db add_fillers_cells {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
cts:@flow 58: # Routing attributes  [get_db -category route]
cts:@flow 59: #-------------------------------------------------------------------------------
cts:#@ End verbose flow_step implementation.cts.init_innovus.init_innovus_yaml
prects.report_prects:#@ Begin verbose flow_step init_innovus.init_innovus_yaml
prects.report_prects:@flow 2: if {[get_feature report_lec]} {...}
prects.report_prects:@flow 8: # Design attributes  [get_db -category design]
prects.report_prects:@flow 9: #-------------------------------------------------------------------------------
prects.report_prects:@@flow 10: set_db design_process_node 130
prects.report_prects:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
prects.report_prects:##  Process: 130           (User Set)               
prects.report_prects:##     Node: (not set)                           
prects.report_prects:
prects.report_prects:##  Check design process and node:  
prects.report_prects:##  Design tech node is not set.
prects.report_prects:
prects.report_prects:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
prects.report_prects:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
prects.report_prects:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
prects.report_prects:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
prects.report_prects:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
prects.report_prects:@@flow 11: set_db design_top_routing_layer met5
prects.report_prects:@@flow 12: set_db design_bottom_routing_layer met1
prects.report_prects:@@flow 13: set_db design_flow_effort standard
prects.report_prects:@@flow 14: set_db design_power_effort none
prects.report_prects:@flow 16: # Timing attributes  [get_db -category timing && delaycalc]
prects.report_prects:@flow 17: #-------------------------------------------------------------------------------
prects.report_prects:@@flow 18: set_db timing_analysis_cppr           both
prects.report_prects:@@flow 19: set_db timing_analysis_type           ocv
prects.report_prects:@@flow 20: set_db timing_analysis_aocv 0
prects.report_prects:@@flow 21: set_db timing_analysis_socv 0
prects.report_prects:@flow 22: if {[get_feature report_pba]} {...}
prects.report_prects:@flow 26: # Extraction attributes  [get_db -category extract_rc]
prects.report_prects:@flow 27: #-------------------------------------------------------------------------------
prects.report_prects:@flow 28: if {[is_flow -after route.block_finish]} {...}
prects.report_prects:@flow 33: # Tieoff attributes  [get_db -category add_tieoffs]
prects.report_prects:@flow 34: #-------------------------------------------------------------------------------
prects.report_prects:@@flow 35: set_db add_tieoffs_cells {TIEHI TIELO}
prects.report_prects:@flow 37: # Optimization attributes  [get_db -category opt]
prects.report_prects:@flow 38: #-------------------------------------------------------------------------------
prects.report_prects:@@flow 39: set_db opt_new_inst_prefix            "[get_db flow_report_name]_"
prects.report_prects:@@flow 40: set_db opt_leakage_to_dynamic_ratio 0.5
prects.report_prects:@flow 42: # Clock attributes  [get_db -category cts]
prects.report_prects:@flow 43: #-------------------------------------------------------------------------------
prects.report_prects:@@flow 44: set_db cts_target_skew auto
prects.report_prects:@@flow 45: set_db cts_target_max_transition_time_top 100
prects.report_prects:@@flow 46: set_db cts_target_max_transition_time_trunk 100
prects.report_prects:@@flow 47: set_db cts_target_max_transition_time_leaf 100
prects.report_prects:@@flow 49: set_db cts_buffer_cells {CLKBUFX2 CLKBUFX4 CLKBUFX8}
prects.report_prects:@@flow 50: set_db cts_inverter_cells {CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
prects.report_prects:@@flow 51: set_db cts_clock_gating_cells ICGX1
prects.report_prects:@@flow 52: set_db cts_logic_cells {CLKAND2X2 CLKXOR2X1 CLKMX2X2 CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
prects.report_prects:@flow 54: # Filler attributes  [get_db -category add_fillers]
prects.report_prects:@flow 55: #-------------------------------------------------------------------------------
prects.report_prects:@@flow 56: set_db add_fillers_cells {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
prects.report_prects:@flow 58: # Routing attributes  [get_db -category route]
prects.report_prects:@flow 59: #-------------------------------------------------------------------------------
prects.report_prects:#@ End verbose flow_step init_innovus.init_innovus_yaml
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:           6.54              6                                      init_innovus_yaml
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:*                                                                   init_innovus
prects.report_prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects.report_prects:UM:           6.65              7                                      init_innovus_yaml
prects.report_prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects.report_prects:UM:*                                                                   init_innovus
cts:#@ Begin verbose flow_step implementation.cts.init_innovus.init_innovus_user
cts:@flow 2: # Timing attributes  [get_db -category timing && delaycalc]
cts:@flow 3: #-----------------------------------------------------------------------------
cts:@flow 5: # Extraction attributes  [get_db -category extract_rc]
cts:@flow 6: #-----------------------------------------------------------------------------
cts:@flow 8: # Floorplan attributes  [get_db -category floorplan]
cts:@flow 9: #-----------------------------------------------------------------------------
cts:@@flow 10: set_db finish_floorplan_active_objs   [list macro soft_blockage core]
cts:@flow 12: # Placement attributes  [get_db -category place]
cts:@flow 13: #-----------------------------------------------------------------------------
cts:@flow 15: # Optimization attributes  [get_db -category opt]
cts:@flow 16: #-----------------------------------------------------------------------------
cts:@flow 18: # Clock attributes  [get_db -category cts]
cts:@flow 19: #-----------------------------------------------------------------------------
cts:@flow 21: # Routing attributes  [get_db -category route]
cts:@flow 22: #-----------------------------------------------------------------------------
cts:#@ End verbose flow_step implementation.cts.init_innovus.init_innovus_user
prects.report_prects:#@ Begin verbose flow_step init_innovus.init_innovus_user
prects.report_prects:@flow 2: # Timing attributes  [get_db -category timing && delaycalc]
prects.report_prects:@flow 3: #-----------------------------------------------------------------------------
prects.report_prects:@flow 5: # Extraction attributes  [get_db -category extract_rc]
prects.report_prects:@flow 6: #-----------------------------------------------------------------------------
prects.report_prects:@flow 8: # Floorplan attributes  [get_db -category floorplan]
prects.report_prects:@flow 9: #-----------------------------------------------------------------------------
prects.report_prects:@@flow 10: set_db finish_floorplan_active_objs   [list macro soft_blockage core]
prects.report_prects:@flow 12: # Placement attributes  [get_db -category place]
prects.report_prects:@flow 13: #-----------------------------------------------------------------------------
prects.report_prects:@flow 15: # Optimization attributes  [get_db -category opt]
prects.report_prects:@flow 16: #-----------------------------------------------------------------------------
prects.report_prects:@flow 18: # Clock attributes  [get_db -category cts]
prects.report_prects:@flow 19: #-----------------------------------------------------------------------------
prects.report_prects:@flow 21: # Routing attributes  [get_db -category route]
prects.report_prects:@flow 22: #-----------------------------------------------------------------------------
prects.report_prects:#@ End verbose flow_step init_innovus.init_innovus_user
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:           5.89              6                                      init_innovus_user
prects.report_prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects.report_prects:UM:           6.03              6                                      init_innovus_user
cts:#@ Begin verbose flow_step implementation.cts.add_clock_tree
cts:@flow 2: #- implement clock trees and propagated clock setup optimization
cts:@flow 3: if {[get_db opt_enable_podv2_clock_opt_flow]} {
cts:@@flow 4: clock_opt_design -report_dir debug -report_prefix [get_db flow_report_name]
cts:*** clock_opt_design #1 [begin] () : totSession cpu/real = 0:01:03.2/0:01:04.1 (1.0), mem = 2704.6M
cts:**INFO: User's settings:
cts:delaycal_enable_high_fanout                                    true
cts:delaycal_enable_ideal_seq_async_pins                           false
cts:delaycal_eng_enablepreplacedflow                               false
cts:delaycal_ignore_net_load                                       false
cts:delaycal_socv_accuracy_mode                                    low
cts:setAnalysisMode -monteCarlo                                    false
cts:setDelayCalMode -enable_hier_save_restore_flow                 false
cts:setDelayCalMode -engine                                        aae
cts:design_bottom_routing_layer                                    met1
cts:design_flow_effort                                             standard
cts:design_power_effort                                            none
cts:design_process_node                                            130
cts:design_top_routing_layer                                       met5
cts:extract_rc_assume_metal_fill                                   0.0
cts:extract_rc_coupling_cap_threshold                              0.4
cts:extract_rc_engine                                              pre_route
cts:extract_rc_pre_place_site_size                                 4.6
cts:extract_rc_pre_place_wire_length_slope                         1.9
cts:extract_rc_pre_place_wire_length_y0                            2.0
cts:extract_rc_relative_cap_threshold                              1.0
cts:extract_rc_shrink_factor                                       1.0
cts:extract_rc_total_cap_threshold                                 0.0
cts:multibit_aware_seq_mapping                                     auto
cts:opt_drv                                                        true
cts:opt_drv_margin                                                 0.0
cts:opt_leakage_to_dynamic_ratio                                   0.5
cts:opt_multi_bit_flop_name_prefix                                 CDN_MBIT_
cts:opt_multi_bit_flop_name_separator                              _MB_
cts:opt_new_inst_prefix                                            cts_
cts:opt_resize_flip_flops                                          true
cts:opt_setup_target_slack                                         0.0
cts:opt_view_pruning_hold_views_active_list                        { tt_v1.8_25C_Nominal_25_func }
cts:opt_view_pruning_setup_views_active_list                       { tt_v1.8_25C_Nominal_25_func }
cts:opt_view_pruning_setup_views_persistent_list                   { tt_v1.8_25C_Nominal_25_func}
cts:opt_view_pruning_tdgr_setup_views_persistent_list              { tt_v1.8_25C_Nominal_25_func}
cts:route_exp_design_mode_bottom_routing_layer                     1
cts:route_exp_design_mode_top_routing_layer                        5
cts:route_extract_third_party_compatible                           false
cts:route_global_exp_timing_driven_std_delay                       37.6
cts:route_re_insert_filler_cell_list                               {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
cts:route_re_insert_filler_cell_list_from_file                     false
cts:setActiveLogicViewMode -keepHighFanoutCriticalInsts            false
cts:getAnalysisMode -monteCarlo                                    false
cts:getDelayCalMode -enable_hier_save_restore_flow                 false
cts:getDelayCalMode -engine                                        aae
cts:getImportMode -config                                          true
cts:get_power_analysis_mode -honor_net_activity_for_tcf            false
cts:get_power_analysis_mode -honor_sublevel_activity               true
cts:getAnalysisMode -monteCarlo                                    false
cts:Hard fence disabled
cts:**WARN: (IMPSP-362):	Site 'CoreSite' has one std.Cell height, so ignoring its X-symmetry.
cts:Type 'man IMPSP-362' for more detail.
cts:*** Starting place_detail (0:01:03 mem=2718.0M) ***
cts:
cts:Starting Small incrNP...
cts:Density distribution unevenness ratio = 98.714%
cts:Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2719.3M)
cts:End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
cts:Move report: Detail placement moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
cts:	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2720.2MB
cts:Summary Report:
cts:Instances moved: 0 (out of 164 movable)
cts:Instances flipped: 0
cts:Mean displacement: 0.00 um
cts:Max displacement: 0.00 um 
cts:Physical-only instances moved: 0 (out of 0 movable physical-only)
cts:Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2720.2MB
cts:*** Finished place_detail (0:01:03 mem=2720.2M) ***
cts:ccopt_args: -outDir debug -prefix cts
cts:Turning off fast DC mode.
cts:Runtime...
cts:(clock_opt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
cts:Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
cts:Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
cts:Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
cts:'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
cts:Using CCOpt effort standard.
cts:Updating ideal nets and annotations...
cts:Reset timing graph...
cts:Ignoring AAE DB Resetting ...
cts:Reset timing graph done.
cts:Ignoring AAE DB Resetting ...
cts:Reset timing graph...
cts:Ignoring AAE DB Resetting ...
cts:Reset timing graph done.
cts:Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
cts:Updating ideal nets and annotations done. (took cpu=0:00:00.4 real=0:00:00.4)
cts:CCOpt::Phase::Initialization...
cts:Check Prerequisites...
cts:Leaving CCOpt scope - CheckPlace...
cts:Begin checking placement ... (start mem=2743.9M, init mem=2743.8M)
cts:Overlapping with other instance:    94
cts:*info: Placed = 164           
cts:*info: Unplaced = 0           
cts:Placement Density:0.20%(2414/1199772)
cts:Placement Density (including fixed std cells):0.20%(2414/1199772)
cts:Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2744.4M)
cts:**WARN: (IMPCCOPT-2030):	Found placement violations. Run check_place for more details.
cts:Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:Innovus will update I/O latencies
cts:Reset timing graph...
cts:Ignoring AAE DB Resetting ...
cts:Reset timing graph done.
cts:Ignoring AAE DB Resetting ...
cts:No differences between SDC and CTS ideal net status found.
cts:No differences between SDC and CTS transition time annotations found.
cts:No differences between SDC and CTS delay annotations found.
cts:Reset timing graph...
cts:Ignoring AAE DB Resetting ...
cts:Reset timing graph done.
cts:Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
cts:
cts:Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
cts:CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
cts:Executing ccopt post-processing.
cts:Synthesizing clock trees with CCOpt...
cts:*** CTS #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:04.0/0:01:04.9 (1.0), mem = 2747.9M
cts:CCOpt::Phase::PreparingToBalance...
cts:Leaving CCOpt scope - Initializing power interface...
prects.report_prects:#@ Begin verbose flow_step report_check_design
prects.report_prects:@flow 2: apply {{} {
prects.report_prects:    set check_list [list timing place opt]
prects.report_prects:    if {[join [dict values [get_db init_power_intent_files]]] ne {}} {
prects.report_prects:      lappend check_list power_intent
prects.report_prects:    }
prects.report_prects:    if {[is_flow -inside flow:report_postroute]} {
prects.report_prects:      check_design -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]check.design.tcl] -type [lappend check_list cts route]
prects.report_prects:    } elseif {[is_flow -inside flow:report_postcts]} {
prects.report_prects:      check_design -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]check.design.tcl] -type [lappend check_list cts]
prects.report_prects:    } else {
prects.report_prects:      check_design -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]check.design.tcl] -type $check_list
prects.report_prects:    }
prects.report_prects:  }}
prects.report_prects:Begin: Design checking
prects.report_prects:        Checking 'timing' category...
cts:Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:Leaving CCOpt scope - optDesignGlobalRouteStep...
cts:**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
cts:Type 'man IMPPTN-1250' for more detail.
cts:[NR-eGR] Read 173 nets ( ignored 0 )
cts:[NR-eGR] There are 1 clock nets ( 1 with NDR ).
cts:[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
cts:[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.732400e+02um
cts:[NR-eGR] Layer group 2: route 171 net(s) in layer range [1, 5]
prects.report_prects:        No issues found during checks.
prects.report_prects:		(Real time: 0:00:00.0, Memory: 2741.8M)
prects.report_prects:
prects.report_prects:        Checking 'place' category...
cts:[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.839816e+04um
cts:[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
cts:[NR-eGR] Total eGR-routed clock nets wire length: 292um, number of vias: 56
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR]               Length (um)  Vias 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]  met1  (1H)          1134   466 
cts:[NR-eGR]  met2  (2V)          7001   277 
cts:[NR-eGR]  met3  (3H)          6584    63 
cts:[NR-eGR]  met4  (4V)          2975    33 
cts:[NR-eGR]  met5  (5H)           944     0 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]        Total        18638   839 
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Total half perimeter of net bounding box: 18149um
cts:[NR-eGR] Total length: 18638um, number of vias: 839
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Finished Early Global Route kernel ( CPU: 0.28 sec, Real: 0.41 sec, Curr Mem: 2.64 MB )
cts:[NR-eGR] Finished Early Global Route ( CPU: 0.29 sec, Real: 0.41 sec, Curr Mem: 2.63 MB )
cts:Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.3 real=0:00:00.6)
cts:Legalization setup...
cts:Using cell based legalization.
cts:Initializing placement interface...
cts:  Use check_library -place or consult logv if problems occur.
cts:  Leaving CCOpt scope - Initializing placement interface...
cts:  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
cts:Initializing placement interface done.
cts:Leaving CCOpt scope - Cleaning up placement interface...
cts:Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:Leaving CCOpt scope - Initializing placement interface...
cts:Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:[PSP]    Load db... (mem=2.6M)
cts:[PSP]    Read data from FE... (mem=2.6M)
cts:[PSP]    Done Read data from FE (cpu=0.001s, mem=2.6M)
cts:
cts:[PSP]    Done Load db (cpu=0.001s, mem=2.6M)
cts:
cts:[PSP]    Constructing placeable region... (mem=2.6M)
cts:[PSP]    Compute region effective width... (mem=2.6M)
cts:[PSP]    Done Compute region effective width (cpu=0.000s, mem=2.6M)
cts:
cts:[PSP]    Done Constructing placeable region (cpu=0.001s, mem=2.6M)
cts:
cts:Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
cts:Validating CTS configuration...
cts:Checking module port directions...
cts:Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:Non-default attributes:
cts:  Public non-default attributes:
cts:    cts_buffer_cells is set for at least one object
cts:    cts_clock_gating_cells is set for at least one object
cts:    cts_inverter_cells is set for at least one object
cts:    cts_logic_cells is set for at least one object
cts:    cts_merge_clock_gates is set for at least one object
cts:    cts_merge_clock_logic is set for at least one object
cts:    cts_primary_delay_corner: tt_v1.8_25C_Nominal_25 (default: )
cts:    cts_target_max_transition_time is set for at least one object
cts:    cts_target_max_transition_time_sdc is set for at least one object
cts:    cts_target_skew is set for at least one object
cts:  No private non-default attributes
cts:Updating RC Grid density data for preRoute extraction ...
cts:Initializing multi-corner resistance tables ...
cts:Route type trimming info:
cts:  No route type modifications were made.
prects.report_prects:        No issues found during checks.
prects.report_prects:		(Real time: 0:00:01.0, Memory: 2743.6M)
prects.report_prects:
prects.report_prects:        Checking 'opt' category...
cts:Library trimming buffers in power domain auto-default and half-corner tt_v1.8_25C_Nominal_25:both.late removed 0 of 3 cells
cts:Original list had 3 cells:
cts:CLKBUFX8 CLKBUFX4 CLKBUFX2 
cts:Library trimming was not able to trim any cells:
cts:CLKBUFX8 CLKBUFX4 CLKBUFX2 
cts:Library trimming inverters in power domain auto-default and half-corner tt_v1.8_25C_Nominal_25:both.late removed 0 of 4 cells
cts:Original list had 4 cells:
cts:CLKINVX8 CLKINVX4 CLKINVX2 CLKINVX1 
cts:Library trimming was not able to trim any cells:
cts:CLKINVX8 CLKINVX4 CLKINVX2 CLKINVX1 
cts:**WARN: (IMPCCOPT-2427):	The cts_target_maximum_transition_time 100.000ns is too high for delay_corner tt_v1.8_25C_Nominal_25 and delay_type late for clock_tree core_clock and net_type leaf. CTS will proceed using 0.599ns.
cts:**WARN: (IMPCCOPT-2427):	The cts_target_maximum_transition_time 100.000ns is too high for delay_corner tt_v1.8_25C_Nominal_25 and delay_type late for clock_tree core_clock and net_type trunk. CTS will proceed using 0.599ns.
cts:Clock tree balancer configuration for clock_tree core_clock:
cts:Non-default attributes:
cts:  Public non-default attributes:
cts:    cts_merge_clock_gates: true (default: false)
cts:    cts_merge_clock_logic: true (default: false)
cts:  No private non-default attributes
cts:For power domain auto-default:
cts:  Buffers:     CLKBUFX8 CLKBUFX4 CLKBUFX2
cts:  Inverters:   CLKINVX8 CLKINVX4 CLKINVX2 CLKINVX1
cts:  Unblocked area available for placement of any clock cells in power_domain auto-default: 1199772.000um^2
cts:Top Routing info:
cts:  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
cts:  Unshielded; Mask Constraint: 0; Source: cts_route_type.
cts:Trunk Routing info:
cts:  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
cts:  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
cts:Leaf Routing info:
cts:  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
cts:  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
cts:For timing_corner tt_v1.8_25C_Nominal_25:both, late and power domain auto-default:
cts:  Slew time target (leaf):    0.600ns
cts:  Slew time target (trunk):   0.600ns
cts:  Slew time target (top):     100.000ns (Note: no nets are considered top nets in this clock tree)
cts:  Buffer unit delay: 0.183ns
cts:  Buffer max distance: 2277.858um
cts:Fastest wire driving cells and distances:
cts:  Buffer    : {lib_cell:CLKBUFX8, fastest_considered_half_corner=tt_v1.8_25C_Nominal_25:both.late, optimalDrivingDistance=2277.858um, saturatedSlew=0.419ns, speed=4723.886um per ns, cellArea=9.197um^2 per 1000um}
cts:  Inverter  : {lib_cell:CLKINVX8, fastest_considered_half_corner=tt_v1.8_25C_Nominal_25:both.late, optimalDrivingDistance=1965.116um, saturatedSlew=0.384ns, speed=5150.350um per ns, cellArea=8.722um^2 per 1000um}
cts:
cts:
cts:Logic Sizing Table:
cts:
cts:----------------------------------------------------------
cts:Cell    Instance count    Source    Eligible library cells
cts:----------------------------------------------------------
cts:  (empty table)
cts:----------------------------------------------------------
cts:
cts:
cts:Clock tree balancer configuration for skew_group core_clock/func:
cts: Created from constraint modes: {[]}
cts:  Sources:                     pin clk
cts:  Total number of sinks:       16
cts:  Delay constrained sinks:     16
cts:  Constrains:                  default
cts:  Non-leaf sinks:              0
cts:  Ignore pins:                 0
cts: Timing corner tt_v1.8_25C_Nominal_25:both.late:
cts:  Skew target:                 0.183ns
cts:Primary reporting skew groups are:
cts:skew_group core_clock/func with 16 clock sinks
cts:Found 0/0 (-nan%) clock tree instances with fixed placement status.
cts:
cts:
cts:Constraint summary
cts:==================
cts:
cts:Transition constraints are active in the following delay corners:
cts:
cts:tt_v1.8_25C_Nominal_25:both.late
cts:
cts:Cap constraints are active in the following delay corners:
cts:
cts:tt_v1.8_25C_Nominal_25:both.late
cts:
cts:Transition constraint summary:
cts:
cts:----------------------------------------------------------------------------------------------------------
cts:Delay corner                                  Target (ns)    Num pins    Target source       Clock tree(s)
cts:----------------------------------------------------------------------------------------------------------
cts:tt_v1.8_25C_Nominal_25:both.late (primary)         -            -               -                  -
cts:                    -                            0.150          16       liberty explicit    all
cts:                    -                            0.600           2       tool modified       all
cts:----------------------------------------------------------------------------------------------------------
cts:
cts:Capacitance constraint summary:
cts:
cts:------------------------------------------------------------------------------------------------------------------
cts:Delay corner                                  Limit (pF)    Num nets    Target source                Clock tree(s)
cts:------------------------------------------------------------------------------------------------------------------
cts:tt_v1.8_25C_Nominal_25:both.late (primary)        -            -                    -                      -
cts:                    -                           0.165          1        library_or_sdc_constraint    all
cts:------------------------------------------------------------------------------------------------------------------
cts:
cts:
cts:Clock DAG stats initial state:
cts:  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:  sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:  misc counts      : r=1, pp=0, mci=0
cts:  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=186.760um, total=186.760um
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:*                                                                   InitialState
cts:No ideal or dont_touch nets found in the clock tree
cts:No dont_touch hnets found in the clock tree
cts:No dont_touch hpins found in the clock network.
cts:Checking for illegal sizes of clock logic instances...
cts:Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:Validating CTS configuration done. (took cpu=0:00:01.2 real=0:00:01.2)
cts:CCOpt configuration status: all checks passed.
cts:Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
cts:    Adding exclusion drivers (these will be instances of the smallest area library cells).
cts:  No exclusion drivers are needed.
cts:Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
cts:Antenna diode management...
cts:  Found 0 antenna diodes in the clock trees.
cts:  
cts:Antenna diode management done.
cts:Adding driver cells for primary IOs...
cts:Adding driver cells for primary IOs done.
cts:Adding driver cells for primary IOs...
cts:Adding driver cells for primary IOs done.
cts:
cts:----------------------------------------------------------------------------------------------
cts:CCOpt reported the following when adding drivers below input ports and above output ports     
cts:----------------------------------------------------------------------------------------------
cts:  (empty table)
cts:----------------------------------------------------------------------------------------------
cts:
cts:
cts:Adding driver cell for primary IO roots...
cts:Adding driver cell for primary IO roots done.
cts:Maximizing clock DAG abstraction...
cts:  Removing clock DAG drivers
cts:Maximizing clock DAG abstraction done.
cts:CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.7 real=0:00:01.9)
cts:Synthesizing clock trees...
cts:  Preparing To Balance...
cts:  Leaving CCOpt scope - Cleaning up placement interface...
cts:  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Leaving CCOpt scope - Initializing placement interface...
cts:  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Merging duplicate siblings in DAG...
cts:    Clock DAG stats before merging:
cts:      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:      sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=186.760um, total=186.760um
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:*                                                                   before merging
cts:    Resynthesising clock tree into netlist...
cts:      Reset timing graph...
cts:Ignoring AAE DB Resetting ...
cts:      Reset timing graph done.
cts:    Resynthesising clock tree into netlist done.
cts:    Merging duplicate clock dag driver clones in DAG...
cts:    Merging duplicate clock dag driver clones in DAG done.
cts:    
cts:    Disconnecting clock tree from netlist...
cts:    Disconnecting clock tree from netlist done.
cts:  Merging duplicate siblings in DAG done.
cts:  Applying movement limits...
cts:  Applying movement limits done.
cts:  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
cts:  CCOpt::Phase::Construction...
cts:  Stage::Clustering...
cts:  Clustering...
cts:    Initialize for clustering...
cts:    Clock DAG stats before clustering:
cts:      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:      sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=186.760um, total=186.760um
prects.report_prects:        Messages issued during checks:
prects.report_prects:-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
prects.report_prects:| ID                | Severity  | Count       | Description                                                                                                                   |
prects.report_prects:-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
prects.report_prects:| IMPOPT-2908       | warning   | 1           | Maximum transition %.3f is too small compared to maximum transition threshold %.3f, this would result in excessive buffering. |
prects.report_prects:-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
prects.report_prects:		(Real time: 0:00:01.0, Memory: 2860.1M)
prects.report_prects:
prects.report_prects:**INFO: Identified 0 error(s) and 1 warning(s) during 'check_design -type {timing place opt}'.
prects.report_prects:        The details of the error(s) and warning(s) can be found in report 'reports/prects/check.design.tcl'
prects.report_prects:End: Design checking
prects.report_prects:#@ End verbose flow_step report_check_design
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:*                                                                   before clustering
cts:    Computing max distances from locked parents...
cts:      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
cts:    Computing max distances from locked parents done.
cts:    Preplacing multi-input logics...
cts:    Preplacing multi-input logics done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    Computing optimal clock node locations...
cts:    : ...20% ...40% ...60% ...80% ...100% 
cts:    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    Initialize for clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
cts:    Bottom-up phase...
cts:    Clustering bottom-up starting from leaves...
cts:      Clustering clock_tree core_clock...
cts:      Clustering clock_tree core_clock done.
cts:    Clustering bottom-up starting from leaves done.
cts:    Rebuilding the clock tree after clustering...
cts:    Rebuilding the clock tree after clustering done.
cts:    Clock DAG stats after bottom-up phase:
cts:      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:      sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=186.760um, total=186.760um
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:*                                                                   after bottom-up phase
cts:    Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
cts:    Legalizing clock trees...
cts:    Resynthesising clock tree into netlist...
cts:      Reset timing graph...
cts:Ignoring AAE DB Resetting ...
cts:      Reset timing graph done.
cts:    Resynthesising clock tree into netlist done.
cts:    Commiting net attributes....
cts:    Commiting net attributes. done.
cts:    Leaving CCOpt scope - ClockRefiner...
cts:    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
cts:*** Starting place_detail (0:01:06 mem=2766.7M) ***
cts:Total net bbox length = 1.815e+04 (8.410e+03 9.739e+03) (ext = 1.320e+04)
cts:Move report: Detail placement moved 61 insts, mean move: 4.12 um, max move: 18.40 um 
cts:	Max move on inst (count_reg[3]): (112.24, 29.90) --> (126.50, 34.04)
cts:	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2768.9MB
cts:Summary Report:
cts:Instances moved: 61 (out of 164 movable)
cts:Instances flipped: 0
cts:Mean displacement: 4.12 um
cts:Max displacement: 18.40 um (Instance: count_reg[3]) (112.24, 29.9) -> (126.5, 34.04)
cts:	Length: 27 sites, height: 1 rows, site name: CoreSite, cell type: DFFRX4
cts:Physical-only instances moved: 0 (out of 0 movable physical-only)
cts:Total net bbox length = 1.841e+04 (8.545e+03 9.867e+03) (ext = 1.320e+04)
cts:Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2769.4MB
cts:*** Finished place_detail (0:01:06 mem=2769.4M) ***
cts:    ClockRefiner summary
cts:    All clock instances: Moved 1, flipped 1 and cell swapped 0 (out of a total of 16).
cts:    All Clock instances: Average move = 18.4um
cts:    The largest move was 18.4 um for count_reg[3].
cts:    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
cts:    Disconnecting clock tree from netlist...
cts:    Disconnecting clock tree from netlist done.
cts:    Leaving CCOpt scope - Cleaning up placement interface...
cts:    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    Leaving CCOpt scope - Initializing placement interface...
cts:    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
cts:    Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    
cts:    Clock tree legalization - Histogram:
cts:    ====================================
cts:    
cts:    --------------------------------
cts:    Movement (um)    Number of cells
cts:    --------------------------------
cts:      (empty table)
cts:    --------------------------------
cts:    
cts:    
cts:    Clock tree legalization - There are no Movements:
cts:    =================================================
cts:    
cts:    ---------------------------------------------
cts:    Movement (um)    Desired     Achieved    Node
cts:                     location    location    
cts:    ---------------------------------------------
cts:      (empty table)
cts:    ---------------------------------------------
cts:    
cts:    Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.2)
cts:    Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
cts:    Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    Clock DAG stats after 'Clustering':
cts:      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:      sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:      sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.049pF, total=0.049pF
cts:      wire lengths     : top=0.000um, trunk=0.000um, leaf=308.657um, total=308.657um
cts:      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=201.020um, total=201.020um
cts:    Clock DAG net violations after 'Clustering': none
cts:    Clock DAG primary half-corner transition distribution after 'Clustering':
cts:      Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:    Primary reporting skew groups after 'Clustering':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.000, skn=-1.314, kur=2.911], skew [0.001 vs 0.183], 100% {0.001, 0.003} (wid=0.003 ws=0.001) (gid=0.000 gs=0.000)
cts:    Skew group summary after 'Clustering':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.000, skn=-1.314, kur=2.911], skew [0.001 vs 0.183], 100% {0.001, 0.003} (wid=0.003 ws=0.001) (gid=0.000 gs=0.000)
cts:    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Clustering done. (took cpu=0:00:00.4 real=0:00:00.4)
cts:  Looking for fanout violations...
cts:  Looking for fanout violations done.
cts:  Removing clustering added virtual delays...
cts:    Resynthesising clock tree into netlist...
cts:      Reset timing graph...
cts:Ignoring AAE DB Resetting ...
cts:      Reset timing graph done.
cts:    Resynthesising clock tree into netlist done.
cts:    Disconnecting clock tree from netlist...
cts:    Disconnecting clock tree from netlist done.
cts:  Removing clustering added virtual delays done.
cts:  CongRepair After Initial Clustering...
cts:  Reset timing graph...
cts:Ignoring AAE DB Resetting ...
cts:  Reset timing graph done.
cts:  Leaving CCOpt scope - Early Global Route...
cts:  Clock implementation routing...
cts:Net route status summary:
cts:  Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
cts:  Non-clock:   184 (unrouted=13, trialRouted=171, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])
cts:    Routing using eGR only...
cts:      Early Global Route - eGR only step...
cts:(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
cts:(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
cts:(ccopt eGR): Start to route 1 all nets
cts:**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
cts:Type 'man IMPPTN-1250' for more detail.
cts:**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
cts:Type 'man IMPPTN-1250' for more detail.
cts:[PSP]    Started Early Global Route ( Curr Mem: 2.64 MB )
cts:[PSP]    Started Early Global Route kernel ( Curr Mem: 2.64 MB )
cts:[NR-eGR] Read 173 nets ( ignored 172 )
cts:[NR-eGR] There are 1 clock nets ( 1 with NDR ).
cts:[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
cts:[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.898000e+02um
cts:[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
cts:[NR-eGR] Total eGR-routed clock nets wire length: 308um, number of vias: 43
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Report for selected net(s) only.
cts:[NR-eGR]               Length (um)  Vias 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]  met1  (1H)             9    17 
cts:[NR-eGR]  met2  (2V)            60    17 
cts:[NR-eGR]  met3  (3H)           187     7 
cts:[NR-eGR]  met4  (4V)            46     2 
cts:[NR-eGR]  met5  (5H)             6     0 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]        Total          308    43 
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Total half perimeter of net bounding box: 201um
cts:[NR-eGR] Total length: 308um, number of vias: 43
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Total routed clock nets wire length: 308um, number of vias: 43
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR]               Length (um)  Vias 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]  met1  (1H)          1143   467 
cts:[NR-eGR]  met2  (2V)          7055   277 
cts:[NR-eGR]  met3  (3H)          6592    49 
cts:[NR-eGR]  met4  (4V)          2915    33 
cts:[NR-eGR]  met5  (5H)           950     0 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]        Total        18655   826 
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Total half perimeter of net bounding box: 18412um
cts:[NR-eGR] Total length: 18655um, number of vias: 826
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Finished Early Global Route kernel ( CPU: 0.24 sec, Real: 0.36 sec, Curr Mem: 2.64 MB )
cts:[NR-eGR] Finished Early Global Route ( CPU: 0.24 sec, Real: 0.37 sec, Curr Mem: 2.64 MB )
prects.report_prects:UM: Running design category ...
cts:      Early Global Route - eGR only step done. (took cpu=0:00:00.4 real=0:00:00.6)
cts:    Routing using eGR only done.
cts:Net route status summary:
cts:  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=1)
cts:  Non-clock:   184 (unrouted=13, trialRouted=171, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])
cts:
cts:CCOPT: Done with clock implementation routing.
cts:
cts:  Clock implementation routing done.
cts:  CCOpt: Starting congestion repair using flow wrapper...
cts:    Congestion Repair...
cts:*** IncrReplace #1 [begin] (CTS #1 / clock_opt_design #1) : totSession cpu/real = 0:01:06.6/0:01:08.0 (1.0), mem = 2767.4M
cts:Info: Enable timing driven in postCTS congRepair.
cts:
cts:*** Start incrementalPlace ***
cts:Effort level <high> specified for tdgp_reg2reg_default path_group
cts:No Views given, use default active views for adaptive view pruning
cts:Active views:
cts:  tt_v1.8_25C_Nominal_25_func
cts:**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
cts:Type 'man IMPPTN-1250' for more detail.
cts:[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.71 MB )
cts:[NR-eGR] Read 173 nets ( ignored 1 )
cts:[NR-eGR] Layer group 1: route 172 net(s) in layer range [1, 5]
cts:[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.841472e+04um
cts:[NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
cts:[NR-eGR] Finished Early Global Route kernel ( CPU: 0.22 sec, Real: 0.31 sec, Curr Mem: 2.71 MB )
cts:Early Global Route congestion estimation runtime: 0.32 seconds, mem = 2801.4M
cts:Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
cts:
cts:=== incrementalPlace Internal Loop 1 ===
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:*                                                                   incrNP_iter_start
prects.report_prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects.report_prects:UM:           8.42              8                                      report_check_design
cts:[spp] 0
cts:AAE_INFO: opIsDesignInPostRouteState() is 0
cts:#################################################################################
cts:# Design Stage: PreRoute
cts:# Design Name: counter_16bit
cts:# Design Mode: 130nm
cts:# Analysis Mode: MMMC OCV 
cts:# Parasitics Mode: No SPEF/RCDB 
cts:# Signoff Settings: SI Off 
cts:#################################################################################
cts:Extraction called for design 'counter_16bit' of instances=164 and nets=185 using extraction engine 'pre_route' .
cts:pre_route RC Extraction called for design counter_16bit.
cts:RC Extraction called in multi-corner(1) mode.
cts:RCMode: PreRoute
cts:      RC Corner Indexes            0   
cts:Capacitance Scaling Factor   : 1.00000 
cts:Resistance Scaling Factor    : 1.00000 
cts:Clock Cap. Scaling Factor    : 1.00000 
cts:Clock Res. Scaling Factor    : 1.00000 
cts:Shrink Factor                : 1.00000
cts:Using Quantus QRC technology file ...
cts:Updating RC Grid density data for preRoute extraction ...
cts:Initializing multi-corner resistance tables ...
cts:PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2818.836M)
cts:Start delay calculation (fullDC) (1 T). (MEM=2834.54)
cts:Total number of fetched objects 183
cts:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
cts:End delay calculation. (MEM=2855.34 CPU=0:00:00.0 REAL=0:00:00.0)
cts:End delay calculation (fullDC). (MEM=2848.39 CPU=0:00:00.2 REAL=0:00:00.0)
cts:*** Finished SKP initialization (cpu=0:00:00.4, real=0:00:00.0)***
cts:SKP will use view:
cts:  tt_v1.8_25C_Nominal_25_func
cts:Iteration  9: Total net bbox = 1.756e+04 (8.08e+03 9.49e+03)
cts:              Est.  stn bbox = 1.881e+04 (8.39e+03 1.04e+04)
cts:              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2871.5M
cts:[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.75 MB )
cts:Iteration 10: Total net bbox = 1.798e+04 (8.17e+03 9.81e+03)
cts:              Est.  stn bbox = 1.922e+04 (8.47e+03 1.07e+04)
cts:              cpu = 0:00:01.4 real = 0:00:01.0 mem = 2897.4M
cts:Iteration 11: Total net bbox = 1.833e+04 (8.38e+03 9.95e+03)
cts:              Est.  stn bbox = 1.959e+04 (8.70e+03 1.09e+04)
cts:              cpu = 0:00:00.5 real = 0:00:01.0 mem = 2868.8M
cts:Move report: Timing Driven Placement moved 164 insts, mean move: 13.97 um, max move: 49.28 um 
cts:	Max move on inst (prects_FE_OFC14_count_5): (122.82, 58.88) --> (147.25, 83.72)
cts:
cts:Finished Incremental Placement (cpu=0:00:03.4, real=0:00:05.0, mem=2866.7M)
cts:*** Starting place_detail (0:01:10 mem=2862.6M) ***
cts:Total net bbox length = 1.843e+04 (8.474e+03 9.954e+03) (ext = 1.306e+04)
cts:Move report: Detail placement moved 164 insts, mean move: 1.36 um, max move: 19.90 um 
cts:	Max move on inst (prects_FE_OFC26_count_7): (74.88, 70.15) --> (56.12, 71.30)
cts:	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2863.5MB
cts:Summary Report:
cts:Instances moved: 164 (out of 164 movable)
cts:Instances flipped: 0
cts:Mean displacement: 1.36 um
cts:Max displacement: 19.90 um (Instance: prects_FE_OFC26_count_7) (74.876, 70.153) -> (56.12, 71.3)
cts:	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: BUFX2
cts:Physical-only instances moved: 0 (out of 0 movable physical-only)
cts:Total net bbox length = 1.832e+04 (8.346e+03 9.972e+03) (ext = 1.305e+04)
cts:Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2863.5MB
cts:*** Finished place_detail (0:01:10 mem=2863.5M) ***
cts:[NR-eGR] Read 173 nets ( ignored 1 )
cts:[NR-eGR] Layer group 1: route 172 net(s) in layer range [1, 5]
cts:[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.831536e+04um
cts:[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
cts:[NR-eGR] Finished Early Global Route kernel ( CPU: 0.21 sec, Real: 0.32 sec, Curr Mem: 2.72 MB )
cts:Early Global Route congestion estimation runtime: 0.33 seconds, mem = 2864.3M
cts:Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
cts:[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR]               Length (um)  Vias 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]  met1  (1H)          1206   523 
cts:[NR-eGR]  met2  (2V)          7277   296 
cts:[NR-eGR]  met3  (3H)          6516    38 
cts:[NR-eGR]  met4  (4V)          2935    31 
cts:[NR-eGR]  met5  (5H)           916     0 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]        Total        18850   888 
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Total half perimeter of net bounding box: 18318um
cts:[NR-eGR] Total length: 18850um, number of vias: 888
cts:[NR-eGR] --------------------------------------------------------------------------
cts:Early Global Route wiring runtime: 0.13 seconds, mem = 2826.4M
cts:
cts:*** Finished incrementalPlace (cpu=0:00:04.1, real=0:00:05.0)***
cts:*** IncrReplace #1 [finish] (CTS #1 / clock_opt_design #1) : cpu/real = 0:00:04.2/0:00:05.6 (0.7), totSession cpu/real = 0:01:10.8/0:01:13.6 (1.0), mem = 2825.8M
cts:    Congestion Repair done. (took cpu=0:00:04.2 real=0:00:05.7)
cts:  CCOpt: Starting congestion repair using flow wrapper done.
cts:  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:04.7 real=0:00:06.3)
cts:  Leaving CCOpt scope - extractRC...
cts:  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
cts:Extraction called for design 'counter_16bit' of instances=164 and nets=185 using extraction engine 'pre_route' .
cts:pre_route RC Extraction called for design counter_16bit.
cts:RC Extraction called in multi-corner(1) mode.
cts:RCMode: PreRoute
cts:      RC Corner Indexes            0   
cts:Capacitance Scaling Factor   : 1.00000 
cts:Resistance Scaling Factor    : 1.00000 
cts:Clock Cap. Scaling Factor    : 1.00000 
cts:Clock Res. Scaling Factor    : 1.00000 
cts:Shrink Factor                : 1.00000
cts:PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
cts:Using Quantus QRC technology file ...
cts:Updating RC Grid density data for preRoute extraction ...
cts:Initializing multi-corner resistance tables ...
cts:PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2818.621M)
cts:  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
cts:  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
cts:  Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Clock DAG stats after clustering cong repair call:
cts:    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:    sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:    misc counts      : r=1, pp=0, mci=0
cts:    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:    sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
cts:    wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
cts:    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:  Clock DAG net violations after clustering cong repair call: none
cts:  Clock DAG primary half-corner transition distribution after clustering cong repair call:
cts:    Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:  Primary reporting skew groups after clustering cong repair call:
cts:    skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
cts:  Skew group summary after clustering cong repair call:
cts:    skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
cts:  CongRepair After Initial Clustering done. (took cpu=0:00:04.7 real=0:00:06.3)
cts:  Stage::Clustering done. (took cpu=0:00:05.1 real=0:00:06.8)
cts:  Stage::DRV Fixing...
cts:  Fixing clock tree slew time and max cap violations...
cts:    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
cts:    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
cts:      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:      sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:      sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
cts:      wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
cts:      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
cts:    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
cts:      Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
cts:    Skew group summary after 'Fixing clock tree slew time and max cap violations':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
cts:    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Fixing clock tree slew time and max cap violations - detailed pass...
cts:    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
cts:    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
cts:      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:      sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:      sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
cts:      wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
cts:      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
cts:    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
cts:      Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
cts:    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
cts:    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Stage::Insertion Delay Reduction...
cts:  Removing unnecessary root buffering...
cts:    Clock DAG stats after 'Removing unnecessary root buffering':
cts:      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:      sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:      sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
cts:      wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
cts:      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:    Clock DAG net violations after 'Removing unnecessary root buffering': none
cts:    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
cts:      Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:    Primary reporting skew groups after 'Removing unnecessary root buffering':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
cts:    Skew group summary after 'Removing unnecessary root buffering':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
cts:    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Removing unconstrained drivers...
cts:    Clock DAG stats after 'Removing unconstrained drivers':
cts:      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:      sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:      sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
cts:      wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
cts:      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:    Clock DAG net violations after 'Removing unconstrained drivers': none
cts:    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
cts:      Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:    Primary reporting skew groups after 'Removing unconstrained drivers':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
cts:    Skew group summary after 'Removing unconstrained drivers':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
cts:    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Reducing insertion delay 1...
cts:    Clock DAG stats after 'Reducing insertion delay 1':
cts:      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:      sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:      sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
cts:      wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
cts:      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:    Clock DAG net violations after 'Reducing insertion delay 1': none
cts:    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
cts:      Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:    Primary reporting skew groups after 'Reducing insertion delay 1':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
cts:    Skew group summary after 'Reducing insertion delay 1':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
cts:    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Removing longest path buffering...
cts:    Clock DAG stats after 'Removing longest path buffering':
cts:      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:      sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:      sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
cts:      wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
cts:      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:    Clock DAG net violations after 'Removing longest path buffering': none
cts:    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
cts:      Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:    Primary reporting skew groups after 'Removing longest path buffering':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
cts:    Skew group summary after 'Removing longest path buffering':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
cts:    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Reducing delay of long paths...
cts:    Clock DAG stats after 'Reducing delay of long paths':
cts:      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:      sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:      sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
cts:      wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
cts:      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:    Clock DAG net violations after 'Reducing delay of long paths': none
cts:    Clock DAG primary half-corner transition distribution after 'Reducing delay of long paths':
cts:      Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:    Primary reporting skew groups after 'Reducing delay of long paths':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
cts:    Skew group summary after 'Reducing delay of long paths':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
cts:    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Reducing delay of long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  CCOpt::Phase::Construction done. (took cpu=0:00:05.1 real=0:00:06.8)
cts:  CCOpt::Phase::Implementation...
cts:  Stage::Reducing Power...
cts:  Improving clock tree routing...
cts:    Iteration 1...
cts:    Iteration 1 done.
cts:    Clock DAG stats after 'Improving clock tree routing':
cts:      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:      sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:      sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
cts:      wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
cts:      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:    Clock DAG net violations after 'Improving clock tree routing': none
cts:    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
cts:      Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:    Primary reporting skew groups after 'Improving clock tree routing':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
cts:    Skew group summary after 'Improving clock tree routing':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
cts:    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Reducing clock tree power 1...
cts:    Resizing gates: 
cts:    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
cts:    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    100% 
cts:    Clock DAG stats after 'Reducing clock tree power 1':
cts:      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:      sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:      sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
cts:      wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
cts:      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:    Clock DAG net violations after 'Reducing clock tree power 1': none
cts:    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
cts:      Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:    Primary reporting skew groups after 'Reducing clock tree power 1':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
cts:    Skew group summary after 'Reducing clock tree power 1':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
cts:    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Reducing clock tree power 2...
cts:    Clock DAG stats after 'Reducing clock tree power 2':
cts:      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:      sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:      sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
cts:      wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
cts:      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:    Clock DAG net violations after 'Reducing clock tree power 2': none
cts:    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
cts:      Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:    Primary reporting skew groups after 'Reducing clock tree power 2':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
cts:    Skew group summary after 'Reducing clock tree power 2':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
cts:    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Stage::Balancing...
cts:  Improving subtree skew...
cts:    Clock DAG stats after 'Improving subtree skew':
cts:      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:      sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:      sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
cts:      wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
cts:      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:    Clock DAG net violations after 'Improving subtree skew': none
cts:    Clock DAG primary half-corner transition distribution after 'Improving subtree skew':
cts:      Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:    Primary reporting skew groups after 'Improving subtree skew':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
cts:    Skew group summary after 'Improving subtree skew':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
cts:    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Improving subtree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Offloading subtrees by buffering...
cts:    Clock DAG stats after 'Offloading subtrees by buffering':
cts:      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:      sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:      sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
cts:      wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
cts:      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:    Clock DAG net violations after 'Offloading subtrees by buffering': none
cts:    Clock DAG primary half-corner transition distribution after 'Offloading subtrees by buffering':
cts:      Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:    Primary reporting skew groups after 'Offloading subtrees by buffering':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
cts:    Skew group summary after 'Offloading subtrees by buffering':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
cts:    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Offloading subtrees by buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  AdjustingMinPinPIDs for balancing...
cts:    Approximately balancing fragments step...
cts:      Resolve constraints - Approximately balancing fragments...
cts:      Resolving skew group constraints...
cts:        Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
cts:      Resolving skew group constraints done.
cts:      Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:      Estimate delay to be added in balancing - Approximately balancing fragments...
cts:      Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
cts:      Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:      Approximately balancing fragments...
cts:        Moving gates to improve sub-tree skew...
cts:          Tried: 2 Succeeded: 0
cts:          Clock DAG stats after 'Moving gates to improve sub-tree skew':
cts:            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:            sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:            misc counts      : r=1, pp=0, mci=0
cts:            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:            sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
cts:            wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
cts:            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:          Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
cts:          Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
cts:            Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:        Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:        Approximately balancing fragments bottom up...
cts:          Clock DAG stats after 'Approximately balancing fragments bottom up':
cts:            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:            sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:            misc counts      : r=1, pp=0, mci=0
cts:            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:            sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
cts:            wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
cts:            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:          Clock DAG net violations after 'Approximately balancing fragments bottom up': none
cts:          Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
cts:            Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:        Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:        
cts:        Virtual Delay Histogram:
cts:        
cts:        ---------------
cts:        Histogram
cts:        ---------------
cts:        {17 <= 0.000ns}
cts:        ---------------
cts:        
cts:        Virtual delay statistics:
cts:        
cts:        ------------------------------------------------------
cts:        Mean     Min      Max      Std. Dev    Count     Total
cts:        ------------------------------------------------------
cts:        0.000    0.000    0.000     0.000      17.000    0.000
cts:        ------------------------------------------------------
cts:        
cts:        Biggest Virtual delays:
cts:        
cts:        ---------------------------------------
cts:        Virtual    Clock Tree    Pin    Pre-CTS
cts:        Delay                           net
cts:        ---------------------------------------
cts:          (empty table)
cts:        ---------------------------------------
cts:        
cts:        Approximately balancing fragments, wire and cell delays...
cts:        Approximately balancing fragments, wire and cell delays, iteration 1...
cts:          Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
cts:            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:            sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:            misc counts      : r=1, pp=0, mci=0
cts:            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:            sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
cts:            wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
cts:            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:          Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
cts:          Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
cts:            Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:        Approximately balancing fragments, wire and cell delays, iteration 1 done.
cts:        Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:      Approximately balancing fragments done.
cts:      Clock DAG stats after 'Approximately balancing fragments step':
cts:        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:        sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:        misc counts      : r=1, pp=0, mci=0
cts:        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:        sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
cts:        wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
cts:        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:      Clock DAG net violations after 'Approximately balancing fragments step': none
cts:      Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
cts:        Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:    Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    Clock DAG stats after Approximately balancing fragments:
cts:      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:      sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:      sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
cts:      wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
cts:      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:    Clock DAG net violations after Approximately balancing fragments: none
cts:    Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
cts:      Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:    Primary reporting skew groups after Approximately balancing fragments:
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
cts:    Skew group summary after Approximately balancing fragments:
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
cts:    Improving fragments clock skew...
cts:      Clock DAG stats after 'Improving fragments clock skew':
cts:        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:        sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:        misc counts      : r=1, pp=0, mci=0
cts:        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:        sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
cts:        wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
cts:        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:      Clock DAG net violations after 'Improving fragments clock skew': none
cts:      Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
cts:        Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:      Primary reporting skew groups after 'Improving fragments clock skew':
cts:        skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
cts:      Skew group summary after 'Improving fragments clock skew':
cts:        skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
cts:      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:    Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  AdjustingMinPinPIDs for balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Approximately balancing step...
cts:    Resolve constraints - Approximately balancing...
cts:    Resolving skew group constraints...
cts:      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
cts:    Resolving skew group constraints done.
cts:    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    Approximately balancing...
cts:      Approximately balancing, wire and cell delays...
cts:      Approximately balancing, wire and cell delays, iteration 1...
cts:        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
cts:          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:          sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:          misc counts      : r=1, pp=0, mci=0
cts:          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:          sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
cts:          wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
cts:          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
cts:        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
cts:          Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:      Approximately balancing, wire and cell delays, iteration 1 done.
cts:      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    Approximately balancing done.
cts:    Clock DAG stats after 'Approximately balancing step':
cts:      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:      sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:      sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
cts:      wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
cts:      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:    Clock DAG net violations after 'Approximately balancing step': none
cts:    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
cts:      Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:    Primary reporting skew groups after 'Approximately balancing step':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
cts:    Skew group summary after 'Approximately balancing step':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
cts:    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Approximately balancing paths...
cts:    Added 0 buffers.
cts:    Clock DAG stats after 'Approximately balancing paths':
cts:      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:      sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:      sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
cts:      wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
cts:      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:    Clock DAG net violations after 'Approximately balancing paths': none
cts:    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
cts:      Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:    Primary reporting skew groups after 'Approximately balancing paths':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
cts:    Skew group summary after 'Approximately balancing paths':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
cts:    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Stage::Polishing...
cts:  Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
cts:  Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Clock DAG stats before polishing:
cts:    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:    sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:    misc counts      : r=1, pp=0, mci=0
cts:    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:    sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
cts:    wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
cts:    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:  Clock DAG net violations before polishing: none
cts:  Clock DAG primary half-corner transition distribution before polishing:
cts:    Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:  Primary reporting skew groups before polishing:
cts:    skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
cts:  Skew group summary before polishing:
cts:    skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
cts:  Merging balancing drivers for power...
cts:    Tried: 2 Succeeded: 0
cts:    Clock DAG stats after 'Merging balancing drivers for power':
cts:      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:      sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:      sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
cts:      wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
cts:      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:    Clock DAG net violations after 'Merging balancing drivers for power': none
cts:    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
cts:      Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:    Primary reporting skew groups after 'Merging balancing drivers for power':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
cts:    Skew group summary after 'Merging balancing drivers for power':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
cts:    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Improving clock skew...
cts:    Clock DAG stats after 'Improving clock skew':
cts:      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:      sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:      sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
cts:      wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
cts:      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:    Clock DAG net violations after 'Improving clock skew': none
cts:    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
cts:      Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:    Primary reporting skew groups after 'Improving clock skew':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
cts:    Skew group summary after 'Improving clock skew':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
cts:    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Moving gates to reduce wire capacitance...
cts:    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
cts:    Iteration 1...
cts:      Artificially removing short and long paths...
cts:        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
cts:        Legalizing clock trees...
cts:        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
cts:        Moving gates: 
cts:        ...20% ...40% ...60% ...80% ...Legalizing clock trees...
cts:        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:        100% 
cts:        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    Iteration 1 done.
cts:    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
cts:    Clock DAG stats after 'Moving gates to reduce wire capacitance':
cts:      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:      sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:      sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
cts:      wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
cts:      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
cts:    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
cts:      Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
cts:    Skew group summary after 'Moving gates to reduce wire capacitance':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
cts:    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Reducing clock tree power 3...
cts:    Artificially removing short and long paths...
cts:      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    Initial gate capacitance is (rise=0.064pF fall=0.063pF).
cts:    Resizing gates: 
cts:    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
cts:    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    100% 
cts:    Clock DAG stats after 'Reducing clock tree power 3':
cts:      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:      sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:      sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
cts:      wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
cts:      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:    Clock DAG net violations after 'Reducing clock tree power 3': none
cts:    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
cts:      Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:    Primary reporting skew groups after 'Reducing clock tree power 3':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
cts:    Skew group summary after 'Reducing clock tree power 3':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
cts:    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Improving insertion delay...
cts:    Clock DAG stats after 'Improving insertion delay':
cts:      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:      sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:      sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
cts:      wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
cts:      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:    Clock DAG net violations after 'Improving insertion delay': none
cts:    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
cts:      Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:    Primary reporting skew groups after 'Improving insertion delay':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
cts:    Skew group summary after 'Improving insertion delay':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
cts:    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Wire Opt OverFix...
cts:    Wire Reduction extra effort...
cts:      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
cts:      Artificially removing short and long paths...
cts:        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:      Global shorten wires A0...
cts:        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:      Move For Wirelength - core...
cts:        Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, invalidLoc=0, worse=0, accepted=0
cts:        Max accepted move=0.000um, total accepted move=0.000um
cts:        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:      Global shorten wires A1...
cts:        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:      Move For Wirelength - core...
cts:        Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, invalidLoc=0, worse=0, accepted=0
cts:        Max accepted move=0.000um, total accepted move=0.000um
cts:        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:      Global shorten wires B...
cts:        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:      Move For Wirelength - branch...
cts:        Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, invalidLoc=0, worse=0, accepted=0
cts:        Max accepted move=0.000um, total accepted move=0.000um
cts:        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
cts:      Clock DAG stats after 'Wire Reduction extra effort':
cts:        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
prects.report_prects:#@ Begin verbose flow_step report_area_innovus
cts:        sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:        misc counts      : r=1, pp=0, mci=0
cts:        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:        sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
prects.report_prects:@@flow 2: report_summary -no_html -out_dir debug -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]qor.rpt]
cts:        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.040pF, total=0.040pF
cts:        wire lengths     : top=0.000um, trunk=0.000um, leaf=247.940um, total=247.940um
cts:        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
prects.report_prects:Start to collect the design information.
prects.report_prects:Build netlist information for Cell counter_16bit.
cts:      Clock DAG net violations after 'Wire Reduction extra effort': none
cts:      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
prects.report_prects:Finished collecting the design information.
cts:        Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:      Primary reporting skew groups after 'Wire Reduction extra effort':
prects.report_prects:Generating standard cells used in the design report.
prects.report_prects:Analyze library ... 
cts:        skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
cts:      Skew group summary after 'Wire Reduction extra effort':
prects.report_prects:Analyze netlist ... 
prects.report_prects:Analyze timing ... 
prects.report_prects:Analyze floorplan/placement ... 
cts:        skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.303, kur=-1.577], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
cts:      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:    Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    Optimizing orientation...
cts:    FlipOpt...
cts:    Disconnecting clock tree from netlist...
cts:    Disconnecting clock tree from netlist done.
cts:    Orientation Wirelength Optimization: Attempted = 0 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 0 , Illegal = 0 , Other = 0
cts:    Resynthesising clock tree into netlist...
cts:      Reset timing graph...
cts:Ignoring AAE DB Resetting ...
cts:      Reset timing graph done.
cts:    Resynthesising clock tree into netlist done.
cts:    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    Clock DAG stats after 'Wire Opt OverFix':
cts:      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:      sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:      sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.050pF, total=0.050pF
cts:      wire lengths     : top=0.000um, trunk=0.000um, leaf=308.200um, total=308.200um
cts:      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:    Clock DAG net violations after 'Wire Opt OverFix': none
cts:    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
cts:      Leaf : target=0.150ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:    Primary reporting skew groups after 'Wire Opt OverFix':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.000, skn=-2.002, kur=5.312], skew [0.002 vs 0.183], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
cts:    Skew group summary after 'Wire Opt OverFix':
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.000, skn=-2.002, kur=5.312], skew [0.002 vs 0.183], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
cts:    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.1)
cts:  Total capacitance is (rise=0.114pF fall=0.113pF), of which (rise=0.050pF fall=0.050pF) is wire, and (rise=0.064pF fall=0.063pF) is gate.
cts:  Stage::Polishing done. (took cpu=0:00:00.1 real=0:00:00.1)
cts:  Stage::Updating netlist...
cts:  Reset timing graph...
cts:Ignoring AAE DB Resetting ...
cts:  Reset timing graph done.
cts:  Setting non-default rules before calling refine place.
cts:  Leaving CCOpt scope - Cleaning up placement interface...
cts:  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
prects.report_prects:Analysis Routing ...
prects.report_prects:Report saved in file reports/prects/qor.rpt
cts:  Leaving CCOpt scope - ClockRefiner...
cts:  Soft fixed 2 clock instances and 0 clock sinks.
cts:  Performing clock and sink only refine place with checks partially disabled for sinks.
prects.report_prects:@@flow 3: report_area -min_count 1000 -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]area.summary.rpt]
prects.report_prects:#@ End verbose flow_step report_area_innovus
cts:*** Starting place_detail (0:01:11 mem=2813.0M) ***
cts:Total net bbox length = 1.832e+04 (8.346e+03 9.972e+03) (ext = 1.305e+04)
cts:Move report: Detail placement moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
cts:	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2811.8MB
cts:Summary Report:
cts:Instances moved: 0 (out of 164 movable)
cts:Instances flipped: 0
cts:Mean displacement: 0.00 um
cts:Max displacement: 0.00 um 
cts:Physical-only instances moved: 0 (out of 0 movable physical-only)
cts:Total net bbox length = 1.832e+04 (8.346e+03 9.972e+03) (ext = 1.305e+04)
cts:Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2811.8MB
cts:*** Finished place_detail (0:01:11 mem=2811.8M) ***
cts:  ClockRefiner summary
cts:  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 16).
cts:  Restoring place_status_cts on 0 clock instances.
cts:  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
cts:  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
cts:  CCOpt::Phase::Implementation done. (took cpu=0:00:00.2 real=0:00:00.2)
cts:  CCOpt::Phase::eGRPC...
cts:  eGR Post Conditioning...
cts:    Clock implementation routing...
cts:      Leaving CCOpt scope - Routing Tools...
cts:Net route status summary:
cts:  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=1)
cts:  Non-clock:   184 (unrouted=12, trialRouted=172, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])
cts:      Routing using eGR only...
cts:        Early Global Route - eGR only step...
cts:(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
cts:(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
cts:(ccopt eGR): Start to route 1 all nets
cts:**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
cts:Type 'man IMPPTN-1250' for more detail.
cts:**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
cts:Type 'man IMPPTN-1250' for more detail.
cts:[PSP]    Started Early Global Route ( Curr Mem: 2.64 MB )
cts:[PSP]    Started Early Global Route kernel ( Curr Mem: 2.64 MB )
cts:[NR-eGR] Read 173 nets ( ignored 172 )
cts:[NR-eGR] There are 1 clock nets ( 1 with NDR ).
cts:[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
cts:[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.608200e+02um
cts:[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
cts:[NR-eGR] Total eGR-routed clock nets wire length: 260um, number of vias: 46
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Report for selected net(s) only.
cts:[NR-eGR]               Length (um)  Vias 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]  met1  (1H)            21    21 
cts:[NR-eGR]  met2  (2V)            52    12 
cts:[NR-eGR]  met3  (3H)           120    11 
cts:[NR-eGR]  met4  (4V)            62     2 
cts:[NR-eGR]  met5  (5H)             5     0 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]        Total          260    46 
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Total half perimeter of net bounding box: 163um
cts:[NR-eGR] Total length: 260um, number of vias: 46
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Total routed clock nets wire length: 260um, number of vias: 46
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR]               Length (um)  Vias 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]  met1  (1H)          1217   527 
cts:[NR-eGR]  met2  (2V)          7268   291 
cts:[NR-eGR]  met3  (3H)          6450    42 
cts:[NR-eGR]  met4  (4V)          2951    31 
cts:[NR-eGR]  met5  (5H)           914     0 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]        Total        18801   891 
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Total half perimeter of net bounding box: 18318um
cts:[NR-eGR] Total length: 18801um, number of vias: 891
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Finished Early Global Route kernel ( CPU: 0.27 sec, Real: 0.39 sec, Curr Mem: 2.65 MB )
cts:[NR-eGR] Finished Early Global Route ( CPU: 0.28 sec, Real: 0.40 sec, Curr Mem: 2.64 MB )
cts:        Early Global Route - eGR only step done. (took cpu=0:00:00.4 real=0:00:00.6)
cts:      Routing using eGR only done.
cts:Net route status summary:
cts:  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=1)
cts:  Non-clock:   184 (unrouted=12, trialRouted=172, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])
cts:
cts:CCOPT: Done with clock implementation routing.
cts:
cts:      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.4 real=0:00:00.6)
cts:    Clock implementation routing done.
cts:    Leaving CCOpt scope - Initializing placement interface...
cts:    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    Calling post conditioning for eGRPC...
cts:      eGRPC...
cts:        eGRPC active optimizations:
cts:         - Move Down
cts:         - Downsizing before DRV sizing
cts:         - DRV fixing with sizing
cts:         - Move to fanout
cts:         - Cloning
cts:        
cts:        Currently running CTS, using active skew data
cts:        Loading clock net RC data...
cts:        Preprocessing clock nets...
cts:        Nets initialized for optimization: Seen: 1 Attempted: 1 Successful: 1 Unsuccessful: 0 Invalid: 0
cts:        Preprocessing clock nets done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:        Loading clock net RC data done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:        ProEngine running disconnected to DB
cts:        Disconnecting...
cts:        Disconnecting Clock Trees
cts:        Disconnecting done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:        Reset bufferability constraints...
cts:        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
cts:        Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
cts:        Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:        Clock DAG stats eGRPC initial state:
cts:          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:          sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:          misc counts      : r=1, pp=0, mci=0
cts:          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:          sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.042pF, total=0.042pF
cts:          wire lengths     : top=0.000um, trunk=0.000um, leaf=259.755um, total=259.755um
cts:          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:        Clock DAG net violations eGRPC initial state: none
cts:        Clock DAG primary half-corner transition distribution eGRPC initial state:
cts:          Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:        Primary reporting skew groups eGRPC initial state:
cts:          skew_group core_clock/func: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.000, skn=0.196, kur=-1.252], skew [0.002 vs 0.183], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
cts:        Skew group summary eGRPC initial state:
cts:          skew_group core_clock/func: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.000, skn=0.196, kur=-1.252], skew [0.002 vs 0.183], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
cts:        eGRPC Moving buffers...
cts:          Modifying slew-target multiplier by 1
cts:          Violation analysis...
cts:          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:          Restoring slew-target multiplier
cts:          Clock DAG stats after 'eGRPC Moving buffers':
cts:            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:            sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:            misc counts      : r=1, pp=0, mci=0
cts:            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:            sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.042pF, total=0.042pF
cts:            wire lengths     : top=0.000um, trunk=0.000um, leaf=259.755um, total=259.755um
cts:            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:          Clock DAG net violations after 'eGRPC Moving buffers': none
cts:          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
cts:            Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:          Primary reporting skew groups after 'eGRPC Moving buffers':
cts:            skew_group core_clock/func: insertion delay [min=0.001, max=0.003], skew [0.002 vs 0.183]
cts:          Skew group summary after 'eGRPC Moving buffers':
cts:            skew_group core_clock/func: insertion delay [min=0.001, max=0.003], skew [0.002 vs 0.183]
cts:          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:        eGRPC Initial Pass of Downsizing Clock Tree cells...
cts:          Modifying slew-target multiplier by  Leaf:0.9 Trunk:0.9 Top:0.9
cts:          Artificially removing short and long paths...
cts:            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:          Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:          Downsizing prefiltering...
cts:          Downsizing prefiltering done.
cts:          Prefiltering Summary : numPassedPreFiltering = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 1
cts:          DoDownSizing Summary : numSized = 0
cts:          Restoring slew-target multiplier
cts:          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
cts:            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:            sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:            misc counts      : r=1, pp=0, mci=0
cts:            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:            sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.042pF, total=0.042pF
cts:            wire lengths     : top=0.000um, trunk=0.000um, leaf=259.755um, total=259.755um
cts:            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
cts:          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
cts:            Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
cts:            skew_group core_clock/func: insertion delay [min=0.001, max=0.003], skew [0.002 vs 0.183]
cts:          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
cts:            skew_group core_clock/func: insertion delay [min=0.001, max=0.003], skew [0.002 vs 0.183]
cts:          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:        eGRPC Fixing DRVs...
cts:          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
cts:          CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
cts:          
cts:          Statistics: Fix DRVs (cell sizing):
cts:          ===================================
cts:          
cts:          Cell changes by Net Type:
cts:          
cts:          -------------------------------------------------------------------------------------------------
cts:          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
cts:          -------------------------------------------------------------------------------------------------
cts:          top                0            0           0            0                    0                0
cts:          trunk              0            0           0            0                    0                0
cts:          leaf               0            0           0            0                    0                0
cts:          -------------------------------------------------------------------------------------------------
cts:          Total              0            0           0            0                    0                0
cts:          -------------------------------------------------------------------------------------------------
cts:          
cts:          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
cts:          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
cts:          
cts:          Clock DAG stats after 'eGRPC Fixing DRVs':
cts:            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:            sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:            misc counts      : r=1, pp=0, mci=0
cts:            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:            sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.042pF, total=0.042pF
cts:            wire lengths     : top=0.000um, trunk=0.000um, leaf=259.755um, total=259.755um
cts:            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:          Clock DAG net violations after 'eGRPC Fixing DRVs': none
cts:          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
cts:            Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:          Primary reporting skew groups after 'eGRPC Fixing DRVs':
cts:            skew_group core_clock/func: insertion delay [min=0.001, max=0.003], skew [0.002 vs 0.183]
cts:          Skew group summary after 'eGRPC Fixing DRVs':
cts:            skew_group core_clock/func: insertion delay [min=0.001, max=0.003], skew [0.002 vs 0.183]
cts:          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:        Reconnecting optimized routes...
cts:        Reset timing graph...
cts:Ignoring AAE DB Resetting ...
cts:        Reset timing graph done.
cts:        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:        Violation analysis...
cts:        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:        Reset timing graph...
cts:Ignoring AAE DB Resetting ...
cts:        Reset timing graph done.
cts:        Clock DAG stats before routing clock trees:
cts:          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:          sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:          misc counts      : r=1, pp=0, mci=0
cts:          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:          sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.042pF, total=0.042pF
cts:          wire lengths     : top=0.000um, trunk=0.000um, leaf=259.755um, total=259.755um
cts:          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:        Clock DAG net violations before routing clock trees: none
cts:        Clock DAG primary half-corner transition distribution before routing clock trees:
cts:          Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:        Primary reporting skew groups before routing clock trees:
cts:          skew_group core_clock/func: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.000, skn=0.196, kur=-1.252], skew [0.002 vs 0.183], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
cts:        Skew group summary before routing clock trees:
cts:          skew_group core_clock/func: insertion delay [min=0.001, max=0.003, avg=0.002, sd=0.000, skn=0.196, kur=-1.252], skew [0.002 vs 0.183], 100% {0.001, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
cts:        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:      eGRPC done.
cts:    Calling post conditioning for eGRPC done.
cts:  eGR Post Conditioning done.
cts:  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
cts:  Leaving CCOpt scope - Cleaning up placement interface...
cts:  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Leaving CCOpt scope - ClockRefiner...
cts:  Soft fixed 2 clock instances and 0 clock sinks.
cts:  Performing Single Pass Refine Place.
cts:*** Starting place_detail (0:01:12 mem=2813.6M) ***
cts:Total net bbox length = 1.832e+04 (8.346e+03 9.972e+03) (ext = 1.305e+04)
prects.report_prects:UM: Running design category ...
cts:Move report: Detail placement moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
cts:	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2813.8MB
cts:Summary Report:
cts:Instances moved: 0 (out of 164 movable)
cts:Instances flipped: 0
cts:Mean displacement: 0.00 um
cts:Max displacement: 0.00 um 
cts:Physical-only instances moved: 0 (out of 0 movable physical-only)
cts:Total net bbox length = 1.832e+04 (8.346e+03 9.972e+03) (ext = 1.305e+04)
cts:Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2813.8MB
cts:*** Finished place_detail (0:01:12 mem=2813.8M) ***
cts:  ClockRefiner summary
cts:  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 16).
cts:  Restoring place_status_cts on 0 clock instances.
cts:  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
cts:  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.5 real=0:00:00.8)
cts:  CCOpt::Phase::Routing...
cts:  Clock implementation routing...
cts:    Leaving CCOpt scope - Routing Tools...
cts:Net route status summary:
cts:  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
cts:  Non-clock:   184 (unrouted=12, trialRouted=172, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])
cts:    Routing using eGR in eGR->NR Step...
cts:      Early Global Route - eGR->Nr High Frequency step...
cts:(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
cts:(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
cts:(ccopt eGR): Start to route 1 all nets
cts:**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
cts:Type 'man IMPPTN-1250' for more detail.
cts:**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
cts:Type 'man IMPPTN-1250' for more detail.
cts:[PSP]    Started Early Global Route ( Curr Mem: 2.64 MB )
cts:[PSP]    Started Early Global Route kernel ( Curr Mem: 2.64 MB )
cts:[NR-eGR] Read 173 nets ( ignored 172 )
cts:[NR-eGR] There are 1 clock nets ( 1 with NDR ).
cts:[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
cts:[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.608200e+02um
cts:[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
cts:[NR-eGR] Total eGR-routed clock nets wire length: 260um, number of vias: 46
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Report for selected net(s) only.
cts:[NR-eGR]               Length (um)  Vias 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]  met1  (1H)            21    21 
cts:[NR-eGR]  met2  (2V)            52    12 
cts:[NR-eGR]  met3  (3H)           120    11 
cts:[NR-eGR]  met4  (4V)            62     2 
cts:[NR-eGR]  met5  (5H)             5     0 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]        Total          260    46 
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Total half perimeter of net bounding box: 163um
cts:[NR-eGR] Total length: 260um, number of vias: 46
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Total routed clock nets wire length: 260um, number of vias: 46
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR]               Length (um)  Vias 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]  met1  (1H)          1217   527 
cts:[NR-eGR]  met2  (2V)          7268   291 
cts:[NR-eGR]  met3  (3H)          6450    42 
cts:[NR-eGR]  met4  (4V)          2951    31 
cts:[NR-eGR]  met5  (5H)           914     0 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]        Total        18801   891 
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Total half perimeter of net bounding box: 18318um
cts:[NR-eGR] Total length: 18801um, number of vias: 891
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Finished Early Global Route kernel ( CPU: 0.27 sec, Real: 0.32 sec, Curr Mem: 2.65 MB )
cts:[NR-eGR] Finished Early Global Route ( CPU: 0.27 sec, Real: 0.33 sec, Curr Mem: 2.64 MB )
cts:      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.4 real=0:00:00.6)
cts:    Routing using eGR in eGR->NR Step done.
cts:    Routing using NR in eGR->NR Step...
cts:
cts:CCOPT: Preparing to route 1 clock nets with NanoRoute.
cts:  All net are default rule.
cts:  Preferred NanoRoute mode settings: Current
cts:      Clock detailed routing...
cts:        NanoRoute...
cts:
cts:route_global_detail
cts:
cts:#Start route_global_detail on Sat Feb 14 12:45:39 2026
cts:#
prects.report_prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects.report_prects:UM:           6.72              7                                      report_area_innovus
cts:#NanoRoute Version 25.11-s102_1 NR250730-0928/25_11-UB
cts:#
cts:#Wire/Via statistics before line assignment ...
cts:#Total number of nets with non-default rule or having extra spacing = 1
cts:#
cts:#  Routing Statistics
cts:#
cts:#-------------+-----------+-----+
cts:#  Layer      | Length(um)| Vias|
cts:#-------------+-----------+-----+
cts:#  poly ( 0H) |          0|    0|
cts:#  met1 ( 1H) |         21|   21|
cts:#  met2 ( 2V) |         52|   12|
cts:#  met3 ( 3H) |        120|   11|
cts:#  met4 ( 4V) |         62|    2|
cts:#  met5 ( 5H) |          5|    0|
cts:#-------------+-----------+-----+
cts:#  Total      |        260|   46|
cts:#-------------+-----------+-----+
cts:#
cts:# Total half perimeter of net bounding box: 164 um.
cts:#Start routing data preparation on Sat Feb 14 12:45:39 2026
cts:#
cts:#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
cts:#Rebuild pin access data for design.
cts:#Initial pin access analysis.
cts:#Detail pin access analysis.
cts:#Done pin access analysis.
cts:# met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
cts:# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
cts:# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
cts:# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
cts:# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
cts:#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1) top shield layer=5(met5)
cts:#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
cts:#pin_access_rlayer=2(met2) num_routing_layer=5 top_routing_layer=5 top_ripin_layer=5
cts:#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
cts:#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
cts:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2830.59 (MB), peak = 2898.82 (MB)
cts:#Regenerating Ggrids automatically.
cts:#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
cts:#Using automatically generated G-grids.
cts:#Done routing data preparation.
cts:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2840.78 (MB), peak = 2898.82 (MB)
cts:Updating RC Grid density data for preRoute extraction ...
cts:Initializing multi-corner resistance tables ...
cts:#
cts:#Distribution of nets:
cts:#  
cts:# #pin range           #net       % 
cts:#------------------------------------
cts:#          2             111 ( 60.0%)
cts:#          3              31 ( 16.8%)
cts:#          4              13 (  7.0%)
cts:#          5               9 (  4.9%)
cts:#          6               3 (  1.6%)
cts:#          7               3 (  1.6%)
cts:#  10  -  19               3 (  1.6%)
cts:#     >=2000               0 (  0.0%)
cts:#
cts:#Total: 185 nets, 173 non-trivial nets
cts:#                                    #net       % 
cts:#-------------------------------------------------
cts:#  Fully global routed                  1 ( 0.6%)
cts:#  Clock                                1
cts:#  Extra space                          1
cts:#  Prefer layer range                   1
cts:#
cts:#Nets in 1 layer range:
cts:#  Bottom Pref.Layer    Top Pref.Layer       #net       % 
cts:#---------------------------------------------------------
cts:#               met3             met4           1 (  0.6%)
cts:#
cts:#1 net selected.
cts:#
cts:#
cts:#..
cts:#
cts:#Iteration 1.1: cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
cts:#Iteration 1.2: cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
cts:#Iteration 1.3: cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
cts:#Iteration 1.4: cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
cts:#Iteration 2.1: cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
cts:#Iteration 3.1: cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
cts:#
cts:#Line Assignment statistics:
cts:#Cpu time = 00:00:00
cts:#Elapsed time = 00:00:00
cts:#Increased memory = -0.10 (MB)
cts:#Total memory = 2888.98 (MB)
cts:#Peak memory = 2898.82 (MB)
cts:#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
cts:#
cts:#Wire/Via statistics after line assignment ...
cts:#Total number of nets with non-default rule or having extra spacing = 1
cts:#
cts:#  Routing Statistics
cts:#
cts:#-------------+-----------+-----+
cts:#  Layer      | Length(um)| Vias|
cts:#-------------+-----------+-----+
cts:#  poly ( 0H) |          0|    0|
cts:#  met1 ( 1H) |         21|   21|
cts:#  met2 ( 2V) |         55|   12|
cts:#  met3 ( 3H) |        124|    7|
cts:#  met4 ( 4V) |         57|    0|
cts:#  met5 ( 5H) |          0|    0|
cts:#-------------+-----------+-----+
cts:#  Total      |        257|   40|
cts:#-------------+-----------+-----+
cts:#
cts:# Total half perimeter of net bounding box: 164 um.
cts:#Routing data preparation, pin analysis, line assignment statistics:
cts:#Cpu time = 00:00:01
cts:#Elapsed time = 00:00:01
cts:#Increased memory = 39.79 (MB)
cts:#Total memory = 2859.70 (MB)
cts:#Peak memory = 2898.82 (MB)
cts:#Skip comparing routing design signature in db-snapshot flow
cts:#
cts:#Start Detail Routing..
cts:#start initial detail routing ...
cts:#   number of violations = 0
cts:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2865.82 (MB), peak = 2932.61 (MB)
cts:#Complete Detail Routing.
cts:#Total number of nets with non-default rule or having extra spacing = 1
cts:#
cts:#  Routing Statistics
cts:#
cts:#-------------+-----------+-----+
cts:#  Layer      | Length(um)| Vias|
cts:#-------------+-----------+-----+
cts:#  poly ( 0H) |          0|    0|
cts:#  met1 ( 1H) |          0|   16|
cts:#  met2 ( 2V) |         21|   18|
cts:#  met3 ( 3H) |        150|   16|
cts:#  met4 ( 4V) |         89|    0|
cts:#  met5 ( 5H) |          0|    0|
cts:#-------------+-----------+-----+
cts:#  Total      |        260|   50|
cts:#-------------+-----------+-----+
cts:#
cts:# Total half perimeter of net bounding box: 164 um.
cts:#Total number of DRC violations = 0
cts:#Cpu time = 00:00:00
cts:#Elapsed time = 00:00:00
cts:#Increased memory = 6.12 (MB)
cts:#Total memory = 2865.82 (MB)
cts:#Peak memory = 2932.61 (MB)
cts:#route_detail Statistics:
cts:#Cpu time = 00:00:00
cts:#Elapsed time = 00:00:00
cts:#Increased memory = 6.12 (MB)
cts:#Total memory = 2865.82 (MB)
cts:#Peak memory = 2932.61 (MB)
cts:#
cts:#route_global_detail statistics:
cts:#Cpu time = 00:00:01
cts:#Elapsed time = 00:00:01
cts:#Increased memory = 48.59 (MB)
cts:#Total memory = 2863.07 (MB)
cts:#Peak memory = 2932.61 (MB)
cts:#Number of warnings = 1
cts:#Total number of warnings = 1
cts:#Number of fails = 0
cts:#Total number of fails = 0
cts:#Complete route_global_detail on Sat Feb 14 12:45:40 2026
cts:#
cts:#
cts:#  Scalability Statistics
cts:#
cts:#-------------------------+---------+-------------+------------+
cts:#  route_global_detail    | cpu time| elapsed time| scalability|
cts:#-------------------------+---------+-------------+------------+
cts:#  Pre Callback           | 00:00:00|     00:00:00|         1.0|
cts:#  Post Callback          | 00:00:00|     00:00:00|         1.0|
cts:#  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
cts:#  DB Import              | 00:00:00|     00:00:00|         1.0|
cts:#  DB Export              | 00:00:00|     00:00:00|         1.0|
cts:#  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
cts:#  Data Preparation       | 00:00:00|     00:00:00|         1.0|
cts:#  Line Assignment        | 00:00:00|     00:00:00|         1.0|
cts:#  Detail Routing         | 00:00:00|     00:00:00|         1.0|
cts:#  (-) Signature          | 00:00:00|     00:00:00|         1.0|
cts:#  Entire Command         | 00:00:01|     00:00:01|         1.0|
cts:#-------------------------+---------+-------------+------------+
cts:#
cts:        NanoRoute done. (took cpu=0:00:01.0 real=0:00:01.0)
cts:      Clock detailed routing done.
cts:Skipping check of guided vs. routed net lengths.
cts:Set FIXED routing status on 1 net(s)
cts:      Route Remaining Unrouted Nets...
cts:Running route_early_global to complete any remaining unrouted nets.
cts:Updating RC Grid density data for preRoute extraction ...
cts:Initializing multi-corner resistance tables ...
cts:**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
cts:Type 'man IMPPTN-1250' for more detail.
cts:[NR-eGR] Started Early Global Route ( Curr Mem: 2.69 MB )
cts:[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.69 MB )
cts:[NR-eGR] Read 173 nets ( ignored 1 )
cts:[NR-eGR] Layer group 1: route 172 net(s) in layer range [1, 5]
cts:[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.831536e+04um
cts:[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
cts:[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR]               Length (um)  Vias 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]  met1  (1H)          1191   517 
cts:[NR-eGR]  met2  (2V)         10117   299 
cts:[NR-eGR]  met3  (3H)          7400    26 
cts:[NR-eGR]  met4  (4V)            91     4 
cts:[NR-eGR]  met5  (5H)             6     0 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]        Total        18806   846 
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Total half perimeter of net bounding box: 18318um
cts:[NR-eGR] Total length: 18806um, number of vias: 846
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Finished Early Global Route kernel ( CPU: 0.24 sec, Real: 0.31 sec, Curr Mem: 2.69 MB )
cts:[NR-eGR] Finished Early Global Route ( CPU: 0.24 sec, Real: 0.31 sec, Curr Mem: 2.69 MB )
cts:      Route Remaining Unrouted Nets done. (took cpu=0:00:00.3 real=0:00:00.5)
cts:    Routing using NR in eGR->NR Step done.
cts:Net route status summary:
cts:  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
cts:  Non-clock:   184 (unrouted=12, trialRouted=172, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])
cts:
cts:CCOPT: Done with clock implementation routing.
cts:
cts:    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.8 real=0:00:02.1)
cts:  Clock implementation routing done.
cts:  Leaving CCOpt scope - extractRC...
cts:  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
cts:Extraction called for design 'counter_16bit' of instances=164 and nets=185 using extraction engine 'pre_route' .
cts:pre_route RC Extraction called for design counter_16bit.
cts:RC Extraction called in multi-corner(1) mode.
cts:RCMode: PreRoute
cts:      RC Corner Indexes            0   
cts:Capacitance Scaling Factor   : 1.00000 
cts:Resistance Scaling Factor    : 1.00000 
cts:Clock Cap. Scaling Factor    : 1.00000 
cts:Clock Res. Scaling Factor    : 1.00000 
cts:Shrink Factor                : 1.00000
cts:PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
cts:Using Quantus QRC technology file ...
cts:Updating RC Grid density data for preRoute extraction ...
cts:Initializing multi-corner resistance tables ...
cts:PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2857.801M)
cts:  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
cts:  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.1)
cts:  Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
cts:  Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Clock DAG stats after routing clock trees:
cts:    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:    sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:    misc counts      : r=1, pp=0, mci=0
cts:    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:    sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.042pF, total=0.042pF
cts:    wire lengths     : top=0.000um, trunk=0.000um, leaf=260.165um, total=260.165um
cts:    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:  Clock DAG net violations after routing clock trees: none
cts:  Clock DAG primary half-corner transition distribution after routing clock trees:
cts:    Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:  Primary reporting skew groups after routing clock trees:
cts:    skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.053, kur=-1.595], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
cts:  Skew group summary after routing clock trees:
cts:    skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.053, kur=-1.595], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
cts:  CCOpt::Phase::Routing done. (took cpu=0:00:01.8 real=0:00:02.2)
cts:  CCOpt::Phase::PostConditioning...
cts:  Leaving CCOpt scope - Initializing placement interface...
cts:  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  PostConditioning...
cts:    PostConditioning active optimizations:
cts:     - DRV fixing with initial upsizing, sizing and buffering
cts:     - Skew fixing with sizing
cts:    
cts:    Currently running CTS, using active skew data
cts:    ProEngine running partially connected to DB
cts:    Reset bufferability constraints...
cts:    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
cts:    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    PostConditioning Upsizing To Fix DRVs...
cts:      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
cts:      CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
cts:      
cts:      Statistics: Fix DRVs (initial upsizing):
cts:      ========================================
cts:      
cts:      Cell changes by Net Type:
cts:      
cts:      -------------------------------------------------------------------------------------------------
cts:      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
cts:      -------------------------------------------------------------------------------------------------
cts:      top                0            0           0            0                    0                0
cts:      trunk              0            0           0            0                    0                0
cts:      leaf               0            0           0            0                    0                0
cts:      -------------------------------------------------------------------------------------------------
cts:      Total              0            0           0            0                    0                0
cts:      -------------------------------------------------------------------------------------------------
cts:      
cts:      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
cts:      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
cts:      
cts:      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
cts:        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:        sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:        misc counts      : r=1, pp=0, mci=0
cts:        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:        sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.042pF, total=0.042pF
cts:        wire lengths     : top=0.000um, trunk=0.000um, leaf=260.165um, total=260.165um
cts:        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
cts:      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
cts:        Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
cts:        skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
cts:      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
cts:        skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
cts:      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    Recomputing CTS skew targets...
cts:    Resolving skew group constraints...
cts:      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
cts:    Resolving skew group constraints done.
cts:    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    PostConditioning Fixing DRVs...
cts:      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
cts:      CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
cts:      
cts:      Statistics: Fix DRVs (cell sizing):
cts:      ===================================
cts:      
cts:      Cell changes by Net Type:
cts:      
cts:      -------------------------------------------------------------------------------------------------
cts:      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
cts:      -------------------------------------------------------------------------------------------------
cts:      top                0            0           0            0                    0                0
cts:      trunk              0            0           0            0                    0                0
cts:      leaf               0            0           0            0                    0                0
cts:      -------------------------------------------------------------------------------------------------
cts:      Total              0            0           0            0                    0                0
cts:      -------------------------------------------------------------------------------------------------
cts:      
cts:      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
cts:      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
cts:      
cts:      Clock DAG stats after 'PostConditioning Fixing DRVs':
cts:        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:        sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:        misc counts      : r=1, pp=0, mci=0
cts:        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:        sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.042pF, total=0.042pF
cts:        wire lengths     : top=0.000um, trunk=0.000um, leaf=260.165um, total=260.165um
cts:        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
cts:      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
cts:        Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
cts:        skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
cts:      Skew group summary after 'PostConditioning Fixing DRVs':
cts:        skew_group core_clock/func: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.183]
cts:      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    Buffering to fix DRVs...
cts:    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
cts:    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
cts:    Inserted 0 buffers and inverters.
cts:    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
cts:    CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
cts:    Clock DAG stats PostConditioning after re-buffering DRV fixing:
cts:      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:      sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:      misc counts      : r=1, pp=0, mci=0
cts:      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:      sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.042pF, total=0.042pF
cts:      wire lengths     : top=0.000um, trunk=0.000um, leaf=260.165um, total=260.165um
cts:      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
cts:    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
cts:      Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.053, kur=-1.595], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
cts:    Skew group summary PostConditioning after re-buffering DRV fixing:
cts:      skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.053, kur=-1.595], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
cts:    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    PostConditioning Fixing Skew by cell sizing...
cts:      Modifying slew-target multiplier by 1
cts:      Resized 0 clock insts to decrease delay.
cts:      Resized 0 clock insts to increase delay.
cts:      Restoring slew-target multiplier
cts:      
cts:      Statistics: Fix Skew (cell sizing):
cts:      ===================================
cts:      
cts:      Cell changes by Net Type:
cts:      
cts:      -------------------------------------------------------------------------------------------------
cts:      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
cts:      -------------------------------------------------------------------------------------------------
cts:      top                0            0           0            0                    0                0
cts:      trunk              0            0           0            0                    0                0
cts:      leaf               0            0           0            0                    0                0
cts:      -------------------------------------------------------------------------------------------------
cts:      Total              0            0           0            0                    0                0
cts:      -------------------------------------------------------------------------------------------------
cts:      
cts:      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
cts:      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
cts:      
cts:      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
cts:        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:        sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:        misc counts      : r=1, pp=0, mci=0
cts:        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:        sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.042pF, total=0.042pF
cts:        wire lengths     : top=0.000um, trunk=0.000um, leaf=260.165um, total=260.165um
cts:        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
cts:      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
cts:        Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
cts:        skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.053, kur=-1.595], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
cts:      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
cts:        skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.053, kur=-1.595], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
cts:      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:    Reconnecting optimized routes...
cts:    Reset timing graph...
cts:Ignoring AAE DB Resetting ...
cts:    Reset timing graph done.
cts:    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:Skipping place_detail: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
cts:    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
cts:  PostConditioning done.
cts:Net route status summary:
cts:  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
cts:  Non-clock:   184 (unrouted=12, trialRouted=172, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])
cts:  Update timing and DAG stats after post-conditioning...
cts:  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
cts:  Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:  Clock DAG stats after post-conditioning:
cts:    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:    sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:    misc counts      : r=1, pp=0, mci=0
cts:    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:    sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.042pF, total=0.042pF
cts:    wire lengths     : top=0.000um, trunk=0.000um, leaf=260.165um, total=260.165um
cts:    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:  Clock DAG net violations after post-conditioning: none
cts:  Clock DAG primary half-corner transition distribution after post-conditioning:
cts:    Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:  Primary reporting skew groups after post-conditioning:
cts:    skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.053, kur=-1.595], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
cts:  Skew group summary after post-conditioning:
cts:    skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.053, kur=-1.595], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
cts:  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
cts:  Post-balance tidy up or trial balance steps...
cts:  
cts:  Clock DAG stats at end of CTS:
cts:  ==============================
cts:  
cts:  -------------------------------------------------------
cts:  Cell type                 Count    Area     Capacitance
cts:  -------------------------------------------------------
cts:  Buffers                     0      0.000       0.000
cts:  Inverters                   0      0.000       0.000
cts:  Integrated Clock Gates      0      0.000       0.000
cts:  Discrete Clock Gates        0      0.000       0.000
cts:  Clock Logic                 0      0.000       0.000
cts:  All                         0      0.000       0.000
cts:  -------------------------------------------------------
cts:  
cts:  Clock DAG miscellaneous counts at end of CTS:
cts:  =============================================
cts:  
cts:  ------------------------------
cts:  Type                     Count
cts:  ------------------------------
cts:  Roots                      1
cts:  Preserved Ports            0
cts:  Multiple Clock Inputs      0
cts:  ------------------------------
cts:  
cts:  
cts:  Clock DAG sink counts at end of CTS:
cts:  ====================================
cts:  
cts:  -------------------------
cts:  Sink type           Count
cts:  -------------------------
cts:  Regular              16
cts:  Enable Latch          0
cts:  Load Capacitance      0
cts:  Antenna Diode         0
cts:  Node Sink             0
cts:  Port                  0
cts:  Total                16
cts:  -------------------------
cts:  
cts:  
cts:  Clock DAG wire lengths at end of CTS:
cts:  =====================================
cts:  
cts:  --------------------
cts:  Type     Wire Length
cts:  --------------------
cts:  Top          0.000
cts:  Trunk        0.000
cts:  Leaf       260.165
cts:  Total      260.165
cts:  --------------------
cts:  
cts:  
cts:  Clock DAG hp wire lengths at end of CTS:
cts:  ========================================
cts:  
cts:  -----------------------
cts:  Type     hp Wire Length
cts:  -----------------------
cts:  Top           0.000
cts:  Trunk         0.000
cts:  Leaf        163.300
cts:  Total       163.300
cts:  -----------------------
cts:  
cts:  
cts:  Clock DAG capacitances at end of CTS:
cts:  =====================================
cts:  
cts:  --------------------------------
cts:  Type     Gate     Wire     Total
cts:  --------------------------------
cts:  Top      0.000    0.000    0.000
cts:  Trunk    0.000    0.000    0.000
cts:  Leaf     0.064    0.042    0.106
cts:  Total    0.064    0.042    0.106
cts:  --------------------------------
cts:  
cts:  
cts:  Clock DAG sink capacitances at end of CTS:
cts:  ==========================================
cts:  
cts:  -----------------------------------------------
cts:  Total    Average    Std. Dev.    Min      Max
cts:  -----------------------------------------------
cts:  0.030     0.002       0.000      0.002    0.002
cts:  -----------------------------------------------
cts:  
cts:  
cts:  Clock DAG net violations at end of CTS:
cts:  =======================================
cts:  
cts:  None
cts:  
cts:  
cts:  Clock DAG primary half-corner transition distribution at end of CTS:
cts:  ====================================================================
cts:  
cts:  --------------------------------------------------------------------------------------------------------------------------------------------------------------
cts:  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
cts:  --------------------------------------------------------------------------------------------------------------------------------------------------------------
cts:  Leaf        0.150       1       0.004       0.000      0.004    0.004    {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}         -
cts:  --------------------------------------------------------------------------------------------------------------------------------------------------------------
cts:  
cts:  
cts:  Primary reporting skew groups summary at end of CTS:
cts:  ====================================================
cts:  
cts:  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cts:  Half-corner                         Skew Group         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
cts:  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cts:  tt_v1.8_25C_Nominal_25:both.late    core_clock/func    0.001     0.002     0.001       0.183         0.001           0.001           0.002        0.000      -0.053      -1.595     100% {0.001, 0.002}
cts:  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cts:  
cts:  
cts:  Skew group summary at end of CTS:
cts:  =================================
cts:  
cts:  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cts:  Half-corner                         Skew Group         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
cts:  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cts:  tt_v1.8_25C_Nominal_25:both.late    core_clock/func    0.001     0.002     0.001       0.183         0.001           0.001           0.002        0.000      -0.053      -1.595     100% {0.001, 0.002}
cts:  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cts:  
cts:  
cts:  Found a total of 0 clock tree pins with a slew violation.
cts:  
cts:  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:Synthesizing clock trees done.
cts:Tidy Up And Update Timing...
cts:External - Set all clocks to propagated mode...
cts:Innovus updating I/O latencies
cts:AAE_INFO: opIsDesignInPostRouteState() is 0
cts:#################################################################################
cts:# Design Stage: PreRoute
cts:# Design Name: counter_16bit
cts:# Design Mode: 130nm
cts:# Analysis Mode: MMMC OCV 
cts:# Parasitics Mode: No SPEF/RCDB 
cts:# Signoff Settings: SI Off 
cts:#################################################################################
cts:Start delay calculation (fullDC) (1 T). (MEM=2883.32)
cts:Total number of fetched objects 183
cts:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
cts:End delay calculation. (MEM=2911.37 CPU=0:00:00.0 REAL=0:00:00.0)
cts:End delay calculation (fullDC). (MEM=2911.37 CPU=0:00:00.0 REAL=0:00:00.0)
cts:	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: -0.0131187, Propagated Latency: 0.00174375
cts:	 Executing: set_clock_latency -source -early -min -rise -0.0148625 [get_pins clk]
cts:	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: -0.0131187, Propagated Latency: 0.00174375
cts:	 Executing: set_clock_latency -source -late -min -rise -0.0148625 [get_pins clk]
cts:	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: -0.0131187, Propagated Latency: 0.00174375
cts:	 Executing: set_clock_latency -source -early -min -fall -0.0148625 [get_pins clk]
cts:	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: -0.0131187, Propagated Latency: 0.00174375
cts:	 Executing: set_clock_latency -source -late -min -fall -0.0148625 [get_pins clk]
cts:	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: -0.0131187, Propagated Latency: 0.00174375
cts:	 Executing: set_clock_latency -source -early -max -rise -0.0148625 [get_pins clk]
cts:	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: -0.0131187, Propagated Latency: 0.00174375
cts:	 Executing: set_clock_latency -source -late -max -rise -0.0148625 [get_pins clk]
cts:	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: -0.0131187, Propagated Latency: 0.00174375
cts:	 Executing: set_clock_latency -source -early -max -fall -0.0148625 [get_pins clk]
cts:	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: -0.0131187, Propagated Latency: 0.00174375
cts:	 Executing: set_clock_latency -source -late -max -fall -0.0148625 [get_pins clk]
cts:Setting all clocks to propagated mode.
cts:External - Set all clocks to propagated mode done. (took cpu=0:00:00.4 real=0:00:00.4)
cts:Clock DAG stats after update timingGraph:
cts:  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
cts:  sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
cts:  misc counts      : r=1, pp=0, mci=0
cts:  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
cts:  cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
cts:  sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
cts:  wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.042pF, total=0.042pF
cts:  wire lengths     : top=0.000um, trunk=0.000um, leaf=260.165um, total=260.165um
cts:  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.300um, total=163.300um
cts:Clock DAG net violations after update timingGraph: none
cts:Clock DAG primary half-corner transition distribution after update timingGraph:
cts:  Leaf : target=0.150ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
cts:Primary reporting skew groups after update timingGraph:
cts:  skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.053, kur=-1.595], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
cts:Skew group summary after update timingGraph:
cts:  skew_group core_clock/func: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000, skn=-0.053, kur=-1.595], skew [0.001 vs 0.183], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
cts:Logging CTS constraint violations...
cts:  No violations found.
cts:Logging CTS constraint violations done.
cts:Tidy Up And Update Timing done. (took cpu=0:00:00.4 real=0:00:00.4)
cts:Runtime done. (took cpu=0:00:10.6 real=0:00:13.1)
cts:Runtime Summary
cts:===============
cts:Clock Runtime:  (25%) Core CTS           3.27 (Init 1.97, Construction 0.32, Implementation 0.13, eGRPC 0.08, PostConditioning 0.08, Other 0.70)
cts:Clock Runtime:  (19%) CTS services       2.60 (RefinePlace 0.28, EarlyGlobalClock 1.26, NanoRoute 0.96, ExtractRC 0.10, TimingAnalysis 0.00)
cts:Clock Runtime:  (55%) Other CTS          7.20 (Init 0.63, CongRepair/EGR-DP 6.14, TimingUpdate 0.43, Other 0.00)
cts:Clock Runtime: (100%) Total             13.07
cts:
cts:Leaving CCOpt scope - Cleaning up placement interface...
cts:Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:*** CTS #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:10.0/0:00:12.6 (0.8), totSession cpu/real = 0:01:14.0/0:01:17.5 (1.0), mem = 2860.5M
cts:Synthesizing clock trees with CCOpt done.
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:*                                                                   cts
cts:Begin: Reorder Scan Chains
cts:**WARN: (IMPSP-9025):	No scan chain specified/traced.
cts:Type 'man IMPSP-9025' for more detail.
cts:End: Reorder Scan Chains
cts:**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2860.6M, totSessionCpu=0:01:14 **
cts:GigaOpt running with 1 threads.
cts:*** InitOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:14.1/0:01:17.6 (1.0), mem = 2860.6M
cts:**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
cts:Need call spDPlaceInit before registerPrioInstLoc.
cts:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
cts:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
cts:Info: Using SynthesisEngine executable '/tools/software/cadence/ddi/latest/INNOVUS251/bin/innovus_'.
cts:      (normalized executable '/tools/software/cadence/ddi/25.11.001/INNOVUS251/bin/innovus_')
cts:      SynthesisEngine workers will not check out additional licenses.
prects.report_prects:#@ Begin verbose flow_step report_late_summary_innovus
prects.report_prects:@flow 2: #- Update the timer for setup and write reports
prects.report_prects:@@flow 3: time_design -expanded_views -report_only -report_dir debug -report_prefix [get_db flow_report_name]
prects.report_prects:*** time_design #1 [begin] () : totSession cpu/real = 0:01:18.4/0:01:20.7 (1.0), mem = 2981.2M
prects.report_prects:
prects.report_prects:OptSummary:
prects.report_prects:
prects.report_prects:------------------------------------------------------------------
prects.report_prects:         time_design Summary
prects.report_prects:------------------------------------------------------------------
prects.report_prects:
prects.report_prects:Setup views included:
prects.report_prects: tt_v1.8_25C_Nominal_25_func 
prects.report_prects:
prects.report_prects:+--------------------+---------+---------+---------+
prects.report_prects:|     Setup mode     |   all   | reg2reg | default |
prects.report_prects:+--------------------+---------+---------+---------+
prects.report_prects:|           WNS (ns):| -0.086  | -0.086  |  0.181  |
prects.report_prects:|           TNS (ns):| -0.836  | -0.836  |  0.000  |
prects.report_prects:|    Violating Paths:|   14    |   14    |    0    |
prects.report_prects:|          All Paths:|   32    |   16    |   32    |
prects.report_prects:+--------------------+---------+---------+---------+
prects.report_prects:|tt_v1.8_25C_Nominal_25_func
prects.report_prects:|                    | -0.086  | -0.086  |  0.181  |
prects.report_prects:|                    | -0.836  | -0.836  |  0.000  |
prects.report_prects:|                    |   14    |   14    |    0    |
prects.report_prects:|                    |   32    |   16    |   32    |
prects.report_prects:+--------------------+---------+---------+---------+
prects.report_prects:
prects.report_prects:+----------------+-------------------------------+------------------+
prects.report_prects:|                |              Real             |       Total      |
prects.report_prects:|    DRVs        +------------------+------------+------------------|
prects.report_prects:|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
prects.report_prects:+----------------+------------------+------------+------------------+
prects.report_prects:|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
prects.report_prects:|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
prects.report_prects:|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
prects.report_prects:|   max_length   |      0 (0)       |     0      |      0 (0)       |
prects.report_prects:+----------------+------------------+------------+------------------+
prects.report_prects:
prects.report_prects:Density: 0.201%
prects.report_prects:------------------------------------------------------------------
prects.report_prects:Reported timing to dir debug
prects.report_prects:Total CPU time: 0.32 sec
prects.report_prects:Total Real time: 1.0 sec
prects.report_prects:Total Memory Usage: 2948.179688 Mbytes
prects.report_prects:*** time_design #1 [finish] () : cpu/real = 0:00:00.3/0:00:01.4 (0.2), totSession cpu/real = 0:01:18.7/0:01:22.1 (1.0), mem = 2948.2M
prects.report_prects:@flow 5: #- Reports that describe timing health
prects.report_prects:@@flow 6: report_timing_summary -checks {setup drv} > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]setup.analysis_summary.rpt]
prects.report_prects:@@flow 7: report_timing_summary -checks {setup drv} -expand_views > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]setup.view_summary.rpt]
prects.report_prects:The -expand_views option of report_timing_summary does not provide additional information when running a single-mode/single-corner analysis. You can use this option in multi-mode/multi-corner analysis to generate a view-by-view summary.  This option will be ignored.
prects.report_prects:@@flow 8: report_timing_summary -checks {setup drv} -expand_views -expand_clocks launch_capture  > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]setup.group_summary.rpt]
prects.report_prects:The -expand_views option of report_timing_summary does not provide additional information when running a single-mode/single-corner analysis. You can use this option in multi-mode/multi-corner analysis to generate a view-by-view summary.  This option will be ignored.
prects.report_prects:@@flow 9: report_constraint -late -all_violators -drv_violation_type {max_capacitance max_transition max_fanout} > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]setup.all_violators.rpt]
prects.report_prects:@@flow 10: set_metric -name timing.setup.type -value gba
prects.report_prects:@@flow 11: set_metric -name timing.drv.report_file -value [file join [get_db flow_report_name] [get_db flow_report_prefix]setup.all_violators.rpt]
prects.report_prects:#@ End verbose flow_step report_late_summary_innovus
prects.report_prects:UM: Running setup category ...
prects.report_prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects.report_prects:UM:           7.15              8         -0.836 ns         -0.086 ns  report_late_summary_innovus
prects.report_prects:#@ Begin verbose flow_step report_late_paths
prects.report_prects:@flow 2: #- Reports that show detailed timing with Graph Based Analysis (GBA)
prects.report_prects:@@flow 3: report_timing -max_paths 5   -nworst 1 -path_type endpoint        > [file join [get_db flow_report_directory] [get_db flow_report_name] setup.endpoint.rpt]
prects.report_prects:@@flow 4: report_timing -max_paths 1   -nworst 1 -path_type full_clock -net > [file join [get_db flow_report_directory] [get_db flow_report_name] setup.worst.rpt]
prects.report_prects:@@flow 5: report_timing -max_paths 500 -nworst 1 -path_type full_clock      > [file join [get_db flow_report_directory] [get_db flow_report_name] setup.gba.rpt]
prects.report_prects:@flow 6: if {![get_feature report_pba]} {
prects.report_prects:@flow 7:
prects.report_prects:@flow 8:     #- Reports that show detailed timing with Path Based Analysis (PBA)
prects.report_prects:@flow 9: if {[is_flow -quiet -inside flow:sta]} {...}
prects.report_prects:@flow 12: }
prects.report_prects:#@ End verbose flow_step report_late_paths
prects.report_prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects.report_prects:UM:           6.76              6                                      report_late_paths
prects.report_prects:#@ Begin verbose flow_step report_power_innovus
prects.report_prects:@@flow 2: report_power -no_wrap -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]power.all.rpt]
prects.report_prects:
prects.report_prects:Power Net Detected:
prects.report_prects:        Voltage	    Name
prects.report_prects:             0V	    VSS
prects.report_prects:           1.8V	    VDD
prects.report_prects:             0V	    VSS
prects.report_prects:           1.8V	    VDD
prects.report_prects:Using Power View tt_v1.8_25C_Nominal_25_func
prects.report_prects:.
prects.report_prects:
prects.report_prects:Begin Power Analysis
prects.report_prects:
prects.report_prects:             0V	    VSS
prects.report_prects:           1.8V	    VDD
prects.report_prects:
prects.report_prects:Begin Processing Timing Library for Power Calculation
prects.report_prects:
prects.report_prects:Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2989.36MB/6058.50MB/2989.36MB)
prects.report_prects:
prects.report_prects:
prects.report_prects:
prects.report_prects:Begin Processing Power Net/Grid for Power Calculation
prects.report_prects:
prects.report_prects:Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2989.36MB/6058.50MB/2989.36MB)
prects.report_prects:
prects.report_prects:Begin Processing Timing Window Data for Power Calculation
prects.report_prects:
prects.report_prects:core_clock(1000MHz) CK: assigning clock core_clock to net clk
prects.report_prects:Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2989.42MB/6058.50MB/2989.42MB)
prects.report_prects:
prects.report_prects:Begin Processing User Attributes
prects.report_prects:
prects.report_prects:Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2989.42MB/6058.50MB/2989.42MB)
prects.report_prects:
prects.report_prects:Begin Processing Signal Activity
prects.report_prects:
prects.report_prects:
prects.report_prects:Starting Levelizing
prects.report_prects:2026-Feb-14 12:46:00 (2026-Feb-14 17:46:00 GMT)
prects.report_prects:2026-Feb-14 12:46:00 (2026-Feb-14 17:46:00 GMT): 10%
prects.report_prects:2026-Feb-14 12:46:00 (2026-Feb-14 17:46:00 GMT): 20%
prects.report_prects:2026-Feb-14 12:46:00 (2026-Feb-14 17:46:00 GMT): 30%
prects.report_prects:2026-Feb-14 12:46:00 (2026-Feb-14 17:46:00 GMT): 40%
prects.report_prects:2026-Feb-14 12:46:00 (2026-Feb-14 17:46:00 GMT): 50%
prects.report_prects:2026-Feb-14 12:46:00 (2026-Feb-14 17:46:00 GMT): 60%
prects.report_prects:2026-Feb-14 12:46:00 (2026-Feb-14 17:46:00 GMT): 70%
prects.report_prects:2026-Feb-14 12:46:00 (2026-Feb-14 17:46:00 GMT): 80%
prects.report_prects:2026-Feb-14 12:46:00 (2026-Feb-14 17:46:00 GMT): 90%
prects.report_prects:
prects.report_prects:Finished Levelizing
prects.report_prects:2026-Feb-14 12:46:00 (2026-Feb-14 17:46:00 GMT)
prects.report_prects:
prects.report_prects:Starting Activity Propagation
prects.report_prects:2026-Feb-14 12:46:00 (2026-Feb-14 17:46:00 GMT)
prects.report_prects:** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
prects.report_prects:Use 'set_default_switching_activity -input_activity' command to change the default activity value.
prects.report_prects:
prects.report_prects:2026-Feb-14 12:46:00 (2026-Feb-14 17:46:00 GMT): 10%
prects.report_prects:2026-Feb-14 12:46:00 (2026-Feb-14 17:46:00 GMT): 20%
prects.report_prects:
prects.report_prects:Finished Activity Propagation
prects.report_prects:2026-Feb-14 12:46:00 (2026-Feb-14 17:46:00 GMT)
prects.report_prects:Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2989.42MB/6058.50MB/2989.42MB)
prects.report_prects:
prects.report_prects:Begin Power Computation
prects.report_prects:
prects.report_prects:      ----------------------------------------------------------
prects.report_prects:      # of cell(s) missing both power/leakage table: 0
prects.report_prects:      # of cell(s) missing power table: 0
prects.report_prects:      # of cell(s) missing leakage table: 0
prects.report_prects:      ----------------------------------------------------------
prects.report_prects:
prects.report_prects:
prects.report_prects:
prects.report_prects:Starting Calculating power
prects.report_prects:2026-Feb-14 12:46:00 (2026-Feb-14 17:46:00 GMT)
prects.report_prects: ... Calculating switching power
prects.report_prects:2026-Feb-14 12:46:00 (2026-Feb-14 17:46:00 GMT): 10%
prects.report_prects:2026-Feb-14 12:46:00 (2026-Feb-14 17:46:00 GMT): 20%
prects.report_prects:2026-Feb-14 12:46:00 (2026-Feb-14 17:46:00 GMT): 30%
prects.report_prects:2026-Feb-14 12:46:00 (2026-Feb-14 17:46:00 GMT): 40%
prects.report_prects:2026-Feb-14 12:46:00 (2026-Feb-14 17:46:00 GMT): 50%
prects.report_prects: ... Calculating internal and leakage power
prects.report_prects:2026-Feb-14 12:46:00 (2026-Feb-14 17:46:00 GMT): 60%
prects.report_prects:2026-Feb-14 12:46:00 (2026-Feb-14 17:46:00 GMT): 70%
prects.report_prects:2026-Feb-14 12:46:00 (2026-Feb-14 17:46:00 GMT): 80%
prects.report_prects:2026-Feb-14 12:46:00 (2026-Feb-14 17:46:00 GMT): 90%
prects.report_prects:
prects.report_prects:Finished Calculating power
prects.report_prects:2026-Feb-14 12:46:00 (2026-Feb-14 17:46:00 GMT)
prects.report_prects:      # of MSMV cell(s) missing power_level: 0
prects.report_prects:Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2990.29MB/6058.50MB/2990.29MB)
prects.report_prects:
prects.report_prects:Begin Processing User Attributes
prects.report_prects:
prects.report_prects:Begin Processing set_power
prects.report_prects:Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
prects.report_prects:mem(process/total/peak)=2990.29MB/6058.50MB/2990.29MB)
prects.report_prects:Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2990.29MB/6058.50MB/2990.29MB)
prects.report_prects:
prects.report_prects:Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2990.29MB/6058.50MB/2990.29MB)
prects.report_prects:
prects.report_prects:Begin Boundary Leakage Calculation
prects.report_prects:Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
prects.report_prects:mem(process/total/peak)=2990.59MB/6058.50MB/2990.59MB)
prects.report_prects:Begin Static Power Report Generation
prects.report_prects:*
prects.report_prects:
prects.report_prects:
prects.report_prects:
prects.report_prects:Total Power
prects.report_prects:-----------------------------------------------------------------------------------------
prects.report_prects:Total Internal Power:        1.25665843 	   51.1965%
prects.report_prects:Total Switching Power:       1.19781422 	   48.7992%
prects.report_prects:Total Leakage Power:         0.00010587 	    0.0043%
prects.report_prects:Total Power:                 2.45457853
prects.report_prects:-----------------------------------------------------------------------------------------
prects.report_prects:** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design
prects.report_prects:
prects.report_prects:Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
prects.report_prects:mem(process/total/peak)=2990.59MB/6058.50MB/2990.59MB)
prects.report_prects:
prects.report_prects:
prects.report_prects:Output file is reports/prects/power.all.rpt
prects.report_prects:#@ End verbose flow_step report_power_innovus
prects.report_prects:UM: Running power category ...
prects.report_prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects.report_prects:UM:           6.92              6                                      report_power_innovus
prects.report_prects:#@ Begin verbose flow_step report_finish
prects.report_prects:#@ End verbose flow_step report_finish
prects.report_prects:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
prects.report_prects:UM:           6.48              6                                      report_finish
cts:**opt_design ... cpu = 0:00:01, real = 0:00:28, mem = 2916.8M, totSessionCpu=0:01:15 **
cts:#optDebug: { P: 130 W: 5195 FE: standard PE: none LDR: 0.5}
cts:*** opt_design -post_cts ***
cts:DRC Margin: user margin 0.0; extra margin 0.2
cts:Hold Target Slack: user slack 0
cts:Setup Target Slack: user slack 0; extra slack 0.0
cts:set_db opt_skew_eco_route false
cts:Include MVT Delays for Hold Opt
cts:Multi-VT timing optimization disabled based on library information.
cts:**INFO: Using Advanced Metric Collection system.
cts:Start to check current routing status for nets...
cts:All nets are already routed correctly.
cts:End to check current routing status for nets (mem=2913.9M)
cts:Compute RC Scale Done ...
cts:Starting delay calculation for Setup views
cts:AAE_INFO: opIsDesignInPostRouteState() is 0
cts:#################################################################################
cts:# Design Stage: PreRoute
cts:# Design Name: counter_16bit
cts:# Design Mode: 130nm
cts:# Analysis Mode: MMMC OCV 
cts:# Parasitics Mode: No SPEF/RCDB 
cts:# Signoff Settings: SI Off 
cts:#################################################################################
cts:Start delay calculation (fullDC) (1 T). (MEM=2930.61)
cts:Total number of fetched objects 183
cts:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
cts:End delay calculation. (MEM=2954.31 CPU=0:00:00.1 REAL=0:00:00.0)
cts:End delay calculation (fullDC). (MEM=2954.31 CPU=0:00:00.1 REAL=0:00:00.0)
cts:*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:16 mem=2970.9M)
cts:
cts:OptSummary:
cts:
cts:------------------------------------------------------------------
cts:             Initial Summary
cts:------------------------------------------------------------------
cts:
cts:Setup views included:
cts: tt_v1.8_25C_Nominal_25_func 
cts:
cts:+--------------------+---------+---------+---------+
cts:|     Setup mode     |   all   | reg2reg | default |
cts:+--------------------+---------+---------+---------+
cts:|           WNS (ns):| -0.153  | -0.153  |  0.068  |
cts:|           TNS (ns):| -1.449  | -1.449  |  0.000  |
cts:|    Violating Paths:|   15    |   15    |    0    |
cts:|          All Paths:|   32    |   16    |   32    |
cts:+--------------------+---------+---------+---------+
cts:
cts:+----------------+-------------------------------+------------------+
cts:|                |              Real             |       Total      |
cts:|    DRVs        +------------------+------------+------------------|
cts:|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
cts:+----------------+------------------+------------+------------------+
cts:|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
cts:|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
cts:|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
cts:|   max_length   |      0 (0)       |     0      |      0 (0)       |
cts:+----------------+------------------+------------+------------------+
cts:
cts:Density: 0.201%
cts:------------------------------------------------------------------
cts:**opt_design ... cpu = 0:00:02, real = 0:00:29, mem = 2948.4M, totSessionCpu=0:01:16 **
cts:*** InitOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:02.0/0:00:30.0 (0.1), totSession cpu/real = 0:01:16.1/0:01:47.6 (0.7), mem = 2947.4M
cts:** INFO : this run is activating low effort ccoptDesign flow
cts:OPTC: m4 20.0 50.0 [ 50.0 20.0 50.0 ]
cts:OPTC: view 50.0 [ 0.0500 ]
cts:#optDebug: fT-E <X 2 0 0 1>
cts:-opt_post_cts_congestion_repair false      # bool, default=false, private
cts:GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack -188.0 -useBottleneckAnalyzer -drvRatio 0.4
cts:Begin: GigaOpt Route Type Constraints Refinement
cts:*** CongRefineRouteType #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:16.2/0:01:47.8 (0.7), mem = 2951.3M
cts:
cts:Footprint cell information for calculating maxBufDist
cts:*info: There are 7 candidate Buffer cells
cts:*info: There are 9 candidate Inverter cells
cts:
cts:Updated routing constraints on 0 nets.
cts:Bottom Preferred Layer:
cts:+-------------+------------+----------+
cts:|    Layer    |    CLK     |   Rule   |
cts:+-------------+------------+----------+
cts:| met3 (z=3)  |          1 | default  |
cts:+-------------+------------+----------+
cts:Via Pillar Rule:
cts:    None
cts:*** CongRefineRouteType #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:01:16.3/0:01:47.9 (0.7), mem = 2951.8M
cts:End: GigaOpt Route Type Constraints Refinement
cts:*** SimplifyNetlist #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:16.5/0:01:48.1 (0.7), mem = 2950.0M
cts:Info: 1 net with fixed/cover wires excluded.
cts:Info: 1 clock net  excluded from IPO operation.
cts:
cts:Netlist preparation processing... 
cts:Removed 0 instance
cts:*info: Marking 0 isolation instances dont touch
cts:*info: Marking 0 level shifter instances dont touch
cts:*** SimplifyNetlist #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:17.1/0:01:48.6 (0.7), mem = 2951.5M
cts:*** ExcludedClockNetOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:17.2/0:01:48.8 (0.7), mem = 2946.8M
cts:*** Starting optimizing excluded clock nets MEM= 2946.8M) ***
cts:*info: No excluded clock nets to be optimized.
cts:*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2946.9M) ***
cts:*** ExcludedClockNetOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:17.2/0:01:48.8 (0.7), mem = 2946.9M
cts:*** ExcludedClockNetOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:17.3/0:01:48.8 (0.7), mem = 2946.9M
cts:*** Starting optimizing excluded clock nets MEM= 2946.9M) ***
cts:*info: No excluded clock nets to be optimized.
cts:*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2946.9M) ***
cts:*** ExcludedClockNetOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:17.3/0:01:48.8 (0.7), mem = 2946.9M
cts:Info: Done creating the CCOpt slew target map.
cts:Begin: GigaOpt high fanout net optimization
cts:GigaOpt HFN: use maxLocalDensity 1.2
cts:GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
cts:*** DrvOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:17.5/0:01:49.0 (0.7), mem = 2947.1M
cts:Info: 1 net with fixed/cover wires excluded.
cts:Info: 1 clock net  excluded from IPO operation.
cts:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
cts:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
cts:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
cts:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
cts:*** DrvOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:17.9/0:01:49.5 (0.7), mem = 2947.9M
cts:GigaOpt HFN: restore maxLocalDensity to 0.98
cts:End: GigaOpt high fanout net optimization
cts:Number of setup views: 1
cts:Begin: GigaOpt Global Optimization
cts:*info: use new DP (enabled)
cts:GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
cts:Info: 1 net with fixed/cover wires excluded.
cts:Info: 1 clock net  excluded from IPO operation.
cts:*** GlobalOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:18.0/0:01:49.5 (0.7), mem = 2948.0M
cts:*info: 1 clock net excluded
cts:*info: 1 net with fixed/cover wires excluded.
cts:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
prects.report_prects:
prects.report_prects:Program version = 25.11-s102_1
prects.report_prects:Working directory = /nethome/dkhalil8/InnovateECE/RTL2GDS/design
prects.report_prects:Databases directory = /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs
prects.report_prects:Starting time = Feb 14, 2026 12:45:08
prects.report_prects:Ending time = Feb 14, 2026 12:46:14
prects.report_prects:
prects.report_prects:Run Flow Summary
prects.report_prects:---------------------
prects.report_prects:
prects.report_prects:Steps run:  report_start init_innovus.init_innovus_yaml init_innovus.init_innovus_user report_check_design report_area_innovus report_late_summary_innovus report_late_paths report_power_innovus report_finish
prects.report_prects:
prects.report_prects:Step status:
prects.report_prects:     report_start                           success
prects.report_prects:     init_innovus.init_innovus_yaml         success
prects.report_prects:     init_innovus.init_innovus_user         success
prects.report_prects:     report_check_design                    success
prects.report_prects:     report_area_innovus                    success
prects.report_prects:     report_late_summary_innovus            success
prects.report_prects:     report_late_paths                      success
prects.report_prects:     report_power_innovus                   success
prects.report_prects:     report_finish                          success
prects.report_prects:
prects.report_prects: ---------------------------------------------------------------------------------------------------- 
prects.report_prects:| Snapshot    | flow.cputime (s) | flow.realtime (s) | timing.setup.tns (ns) | timing.setup.wns (ns) |
prects.report_prects:|-------------+------------------+-------------------+-----------------------+-----------------------|
prects.report_prects:| syn_generic | 0:02:19          | 0:02:35           |                    -5 |                -0.413 |
prects.report_prects:| syn_map     | 0:01:50          | 0:02:01           |                    -4 |                -0.297 |
prects.report_prects:| syn_opt     | 0:02:07          | 0:02:17           |                    -3 |                -0.233 |
prects.report_prects:| floorplan   | 0:02:25          | 0:02:31           |                       |                       |
prects.report_prects:| prects      | 0:03:54          | 0:04:44           |                    -1 |                -0.086 |
prects.report_prects: ---------------------------------------------------------------------------------------------------- 
cts:** GigaOpt Global Opt WNS Slack -0.153  TNS Slack -1.449 
prects.report_prects:*** Message Summary: 150 warning(s), 0 error(s)
prects.report_prects:
prects.report_prects:
prects.report_prects:*** Memory Usage v#1 (Current mem = 2968.328M, initial mem = 945.383M) ***
prects.report_prects:--- Ending "Innovus" (totcpu=0:01:46, real=0:01:52, mem=2968.3M) ---
cts:+--------+--------+---------+------------+--------+---------------------------+---------+------------------+
cts:|  WNS   |  TNS   | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
cts:+--------+--------+---------+------------+--------+---------------------------+---------+------------------+
cts:|  -0.153|  -1.449|    0.20%|   0:00:00.0| 2956.1M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
cts:|  -0.153|  -1.449|    0.20%|   0:00:00.0| 2963.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
cts:|  -0.153|  -1.449|    0.20%|   0:00:00.0| 2963.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
cts:|  -0.153|  -1.449|    0.20%|   0:00:00.0| 2963.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
cts:|  -0.153|  -1.449|    0.20%|   0:00:01.0| 2963.5M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
cts:|  -0.153|  -1.449|    0.20%|   0:00:00.0| 2964.8M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
cts:|  -0.153|  -1.449|    0.20%|   0:00:00.0| 2964.8M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
cts:|  -0.153|  -1.449|    0.20%|   0:00:00.0| 2964.8M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
cts:|  -0.153|  -1.449|    0.20%|   0:00:00.0| 2965.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
cts:|  -0.153|  -1.449|    0.20%|   0:00:00.0| 2966.1M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
cts:|  -0.153|  -1.449|    0.20%|   0:00:00.0| 2966.1M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
cts:|  -0.153|  -1.449|    0.20%|   0:00:00.0| 2966.1M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
cts:|  -0.153|  -1.449|    0.20%|   0:00:00.0| 2966.1M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
cts:|  -0.153|  -1.449|    0.20%|   0:00:00.0| 2966.1M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
cts:|  -0.153|  -1.449|    0.20%|   0:00:00.0| 2966.1M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
cts:|  -0.153|  -1.449|    0.20%|   0:00:00.0| 2966.1M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
cts:|  -0.153|  -1.449|    0.20%|   0:00:00.0| 2966.2M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
cts:|  -0.153|  -1.449|    0.20%|   0:00:00.0| 2966.2M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
cts:+--------+--------+---------+------------+--------+---------------------------+---------+------------------+
cts:
cts:*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=2966.2M) ***
cts:
cts:*** Finish post-CTS Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=2966.2M) ***
cts:Bottom Preferred Layer:
cts:+-------------+------------+----------+
cts:|    Layer    |    CLK     |   Rule   |
cts:+-------------+------------+----------+
cts:| met3 (z=3)  |          1 | default  |
cts:+-------------+------------+----------+
cts:Via Pillar Rule:
cts:    None
cts:** GigaOpt Global Opt End WNS Slack -0.153  TNS Slack -1.449 
cts:*** GlobalOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:01:19.5/0:01:51.1 (0.7), mem = 2957.9M
cts:End: GigaOpt Global Optimization
cts:*** Timing NOT met, worst failing slack is -0.153
cts:*** Check timing (0:00:00.0)
cts:GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
cts:Info: 1 net with fixed/cover wires excluded.
cts:Info: 1 clock net  excluded from IPO operation.
cts:Begin: Area Reclaim Optimization
cts:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
cts:*** AreaOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:19.8/0:01:51.4 (0.7), mem = 2956.0M
cts:Reclaim Optimization WNS Slack -0.153  TNS Slack -1.449 Density 0.20
cts:+---------+---------+--------+--------+------------+--------+
cts:| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
cts:+---------+---------+--------+--------+------------+--------+
cts:|    0.20%|        -|  -0.153|  -1.449|   0:00:00.0| 2960.2M|
cts:|    0.20%|        0|  -0.153|  -1.449|   0:00:00.0| 2961.2M|
cts:|    0.20%|        0|  -0.153|  -1.449|   0:00:00.0| 2961.2M|
prects.report_prects:
cts:|    0.20%|        2|  -0.153|  -1.449|   0:00:00.0| 2962.6M|
cts:|    0.20%|       12|  -0.136|  -1.418|   0:00:00.0| 2962.9M|
cts:|    0.20%|        0|  -0.136|  -1.418|   0:00:00.0| 2962.9M|
cts:|    0.20%|        0|  -0.136|  -1.418|   0:00:00.0| 2962.9M|
cts:+---------+---------+--------+--------+------------+--------+
cts:Reclaim Optimization End WNS Slack -0.136  TNS Slack -1.418 Density 0.20
cts:Bottom Preferred Layer:
cts:+-------------+------------+----------+
cts:|    Layer    |    CLK     |   Rule   |
cts:+-------------+------------+----------+
cts:| met3 (z=3)  |          1 | default  |
cts:+-------------+------------+----------+
cts:Via Pillar Rule:
cts:    None
cts:
cts:Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
cts:End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
cts:*** AreaOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:01:20.8/0:01:52.4 (0.7), mem = 2963.0M
cts:Executing incremental physical updates
cts:Executing incremental physical updates
cts:End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2961.65M, totSessionCpu=0:01:21).
cts:Begin: GigaOpt Optimization in WNS mode
cts:GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
cts:Info: 1 net with fixed/cover wires excluded.
cts:Info: 1 clock net  excluded from IPO operation.
cts:*** WnsOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:21.1/0:01:52.7 (0.7), mem = 2961.7M
cts:*info: 1 clock net excluded
cts:*info: 1 net with fixed/cover wires excluded.
cts:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
cts:** GigaOpt Optimizer WNS Slack -0.136 TNS Slack -1.418 Density 0.20
cts:OptDebug: Start of Optimizer WNS Pass 0:
cts:+----------+------+------+
cts:|Path Group|   WNS|   TNS|
cts:+----------+------+------+
cts:|default   | 0.072| 0.000|
cts:|reg2reg   |-0.136|-1.418|
cts:|HEPG      |-0.136|-1.418|
cts:|All Paths |-0.136|-1.418|
cts:+----------+------+------+
cts:
cts:CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.136ns TNS -1.418ns; HEPG WNS -0.136ns TNS -1.418ns; all paths WNS -0.136ns TNS -1.418ns; Real time 0:00:49.0
cts:Active Path Group: reg2reg  
cts:Info: pruned 4 cells for critical region restructuring (50% target).
  report_prects @ innovus: report_start -> report_finish returned successfully

Waiting for flows to return... (1 running)
* flow_current @ innovus: implementation.cts.block_start -> implementation.cts.schedule_cts_report_postcts
cts:Info: initial physical memory for 2 CRR processes is 1068.58MB.
cts:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
cts:|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
cts:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
cts:|  -0.136|   -0.136|  -1.418|   -1.418|    0.20%|   0:00:00.0| 2962.2M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
cts:|  -0.106|   -0.106|  -1.184|   -1.184|    0.20%|   0:00:10.0| 2983.8M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[4]/D   |
cts:|  -0.106|   -0.106|  -1.183|   -1.183|    0.20%|   0:00:00.0| 2983.8M|tt_v1.8_25C_Nominal_25_func|  default| count_reg[12]/Q  |
cts:|  -0.106|   -0.106|  -1.183|   -1.183|    0.20%|   0:00:00.0| 2983.8M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
cts:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
cts:**INFO: Starting Blocking QThread with 1 CPU
cts:   ____________________________________________________________________
cts:__/ message from Blocking QThread
cts:*** QThread Job [begin] (WnsOpt #1 / clock_opt_design #1) : mem = 2.1M
cts:Starting hold timing update
cts:OPTC: user 20.0 (reset)
cts:Starting delay calculation for Hold views
cts:AAE_INFO: opIsDesignInPostRouteState() is 0
cts:#################################################################################
cts:# Design Stage: PreRoute
cts:# Design Name: counter_16bit
cts:# Design Mode: 130nm
cts:# Analysis Mode: MMMC OCV 
cts:# Parasitics Mode: No SPEF/RCDB 
cts:# Signoff Settings: SI Off 
cts:#################################################################################
cts:AAE_INFO: 1 threads acquired from CTE.
cts:Start delay calculation (fullDC) (1 T). (MEM=2294.67)
cts:Total number of fetched objects 188
cts:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
cts:End delay calculation. (MEM=2284.32 CPU=0:00:00.1 REAL=0:00:00.0)
cts:End delay calculation (fullDC). (MEM=2284.32 CPU=0:00:00.1 REAL=0:00:01.0)
cts:*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:00.8 mem=22.4M)
cts:
cts:OptSummary:
cts:
cts:------------------------------------------------------------------
cts:     Design Initial Hold Timing
cts:------------------------------------------------------------------
cts:
cts:Hold views included:
cts: tt_v1.8_25C_Nominal_25_func 
cts:
cts:+--------------------+---------+---------+---------+
cts:|     Hold mode      |   all   | reg2reg | default |
cts:+--------------------+---------+---------+---------+
cts:|           WNS (ns):| -0.331  |  0.101  | -0.331  |
cts:|           TNS (ns):| -5.263  |  0.000  | -5.263  |
cts:|    Violating Paths:|   17    |    0    |   17    |
cts:|          All Paths:|   32    |   16    |   32    |
cts:+--------------------+---------+---------+---------+
cts:
cts:Density: 0.204%
cts:Routing Overflow: 0.00% H and 0.00% V
cts:------------------------------------------------------------------
cts:Warning: No proper clock gate cell delay was found for clock standard delay computation.
cts:End of hold timing update
cts:*** QThread Job [finish] (WnsOpt #1 / clock_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), mem = 32.4M
cts:_______________________________________________________________________
cts:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
cts:|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
cts:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
cts:|  -0.106|   -0.106|  -1.183|   -1.183|    0.20%|   0:00:01.0| 2985.5M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
cts:|  -0.106|   -0.106|  -1.162|   -1.162|    0.21%|   0:00:01.0| 2986.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
cts:|  -0.106|   -0.106|  -1.162|   -1.162|    0.21%|   0:00:00.0| 2986.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
cts:|  -0.106|   -0.106|  -1.162|   -1.162|    0.21%|   0:00:00.0| 2986.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
cts:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
cts:
cts:*** Finish Core Optimize Step (cpu=0:00:09.5 real=0:00:11.0 mem=2986.4M) ***
cts:
cts:*** Finished Optimize Step Cumulative (cpu=0:00:09.7 real=0:00:20.0 mem=2986.4M) ***
cts:OptDebug: End of Optimizer WNS Pass 0:
cts:+----------+------+------+
cts:|Path Group|   WNS|   TNS|
cts:+----------+------+------+
cts:|default   | 0.078| 0.000|
cts:|reg2reg   |-0.106|-1.162|
cts:|HEPG      |-0.106|-1.162|
cts:|All Paths |-0.106|-1.162|
cts:+----------+------+------+
cts:
cts:CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.106ns TNS -1.162ns; HEPG WNS -0.106ns TNS -1.162ns; all paths WNS -0.106ns TNS -1.162ns; Real time 0:01:09
cts:** GigaOpt Optimizer WNS Slack -0.106 TNS Slack -1.162 Density 0.21
cts:** GigaOpt Optimizer WNS Slack -0.106 TNS Slack -1.162 Density 0.21
cts:OptDebug: Start of Optimizer WNS Pass 1:
cts:+----------+------+------+
cts:|Path Group|   WNS|   TNS|
cts:+----------+------+------+
cts:|default   | 0.078| 0.000|
cts:|reg2reg   |-0.106|-1.162|
cts:|HEPG      |-0.106|-1.162|
cts:|All Paths |-0.106|-1.162|
cts:+----------+------+------+
cts:
cts:CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS -0.106ns TNS -1.162ns; HEPG WNS -0.106ns TNS -1.162ns; all paths WNS -0.106ns TNS -1.162ns; Real time 0:01:09
cts:Active Path Group: reg2reg  
cts:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
cts:|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
cts:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
cts:|  -0.106|   -0.106|  -1.162|   -1.162|    0.21%|   0:00:00.0| 2986.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
cts:|  -0.103|   -0.103|  -1.140|   -1.140|    0.21%|   0:00:06.0| 2987.2M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
cts:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
cts:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
cts:|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
cts:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
cts:|  -0.103|   -0.103|  -1.140|   -1.140|    0.21%|   0:00:06.0| 2987.2M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
cts:|  -0.103|   -0.103|  -1.140|   -1.140|    0.21%|   0:00:06.0| 2987.2M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
cts:|  -0.103|   -0.103|  -1.140|   -1.140|    0.21%|   0:00:00.0| 2987.2M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
cts:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
cts:
cts:*** Finish Core Optimize Step (cpu=0:00:06.8 real=0:00:06.0 mem=2987.2M) ***
cts:
cts:*** Finished Optimize Step Cumulative (cpu=0:00:06.8 real=0:00:06.0 mem=2987.2M) ***
cts:OptDebug: End of Optimizer WNS Pass 1:
cts:+----------+------+------+
cts:|Path Group|   WNS|   TNS|
cts:+----------+------+------+
cts:|default   | 0.078| 0.000|
cts:|reg2reg   |-0.103|-1.140|
cts:|HEPG      |-0.103|-1.140|
cts:|All Paths |-0.103|-1.140|
cts:+----------+------+------+
cts:
cts:CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS -0.103ns TNS -1.140ns; HEPG WNS -0.103ns TNS -1.140ns; all paths WNS -0.103ns TNS -1.140ns; Real time 0:01:16
cts:** GigaOpt Optimizer WNS Slack -0.103 TNS Slack -1.140 Density 0.21
cts:** GigaOpt Optimizer WNS Slack -0.103 TNS Slack -1.140 Density 0.21
cts:OptDebug: End of Setup Fixing:
cts:+----------+------+------+
cts:|Path Group|   WNS|   TNS|
cts:+----------+------+------+
cts:|default   | 0.078| 0.000|
cts:|reg2reg   |-0.103|-1.140|
cts:|HEPG      |-0.103|-1.140|
cts:|All Paths |-0.103|-1.140|
cts:+----------+------+------+
cts:
cts:Bottom Preferred Layer:
cts:+-------------+------------+----------+
cts:|    Layer    |    CLK     |   Rule   |
cts:+-------------+------------+----------+
cts:| met3 (z=3)  |          1 | default  |
cts:+-------------+------------+----------+
cts:Via Pillar Rule:
cts:    None
cts:
cts:*** Finish post-CTS Setup Fixing (cpu=0:00:17.6 real=0:00:28.0 mem=2987.2M) ***
cts:
cts:*** WnsOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:18.3/0:00:28.2 (0.6), totSession cpu/real = 0:01:39.4/0:02:20.9 (0.7), mem = 2975.5M
cts:End: GigaOpt Optimization in WNS mode
cts:Begin: GigaOpt Optimization in TNS mode
cts:GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -pgMode all -nativePathGroupFlow -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
cts:Info: 1 net with fixed/cover wires excluded.
cts:Info: 1 clock net  excluded from IPO operation.
cts:*** TnsOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:39.7/0:02:21.2 (0.7), mem = 2974.9M
cts:*info: 1 clock net excluded
cts:*info: 1 net with fixed/cover wires excluded.
cts:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
cts:** GigaOpt Optimizer WNS Slack -0.103 TNS Slack -1.140 Density 0.21
cts:OptDebug: Start of Optimizer TNS Pass:
cts:+----------+------+------+
cts:|Path Group|   WNS|   TNS|
cts:+----------+------+------+
cts:|default   | 0.078| 0.000|
cts:|reg2reg   |-0.103|-1.140|
cts:|HEPG      |-0.103|-1.140|
cts:|All Paths |-0.103|-1.140|
cts:+----------+------+------+
cts:
cts:CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.103ns TNS -1.140ns; HEPG WNS -0.103ns TNS -1.140ns; all paths WNS -0.103ns TNS -1.140ns; Real time 0:01:18
cts:Active Path Group: reg2reg  
cts:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
cts:|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
cts:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
cts:|  -0.103|   -0.103|  -1.140|   -1.140|    0.21%|   0:00:00.0| 2977.0M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
cts:|  -0.103|   -0.103|  -1.046|   -1.046|    0.21%|   0:00:09.0| 2984.3M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[1]/D   |
cts:|  -0.103|   -0.103|  -1.046|   -1.046|    0.21%|   0:00:00.0| 2984.3M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
cts:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
cts:
cts:*** Finish Core Optimize Step (cpu=0:00:08.5 real=0:00:09.0 mem=2984.3M) ***
cts:
cts:*** Finished Optimize Step Cumulative (cpu=0:00:08.6 real=0:00:09.0 mem=2984.3M) ***
cts:OptDebug: End of Optimizer TNS Pass:
cts:+----------+------+------+
cts:|Path Group|   WNS|   TNS|
cts:+----------+------+------+
cts:|default   | 0.078| 0.000|
cts:|reg2reg   |-0.103|-1.046|
cts:|HEPG      |-0.103|-1.046|
cts:|All Paths |-0.103|-1.046|
cts:+----------+------+------+
cts:
cts:CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.103ns TNS -1.046ns; HEPG WNS -0.103ns TNS -1.046ns; all paths WNS -0.103ns TNS -1.046ns; Real time 0:01:27
cts:** GigaOpt Optimizer WNS Slack -0.103 TNS Slack -1.046 Density 0.21
cts:OptDebug: End of Setup Fixing:
cts:+----------+------+------+
cts:|Path Group|   WNS|   TNS|
cts:+----------+------+------+
cts:|default   | 0.078| 0.000|
cts:|reg2reg   |-0.103|-1.046|
cts:|HEPG      |-0.103|-1.046|
cts:|All Paths |-0.103|-1.046|
cts:+----------+------+------+
cts:
cts:Bottom Preferred Layer:
cts:+-------------+------------+----------+
cts:|    Layer    |    CLK     |   Rule   |
cts:+-------------+------------+----------+
cts:| met3 (z=3)  |          1 | default  |
cts:+-------------+------------+----------+
cts:Via Pillar Rule:
cts:    None
cts:
cts:*** Finish post-CTS Setup Fixing (cpu=0:00:09.1 real=0:00:09.0 mem=2984.3M) ***
cts:
cts:*** TnsOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:09.7/0:00:10.1 (1.0), totSession cpu/real = 0:01:49.4/0:02:31.3 (0.7), mem = 2976.6M
cts:End: GigaOpt Optimization in TNS mode
cts:GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
cts:Info: 1 net with fixed/cover wires excluded.
cts:Info: 1 clock net  excluded from IPO operation.
cts:Begin: Area Reclaim Optimization
cts:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
cts:*** AreaOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:49.8/0:02:31.7 (0.7), mem = 2976.6M
cts:Reclaim Optimization WNS Slack -0.103  TNS Slack -1.046 Density 0.21
cts:+---------+---------+--------+--------+------------+--------+
cts:| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
cts:+---------+---------+--------+--------+------------+--------+
cts:|    0.21%|        -|  -0.103|  -1.046|   0:00:00.0| 2976.6M|
cts:|    0.21%|        0|  -0.103|  -1.046|   0:00:00.0| 2977.3M|
cts:|    0.21%|        0|  -0.103|  -1.046|   0:00:00.0| 2977.3M|
cts:|    0.21%|        3|  -0.101|  -1.031|   0:00:00.0| 2977.8M|
cts:|    0.21%|        4|  -0.101|  -1.031|   0:00:00.0| 2978.0M|
cts:|    0.21%|        0|  -0.101|  -1.031|   0:00:00.0| 2978.0M|
cts:|    0.21%|        0|  -0.101|  -1.031|   0:00:00.0| 2978.0M|
cts:+---------+---------+--------+--------+------------+--------+
cts:Reclaim Optimization End WNS Slack -0.101  TNS Slack -1.031 Density 0.21
cts:Bottom Preferred Layer:
cts:+-------------+------------+----------+
cts:|    Layer    |    CLK     |   Rule   |
cts:+-------------+------------+----------+
cts:| met3 (z=3)  |          1 | default  |
cts:+-------------+------------+----------+
cts:Via Pillar Rule:
cts:    None
cts:
cts:Number of times islegalLocAvaiable called = 15 skipped = 0, called in commitmove = 4, skipped in commitmove = 0
cts:End: Core Area Reclaim Optimization (cpu = 0:00:00.8) (real = 0:00:00.0) **
cts:*** Starting place_detail (0:01:51 mem=2978.0M) ***
cts:Total net bbox length = 1.838e+04 (8.421e+03 9.959e+03) (ext = 1.306e+04)
cts:Move report: Detail placement moved 22 insts, mean move: 2.66 um, max move: 7.36 um 
cts:	Max move on inst (count_reg[5]): (107.64, 63.02) --> (110.86, 67.16)
cts:	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2982.3MB
cts:Summary Report:
cts:Instances moved: 22 (out of 174 movable)
cts:Instances flipped: 0
cts:Mean displacement: 2.66 um
cts:Max displacement: 7.36 um (Instance: count_reg[5]) (107.64, 63.02) -> (110.86, 67.16)
cts:	Length: 27 sites, height: 1 rows, site name: CoreSite, cell type: DFFRX4
cts:Physical-only instances moved: 0 (out of 0 movable physical-only)
cts:Total net bbox length = 1.843e+04 (8.460e+03 9.972e+03) (ext = 1.305e+04)
cts:Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2982.3MB
cts:*** Finished place_detail (0:01:51 mem=2982.3M) ***
cts:*** maximum move = 7.36 um ***
cts:*** Finished re-routing un-routed nets (2977.7M) ***
cts:
cts:*** Finish Physical Update (cpu=0:00:00.1 real=0:00:01.0 mem=2977.7M) ***
cts:*** AreaOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:01:50.7/0:02:32.6 (0.7), mem = 2977.7M
cts:End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2975.77M, totSessionCpu=0:01:51).
cts:*** LocalWireReclaim #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:51.0/0:02:32.9 (0.7), mem = 2975.8M
cts:Starting local wire reclaim
cts:*** Starting place_detail (0:01:51 mem=2975.8M) ***
cts:*** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
cts:Timing cost in AAE based: 18909.8106120594202366
cts:Call icdpEval cleanup ...
cts:Move report: Detail placement moved 111 insts, mean move: 6.29 um, max move: 26.22 um 
cts:	Max move on inst (prects_FE_DBTC2_count_13__115): (31.74, 67.16) --> (30.36, 42.32)
cts:	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2988.5MB
cts:Summary Report:
cts:Instances moved: 111 (out of 174 movable)
cts:Instances flipped: 0
cts:Mean displacement: 6.29 um
cts:Max displacement: 26.22 um (Instance: prects_FE_DBTC2_count_13__115) (31.74, 67.16) -> (30.36, 42.32)
cts:	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
cts:Physical-only instances moved: 0 (out of 0 movable physical-only)
cts:Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2988.5MB
cts:*** Finished place_detail (0:01:52 mem=2988.5M) ***
cts:*** LocalWireReclaim #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.9/0:00:01.0 (1.0), totSession cpu/real = 0:01:51.9/0:02:33.9 (0.7), mem = 2979.7M
cts:AAE_INFO: opIsDesignInPostRouteState() is 0
cts:#################################################################################
cts:# Design Stage: PreRoute
cts:# Design Name: counter_16bit
cts:# Design Mode: 130nm
cts:# Analysis Mode: MMMC OCV 
cts:# Parasitics Mode: No SPEF/RCDB 
cts:# Signoff Settings: SI Off 
cts:#################################################################################
cts:Start delay calculation (fullDC) (1 T). (MEM=2964.8)
cts:Total number of fetched objects 193
cts:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
cts:End delay calculation. (MEM=2986.51 CPU=0:00:00.0 REAL=0:00:00.0)
cts:End delay calculation (fullDC). (MEM=2986.51 CPU=0:00:00.1 REAL=0:00:00.0)
cts:eGR doReRoute: optGuide
cts:**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
cts:Type 'man IMPPTN-1250' for more detail.
cts:[NR-eGR] Read 183 nets ( ignored 1 )
cts:[NR-eGR] Layer group 1: route 182 net(s) in layer range [1, 5]
cts:[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.800072e+04um
cts:[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
cts:[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR]               Length (um)  Vias 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]  met1  (1H)          1161   517 
cts:[NR-eGR]  met2  (2V)          9901   262 
cts:[NR-eGR]  met3  (3H)          7302    30 
cts:[NR-eGR]  met4  (4V)            92     4 
cts:[NR-eGR]  met5  (5H)             6     0 
cts:[NR-eGR] --------------------------------
cts:[NR-eGR]        Total        18463   813 
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Total half perimeter of net bounding box: 18035um
cts:[NR-eGR] Total length: 18463um, number of vias: 813
cts:[NR-eGR] --------------------------------------------------------------------------
cts:[NR-eGR] Finished Early Global Route kernel ( CPU: 0.29 sec, Real: 0.35 sec, Curr Mem: 2.71 MB )
cts:[NR-eGR] Finished Early Global Route ( CPU: 0.29 sec, Real: 0.35 sec, Curr Mem: 2.70 MB )
cts:Extraction called for design 'counter_16bit' of instances=174 and nets=195 using extraction engine 'pre_route' .
cts:pre_route RC Extraction called for design counter_16bit.
cts:RC Extraction called in multi-corner(1) mode.
cts:RCMode: PreRoute
cts:      RC Corner Indexes            0   
cts:Capacitance Scaling Factor   : 1.00000 
cts:Resistance Scaling Factor    : 1.00000 
cts:Clock Cap. Scaling Factor    : 1.00000 
cts:Clock Res. Scaling Factor    : 1.00000 
cts:Shrink Factor                : 1.00000
cts:PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
cts:Using Quantus QRC technology file ...
cts:Updating RC Grid density data for preRoute extraction ...
cts:Initializing multi-corner resistance tables ...
cts:PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2936.977M)
cts:Compute RC Scale Done ...
cts:[hotspot] +------------+---------------+---------------+
cts:[hotspot] |            |   max hotspot | total hotspot |
cts:[hotspot] +------------+---------------+---------------+
cts:[hotspot] | normalized |          0.00 |          0.00 |
cts:[hotspot] +------------+---------------+---------------+
cts:Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
cts:GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
cts:Begin: GigaOpt Route Type Constraints Refinement
cts:*** CongRefineRouteType #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:53.2/0:02:35.4 (0.7), mem = 2937.5M
cts:Updated routing constraints on 0 nets.
cts:Bottom Preferred Layer:
cts:+-------------+------------+----------+
cts:|    Layer    |    CLK     |   Rule   |
cts:+-------------+------------+----------+
cts:| met3 (z=3)  |          1 | default  |
cts:+-------------+------------+----------+
cts:Via Pillar Rule:
cts:    None
cts:*** CongRefineRouteType #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.0), totSession cpu/real = 0:01:53.3/0:02:35.4 (0.7), mem = 2937.5M
cts:End: GigaOpt Route Type Constraints Refinement
cts:skip EGR on cluster skew clock nets.
cts:-opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
cts:                                           # bool, default=false, private
cts:Starting delay calculation for Setup views
cts:AAE_INFO: opIsDesignInPostRouteState() is 0
cts:#################################################################################
cts:# Design Stage: PreRoute
cts:# Design Name: counter_16bit
cts:# Design Mode: 130nm
cts:# Analysis Mode: MMMC OCV 
cts:# Parasitics Mode: No SPEF/RCDB 
cts:# Signoff Settings: SI Off 
cts:#################################################################################
cts:Start delay calculation (fullDC) (1 T). (MEM=2958.34)
cts:Total number of fetched objects 193
cts:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
cts:End delay calculation. (MEM=2982.89 CPU=0:00:00.0 REAL=0:00:00.0)
cts:End delay calculation (fullDC). (MEM=2982.89 CPU=0:00:00.1 REAL=0:00:00.0)
cts:*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:54 mem=2982.9M)
cts:Begin: GigaOpt postEco DRV Optimization
cts:GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
cts:*** DrvOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:53.8/0:02:35.9 (0.7), mem = 2982.9M
cts:Info: 1 net with fixed/cover wires excluded.
cts:Info: 1 clock net  excluded from IPO operation.
cts:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
cts:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
cts:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
cts:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
cts:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
cts:+-------------------------------------------------------------------------------------------------------------------------------------------------------+
cts:|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
cts:+-------------------------------------------------------------------------------------------------------------------------------------------------------+
cts:| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
cts:+-------------------------------------------------------------------------------------------------------------------------------------------------------+
cts:|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.11|    -1.00|       0|       0|       0|  0.21%|          |         |
cts:|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.11|    -1.00|       0|       0|       0|  0.21%| 0:00:00.0|  2973.3M|
cts:+-------------------------------------------------------------------------------------------------------------------------------------------------------+
cts:Bottom Preferred Layer:
cts:+-------------+------------+----------+
cts:|    Layer    |    CLK     |   Rule   |
cts:+-------------+------------+----------+
cts:| met3 (z=3)  |          1 | default  |
cts:+-------------+------------+----------+
cts:Via Pillar Rule:
cts:    None
cts:
cts:*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2973.3M) ***
cts:
cts:*** DrvOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:54.3/0:02:36.4 (0.7), mem = 2969.3M
cts:End: GigaOpt postEco DRV Optimization
cts:Design TNS changes after trial route: -1.024 -> -0.999
cts:*** Timing NOT met, worst failing slack is -0.105
cts:*** Check timing (0:00:00.0)
cts:Begin: GigaOpt Optimization in TNS mode
cts:GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 1.0 -numThreads 1 -postCTS -lowEffort -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -qftns -ftns -integratedAreaOpt -nonLegalPlaceEcoBumpRecoveryInTNSOpt -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
cts:Info: 1 net with fixed/cover wires excluded.
cts:Info: 1 clock net  excluded from IPO operation.
cts:*** TnsOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:54.6/0:02:36.7 (0.7), mem = 2969.3M
cts:*info: 1 clock net excluded
cts:*info: 1 net with fixed/cover wires excluded.
cts:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
cts:** GigaOpt Optimizer WNS Slack -0.105 TNS Slack -0.999 Density 0.21
cts:OptDebug: Start of Optimizer TNS Pass:
cts:+----------+------+------+
cts:|Path Group|   WNS|   TNS|
cts:+----------+------+------+
cts:|default   | 0.073| 0.000|
cts:|reg2reg   |-0.105|-0.999|
cts:|HEPG      |-0.105|-0.999|
cts:|All Paths |-0.105|-0.999|
cts:+----------+------+------+
cts:
cts:CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.105ns TNS -0.999ns; HEPG WNS -0.105ns TNS -0.999ns; all paths WNS -0.105ns TNS -0.999ns; Real time 0:01:33
cts:Active Path Group: reg2reg  
cts:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
cts:|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
cts:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
cts:|  -0.105|   -0.105|  -0.999|   -0.999|    0.21%|   0:00:00.0| 2974.3M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
cts:|  -0.105|   -0.105|  -0.959|   -0.959|    0.21%|   0:00:00.0| 2983.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
cts:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
cts:
cts:*** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:00.0 mem=2983.6M) ***
cts:
cts:*** Finished Optimize Step Cumulative (cpu=0:00:00.7 real=0:00:01.0 mem=2983.6M) ***
cts:OptDebug: End of Optimizer TNS Pass:
cts:+----------+------+------+
cts:|Path Group|   WNS|   TNS|
cts:+----------+------+------+
cts:|default   | 0.073| 0.000|
cts:|reg2reg   |-0.105|-0.959|
cts:|HEPG      |-0.105|-0.959|
cts:|All Paths |-0.105|-0.959|
cts:+----------+------+------+
cts:
cts:CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.105ns TNS -0.959ns; HEPG WNS -0.105ns TNS -0.959ns; all paths WNS -0.105ns TNS -0.959ns; Real time 0:01:34
cts:*** Starting place_detail (0:01:56 mem=2983.2M) ***
cts:Total net bbox length = 1.802e+04 (8.227e+03 9.796e+03) (ext = 1.300e+04)
cts:
cts:Starting Small incrNP...
cts:Density distribution unevenness ratio = 98.857%
cts:Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2983.2M)
cts:End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
cts:Move report: Detail placement moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
cts:	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2989.8MB
cts:Summary Report:
cts:Instances moved: 0 (out of 173 movable)
cts:Instances flipped: 0
cts:Mean displacement: 0.00 um
cts:Max displacement: 0.00 um 
cts:Physical-only instances moved: 0 (out of 0 movable physical-only)
cts:Total net bbox length = 1.802e+04 (8.227e+03 9.796e+03) (ext = 1.300e+04)
cts:Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2989.8MB
cts:*** Finished place_detail (0:01:56 mem=2989.8M) ***
cts:*** maximum move = 0.00 um ***
cts:*** Finished re-routing un-routed nets (2989.9M) ***
cts:
cts:*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2989.9M) ***
cts:** GigaOpt Optimizer WNS Slack -0.105 TNS Slack -0.959 Density 0.21
cts:OptDebug: End of Setup Fixing:
cts:+----------+------+------+
cts:|Path Group|   WNS|   TNS|
cts:+----------+------+------+
cts:|default   | 0.073| 0.000|
cts:|reg2reg   |-0.105|-0.959|
cts:|HEPG      |-0.105|-0.959|
cts:|All Paths |-0.105|-0.959|
cts:+----------+------+------+
cts:
cts:Bottom Preferred Layer:
cts:+-------------+------------+----------+
cts:|    Layer    |    CLK     |   Rule   |
cts:+-------------+------------+----------+
cts:| met3 (z=3)  |          1 | default  |
cts:+-------------+------------+----------+
cts:Via Pillar Rule:
cts:    None
cts:
cts:*** Finish post-CTS Setup Fixing (cpu=0:00:01.5 real=0:00:02.0 mem=2989.9M) ***
cts:
cts:*** TnsOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:01:56.7/0:02:38.9 (0.7), mem = 2978.8M
cts:End: GigaOpt Optimization in TNS mode
cts:GigaOpt: WNS changes after postEco optimization: -0.100 -> -0.105 (bump = 0.005)
cts:GigaOpt: Skipping nonLegal postEco optimization
cts:Design TNS changes after trial route: -1.024 -> -0.959
cts:Begin: GigaOpt TNS non-legal recovery
cts:GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt -postCTS
cts:Info: 1 net with fixed/cover wires excluded.
cts:Info: 1 clock net  excluded from IPO operation.
cts:*** TnsOpt #3 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:57.2/0:02:39.5 (0.7), mem = 2978.8M
cts:*info: 1 clock net excluded
cts:*info: 1 net with fixed/cover wires excluded.
cts:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
cts:** GigaOpt Optimizer WNS Slack -0.105 TNS Slack -0.959 Density 0.21
cts:OptDebug: Start of Optimizer TNS Pass:
cts:+----------+------+------+
cts:|Path Group|   WNS|   TNS|
cts:+----------+------+------+
cts:|default   | 0.073| 0.000|
cts:|reg2reg   |-0.105|-0.959|
cts:|HEPG      |-0.105|-0.959|
cts:|All Paths |-0.105|-0.959|
cts:+----------+------+------+
cts:
cts:CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.105ns TNS -0.959ns; HEPG WNS -0.105ns TNS -0.959ns; all paths WNS -0.105ns TNS -0.959ns; Real time 0:01:36
cts:Active Path Group: reg2reg  
cts:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
cts:|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
cts:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
cts:|  -0.105|   -0.105|  -0.959|   -0.959|    0.21%|   0:00:00.0| 2980.8M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
cts:|  -0.098|   -0.098|  -0.947|   -0.947|    0.21%|   0:00:09.0| 2998.3M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[11]/D  |
cts:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
cts:
cts:*** Finish Core Optimize Step (cpu=0:00:09.4 real=0:00:09.0 mem=2998.3M) ***
cts:
cts:*** Finished Optimize Step Cumulative (cpu=0:00:09.5 real=0:00:09.0 mem=2998.3M) ***
cts:OptDebug: End of Optimizer TNS Pass:
cts:+----------+------+------+
cts:|Path Group|   WNS|   TNS|
cts:+----------+------+------+
cts:|default   | 0.099| 0.000|
cts:|reg2reg   |-0.098|-0.947|
cts:|HEPG      |-0.098|-0.947|
cts:|All Paths |-0.098|-0.947|
cts:+----------+------+------+
cts:
cts:CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.098ns TNS -0.947ns; HEPG WNS -0.098ns TNS -0.947ns; all paths WNS -0.098ns TNS -0.947ns; Real time 0:01:45
cts:*** Starting place_detail (0:02:07 mem=2997.9M) ***
cts:Total net bbox length = 1.806e+04 (8.246e+03 9.817e+03) (ext = 1.300e+04)
cts:
cts:Starting Small incrNP...
cts:Density distribution unevenness ratio = 98.857%
cts:Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2997.9M)
cts:End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
cts:Move report: Detail placement moved 8 insts, mean move: 3.10 um, max move: 5.52 um 
cts:	Max move on inst (cts_FE_OCPC10_n_481): (54.28, 50.60) --> (52.90, 46.46)
cts:	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3003.7MB
cts:Summary Report:
cts:Instances moved: 8 (out of 179 movable)
cts:Instances flipped: 0
cts:Mean displacement: 3.10 um
cts:Max displacement: 5.52 um (Instance: cts_FE_OCPC10_n_481) (54.28, 50.6) -> (52.9, 46.46)
cts:	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: BUFX2
cts:Physical-only instances moved: 0 (out of 0 movable physical-only)
cts:Total net bbox length = 1.809e+04 (8.262e+03 9.825e+03) (ext = 1.300e+04)
cts:Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3003.7MB
cts:*** Finished place_detail (0:02:08 mem=3003.7M) ***
cts:*** maximum move = 5.52 um ***
cts:*** Finished re-routing un-routed nets (2999.1M) ***
cts:
cts:*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2999.1M) ***
cts:** GigaOpt Optimizer WNS Slack -0.098 TNS Slack -0.947 Density 0.21
cts:OptDebug: End of Setup Fixing:
cts:+----------+------+------+
cts:|Path Group|   WNS|   TNS|
cts:+----------+------+------+
cts:|default   | 0.099| 0.000|
cts:|reg2reg   |-0.098|-0.947|
cts:|HEPG      |-0.098|-0.947|
cts:|All Paths |-0.098|-0.947|
cts:+----------+------+------+
cts:
cts:Bottom Preferred Layer:
cts:+-------------+------------+----------+
cts:|    Layer    |    CLK     |   Rule   |
cts:+-------------+------------+----------+
cts:| met3 (z=3)  |          1 | default  |
cts:+-------------+------------+----------+
cts:Via Pillar Rule:
cts:    None
cts:
cts:*** Finish post-CTS Setup Fixing (cpu=0:00:10.3 real=0:00:10.0 mem=2999.1M) ***
cts:
cts:*** TnsOpt #3 [finish] (clock_opt_design #1) : cpu/real = 0:00:10.6/0:00:10.3 (1.0), totSession cpu/real = 0:02:07.9/0:02:49.7 (0.8), mem = 2988.4M
cts:End: GigaOpt TNS non-legal recovery
cts:Begin: GigaOpt Optimization in post-eco TNS mode
cts:GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
cts:Info: 1 net with fixed/cover wires excluded.
cts:Info: 1 clock net  excluded from IPO operation.
cts:*** TnsOpt #4 [begin] (clock_opt_design #1) : totSession cpu/real = 0:02:08.2/0:02:50.1 (0.8), mem = 2988.4M
cts:*info: 1 clock net excluded
cts:*info: 1 net with fixed/cover wires excluded.
cts:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
cts:** GigaOpt Optimizer WNS Slack -0.098 TNS Slack -0.947 Density 0.21
cts:OptDebug: Start of Optimizer TNS Pass:
cts:+----------+------+------+
cts:|Path Group|   WNS|   TNS|
cts:+----------+------+------+
cts:|default   | 0.099| 0.000|
cts:|reg2reg   |-0.098|-0.947|
cts:|HEPG      |-0.098|-0.947|
cts:|All Paths |-0.098|-0.947|
cts:+----------+------+------+
cts:
cts:CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.098ns TNS -0.947ns; HEPG WNS -0.098ns TNS -0.947ns; all paths WNS -0.098ns TNS -0.947ns; Real time 0:01:46
cts:Active Path Group: reg2reg  
cts:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
cts:|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
cts:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
cts:|  -0.098|   -0.098|  -0.947|   -0.947|    0.21%|   0:00:00.0| 2990.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[11]/D  |
cts:|  -0.098|   -0.098|  -0.947|   -0.947|    0.21%|   0:00:00.0| 2991.0M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[11]/D  |
cts:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
cts:
cts:*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2991.0M) ***
cts:
cts:*** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=2991.0M) ***
cts:OptDebug: End of Optimizer TNS Pass:
cts:+----------+------+------+
cts:|Path Group|   WNS|   TNS|
cts:+----------+------+------+
cts:|default   | 0.099| 0.000|
cts:|reg2reg   |-0.098|-0.947|
cts:|HEPG      |-0.098|-0.947|
cts:|All Paths |-0.098|-0.947|
cts:+----------+------+------+
cts:
cts:CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.098ns TNS -0.947ns; HEPG WNS -0.098ns TNS -0.947ns; all paths WNS -0.098ns TNS -0.947ns; Real time 0:01:47
cts:OptDebug: End of Setup Fixing:
cts:+----------+------+------+
cts:|Path Group|   WNS|   TNS|
cts:+----------+------+------+
cts:|default   | 0.099| 0.000|
cts:|reg2reg   |-0.098|-0.947|
cts:|HEPG      |-0.098|-0.947|
cts:|All Paths |-0.098|-0.947|
cts:+----------+------+------+
cts:
cts:Bottom Preferred Layer:
cts:+-------------+------------+----------+
cts:|    Layer    |    CLK     |   Rule   |
cts:+-------------+------------+----------+
cts:| met3 (z=3)  |          1 | default  |
cts:+-------------+------------+----------+
cts:Via Pillar Rule:
cts:    None
cts:
cts:*** Finish post-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=2991.0M) ***
cts:
cts:*** TnsOpt #4 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:02:09.0/0:02:50.9 (0.8), mem = 2988.3M
cts:End: GigaOpt Optimization in post-eco TNS mode
cts:#optDebug: fT-D <X 1 0 0 0>
cts:Register exp ratio and priority group on 0 nets on 198 nets : 
cts:
cts:Active setup views:
cts: tt_v1.8_25C_Nominal_25_func
cts:  Dominating endpoints: 0
cts:  Dominating TNS: -0.000
cts:
cts:Extraction called for design 'counter_16bit' of instances=179 and nets=200 using extraction engine 'pre_route' .
cts:pre_route RC Extraction called for design counter_16bit.
cts:RC Extraction called in multi-corner(1) mode.
cts:RCMode: PreRoute
cts:      RC Corner Indexes            0   
cts:Capacitance Scaling Factor   : 1.00000 
cts:Resistance Scaling Factor    : 1.00000 
cts:Clock Cap. Scaling Factor    : 1.00000 
cts:Clock Res. Scaling Factor    : 1.00000 
cts:Shrink Factor                : 1.00000
cts:PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
cts:Using Quantus QRC technology file ...
cts:Grid density data update skipped
cts:Initializing multi-corner resistance tables ...
cts:PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2940.832M)
cts:Starting delay calculation for Setup views
cts:AAE_INFO: opIsDesignInPostRouteState() is 0
cts:#################################################################################
cts:# Design Stage: PreRoute
cts:# Design Name: counter_16bit
cts:# Design Mode: 130nm
cts:# Analysis Mode: MMMC OCV 
cts:# Parasitics Mode: No SPEF/RCDB 
cts:# Signoff Settings: SI Off 
cts:#################################################################################
cts:Start delay calculation (fullDC) (1 T). (MEM=2965.13)
cts:Total number of fetched objects 198
cts:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
cts:End delay calculation. (MEM=2992.02 CPU=0:00:00.1 REAL=0:00:00.0)
cts:End delay calculation (fullDC). (MEM=2992.02 CPU=0:00:00.1 REAL=0:00:00.0)
cts:*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:02:10 mem=2992.0M)
cts:OPTC: user 20.0 (reset)
cts:**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
cts:Type 'man IMPPTN-1250' for more detail.
cts:**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
cts:Type 'man IMPPTN-1250' for more detail.
cts:[NR-eGR] Read 188 nets ( ignored 1 )
cts:[NR-eGR] Layer group 1: route 187 net(s) in layer range [1, 5]
cts:[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.803798e+04um
cts:[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
cts:[NR-eGR] Finished Early Global Route kernel ( CPU: 0.21 sec, Real: 0.33 sec, Curr Mem: 2.78 MB )
cts:[NR-eGR] Finished Early Global Route ( CPU: 0.22 sec, Real: 0.33 sec, Curr Mem: 2.78 MB )
cts:[hotspot] +------------+---------------+---------------+
cts:[hotspot] |            |   max hotspot | total hotspot |
cts:[hotspot] +------------+---------------+---------------+
cts:[hotspot] | normalized |          0.00 |          0.00 |
cts:[hotspot] +------------+---------------+---------------+
cts:Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
cts:[hotspot] Hotspot report including placement blocked areas
cts:[hotspot] +------------+---------------+---------------+
cts:[hotspot] |            |   max hotspot | total hotspot |
cts:[hotspot] +------------+---------------+---------------+
cts:[hotspot] | normalized |          0.00 |          0.00 |
cts:[hotspot] +------------+---------------+---------------+
cts:Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
cts:Reported timing to dir debug
cts:**opt_design ... cpu = 0:00:56, real = 0:01:34, mem = 2984.9M, totSessionCpu=0:02:10 **
cts:
cts:OptSummary:
cts:
cts:------------------------------------------------------------------
cts:     opt_design Final Summary
cts:------------------------------------------------------------------
cts:
cts:Setup views included:
cts: tt_v1.8_25C_Nominal_25_func 
cts:
cts:+--------------------+---------+---------+---------+
cts:|     Setup mode     |   all   | reg2reg | default |
cts:+--------------------+---------+---------+---------+
cts:|           WNS (ns):| -0.098  | -0.098  |  0.099  |
cts:|           TNS (ns):| -0.945  | -0.945  |  0.000  |
cts:|    Violating Paths:|   15    |   15    |    0    |
cts:|          All Paths:|   32    |   16    |   32    |
cts:+--------------------+---------+---------+---------+
cts:
cts:+----------------+-------------------------------+------------------+
cts:|                |              Real             |       Total      |
cts:|    DRVs        +------------------+------------+------------------|
cts:|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
cts:+----------------+------------------+------------+------------------+
cts:|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
cts:|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
cts:|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
cts:|   max_length   |      0 (0)       |     0      |      0 (0)       |
cts:+----------------+------------------+------------+------------------+
cts:
cts:Density: 0.214%
cts:Routing Overflow: 0.00% H and 0.00% V
cts:------------------------------------------------------------------
cts:Begin: Collecting metrics
cts: ------------------------------------------------------------------------------------------------------------------------------------------ 
cts:| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs       |
cts:|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran | Cap |
cts:|-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+------+-----|
cts:| initial_summary         |    -0.153 |   -0.153 |           |       -1 |        0.20 |      |       | 0:00:00  |        2948 |    0 |   0 |
cts:| route_type_refinement   |           |          |           |          |             |      |       | 0:00:00  |        2950 |      |     |
cts:| simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        2947 |      |     |
cts:| excluded_clk_net_fixing |           |          |           |          |             |      |       | 0:00:00  |        2947 |      |     |
cts:| global_opt              |           |   -0.153 |           |       -1 |        0.20 |      |       | 0:00:02  |        2958 |      |     |
cts:| area_reclaiming         |    -0.136 |   -0.136 |        -1 |       -1 |        0.20 |      |       | 0:00:01  |        2962 |      |     |
cts:| wns_fixing              |    -0.103 |   -0.103 |        -1 |       -1 |        0.21 |      |       | 0:00:28  |        2987 |      |     |
cts:| tns_fixing              |    -0.103 |   -0.103 |        -1 |       -1 |        0.21 |      |       | 0:00:10  |        2984 |      |     |
cts:| area_reclaiming_2       |    -0.101 |   -0.101 |        -1 |       -1 |        0.21 |      |       | 0:00:02  |        2976 |      |     |
cts:| local_wire_reclaim      |           |          |           |          |             |      |       | 0:00:01  |        2980 |      |     |
cts:| global_route            |           |          |           |          |             | 0.00 |  0.00 | 0:00:00  |        2938 |      |     |
cts:| route_type_refinement_2 |           |          |           |          |             |      |       | 0:00:00  |        2938 |      |     |
cts:| drv_eco_fixing          |    -0.105 |   -0.105 |        -1 |       -1 |        0.21 |      |       | 0:00:00  |        2969 |    0 |   0 |
cts:| tns_eco_fixing          |    -0.105 |   -0.105 |        -1 |       -1 |        0.21 |      |       | 0:00:02  |        2990 |      |     |
cts:| tns_eco_fixing_2        |    -0.098 |   -0.098 |        -1 |       -1 |        0.21 |      |       | 0:00:11  |        2999 |      |     |
cts:| tns_eco_fixing_3        |    -0.098 |   -0.098 |        -1 |       -1 |        0.21 |      |       | 0:00:01  |        2991 |      |     |
cts:| final_summary           |    -0.098 |   -0.098 |           |       -1 |        0.21 | 0.00 |  0.00 | 0:00:03  |        2989 |    0 |   0 |
cts: ------------------------------------------------------------------------------------------------------------------------------------------ 
cts:End: Collecting metrics
cts:**opt_design ... cpu = 0:00:57, real = 0:01:37, mem = 2989.0M, totSessionCpu=0:02:11 **
cts:*** Finished opt_design ***
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:*                                                                   final
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:*                                                                   opt_design_postcts
cts:Info: final physical memory for 2 CRR processes is 1096.98MB.
cts:Info: Summary of CRR changes:
cts:      - Timing transform commits:       1
cts:Info: Destroy the CCOpt slew target map.
cts:(clock_opt_design): dumping clock statistics to metric
cts:Updating ideal nets and annotations...
cts:Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
cts:Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:No differences between SDC and CTS ideal net status found.
cts:Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.early...
cts:Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
cts:Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
cts:UM: Running design category ...
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:          68.43            113         -0.945 ns         -0.098 ns  clock_opt_design
cts:
cts:*** Summary of all messages that are not suppressed in this session:
cts:Severity  ID               Count  Summary                                  
cts:WARNING   IMPPTN-1250         12  Pin placement has been enabled on metal ...
cts:WARNING   IMPSP-9025           1  No scan chain specified/traced.          
cts:WARNING   IMPCCOPT-2427        2  The cts_target_maximum_transition_time %...
cts:WARNING   IMPCCOPT-2030        1  Found placement violations. Run check_pl...
cts:*** Message Summary: 16 warning(s), 0 error(s)
cts:
cts:*** clock_opt_design #1 [finish] () : cpu/real = 0:01:08.5/0:01:53.5 (0.6), totSession cpu/real = 0:02:11.7/0:02:57.5 (0.7), mem = 2990.4M
cts:Ending "clock_opt_design" (total cpu=0:01:09, real=0:01:53, peak res=3003.7M, current mem=2940.0M)
cts:@flow 5: }
cts:#@ End verbose flow_step implementation.cts.add_clock_tree
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:          74.99            119         -0.945 ns         -0.098 ns  add_clock_tree
cts:#@ Begin verbose flow_step implementation.cts.add_tieoffs
cts:@flow 2: #- insert dedicated tieoff models
cts:@flow 3: if {[get_db add_tieoffs_cells] ne "" } {
cts:@@flow 4: delete_tieoffs
cts:  Deleted 0 logical insts of cell TIEHI
cts:  Deleted 0 logical insts of cell TIELO
cts:@@flow 5: add_tieoffs -matching_power_domains true
cts:Options: No distance constraint, No Fan-out constraint.
cts:INFO: Total Number of Tie Cells (TIEHI) placed: 0  
cts:INFO: Total Number of Tie Cells (TIELO) placed: 0  
cts:@flow 6: }
cts:#@ End verbose flow_step implementation.cts.add_tieoffs
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:          12.69             12                                      add_tieoffs
cts:#@ Begin verbose flow_step implementation.cts.block_finish
cts:@flow 2: apply {{} {
cts:    #- Make sure flow_report_name is reset from any reports executed during the flow
cts:    set_db flow_report_name [get_db [lindex [get_db flow_hier_path] end] .name]
cts:    #- Set DB for handoff to Innovus
cts:    if {[is_flow -inside flow:syn_opt]} {
cts:      set_db flow_write_db_common true
cts:    }
cts:  
cts:    #- Set value for SPEF output file generation
cts:    if {[get_db flow_branch] ne ""} {
cts:      set out_dir [file join [get_db flow_db_directory] [get_db flow_branch]_[get_db flow_report_name]]
cts:    } else {
cts:      set out_dir [file join [get_db flow_db_directory] [get_db flow_report_name]]
cts:    }
cts:    set_db flow_spef_directory $out_dir
cts:  
cts:    #- Store non-default root attributes to metrics
cts:    catch {report_obj -tcl} flow_root_config
cts:    if {[dict exists $flow_root_config root:/]} {
cts:      set flow_root_config [dict get $flow_root_config root:/]
cts:    } elseif {[dict exists $flow_root_config root:]} {
cts:      set flow_root_config [dict get $flow_root_config root:]
cts:    } else {
cts:    }
cts:    foreach key [dict keys $flow_root_config] {
cts:      if {[string length [dict get $flow_root_config $key]] > 200} {
cts:        dict set flow_root_config $key "\[long value truncated\]"
cts:      }
cts:    }
cts:    set_metric -name flow.root_config -value $flow_root_config
cts:  }}
cts:#@ End verbose flow_step implementation.cts.block_finish
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:           7.07              6                                      block_finish
cts:#% Begin save design ... (date=02/14 12:47:43, mem=3043.3M)
cts:% Begin Save ccopt configuration ... (date=02/14 12:47:43, mem=3043.3M)
cts:% End Save ccopt configuration ... (date=02/14 12:47:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=3043.8M, current mem=3043.8M)
cts:% Begin Save netlist data ... (date=02/14 12:47:43, mem=3043.8M)
cts:Writing Binary DB to /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.v.bin in single-threaded mode...
cts:% End Save netlist data ... (date=02/14 12:47:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=3043.8M, current mem=3043.8M)
cts:Saving symbol-table file ...
cts:Saving congestion map file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.route.congmap.gz ...
cts:% Begin Save AAE data ... (date=02/14 12:47:44, mem=3044.3M)
cts:Saving AAE Data ...
cts:% End Save AAE data ... (date=02/14 12:47:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=3104.9M, current mem=3046.9M)
cts:Saving /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/scheduling_file.cts in /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3.dat/scheduling_file.cts
cts:Saving preference file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/gui.pref.tcl ...
cts:Saving mode setting ...
cts:Saving root attributes to be loaded post write_db ...
cts:**WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
cts:Saving global file ...
cts:Saving root attributes to be loaded previous write_db ...
cts:% Begin Save floorplan data ... (date=02/14 12:47:46, mem=3046.3M)
cts:Saving floorplan file ...
cts:Convert 0 swires and 0 svias from compressed groups
cts:% End Save floorplan data ... (date=02/14 12:47:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=3046.9M, current mem=3046.9M)
cts:Saving PG file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:47:46 2026)
cts:*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3046.9M) ***
cts:*info - save blackBox cells to lef file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.bbox.lef
cts:Saving Drc markers ...
cts:... No Drc file written since there is no markers found.
cts:% Begin Save placement data ... (date=02/14 12:47:46, mem=3047.1M)
cts:** Saving stdCellPlacement_binary (version# 2) ...
cts:Save Adaptive View Pruning View Names to Binary file
cts:% End Save placement data ... (date=02/14 12:47:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=3047.2M, current mem=3047.2M)
cts:% Begin Save routing data ... (date=02/14 12:47:46, mem=3047.2M)
cts:Saving route file ...
cts:*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3048.3M) ***
cts:% End Save routing data ... (date=02/14 12:47:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=3047.4M, current mem=3047.4M)
cts:Saving property file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.prop
cts:*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3050.5M) ***
cts:#Saving pin access data to file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.apa ...
cts:#
cts:Saving rc congestion map /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.congmap.gz ...
cts:Saving preRoute extracted patterns in file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.techData.gz' ...
cts:Saving preRoute extraction data in directory '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/extraction/' ...
cts:% Begin Save power constraints data ... (date=02/14 12:47:47, mem=3050.5M)
cts:% End Save power constraints data ... (date=02/14 12:47:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=3050.5M, current mem=3050.5M)
cts:**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
cts:**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
cts:Generated self-contained design cts.enc_3
cts:#% End save design ... (date=02/14 12:47:48, total cpu=0:00:03.3, real=0:00:05.0, peak res=3104.9M, current mem=3048.5M)
cts:
cts:*** Summary of all messages that are not suppressed in this session:
cts:Severity  ID               Count  Summary                                  
cts:WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
cts:WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
cts:*** Message Summary: 3 warning(s), 0 error(s)
cts:
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:*                                                                   write_db
cts:#@ Begin verbose flow_step implementation.cts.write_output_screenshot
cts:@flow 2: set inputstring [get_db flow_starting_db]
cts:@flow 3: set stepname [lindex $inputstring [expr {[llength stepname]}]]
cts:@flow 4: set filename [file tail $stepname]
cts:@flow 5: set rootname [file rootname $filename]
cts:@flow 6: set outfile "./output/screenshots/${rootname}.gif"
cts:@flow 7: # Define the directory name
cts:@flow 8: set dirName "output/screenshots"
cts:@flow 10: # Check if the directory exists
cts:@flow 11: if {![file exists $dirName]} {...
cts:@flow 15: } else {
cts:@flow 16: puts "Directory '$dirName' already exists."
cts:Directory 'output/screenshots' already exists.
cts:@flow 17: }
cts:@@flow 18: write_to_gif $outfile
cts:#@ End verbose flow_step implementation.cts.write_output_screenshot
cts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts:UM:            6.8              7                                      write_output_screenshot
cts:#@ Begin verbose flow_step implementation.cts.schedule_cts_report_postcts
cts:@@flow 2: schedule_flow -flow report_postcts -include_in_metrics
cts:#@ End verbose flow_step implementation.cts.schedule_cts_report_postcts
cts:
cts:Program version = 25.11-s102_1
cts:Working directory = /nethome/dkhalil8/InnovateECE/RTL2GDS/design
cts:Databases directory = /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs
cts:Starting time = Feb 14, 2026 12:45:08
cts:Ending time = Feb 14, 2026 12:48:08
cts:
cts:Run Flow Summary
cts:---------------------
cts:
cts:Steps run:  implementation.cts.block_start implementation.cts.init_innovus.init_innovus_yaml implementation.cts.init_innovus.init_innovus_user implementation.cts.add_clock_tree implementation.cts.add_tieoffs implementation.cts.block_finish implementation.cts.write_output_screenshot implementation.cts.schedule_cts_report_postcts
cts:
cts:Step status:
cts:     implementation.cts.block_start                            success
cts:     implementation.cts.init_innovus.init_innovus_yaml         success
cts:     implementation.cts.init_innovus.init_innovus_user         success
cts:     implementation.cts.add_clock_tree                         success
cts:     implementation.cts.add_tieoffs                            success
cts:     implementation.cts.block_finish                           success
cts:     implementation.cts.write_output_screenshot                success
cts:     implementation.cts.schedule_cts_report_postcts            success
cts:
cts: ---------------------------------------------------------------------------------------------------- 
cts:| Snapshot    | flow.cputime (s) | flow.realtime (s) | timing.setup.tns (ns) | timing.setup.wns (ns) |
cts:|-------------+------------------+-------------------+-----------------------+-----------------------|
cts:| syn_generic | 0:02:19          | 0:02:35           |                    -5 |                -0.413 |
cts:| syn_map     | 0:01:50          | 0:02:01           |                    -4 |                -0.297 |
cts:| syn_opt     | 0:02:07          | 0:02:17           |                    -3 |                -0.233 |
cts:| floorplan   | 0:02:25          | 0:02:31           |                       |                       |
cts:| prects      | 0:02:50          | 0:03:37           |                    -1 |                -0.086 |
cts:| cts         | 0:02:39          | 0:03:23           |                    -1 |                -0.098 |
cts: ---------------------------------------------------------------------------------------------------- 
cts:*** Message Summary: 168 warning(s), 0 error(s)
cts:
cts:
cts:*** Memory Usage v#1 (Current mem = 3241.570M, initial mem = 944.770M) ***
cts:--- Ending "Innovus" (totcpu=0:02:57, real=0:03:46, mem=3241.6M) ---
cts:
  flow_current @ innovus: implementation.cts.block_start -> implementation.cts.schedule_cts_report_postcts returned successfully

Starting scheduled flows at 02-14 12:48:21...
* flow_current @ innovus: implementation.postcts.block_start -> implementation.postcts.schedule_postcts_report_postcts
  report_postcts @ innovus: report_start -> report_finish
Waiting for flows to return... (2 running)
* flow_current @ innovus: implementation.postcts.block_start -> implementation.postcts.schedule_postcts_report_postcts
  report_postcts @ innovus: report_start -> report_finish
cts.report_postcts:
cts.report_postcts:Cadence Innovus(TM) Implementation System.
cts.report_postcts:Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.
cts.report_postcts:
cts.report_postcts:Version:	v25.11-s102_1, built Wed Aug 27 13:03:08 PDT 2025
postcts:
postcts:Cadence Innovus(TM) Implementation System.
postcts:Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.
postcts:
postcts:Version:	v25.11-s102_1, built Wed Aug 27 13:03:08 PDT 2025
cts.report_postcts:Options:	-batch -stylus -log /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/cts.report_postcts -disable_user_startup -execute if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid 9918fa72-1af6-4813-a9e7-3cbdee9d4501 previous_uuid {} top_dir /nethome/dkhalil8/InnovateECE/RTL2GDS/design flow_dir ./. status_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/cts.report_postcts_3 metrics_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/cts.report_postcts_3 run_tag {} db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3 counter_16bit {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 3 trunk_process 0 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} flow {flow flow:report_postcts tool innovus tool_options -disable_user_startup no_sync 0 sync 0 db {enc dbs/cts.enc_3 counter_16bit {}} dir ./. branch {} caller_data {group 0 process_branch 3} include_in_metrics 1 parent_uuid 9918fa72-1af6-4813-a9e7-3cbdee9d4501 after {} defer 0 child_of {flow:flow_current flow:implementation flow:cts}} flow_name flow:report_postcts first_step {tool innovus flow flow:report_postcts canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:cts}} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 0 aum_upload false tool_options -disable_user_startup overwrite 0 last_step {tool innovus flow flow:report_postcts canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:cts}} child_of {flow:flow_current flow:implementation flow:cts} log_prefix /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/cts.report_postcts}; run_flow -from {tool innovus flow flow:report_postcts canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:cts}} -to {tool innovus flow flow:report_postcts canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:cts}}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/cts.report_postcts_3} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:report_postcts} branch {} flow_working_directory {./.} flow_starting_db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3 counter_16bit {}} {tool_options} {-disable_user_startup} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0 
cts.report_postcts:Date:		Sat Feb 14 12:48:23 2026
cts.report_postcts:Host:		ece-rschsrv.ece.gatech.edu (x86_64 w/Linux 4.18.0-553.89.1.el8_10.x86_64) (22cores*88cpus*Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 56320KB)
cts.report_postcts:OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
cts.report_postcts:
cts.report_postcts:License:
postcts:Options:	-batch -stylus -log /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/postcts -disable_user_startup -execute if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/InnovateECE/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/postcts_3 metrics_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/postcts_3 run_tag {} db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3 counter_16bit {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} flow {flow flow:flow_current dir . db {enc dbs/cts.enc_3 counter_16bit {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postcts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postcts.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postcts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postcts.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postcts .steps flow_step:schedule_postcts_report_postcts} step flow_step:schedule_postcts_report_postcts features {} str implementation.postcts.schedule_postcts_report_postcts} log_prefix /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/postcts}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postcts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postcts.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postcts .steps flow_step:schedule_postcts_report_postcts} step flow_step:schedule_postcts_report_postcts features {} str implementation.postcts.schedule_postcts_report_postcts}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/postcts_3} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3 counter_16bit {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0 
postcts:Date:		Sat Feb 14 12:48:23 2026
postcts:Host:		ece-rschsrv.ece.gatech.edu (x86_64 w/Linux 4.18.0-553.89.1.el8_10.x86_64) (22cores*88cpus*Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 56320KB)
cts.report_postcts:		[12:48:23.185761] Configured Lic search path (25.01-s002): 5280@ece-winlic.ece.gatech.edu
cts.report_postcts:
cts.report_postcts:		invs	Innovus Implementation System	25.1	checkout succeeded
cts.report_postcts:		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
postcts:OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
postcts:
postcts:License:
postcts:		[12:48:23.185761] Configured Lic search path (25.01-s002): 5280@ece-winlic.ece.gatech.edu
postcts:
postcts:		invs	Innovus Implementation System	25.1	checkout succeeded
postcts:		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
postcts:
postcts:
cts.report_postcts:
cts.report_postcts:
postcts:Create and set the environment variable TMPDIR to /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_6466_444c09d3-3fd1-40c1-a36c-2faf15c27a3d_ece-rschsrv.ece.gatech.edu_dkhalil8_ABFMQH.
postcts:
postcts:Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
cts.report_postcts:Create and set the environment variable TMPDIR to /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_6565_0602673e-de3e-4d4a-8a27-8ccb385c5958_ece-rschsrv.ece.gatech.edu_dkhalil8_avVCC1.
cts.report_postcts:
cts.report_postcts:Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
postcts:[INFO] Loading Pegasus 24.14 fill procedures
cts.report_postcts:[INFO] Loading Pegasus 24.14 fill procedures
cts.report_postcts:Info: Process UID = 6565 / 0602673e-de3e-4d4a-8a27-8ccb385c5958 / yq0NLkfNSL
postcts:Info: Process UID = 6466 / 444c09d3-3fd1-40c1-a36c-2faf15c27a3d / HHvRhXzr9o
postcts:
postcts:**INFO:  MMMC transition support version v31-84 
postcts:
cts.report_postcts:
cts.report_postcts:**INFO:  MMMC transition support version v31-84 
cts.report_postcts:
postcts:#@ Processing -execute option
postcts:@innovus 1> if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/InnovateECE/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/postcts_3 metrics_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/postcts_3 run_tag {} db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3 counter_16bit {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} flow {flow flow:flow_current dir . db {enc dbs/cts.enc_3 counter_16bit {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postcts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postcts.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postcts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postcts.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postcts .steps flow_step:schedule_postcts_report_postcts} step flow_step:schedule_postcts_report_postcts features {} str implementation.postcts.schedule_postcts_report_postcts} log_prefix /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/postcts}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postcts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postcts.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postcts .steps flow_step:schedule_postcts_report_postcts} step flow_step:schedule_postcts_report_postcts features {} str implementation.postcts.schedule_postcts_report_postcts}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/postcts_3} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3 counter_16bit {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0
postcts:init_flow summary:
postcts:  Flow script        : 
postcts:  YAML script        : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml
postcts:  Flow               : flow:flow_current
postcts:  From               : implementation.postcts.block_start
postcts:  To                 : implementation.postcts.schedule_postcts_report_postcts
postcts:  Top directory      : /nethome/dkhalil8/InnovateECE/RTL2GDS/design
postcts:  Working directory  : .
postcts:  Starting database  : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3
postcts:  Run tag            : 
postcts:  Branch name        : 
postcts:  Metrics file       : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/postcts_3
postcts:  Status file        : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/postcts_3
cts.report_postcts:#@ Processing -execute option
cts.report_postcts:@innovus 1> if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid 9918fa72-1af6-4813-a9e7-3cbdee9d4501 previous_uuid {} top_dir /nethome/dkhalil8/InnovateECE/RTL2GDS/design flow_dir ./. status_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/cts.report_postcts_3 metrics_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/cts.report_postcts_3 run_tag {} db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3 counter_16bit {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 3 trunk_process 0 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} flow {flow flow:report_postcts tool innovus tool_options -disable_user_startup no_sync 0 sync 0 db {enc dbs/cts.enc_3 counter_16bit {}} dir ./. branch {} caller_data {group 0 process_branch 3} include_in_metrics 1 parent_uuid 9918fa72-1af6-4813-a9e7-3cbdee9d4501 after {} defer 0 child_of {flow:flow_current flow:implementation flow:cts}} flow_name flow:report_postcts first_step {tool innovus flow flow:report_postcts canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:cts}} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 0 aum_upload false tool_options -disable_user_startup overwrite 0 last_step {tool innovus flow flow:report_postcts canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:cts}} child_of {flow:flow_current flow:implementation flow:cts} log_prefix /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/cts.report_postcts}; run_flow -from {tool innovus flow flow:report_postcts canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:cts}} -to {tool innovus flow flow:report_postcts canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:cts}}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/cts.report_postcts_3} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:report_postcts} branch {} flow_working_directory {./.} flow_starting_db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3 counter_16bit {}} {tool_options} {-disable_user_startup} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0
cts.report_postcts:init_flow summary:
cts.report_postcts:  Flow script        : 
cts.report_postcts:  YAML script        : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml
cts.report_postcts:  Flow               : flow:report_postcts
cts.report_postcts:  From               : report_start
cts.report_postcts:  To                 : report_finish
cts.report_postcts:  Top directory      : /nethome/dkhalil8/InnovateECE/RTL2GDS/design
cts.report_postcts:  Working directory  : .
cts.report_postcts:  Starting database  : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3
cts.report_postcts:  Run tag            : 
cts.report_postcts:  Branch name        : 
cts.report_postcts:  Metrics file       : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/cts.report_postcts_3
cts.report_postcts:  Status file        : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/cts.report_postcts_3
postcts:reading previous metrics...
cts.report_postcts:reading previous metrics...
cts.report_postcts:Sourcing flow scripts...
postcts:Sourcing flow scripts...
cts.report_postcts:Sourcing flow scripts done.
cts.report_postcts:Begin steps for plugin point Cadence.plugin.flowkit.read_db.pre
cts.report_postcts:#@ Begin verbose flow_step activate_views
cts.report_postcts:@flow 2: apply {{} {
cts.report_postcts:    set db [get_db flow_starting_db]
cts.report_postcts:    set flow [lindex [get_db flow_hier_path] end]
cts.report_postcts:    set setup_views [get_feature -obj $flow setup_views]
cts.report_postcts:    set hold_views [get_feature -obj $flow hold_views]
cts.report_postcts:    set leakage_view [get_feature -obj $flow leakage_view]
cts.report_postcts:    set dynamic_view [get_feature -obj $flow dynamic_view]
cts.report_postcts:  
cts.report_postcts:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
cts.report_postcts:      #- use read_db args for DB types and set_analysis_views for TCL
cts.report_postcts:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
cts.report_postcts:        set cmd "set_analysis_view"
cts.report_postcts:        if {$setup_views ne ""} {
cts.report_postcts:          append cmd " -setup [list $setup_views]"
cts.report_postcts:        } else {
cts.report_postcts:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
cts.report_postcts:        }
cts.report_postcts:        if {$hold_views ne ""} {
cts.report_postcts:          append cmd " -hold [list $hold_views]"
cts.report_postcts:        } else {
cts.report_postcts:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
cts.report_postcts:        }
cts.report_postcts:        if {$leakage_view ne ""} {
cts.report_postcts:          append cmd " -leakage [list $leakage_view]"
cts.report_postcts:        } else {
cts.report_postcts:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
cts.report_postcts:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
cts.report_postcts:          }
cts.report_postcts:        }
cts.report_postcts:        if {$dynamic_view ne ""} {
cts.report_postcts:          append cmd " -dynamic [list $dynamic_view]"
cts.report_postcts:        } else {
cts.report_postcts:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
cts.report_postcts:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
cts.report_postcts:          }
cts.report_postcts:        }
cts.report_postcts:        eval $cmd
cts.report_postcts:      } elseif {[llength [get_db analysis_views]] == 0} {
cts.report_postcts:        set cmd "set_flowkit_read_db_args"
cts.report_postcts:        if {$setup_views ne ""} {
cts.report_postcts:          append cmd " -setup_views [list $setup_views]"
cts.report_postcts:        }
cts.report_postcts:        if {$hold_views ne ""} {
cts.report_postcts:          append cmd " -hold_views [list $hold_views]"
cts.report_postcts:        }
cts.report_postcts:        if {$leakage_view ne ""} {
cts.report_postcts:          append cmd " -leakage_view [list $leakage_view]"
cts.report_postcts:        }
cts.report_postcts:        if {$dynamic_view ne ""} {
cts.report_postcts:          append cmd " -dynamic_view [list $dynamic_view]"
cts.report_postcts:        }
cts.report_postcts:        eval $cmd
cts.report_postcts:      } else {
cts.report_postcts:      }
cts.report_postcts:    }
cts.report_postcts:  }}
cts.report_postcts:#@ End verbose flow_step activate_views
cts.report_postcts:#@ Begin verbose flow_step init_mcpu
cts.report_postcts:@flow 2: apply {{} {
cts.report_postcts:    # Multi host/cpu attributes
cts.report_postcts:    #-----------------------------------------------------------------------------
cts.report_postcts:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
cts.report_postcts:    # the specified dist script.  This connects the number of CPUs being reserved
cts.report_postcts:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
cts.report_postcts:    # a typical environment variable exported by distribution platforms and is
cts.report_postcts:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
cts.report_postcts:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
cts.report_postcts:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
cts.report_postcts:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
cts.report_postcts:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
cts.report_postcts:    } else {
cts.report_postcts:      set max_cpus 1
cts.report_postcts:    }
cts.report_postcts:    switch -glob [get_db program_short_name] {
cts.report_postcts:      default       {}
cts.report_postcts:      joules*       -
cts.report_postcts:      genus*        -
cts.report_postcts:      innovus*      -
cts.report_postcts:      tempus*       -
cts.report_postcts:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
cts.report_postcts:    }
cts.report_postcts:if {[get_feature opt_signoff]} {
cts.report_postcts:      if {[is_flow -inside flow:opt_signoff]} {
cts.report_postcts:        set_multi_cpu_usage -verbose -remote_host 1
cts.report_postcts:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
cts.report_postcts:        set_distributed_hosts -local
cts.report_postcts:      }
cts.report_postcts:}
cts.report_postcts:  }}
cts.report_postcts:set_multi_cpu_usage -local_cpu 1
cts.report_postcts:#@ End verbose flow_step init_mcpu
cts.report_postcts:End steps for plugin point Cadence.plugin.flowkit.read_db.pre
cts.report_postcts:#% Begin load design ... (date=02/14 12:48:57, mem=2129.5M)
postcts:Sourcing flow scripts done.
postcts:Begin steps for plugin point Cadence.plugin.flowkit.read_db.pre
postcts:#@ Begin verbose flow_step activate_views
postcts:@flow 2: apply {{} {
postcts:    set db [get_db flow_starting_db]
postcts:    set flow [lindex [get_db flow_hier_path] end]
postcts:    set setup_views [get_feature -obj $flow setup_views]
postcts:    set hold_views [get_feature -obj $flow hold_views]
postcts:    set leakage_view [get_feature -obj $flow leakage_view]
postcts:    set dynamic_view [get_feature -obj $flow dynamic_view]
postcts:  
postcts:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
postcts:      #- use read_db args for DB types and set_analysis_views for TCL
postcts:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
postcts:        set cmd "set_analysis_view"
postcts:        if {$setup_views ne ""} {
postcts:          append cmd " -setup [list $setup_views]"
postcts:        } else {
postcts:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
postcts:        }
postcts:        if {$hold_views ne ""} {
postcts:          append cmd " -hold [list $hold_views]"
postcts:        } else {
postcts:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
postcts:        }
postcts:        if {$leakage_view ne ""} {
postcts:          append cmd " -leakage [list $leakage_view]"
postcts:        } else {
postcts:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
postcts:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
postcts:          }
postcts:        }
postcts:        if {$dynamic_view ne ""} {
postcts:          append cmd " -dynamic [list $dynamic_view]"
postcts:        } else {
postcts:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
postcts:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
postcts:          }
postcts:        }
postcts:        eval $cmd
postcts:      } elseif {[llength [get_db analysis_views]] == 0} {
postcts:        set cmd "set_flowkit_read_db_args"
postcts:        if {$setup_views ne ""} {
postcts:          append cmd " -setup_views [list $setup_views]"
postcts:        }
postcts:        if {$hold_views ne ""} {
postcts:          append cmd " -hold_views [list $hold_views]"
postcts:        }
postcts:        if {$leakage_view ne ""} {
postcts:          append cmd " -leakage_view [list $leakage_view]"
postcts:        }
postcts:        if {$dynamic_view ne ""} {
postcts:          append cmd " -dynamic_view [list $dynamic_view]"
postcts:        }
postcts:        eval $cmd
postcts:      } else {
postcts:      }
postcts:    }
postcts:  }}
postcts:#@ End verbose flow_step activate_views
postcts:#@ Begin verbose flow_step init_mcpu
postcts:@flow 2: apply {{} {
postcts:    # Multi host/cpu attributes
postcts:    #-----------------------------------------------------------------------------
postcts:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
postcts:    # the specified dist script.  This connects the number of CPUs being reserved
postcts:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
postcts:    # a typical environment variable exported by distribution platforms and is
postcts:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
postcts:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
postcts:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
postcts:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
postcts:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
postcts:    } else {
postcts:      set max_cpus 1
postcts:    }
postcts:    switch -glob [get_db program_short_name] {
postcts:      default       {}
postcts:      joules*       -
postcts:      genus*        -
postcts:      innovus*      -
postcts:      tempus*       -
postcts:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
postcts:    }
postcts:if {[get_feature opt_signoff]} {
postcts:      if {[is_flow -inside flow:opt_signoff]} {
postcts:        set_multi_cpu_usage -verbose -remote_host 1
postcts:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
postcts:        set_distributed_hosts -local
postcts:      }
postcts:}
postcts:  }}
postcts:set_multi_cpu_usage -local_cpu 1
postcts:#@ End verbose flow_step init_mcpu
postcts:End steps for plugin point Cadence.plugin.flowkit.read_db.pre
postcts:#% Begin load design ... (date=02/14 12:48:58, mem=2134.1M)
cts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts.report_postcts:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
cts.report_postcts:##  Process: 130           (User Set)               
cts.report_postcts:##     Node: (not set)                           
cts.report_postcts:
cts.report_postcts:##  Check design process and node:  
cts.report_postcts:##  Design tech node is not set.
cts.report_postcts:
cts.report_postcts:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
cts.report_postcts:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
cts.report_postcts:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
cts.report_postcts:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
cts.report_postcts:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
cts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts.report_postcts:Loading design 'counter_16bit' saved by 'Innovus' '25.11-s102_1' on 'Sat Feb 14 12:47:48 2026'.
cts.report_postcts:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lib/sky130_tt_1.8_25_nldm.lib' ...
postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts.report_postcts:Read 109 cells in library 'sky130_tt_1.8_25' 
cts.report_postcts:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/sram_sky130/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib' ...
cts.report_postcts:Read 1 cells in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib' 
cts.report_postcts:
cts.report_postcts:Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/libs/lef/sky130_scl_9T.tlef ...
cts.report_postcts:
cts.report_postcts:Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/libs/lef/sky130_scl_9T.lef ...
cts.report_postcts:Set DBUPerIGU to M2 pitch 460.
cts.report_postcts:
cts.report_postcts:Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/libs/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef ...
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-200' for more detail.
cts.report_postcts:**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
cts.report_postcts:To increase the message display limit, refer to the product command reference manual.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
cts.report_postcts:Type 'man IMPLF-201' for more detail.
cts.report_postcts:**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
cts.report_postcts:To increase the message display limit, refer to the product command reference manual.
cts.report_postcts:
cts.report_postcts:##  Check design process and node:  
cts.report_postcts:##  Design tech node is not set.
cts.report_postcts:
cts.report_postcts:Loading view definition file from /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/viewDefinition.tcl
cts.report_postcts:% Begin Load netlist data ... (date=02/14 12:49:00, mem=2148.3M)
cts.report_postcts:*** Begin netlist parsing (mem=2148.3M) ***
cts.report_postcts:Created 110 new cells from 2 timing libraries.
cts.report_postcts:Reading netlist ...
cts.report_postcts:Backslashed names will retain backslash and a trailing blank character.
cts.report_postcts:Reading verilogBinary netlist '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.v.bin'
cts.report_postcts:
cts.report_postcts:*** Memory Usage v#1 (Current mem = 2155.727M, initial mem = 942.867M) ***
cts.report_postcts:*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2155.7M) ***
postcts:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
postcts:##  Process: 130           (User Set)               
postcts:##     Node: (not set)                           
postcts:
postcts:##  Check design process and node:  
postcts:##  Design tech node is not set.
postcts:
postcts:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
postcts:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
postcts:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
postcts:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
postcts:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
cts.report_postcts:% End Load netlist data ... (date=02/14 12:49:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=2156.1M, current mem=2156.1M)
cts.report_postcts:Top level cell is counter_16bit.
postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts:Loading design 'counter_16bit' saved by 'Innovus' '25.11-s102_1' on 'Sat Feb 14 12:47:48 2026'.
postcts:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lib/sky130_tt_1.8_25_nldm.lib' ...
cts.report_postcts:Hooked 110 DB cells to tlib cells.
cts.report_postcts:Starting recursive module instantiation check.
cts.report_postcts:No recursion found.
cts.report_postcts:Building hierarchical netlist for Cell counter_16bit ...
cts.report_postcts:***** UseNewTieNetMode *****.
cts.report_postcts:*** Netlist is unique.
cts.report_postcts:** info: there are 119 modules.
cts.report_postcts:** info: there are 179 stdCell insts.
cts.report_postcts:** info: there are 179 stdCell insts with at least one signal pin.
cts.report_postcts:
cts.report_postcts:*** Memory Usage v#1 (Current mem = 2186.211M, initial mem = 942.867M) ***
cts.report_postcts:*info: set bottom ioPad orient R0
cts.report_postcts:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
cts.report_postcts:Type 'man IMPFP-3961' for more detail.
cts.report_postcts:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
cts.report_postcts:Type 'man IMPFP-3961' for more detail.
cts.report_postcts:Start create_tracks
cts.report_postcts:Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
cts.report_postcts:Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
cts.report_postcts:Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
cts.report_postcts:Loading preference file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/gui.pref.tcl ...
postcts:Read 109 cells in library 'sky130_tt_1.8_25' 
postcts:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/sram_sky130/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib' ...
postcts:Read 1 cells in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib' 
cts.report_postcts:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
cts.report_postcts:##  Process: 130           (User Set)               
cts.report_postcts:##     Node: (not set)                           
cts.report_postcts:
cts.report_postcts:##  Check design process and node:  
cts.report_postcts:##  Design tech node is not set.
cts.report_postcts:
cts.report_postcts:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
cts.report_postcts:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
cts.report_postcts:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
cts.report_postcts:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
cts.report_postcts:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
cts.report_postcts:Effort level <high> specified for tdgp_reg2reg_default path_group
cts.report_postcts:Slack adjustment of -0 applied on tdgp_reg2reg_default path_group
cts.report_postcts:Change floorplan default-technical-site to 'CoreSite'.
postcts:
postcts:Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/libs/lef/sky130_scl_9T.tlef ...
postcts:
postcts:Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/libs/lef/sky130_scl_9T.lef ...
postcts:Set DBUPerIGU to M2 pitch 460.
postcts:
postcts:Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/libs/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef ...
postcts:**WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-200' for more detail.
postcts:**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
postcts:To increase the message display limit, refer to the product command reference manual.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
postcts:**WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts:Type 'man IMPLF-201' for more detail.
postcts:**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
postcts:To increase the message display limit, refer to the product command reference manual.
postcts:
postcts:##  Check design process and node:  
postcts:##  Design tech node is not set.
postcts:
postcts:Loading view definition file from /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/viewDefinition.tcl
postcts:% Begin Load netlist data ... (date=02/14 12:49:01, mem=2153.2M)
postcts:*** Begin netlist parsing (mem=2153.2M) ***
postcts:Created 110 new cells from 2 timing libraries.
postcts:Reading netlist ...
postcts:Backslashed names will retain backslash and a trailing blank character.
postcts:Reading verilogBinary netlist '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.v.bin'
postcts:
postcts:*** Memory Usage v#1 (Current mem = 2160.785M, initial mem = 944.902M) ***
postcts:*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2160.8M) ***
postcts:% End Load netlist data ... (date=02/14 12:49:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=2160.9M, current mem=2160.9M)
postcts:Top level cell is counter_16bit.
cts.report_postcts:*Info: initialize multi-corner CTS.
postcts:Hooked 110 DB cells to tlib cells.
postcts:Starting recursive module instantiation check.
postcts:No recursion found.
postcts:Building hierarchical netlist for Cell counter_16bit ...
postcts:***** UseNewTieNetMode *****.
postcts:*** Netlist is unique.
postcts:** info: there are 119 modules.
postcts:** info: there are 179 stdCell insts.
postcts:** info: there are 179 stdCell insts with at least one signal pin.
postcts:
postcts:*** Memory Usage v#1 (Current mem = 2191.094M, initial mem = 944.902M) ***
postcts:*info: set bottom ioPad orient R0
postcts:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
postcts:Type 'man IMPFP-3961' for more detail.
postcts:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
postcts:Type 'man IMPFP-3961' for more detail.
postcts:Start create_tracks
postcts:Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
postcts:Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
postcts:Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
cts.report_postcts:Total number of combinational cells: 87
cts.report_postcts:Total number of sequential cells: 19
cts.report_postcts:Total number of tristate cells: 3
cts.report_postcts:Total number of level shifter cells: 0
cts.report_postcts:Total number of power gating cells: 0
cts.report_postcts:Total number of isolation cells: 0
cts.report_postcts:Total number of power switch cells: 0
cts.report_postcts:Total number of pulse generator cells: 0
cts.report_postcts:Total number of always on buffers: 0
cts.report_postcts:Total number of retention cells: 0
cts.report_postcts:Total number of physical cells: 0
cts.report_postcts:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
cts.report_postcts:Total number of usable buffers: 7
cts.report_postcts:List of unusable buffers:
cts.report_postcts:Total number of unusable buffers: 0
cts.report_postcts:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
cts.report_postcts:Total number of usable inverters: 9
cts.report_postcts:List of unusable inverters:
cts.report_postcts:Total number of unusable inverters: 0
cts.report_postcts:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
cts.report_postcts:Total number of identified usable delay cells: 4
cts.report_postcts:List of identified unusable delay cells:
cts.report_postcts:Total number of identified unusable delay cells: 0
postcts:Loading preference file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/gui.pref.tcl ...
cts.report_postcts:Reading floorplan file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.fp.gz (mem = 2480.9M).
cts.report_postcts:% Begin Load floorplan data ... (date=02/14 12:49:01, mem=2481.5M)
postcts:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
postcts:##  Process: 130           (User Set)               
postcts:##     Node: (not set)                           
postcts:
postcts:##  Check design process and node:  
postcts:##  Design tech node is not set.
postcts:
postcts:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
postcts:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
postcts:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
postcts:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
postcts:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
cts.report_postcts:*info: reset 200 existing net BottomPreferredLayer and AvoidDetour
cts.report_postcts:Deleting old partition specification.
postcts:Effort level <high> specified for tdgp_reg2reg_default path_group
postcts:Slack adjustment of -0 applied on tdgp_reg2reg_default path_group
postcts:Change floorplan default-technical-site to 'CoreSite'.
cts.report_postcts:Set FPlanBox to (0 0 1025800 1301800)
cts.report_postcts:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
cts.report_postcts:Type 'man IMPFP-3961' for more detail.
cts.report_postcts:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
cts.report_postcts:Type 'man IMPFP-3961' for more detail.
cts.report_postcts: ... processed partition successfully.
cts.report_postcts:Reading binary special route file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.fp.spr.gz (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:47:46 2026, version: 1)
cts.report_postcts:Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2482.4M, current mem=2482.4M)
cts.report_postcts:There are 1 nets with weight being set
cts.report_postcts:There are 1 nets with bottomPreferredRoutingLayer being set
cts.report_postcts:There are 1 nets with avoidDetour being set
cts.report_postcts:Extracting standard cell pins and blockage ...... 
cts.report_postcts:Pin and blockage extraction finished
cts.report_postcts:Delete all existing relative floorplan constraints.
cts.report_postcts:% End Load floorplan data ... (date=02/14 12:49:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=2483.9M, current mem=2483.8M)
cts.report_postcts:Reading congestion map file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.route.congmap.gz ...
cts.report_postcts:% Begin Load SymbolTable ... (date=02/14 12:49:02, mem=2483.8M)
postcts:*Info: initialize multi-corner CTS.
cts.report_postcts:Suppress "**WARN ..." messages.
cts.report_postcts:Un-suppress "**WARN ..." messages.
cts.report_postcts:% End Load SymbolTable ... (date=02/14 12:49:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=2486.8M, current mem=2486.7M)
cts.report_postcts:Loading place ...
cts.report_postcts:% Begin Load placement data ... (date=02/14 12:49:02, mem=2486.7M)
cts.report_postcts:Reading placement file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.place.gz.
cts.report_postcts:** Reading stdCellPlacement_binary (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:47:46 2026, version# 2) ...
cts.report_postcts:Read Views for adaptive view pruning ...
cts.report_postcts:Read 0 views from Binary DB for adaptive view pruning
cts.report_postcts:*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2487.2M) ***
cts.report_postcts:Total net length = 1.809e+04 (8.261e+03 9.826e+03) (ext = 1.328e+04)
cts.report_postcts:% End Load placement data ... (date=02/14 12:49:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=2487.5M, current mem=2487.5M)
postcts:Total number of combinational cells: 87
postcts:Total number of sequential cells: 19
postcts:Total number of tristate cells: 3
postcts:Total number of level shifter cells: 0
postcts:Total number of power gating cells: 0
postcts:Total number of isolation cells: 0
postcts:Total number of power switch cells: 0
postcts:Total number of pulse generator cells: 0
postcts:Total number of always on buffers: 0
postcts:Total number of retention cells: 0
postcts:Total number of physical cells: 0
postcts:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
postcts:Total number of usable buffers: 7
postcts:List of unusable buffers:
postcts:Total number of unusable buffers: 0
postcts:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
postcts:Total number of usable inverters: 9
postcts:List of unusable inverters:
postcts:Total number of unusable inverters: 0
postcts:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
postcts:Total number of identified usable delay cells: 4
postcts:List of identified unusable delay cells:
postcts:Total number of identified unusable delay cells: 0
cts.report_postcts:Reading PG file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on       Sat Feb 14 12:47:46 2026)
cts.report_postcts:*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2487.8M) ***
postcts:Reading floorplan file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.fp.gz (mem = 2501.6M).
cts.report_postcts:% Begin Load routing data ... (date=02/14 12:49:02, mem=2487.8M)
cts.report_postcts:Reading routing file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.route.gz.
postcts:% Begin Load floorplan data ... (date=02/14 12:49:02, mem=2502.3M)
cts.report_postcts:Reading Innovus routing data (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:47:46 2026 Format: 23.1) ...
cts.report_postcts:*** Total 200 nets are successfully restored.
cts.report_postcts:*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2489.0M) ***
postcts:*info: reset 200 existing net BottomPreferredLayer and AvoidDetour
postcts:Deleting old partition specification.
cts.report_postcts:% End Load routing data ... (date=02/14 12:49:03, total cpu=0:00:00.1, real=0:00:01.0, peak res=2489.0M, current mem=2488.2M)
cts.report_postcts:TAT_INFO: ::restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
cts.report_postcts:Reading property file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.prop
cts.report_postcts:*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2491.1M) ***
postcts:Set FPlanBox to (0 0 1025800 1301800)
postcts:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
postcts:Type 'man IMPFP-3961' for more detail.
postcts:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
postcts:Type 'man IMPFP-3961' for more detail.
postcts: ... processed partition successfully.
postcts:Reading binary special route file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.fp.spr.gz (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:47:46 2026, version: 1)
postcts:Ending "Read special route file" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2503.7M, current mem=2503.7M)
postcts:There are 1 nets with weight being set
postcts:There are 1 nets with bottomPreferredRoutingLayer being set
postcts:There are 1 nets with avoidDetour being set
postcts:Extracting standard cell pins and blockage ...... 
postcts:Pin and blockage extraction finished
postcts:Delete all existing relative floorplan constraints.
postcts:% End Load floorplan data ... (date=02/14 12:49:03, total cpu=0:00:00.1, real=0:00:01.0, peak res=2504.6M, current mem=2504.6M)
postcts:Reading congestion map file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.route.congmap.gz ...
postcts:% Begin Load SymbolTable ... (date=02/14 12:49:03, mem=2504.6M)
cts.report_postcts:Reading dirtyarea snapshot file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.db.da.gz (Create by Innovus v25.11-s102_1 on Sat Feb 14 12:47:47 2026, version: 8).
cts.report_postcts:Change floorplan default-technical-site to 'CoreSite'.
postcts:Suppress "**WARN ..." messages.
postcts:Un-suppress "**WARN ..." messages.
postcts:% End Load SymbolTable ... (date=02/14 12:49:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=2507.5M, current mem=2507.5M)
postcts:Loading place ...
postcts:% Begin Load placement data ... (date=02/14 12:49:03, mem=2507.5M)
postcts:Reading placement file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.place.gz.
postcts:** Reading stdCellPlacement_binary (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:47:46 2026, version# 2) ...
postcts:Read Views for adaptive view pruning ...
postcts:Read 0 views from Binary DB for adaptive view pruning
postcts:*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2508.1M) ***
postcts:Total net length = 1.809e+04 (8.261e+03 9.826e+03) (ext = 1.328e+04)
postcts:% End Load placement data ... (date=02/14 12:49:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=2508.3M, current mem=2508.3M)
postcts:Reading PG file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on       Sat Feb 14 12:47:46 2026)
postcts:*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2508.6M) ***
postcts:% Begin Load routing data ... (date=02/14 12:49:03, mem=2508.6M)
postcts:Reading routing file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.route.gz.
cts.report_postcts:Loading preRoute extraction data from directory '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/extraction/' ...
cts.report_postcts:Extraction setup Started for TopCell counter_16bit 
cts.report_postcts:Initializing multi-corner RC extraction with 1 active RC Corners ...
cts.report_postcts:Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
postcts:Reading Innovus routing data (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:47:46 2026 Format: 23.1) ...
postcts:*** Total 200 nets are successfully restored.
postcts:*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2509.7M) ***
postcts:% End Load routing data ... (date=02/14 12:49:04, total cpu=0:00:00.0, real=0:00:01.0, peak res=2509.7M, current mem=2508.9M)
postcts:TAT_INFO: ::restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
postcts:Reading property file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.prop
postcts:*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2512.0M) ***
cts.report_postcts:Generating auto layer map file.
cts.report_postcts:Loading preRoute extracted patterns from file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.techData.gz' ...
cts.report_postcts:Completed (cpu: 0:00:00.3 real: 0:00:01.0)
cts.report_postcts:Set Shrink Factor to 1.00000
cts.report_postcts:Summary of Active RC-Corners : 
cts.report_postcts: 
cts.report_postcts: Analysis View: tt_v1.8_25C_Nominal_25_func
cts.report_postcts:    RC-Corner Name        : Nominal_25C
cts.report_postcts:    RC-Corner Index       : 0
cts.report_postcts:    RC-Corner Temperature : 25 Celsius
cts.report_postcts:    RC-Corner Cap Table   : ''
cts.report_postcts:    RC-Corner PreRoute Res Factor         : 1
cts.report_postcts:    RC-Corner PreRoute Cap Factor         : 1
cts.report_postcts:    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
cts.report_postcts:    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
cts.report_postcts:    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
cts.report_postcts:    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
cts.report_postcts:    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
cts.report_postcts:    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
cts.report_postcts:    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
cts.report_postcts:    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
cts.report_postcts:    RC-Corner Technology file: '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/libs/mmmc/Nominal_25C/qrcTechFile'
cts.report_postcts:Restored Grid density data
cts.report_postcts:Initializing multi-corner resistance tables ...
postcts:Reading dirtyarea snapshot file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.db.da.gz (Create by Innovus v25.11-s102_1 on Sat Feb 14 12:47:47 2026, version: 8).
cts.report_postcts:Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
cts.report_postcts:Start generating vias ..
cts.report_postcts:#Skip building auto via since it is not turned on.
cts.report_postcts:Extracting standard cell pins and blockage ...... 
cts.report_postcts:Pin and blockage extraction finished
cts.report_postcts:Via generation completed.
postcts:Change floorplan default-technical-site to 'CoreSite'.
cts.report_postcts:% Begin Load power constraints ... (date=02/14 12:49:04, mem=2508.2M)
cts.report_postcts:source /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit_power_constraints.tcl
cts.report_postcts:'set_default_switching_activity' finished successfully.
cts.report_postcts:% End Load power constraints ... (date=02/14 12:49:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=2530.0M, current mem=2530.0M)
cts.report_postcts:% Begin load AAE data ... (date=02/14 12:49:04, mem=2548.8M)
postcts:Loading preRoute extraction data from directory '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/extraction/' ...
postcts:Extraction setup Started for TopCell counter_16bit 
postcts:Initializing multi-corner RC extraction with 1 active RC Corners ...
postcts:Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
cts.report_postcts:**WARN: (IMPESI-3505):	set_db delaycal_eng_enablePrePlacedFlow false (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
cts.report_postcts:AAE DB initialization (MEM=2563.789062 CPU=0:00:00.0 REAL=0:00:00.0) 
postcts:Generating auto layer map file.
cts.report_postcts:% End load AAE data ... (date=02/14 12:49:05, total cpu=0:00:00.7, real=0:00:01.0, peak res=2563.8M, current mem=2563.8M)
cts.report_postcts:Restoring CCOpt config...
postcts:Loading preRoute extracted patterns from file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit.techData.gz' ...
postcts:Completed (cpu: 0:00:00.3 real: 0:00:01.0)
postcts:Set Shrink Factor to 1.00000
postcts:Summary of Active RC-Corners : 
postcts: 
postcts: Analysis View: tt_v1.8_25C_Nominal_25_func
postcts:    RC-Corner Name        : Nominal_25C
postcts:    RC-Corner Index       : 0
postcts:    RC-Corner Temperature : 25 Celsius
postcts:    RC-Corner Cap Table   : ''
postcts:    RC-Corner PreRoute Res Factor         : 1
postcts:    RC-Corner PreRoute Cap Factor         : 1
postcts:    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
postcts:    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
postcts:    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
postcts:    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
postcts:    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
postcts:    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
postcts:    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
postcts:    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
postcts:    RC-Corner Technology file: '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/libs/mmmc/Nominal_25C/qrcTechFile'
postcts:Restored Grid density data
postcts:Initializing multi-corner resistance tables ...
cts.report_postcts:  Extracting original clock gating for core_clock...
cts.report_postcts:    clock_tree core_clock contains 16 sinks and 0 clock gates.
cts.report_postcts:  Extracting original clock gating for core_clock done.
postcts:Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
cts.report_postcts:  The skew group core_clock/func was created. It contains 16 sinks and 1 sources.
postcts:Start generating vias ..
cts.report_postcts:  The skew group core_clock/func was created. It contains 16 sinks and 1 sources.
cts.report_postcts:Restoring CCOpt config done.
postcts:#Skip building auto via since it is not turned on.
postcts:Extracting standard cell pins and blockage ...... 
cts.report_postcts:Total number of combinational cells: 87
cts.report_postcts:Total number of sequential cells: 19
cts.report_postcts:Total number of tristate cells: 3
cts.report_postcts:Total number of level shifter cells: 0
cts.report_postcts:Total number of power gating cells: 0
cts.report_postcts:Total number of isolation cells: 0
cts.report_postcts:Total number of power switch cells: 0
cts.report_postcts:Total number of pulse generator cells: 0
cts.report_postcts:Total number of always on buffers: 0
cts.report_postcts:Total number of retention cells: 0
cts.report_postcts:Total number of physical cells: 0
cts.report_postcts:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
cts.report_postcts:Total number of usable buffers: 7
cts.report_postcts:List of unusable buffers:
cts.report_postcts:Total number of unusable buffers: 0
cts.report_postcts:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
cts.report_postcts:Total number of usable inverters: 9
cts.report_postcts:List of unusable inverters:
cts.report_postcts:Total number of unusable inverters: 0
cts.report_postcts:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
cts.report_postcts:Total number of identified usable delay cells: 4
cts.report_postcts:List of identified unusable delay cells:
cts.report_postcts:Total number of identified unusable delay cells: 0
postcts:Pin and blockage extraction finished
cts.report_postcts:**WARN: (IMPCTE-107):	The following globals have been obsoleted since version (null). They will be removed in the next release. 
cts.report_postcts:timing_aocv_enable_gba_combine_launch_capture
cts.report_postcts:timing_enable_backward_compatible_latch_thru_mt_mode
cts.report_postcts:timing_enable_separate_device_slew_effect_sensitivities
postcts:Via generation completed.
postcts:% Begin Load power constraints ... (date=02/14 12:49:05, mem=2528.9M)
postcts:source /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/counter_16bit_power_constraints.tcl
cts.report_postcts:#% End load design ... (date=02/14 12:49:05, total cpu=0:00:06.5, real=0:00:08.0, peak res=2579.3M, current mem=2568.0M)
postcts:'set_default_switching_activity' finished successfully.
cts.report_postcts:
cts.report_postcts:*** Summary of all messages that are not suppressed in this session:
cts.report_postcts:Severity  ID               Count  Summary                                  
cts.report_postcts:WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
cts.report_postcts:WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
cts.report_postcts:WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
cts.report_postcts:WARNING   IMPDBTCL-321        15  The attribute '%s' still works but will ...
cts.report_postcts:WARNING   IMPDB-6501           2  "set_db design_process_node" will be obs...
cts.report_postcts:WARNING   IMPESI-3505          1  set_db delaycal_eng_%s (default=%s) will...
cts.report_postcts:WARNING   IMPCTE-107           1  The following globals have been obsolete...
cts.report_postcts:*** Message Summary: 147 warning(s), 0 error(s)
cts.report_postcts:
postcts:% End Load power constraints ... (date=02/14 12:49:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=2550.8M, current mem=2550.8M)
cts.report_postcts:UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts.report_postcts:UM:*                                                                   read_db
cts.report_postcts:Sourcing flow scripts...
postcts:% Begin load AAE data ... (date=02/14 12:49:05, mem=2569.5M)
postcts:**WARN: (IMPESI-3505):	set_db delaycal_eng_enablePrePlacedFlow false (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
postcts:AAE DB initialization (MEM=2584.484375 CPU=0:00:00.0 REAL=0:00:00.0) 
postcts:% End load AAE data ... (date=02/14 12:49:06, total cpu=0:00:00.6, real=0:00:01.0, peak res=2584.5M, current mem=2584.5M)
postcts:Restoring CCOpt config...
cts.report_postcts:Sourcing flow scripts done.
postcts:  Extracting original clock gating for core_clock...
postcts:    clock_tree core_clock contains 16 sinks and 0 clock gates.
postcts:  Extracting original clock gating for core_clock done.
postcts:  The skew group core_clock/func was created. It contains 16 sinks and 1 sources.
postcts:  The skew group core_clock/func was created. It contains 16 sinks and 1 sources.
postcts:Restoring CCOpt config done.
cts.report_postcts:reading previous metrics...
postcts:Total number of combinational cells: 87
postcts:Total number of sequential cells: 19
postcts:Total number of tristate cells: 3
postcts:Total number of level shifter cells: 0
postcts:Total number of power gating cells: 0
postcts:Total number of isolation cells: 0
postcts:Total number of power switch cells: 0
postcts:Total number of pulse generator cells: 0
postcts:Total number of always on buffers: 0
postcts:Total number of retention cells: 0
postcts:Total number of physical cells: 0
postcts:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
postcts:Total number of usable buffers: 7
postcts:List of unusable buffers:
postcts:Total number of unusable buffers: 0
postcts:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
postcts:Total number of usable inverters: 9
postcts:List of unusable inverters:
postcts:Total number of unusable inverters: 0
postcts:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
postcts:Total number of identified usable delay cells: 4
postcts:List of identified unusable delay cells:
postcts:Total number of identified unusable delay cells: 0
postcts:**WARN: (IMPCTE-107):	The following globals have been obsoleted since version (null). They will be removed in the next release. 
postcts:timing_aocv_enable_gba_combine_launch_capture
postcts:timing_enable_backward_compatible_latch_thru_mt_mode
postcts:timing_enable_separate_device_slew_effect_sensitivities
postcts:#% End load design ... (date=02/14 12:49:06, total cpu=0:00:06.7, real=0:00:08.0, peak res=2599.9M, current mem=2588.7M)
postcts:
postcts:*** Summary of all messages that are not suppressed in this session:
postcts:Severity  ID               Count  Summary                                  
postcts:WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
postcts:WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
postcts:WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
postcts:WARNING   IMPDBTCL-321        15  The attribute '%s' still works but will ...
postcts:WARNING   IMPDB-6501           2  "set_db design_process_node" will be obs...
postcts:WARNING   IMPESI-3505          1  set_db delaycal_eng_%s (default=%s) will...
postcts:WARNING   IMPCTE-107           1  The following globals have been obsolete...
postcts:*** Message Summary: 147 warning(s), 0 error(s)
postcts:
postcts:UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts:UM:*                                                                   read_db
postcts:Sourcing flow scripts...
postcts:Sourcing flow scripts done.
postcts:reading previous metrics...
cts.report_postcts:Begin steps for plugin point Cadence.plugin.flowkit.read_db.post
cts.report_postcts:#@ Begin verbose flow_step activate_views
cts.report_postcts:@flow 2: apply {{} {
cts.report_postcts:    set db [get_db flow_starting_db]
cts.report_postcts:    set flow [lindex [get_db flow_hier_path] end]
cts.report_postcts:    set setup_views [get_feature -obj $flow setup_views]
cts.report_postcts:    set hold_views [get_feature -obj $flow hold_views]
cts.report_postcts:    set leakage_view [get_feature -obj $flow leakage_view]
cts.report_postcts:    set dynamic_view [get_feature -obj $flow dynamic_view]
cts.report_postcts:  
cts.report_postcts:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
cts.report_postcts:      #- use read_db args for DB types and set_analysis_views for TCL
cts.report_postcts:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
cts.report_postcts:        set cmd "set_analysis_view"
cts.report_postcts:        if {$setup_views ne ""} {
cts.report_postcts:          append cmd " -setup [list $setup_views]"
cts.report_postcts:        } else {
cts.report_postcts:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
cts.report_postcts:        }
cts.report_postcts:        if {$hold_views ne ""} {
cts.report_postcts:          append cmd " -hold [list $hold_views]"
cts.report_postcts:        } else {
cts.report_postcts:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
cts.report_postcts:        }
cts.report_postcts:        if {$leakage_view ne ""} {
cts.report_postcts:          append cmd " -leakage [list $leakage_view]"
cts.report_postcts:        } else {
cts.report_postcts:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
cts.report_postcts:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
cts.report_postcts:          }
cts.report_postcts:        }
cts.report_postcts:        if {$dynamic_view ne ""} {
cts.report_postcts:          append cmd " -dynamic [list $dynamic_view]"
cts.report_postcts:        } else {
cts.report_postcts:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
cts.report_postcts:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
cts.report_postcts:          }
cts.report_postcts:        }
cts.report_postcts:        eval $cmd
cts.report_postcts:      } elseif {[llength [get_db analysis_views]] == 0} {
cts.report_postcts:        set cmd "set_flowkit_read_db_args"
cts.report_postcts:        if {$setup_views ne ""} {
cts.report_postcts:          append cmd " -setup_views [list $setup_views]"
cts.report_postcts:        }
cts.report_postcts:        if {$hold_views ne ""} {
cts.report_postcts:          append cmd " -hold_views [list $hold_views]"
cts.report_postcts:        }
cts.report_postcts:        if {$leakage_view ne ""} {
cts.report_postcts:          append cmd " -leakage_view [list $leakage_view]"
cts.report_postcts:        }
cts.report_postcts:        if {$dynamic_view ne ""} {
cts.report_postcts:          append cmd " -dynamic_view [list $dynamic_view]"
cts.report_postcts:        }
cts.report_postcts:        eval $cmd
cts.report_postcts:      } else {
cts.report_postcts:      }
cts.report_postcts:    }
cts.report_postcts:  }}
cts.report_postcts:#@ End verbose flow_step activate_views
cts.report_postcts:#@ Begin verbose flow_step init_mcpu
cts.report_postcts:@flow 2: apply {{} {
cts.report_postcts:    # Multi host/cpu attributes
cts.report_postcts:    #-----------------------------------------------------------------------------
cts.report_postcts:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
cts.report_postcts:    # the specified dist script.  This connects the number of CPUs being reserved
cts.report_postcts:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
cts.report_postcts:    # a typical environment variable exported by distribution platforms and is
cts.report_postcts:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
cts.report_postcts:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
cts.report_postcts:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
cts.report_postcts:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
cts.report_postcts:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
cts.report_postcts:    } else {
cts.report_postcts:      set max_cpus 1
cts.report_postcts:    }
cts.report_postcts:    switch -glob [get_db program_short_name] {
cts.report_postcts:      default       {}
cts.report_postcts:      joules*       -
cts.report_postcts:      genus*        -
cts.report_postcts:      innovus*      -
cts.report_postcts:      tempus*       -
cts.report_postcts:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
cts.report_postcts:    }
cts.report_postcts:if {[get_feature opt_signoff]} {
cts.report_postcts:      if {[is_flow -inside flow:opt_signoff]} {
cts.report_postcts:        set_multi_cpu_usage -verbose -remote_host 1
cts.report_postcts:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
cts.report_postcts:        set_distributed_hosts -local
cts.report_postcts:      }
cts.report_postcts:}
cts.report_postcts:  }}
cts.report_postcts:set_multi_cpu_usage -local_cpu 1
cts.report_postcts:#@ End verbose flow_step init_mcpu
cts.report_postcts:End steps for plugin point Cadence.plugin.flowkit.read_db.post
postcts:Begin steps for plugin point Cadence.plugin.flowkit.read_db.post
postcts:#@ Begin verbose flow_step activate_views
postcts:@flow 2: apply {{} {
postcts:    set db [get_db flow_starting_db]
postcts:    set flow [lindex [get_db flow_hier_path] end]
postcts:    set setup_views [get_feature -obj $flow setup_views]
postcts:    set hold_views [get_feature -obj $flow hold_views]
postcts:    set leakage_view [get_feature -obj $flow leakage_view]
postcts:    set dynamic_view [get_feature -obj $flow dynamic_view]
postcts:  
postcts:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
postcts:      #- use read_db args for DB types and set_analysis_views for TCL
postcts:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
postcts:        set cmd "set_analysis_view"
postcts:        if {$setup_views ne ""} {
postcts:          append cmd " -setup [list $setup_views]"
postcts:        } else {
postcts:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
postcts:        }
postcts:        if {$hold_views ne ""} {
postcts:          append cmd " -hold [list $hold_views]"
postcts:        } else {
postcts:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
postcts:        }
postcts:        if {$leakage_view ne ""} {
postcts:          append cmd " -leakage [list $leakage_view]"
postcts:        } else {
postcts:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
postcts:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
postcts:          }
postcts:        }
postcts:        if {$dynamic_view ne ""} {
postcts:          append cmd " -dynamic [list $dynamic_view]"
postcts:        } else {
postcts:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
postcts:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
postcts:          }
postcts:        }
postcts:        eval $cmd
postcts:      } elseif {[llength [get_db analysis_views]] == 0} {
postcts:        set cmd "set_flowkit_read_db_args"
postcts:        if {$setup_views ne ""} {
postcts:          append cmd " -setup_views [list $setup_views]"
postcts:        }
postcts:        if {$hold_views ne ""} {
postcts:          append cmd " -hold_views [list $hold_views]"
postcts:        }
postcts:        if {$leakage_view ne ""} {
postcts:          append cmd " -leakage_view [list $leakage_view]"
postcts:        }
postcts:        if {$dynamic_view ne ""} {
postcts:          append cmd " -dynamic_view [list $dynamic_view]"
postcts:        }
postcts:        eval $cmd
postcts:      } else {
postcts:      }
postcts:    }
postcts:  }}
postcts:#@ End verbose flow_step activate_views
postcts:#@ Begin verbose flow_step init_mcpu
postcts:@flow 2: apply {{} {
postcts:    # Multi host/cpu attributes
postcts:    #-----------------------------------------------------------------------------
postcts:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
postcts:    # the specified dist script.  This connects the number of CPUs being reserved
postcts:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
postcts:    # a typical environment variable exported by distribution platforms and is
postcts:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
postcts:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
postcts:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
postcts:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
postcts:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
postcts:    } else {
postcts:      set max_cpus 1
postcts:    }
postcts:    switch -glob [get_db program_short_name] {
postcts:      default       {}
postcts:      joules*       -
postcts:      genus*        -
postcts:      innovus*      -
postcts:      tempus*       -
postcts:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
postcts:    }
postcts:if {[get_feature opt_signoff]} {
postcts:      if {[is_flow -inside flow:opt_signoff]} {
postcts:        set_multi_cpu_usage -verbose -remote_host 1
postcts:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
postcts:        set_distributed_hosts -local
postcts:      }
postcts:}
postcts:  }}
postcts:set_multi_cpu_usage -local_cpu 1
postcts:#@ End verbose flow_step init_mcpu
postcts:End steps for plugin point Cadence.plugin.flowkit.read_db.post
cts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts.report_postcts:UM:*                                                                   init_flow
cts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts.report_postcts:UM:*                                                                   report_postcts
postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts:UM:*                                                                   init_flow
postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts:UM:*                                                                   postcts
cts.report_postcts:#@ Begin verbose flow_step report_start
cts.report_postcts:#@ End verbose flow_step report_start
postcts:#@ Begin verbose flow_step implementation.postcts.block_start
postcts:@@flow 2: set_db flow_write_db_common false
postcts:#@ End verbose flow_step implementation.postcts.block_start
cts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts.report_postcts:UM:          45.76             48                                      report_start
postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts:UM:          45.09             48                                      block_start
cts.report_postcts:#@ Begin verbose flow_step init_innovus.init_innovus_yaml
cts.report_postcts:@flow 2: if {[get_feature report_lec]} {...}
cts.report_postcts:@flow 8: # Design attributes  [get_db -category design]
cts.report_postcts:@flow 9: #-------------------------------------------------------------------------------
cts.report_postcts:@@flow 10: set_db design_process_node 130
cts.report_postcts:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
cts.report_postcts:##  Process: 130           (User Set)               
cts.report_postcts:##     Node: (not set)                           
cts.report_postcts:
cts.report_postcts:##  Check design process and node:  
cts.report_postcts:##  Design tech node is not set.
cts.report_postcts:
cts.report_postcts:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
cts.report_postcts:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
cts.report_postcts:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
cts.report_postcts:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
cts.report_postcts:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
cts.report_postcts:@@flow 11: set_db design_top_routing_layer met5
cts.report_postcts:@@flow 12: set_db design_bottom_routing_layer met1
cts.report_postcts:@@flow 13: set_db design_flow_effort standard
cts.report_postcts:@@flow 14: set_db design_power_effort none
cts.report_postcts:@flow 16: # Timing attributes  [get_db -category timing && delaycalc]
cts.report_postcts:@flow 17: #-------------------------------------------------------------------------------
cts.report_postcts:@@flow 18: set_db timing_analysis_cppr           both
cts.report_postcts:@@flow 19: set_db timing_analysis_type           ocv
cts.report_postcts:@@flow 20: set_db timing_analysis_aocv 0
cts.report_postcts:@@flow 21: set_db timing_analysis_socv 0
cts.report_postcts:@flow 22: if {[get_feature report_pba]} {...}
cts.report_postcts:@flow 26: # Extraction attributes  [get_db -category extract_rc]
cts.report_postcts:@flow 27: #-------------------------------------------------------------------------------
cts.report_postcts:@flow 28: if {[is_flow -after route.block_finish]} {...}
cts.report_postcts:@flow 33: # Tieoff attributes  [get_db -category add_tieoffs]
cts.report_postcts:@flow 34: #-------------------------------------------------------------------------------
cts.report_postcts:@@flow 35: set_db add_tieoffs_cells {TIEHI TIELO}
cts.report_postcts:@flow 37: # Optimization attributes  [get_db -category opt]
cts.report_postcts:@flow 38: #-------------------------------------------------------------------------------
cts.report_postcts:@@flow 39: set_db opt_new_inst_prefix            "[get_db flow_report_name]_"
cts.report_postcts:@@flow 40: set_db opt_leakage_to_dynamic_ratio 0.5
cts.report_postcts:@flow 42: # Clock attributes  [get_db -category cts]
cts.report_postcts:@flow 43: #-------------------------------------------------------------------------------
cts.report_postcts:@@flow 44: set_db cts_target_skew auto
cts.report_postcts:@@flow 45: set_db cts_target_max_transition_time_top 100
cts.report_postcts:@@flow 46: set_db cts_target_max_transition_time_trunk 100
cts.report_postcts:@@flow 47: set_db cts_target_max_transition_time_leaf 100
cts.report_postcts:@@flow 49: set_db cts_buffer_cells {CLKBUFX2 CLKBUFX4 CLKBUFX8}
cts.report_postcts:@@flow 50: set_db cts_inverter_cells {CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
cts.report_postcts:@@flow 51: set_db cts_clock_gating_cells ICGX1
cts.report_postcts:@@flow 52: set_db cts_logic_cells {CLKAND2X2 CLKXOR2X1 CLKMX2X2 CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
cts.report_postcts:@flow 54: # Filler attributes  [get_db -category add_fillers]
cts.report_postcts:@flow 55: #-------------------------------------------------------------------------------
cts.report_postcts:@@flow 56: set_db add_fillers_cells {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
cts.report_postcts:@flow 58: # Routing attributes  [get_db -category route]
cts.report_postcts:@flow 59: #-------------------------------------------------------------------------------
cts.report_postcts:#@ End verbose flow_step init_innovus.init_innovus_yaml
postcts:#@ Begin verbose flow_step implementation.postcts.init_innovus.init_innovus_yaml
postcts:@flow 2: if {[get_feature report_lec]} {...}
postcts:@flow 8: # Design attributes  [get_db -category design]
postcts:@flow 9: #-------------------------------------------------------------------------------
postcts:@@flow 10: set_db design_process_node 130
postcts:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
postcts:##  Process: 130           (User Set)               
postcts:##     Node: (not set)                           
postcts:
postcts:##  Check design process and node:  
postcts:##  Design tech node is not set.
postcts:
postcts:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
postcts:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
postcts:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
postcts:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
postcts:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
postcts:@@flow 11: set_db design_top_routing_layer met5
postcts:@@flow 12: set_db design_bottom_routing_layer met1
postcts:@@flow 13: set_db design_flow_effort standard
postcts:@@flow 14: set_db design_power_effort none
postcts:@flow 16: # Timing attributes  [get_db -category timing && delaycalc]
postcts:@flow 17: #-------------------------------------------------------------------------------
postcts:@@flow 18: set_db timing_analysis_cppr           both
postcts:@@flow 19: set_db timing_analysis_type           ocv
postcts:@@flow 20: set_db timing_analysis_aocv 0
postcts:@@flow 21: set_db timing_analysis_socv 0
postcts:@flow 22: if {[get_feature report_pba]} {...}
postcts:@flow 26: # Extraction attributes  [get_db -category extract_rc]
postcts:@flow 27: #-------------------------------------------------------------------------------
postcts:@flow 28: if {[is_flow -after route.block_finish]} {...}
postcts:@flow 33: # Tieoff attributes  [get_db -category add_tieoffs]
postcts:@flow 34: #-------------------------------------------------------------------------------
postcts:@@flow 35: set_db add_tieoffs_cells {TIEHI TIELO}
postcts:@flow 37: # Optimization attributes  [get_db -category opt]
postcts:@flow 38: #-------------------------------------------------------------------------------
postcts:@@flow 39: set_db opt_new_inst_prefix            "[get_db flow_report_name]_"
postcts:@@flow 40: set_db opt_leakage_to_dynamic_ratio 0.5
postcts:@flow 42: # Clock attributes  [get_db -category cts]
postcts:@flow 43: #-------------------------------------------------------------------------------
postcts:@@flow 44: set_db cts_target_skew auto
postcts:@@flow 45: set_db cts_target_max_transition_time_top 100
postcts:@@flow 46: set_db cts_target_max_transition_time_trunk 100
postcts:@@flow 47: set_db cts_target_max_transition_time_leaf 100
postcts:@@flow 49: set_db cts_buffer_cells {CLKBUFX2 CLKBUFX4 CLKBUFX8}
postcts:@@flow 50: set_db cts_inverter_cells {CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
postcts:@@flow 51: set_db cts_clock_gating_cells ICGX1
postcts:@@flow 52: set_db cts_logic_cells {CLKAND2X2 CLKXOR2X1 CLKMX2X2 CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
postcts:@flow 54: # Filler attributes  [get_db -category add_fillers]
postcts:@flow 55: #-------------------------------------------------------------------------------
postcts:@@flow 56: set_db add_fillers_cells {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
postcts:@flow 58: # Routing attributes  [get_db -category route]
postcts:@flow 59: #-------------------------------------------------------------------------------
postcts:#@ End verbose flow_step implementation.postcts.init_innovus.init_innovus_yaml
cts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts.report_postcts:UM:           7.36              7                                      init_innovus_yaml
cts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts.report_postcts:UM:*                                                                   init_innovus
postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts:UM:           7.38              7                                      init_innovus_yaml
postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts:UM:*                                                                   init_innovus
cts.report_postcts:#@ Begin verbose flow_step init_innovus.init_innovus_user
cts.report_postcts:@flow 2: # Timing attributes  [get_db -category timing && delaycalc]
cts.report_postcts:@flow 3: #-----------------------------------------------------------------------------
cts.report_postcts:@flow 5: # Extraction attributes  [get_db -category extract_rc]
cts.report_postcts:@flow 6: #-----------------------------------------------------------------------------
cts.report_postcts:@flow 8: # Floorplan attributes  [get_db -category floorplan]
cts.report_postcts:@flow 9: #-----------------------------------------------------------------------------
cts.report_postcts:@@flow 10: set_db finish_floorplan_active_objs   [list macro soft_blockage core]
cts.report_postcts:@flow 12: # Placement attributes  [get_db -category place]
cts.report_postcts:@flow 13: #-----------------------------------------------------------------------------
cts.report_postcts:@flow 15: # Optimization attributes  [get_db -category opt]
cts.report_postcts:@flow 16: #-----------------------------------------------------------------------------
cts.report_postcts:@flow 18: # Clock attributes  [get_db -category cts]
cts.report_postcts:@flow 19: #-----------------------------------------------------------------------------
cts.report_postcts:@flow 21: # Routing attributes  [get_db -category route]
cts.report_postcts:@flow 22: #-----------------------------------------------------------------------------
cts.report_postcts:#@ End verbose flow_step init_innovus.init_innovus_user
postcts:#@ Begin verbose flow_step implementation.postcts.init_innovus.init_innovus_user
postcts:@flow 2: # Timing attributes  [get_db -category timing && delaycalc]
postcts:@flow 3: #-----------------------------------------------------------------------------
postcts:@flow 5: # Extraction attributes  [get_db -category extract_rc]
postcts:@flow 6: #-----------------------------------------------------------------------------
postcts:@flow 8: # Floorplan attributes  [get_db -category floorplan]
postcts:@flow 9: #-----------------------------------------------------------------------------
postcts:@@flow 10: set_db finish_floorplan_active_objs   [list macro soft_blockage core]
postcts:@flow 12: # Placement attributes  [get_db -category place]
postcts:@flow 13: #-----------------------------------------------------------------------------
postcts:@flow 15: # Optimization attributes  [get_db -category opt]
postcts:@flow 16: #-----------------------------------------------------------------------------
postcts:@flow 18: # Clock attributes  [get_db -category cts]
postcts:@flow 19: #-----------------------------------------------------------------------------
postcts:@flow 21: # Routing attributes  [get_db -category route]
postcts:@flow 22: #-----------------------------------------------------------------------------
postcts:#@ End verbose flow_step implementation.postcts.init_innovus.init_innovus_user
cts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts.report_postcts:UM:           6.59              6                                      init_innovus_user
postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts:UM:           6.69              7                                      init_innovus_user
cts.report_postcts:#@ Begin verbose flow_step report_check_design
cts.report_postcts:@flow 2: apply {{} {
cts.report_postcts:    set check_list [list timing place opt]
cts.report_postcts:    if {[join [dict values [get_db init_power_intent_files]]] ne {}} {
cts.report_postcts:      lappend check_list power_intent
cts.report_postcts:    }
cts.report_postcts:    if {[is_flow -inside flow:report_postroute]} {
cts.report_postcts:      check_design -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]check.design.tcl] -type [lappend check_list cts route]
cts.report_postcts:    } elseif {[is_flow -inside flow:report_postcts]} {
cts.report_postcts:      check_design -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]check.design.tcl] -type [lappend check_list cts]
cts.report_postcts:    } else {
cts.report_postcts:      check_design -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]check.design.tcl] -type $check_list
cts.report_postcts:    }
cts.report_postcts:  }}
cts.report_postcts:Begin: Design checking
cts.report_postcts:        Checking 'timing' category...
cts.report_postcts:        No issues found during checks.
cts.report_postcts:		(Real time: 0:00:00.0, Memory: 2744.4M)
cts.report_postcts:
cts.report_postcts:        Checking 'place' category...
postcts:#@ Begin verbose flow_step implementation.postcts.run_opt_postcts_hold
postcts:@flow 2: #- perform postcts hold optimization
postcts:@@flow 3: opt_design -post_cts -hold -report_dir debug -report_prefix [get_db flow_report_name]
postcts:**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2724.3M, totSessionCpu=0:01:06 **
postcts:*** opt_design #1 [begin] () : totSession cpu/real = 0:01:06.1/0:01:08.2 (1.0), mem = 2724.4M
postcts:GigaOpt running with 1 threads.
postcts:*** InitOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:06.1/0:01:08.2 (1.0), mem = 2724.4M
postcts:**INFO: User settings:
postcts:delaycal_enable_high_fanout                                    true
postcts:delaycal_enable_ideal_seq_async_pins                           false
postcts:delaycal_eng_enablepreplacedflow                               false
postcts:delaycal_ignore_net_load                                       false
postcts:delaycal_socv_accuracy_mode                                    low
postcts:setAnalysisMode -monteCarlo                                    false
postcts:setDelayCalMode -enable_hier_save_restore_flow                 false
postcts:setDelayCalMode -engine                                        aae
postcts:design_bottom_routing_layer                                    met1
postcts:design_flow_effort                                             standard
postcts:design_power_effort                                            none
postcts:design_process_node                                            130
postcts:design_top_routing_layer                                       met5
postcts:extract_rc_assume_metal_fill                                   0.0
postcts:extract_rc_coupling_cap_threshold                              0.4
postcts:extract_rc_engine                                              pre_route
postcts:extract_rc_pre_place_site_size                                 4.6
postcts:extract_rc_pre_place_wire_length_slope                         1.9
postcts:extract_rc_pre_place_wire_length_y0                            2.0
postcts:extract_rc_relative_cap_threshold                              1.0
postcts:extract_rc_shrink_factor                                       1.0
postcts:extract_rc_total_cap_threshold                                 0.0
postcts:multibit_aware_seq_mapping                                     auto
postcts:opt_drv                                                        true
postcts:opt_drv_margin                                                 0.0
postcts:opt_leakage_to_dynamic_ratio                                   0.5
postcts:opt_multi_bit_flop_name_prefix                                 CDN_MBIT_
postcts:opt_multi_bit_flop_name_separator                              _MB_
postcts:opt_new_inst_prefix                                            postcts_
postcts:opt_preserve_all_sequential                                    false
postcts:opt_resize_flip_flops                                          true
postcts:opt_setup_target_slack                                         0.0
postcts:opt_skew_eco_route                                             false
postcts:opt_view_pruning_setup_views_active_list                       { tt_v1.8_25C_Nominal_25_func }
postcts:opt_view_pruning_setup_views_persistent_list                   { tt_v1.8_25C_Nominal_25_func}
postcts:opt_view_pruning_tdgr_setup_views_persistent_list              { tt_v1.8_25C_Nominal_25_func}
postcts:route_early_global_exp_do_not_invalidate_rc_grid               false
postcts:setActiveLogicViewMode -keepHighFanoutCriticalInsts            false
postcts:getAnalysisMode -monteCarlo                                    false
postcts:getDelayCalMode -enable_hier_save_restore_flow                 false
postcts:getDelayCalMode -engine                                        aae
postcts:getImportMode -config                                          true
postcts:get_power_analysis_mode -honor_net_activity_for_tcf            false
postcts:get_power_analysis_mode -honor_sublevel_activity               true
postcts:getAnalysisMode -monteCarlo                                    false
postcts:**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
cts.report_postcts:        No issues found during checks.
cts.report_postcts:		(Real time: 0:00:01.0, Memory: 2744.4M)
cts.report_postcts:
cts.report_postcts:        Checking 'opt' category...
postcts:Need call spDPlaceInit before registerPrioInstLoc.
postcts:**WARN: (IMPSP-362):	Site 'CoreSite' has one std.Cell height, so ignoring its X-symmetry.
postcts:Type 'man IMPSP-362' for more detail.
postcts:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
postcts:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
postcts:**opt_design ... cpu = 0:00:01, real = 0:00:02, mem = 2824.6M, totSessionCpu=0:01:07 **
postcts:#optDebug: { P: 130 W: 7195 FE: standard PE: none LDR: 0.5}
postcts:*** opt_design -post_cts ***
postcts:DRC Margin: user margin 0.0
postcts:Hold Target Slack: user slack 0
postcts:Setup Target Slack: user slack 0;
postcts:set_db opt_skew_eco_route false
postcts:**INFO: Using Advanced Metric Collection system.
postcts:Start to check current routing status for nets...
postcts:All nets are already routed correctly.
postcts:End to check current routing status for nets (mem=2822.6M)
postcts:Extraction called for design 'counter_16bit' of instances=179 and nets=200 using extraction engine 'pre_route' .
postcts:pre_route RC Extraction called for design counter_16bit.
postcts:RC Extraction called in multi-corner(1) mode.
postcts:RCMode: PreRoute
postcts:      RC Corner Indexes            0   
postcts:Capacitance Scaling Factor   : 1.00000 
postcts:Resistance Scaling Factor    : 1.00000 
postcts:Clock Cap. Scaling Factor    : 1.00000 
postcts:Clock Res. Scaling Factor    : 1.00000 
postcts:Shrink Factor                : 1.00000
postcts:PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
postcts:Using Quantus QRC technology file ...
postcts:Grid density data update skipped
postcts:Initializing multi-corner resistance tables ...
cts.report_postcts:        Messages issued during checks:
cts.report_postcts:-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:| ID                | Severity  | Count       | Description                                                                                                                   |
cts.report_postcts:-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:| IMPOPT-2908       | warning   | 1           | Maximum transition %.3f is too small compared to maximum transition threshold %.3f, this would result in excessive buffering. |
cts.report_postcts:-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:		(Real time: 0:00:01.0, Memory: 2861.2M)
cts.report_postcts:
cts.report_postcts:        Checking 'cts' category...
postcts:PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2823.043M)
postcts:*** InitOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:01.5/0:00:01.6 (1.0), totSession cpu/real = 0:01:07.6/0:01:09.8 (1.0), mem = 2823.2M
postcts:HoldOpt: Enabling setup slack weighting
postcts:GigaOpt Hold Optimizer is used
postcts:GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
postcts:Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:08 mem=2832.3M ***
postcts:*** BuildHoldData #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:07.9/0:01:10.1 (1.0), mem = 2832.3M
postcts:Starting delay calculation for Hold views
postcts:AAE_INFO: opIsDesignInPostRouteState() is 0
postcts:#################################################################################
postcts:# Design Stage: PreRoute
postcts:# Design Name: counter_16bit
postcts:# Design Mode: 130nm
postcts:# Analysis Mode: MMMC OCV 
postcts:# Parasitics Mode: No SPEF/RCDB 
postcts:# Signoff Settings: SI Off 
postcts:#################################################################################
postcts:Start delay calculation (fullDC) (1 T). (MEM=2852.66)
postcts:Total number of fetched objects 198
postcts:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postcts:End delay calculation. (MEM=2882.87 CPU=0:00:00.1 REAL=0:00:00.0)
postcts:End delay calculation (fullDC). (MEM=2875.92 CPU=0:00:00.2 REAL=0:00:00.0)
cts.report_postcts:        Messages issued during checks:
cts.report_postcts:------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:| ID                | Severity  | Count       | Description                                                                                                                        |
cts.report_postcts:------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:| CHKCTS-24         | error     | 1           | Insufficient number of clock gating cells for clock_tree %s and power_domain %s. Have cells: %s.                                   |
cts.report_postcts:| CHKCTS-10         | warning   | 1           | Route type(s) %s used for trunk or top clock nets do not have a non-default rule (NDR) set.                                        |
cts.report_postcts:| CHKCTS-16         | warning   | 2           | Preferred routing layers for route_type %s do not have similar RC characteristics. Mismatch found on layers: %s.                   |
cts.report_postcts:| CHKCTS-4          | warning   | 1           | An auto generated scaled skew target of %s will be used for delay_corner %s and delay_type %s for skew_group %s.                   |
cts.report_postcts:| CHKCTS-5          | warning   | 1           | CTS skew target must be set to a numeric value for the primary corner %s for skew_group %s.                                        |
cts.report_postcts:| CHKCTS-60         | warning   | 2           | CTS maximum transition target %s is too high (maximum %s) for delay_corner %s and delay_type %s for clock_tree %s and net_type %s. |
cts.report_postcts:------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:		(Real time: 0:00:01.0, Memory: 2875.8M)
cts.report_postcts:
cts.report_postcts:**INFO: Identified 1 error(s) and 8 warning(s) during 'check_design -type {timing place opt cts}'.
cts.report_postcts:        The details of the error(s) and warning(s) can be found in report 'reports/cts/check.design.tcl'
cts.report_postcts:End: Design checking
cts.report_postcts:#@ End verbose flow_step report_check_design
postcts:*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:01:09 mem=2877.4M)
postcts:
postcts:Active hold views:
postcts: tt_v1.8_25C_Nominal_25_func
postcts:  Dominating endpoints: 0
postcts:  Dominating TNS: -0.000
postcts:
postcts:Done building cte hold timing graph (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:09 mem=2879.9M ***
postcts:Done building hold timer [336 node(s), 378 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:01:09 mem=2892.4M ***
postcts:Starting delay calculation for Setup views
postcts:AAE_INFO: opIsDesignInPostRouteState() is 0
postcts:#################################################################################
postcts:# Design Stage: PreRoute
postcts:# Design Name: counter_16bit
postcts:# Design Mode: 130nm
postcts:# Analysis Mode: MMMC OCV 
postcts:# Parasitics Mode: No SPEF/RCDB 
postcts:# Signoff Settings: SI Off 
postcts:#################################################################################
postcts:Start delay calculation (fullDC) (1 T). (MEM=2893.18)
postcts:Total number of fetched objects 198
postcts:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postcts:End delay calculation. (MEM=2913.88 CPU=0:00:00.0 REAL=0:00:00.0)
postcts:End delay calculation (fullDC). (MEM=2913.88 CPU=0:00:00.1 REAL=0:00:00.0)
cts.report_postcts:UM: Running design category ...
postcts:*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:10 mem=2915.5M)
postcts:Done building cte setup timing graph (fixHold) cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:01:10 mem=2915.5M ***
postcts:OPTC: m4 20.0 50.0 [ 50.0 20.0 50.0 ]
postcts:OPTC: view 50.0 [ 0.0500 ]
postcts:
postcts:*Info: minBufDelay = 78.5 ps, libStdDelay = 37.6 ps, minBufSize = 9522000 (5.0)
postcts:*Info: worst delay setup view: tt_v1.8_25C_Nominal_25_func
postcts:
postcts:OptSummary:
postcts:
postcts:------------------------------------------------------------------
postcts:     Hold Opt Initial Summary
postcts:------------------------------------------------------------------
postcts:
postcts:Setup views included:
postcts: tt_v1.8_25C_Nominal_25_func
postcts:Hold views included:
postcts: tt_v1.8_25C_Nominal_25_func
postcts:
postcts:+--------------------+---------+---------+---------+
postcts:|     Setup mode     |   all   | reg2reg | default |
postcts:+--------------------+---------+---------+---------+
postcts:|           WNS (ns):| -0.098  | -0.098  |  0.099  |
postcts:|           TNS (ns):| -0.945  | -0.945  |  0.000  |
postcts:|    Violating Paths:|   15    |   15    |    0    |
postcts:|          All Paths:|   32    |   16    |   32    |
postcts:+--------------------+---------+---------+---------+
postcts:
postcts:+--------------------+---------+---------+---------+
postcts:|     Hold mode      |   all   | reg2reg | default |
postcts:+--------------------+---------+---------+---------+
postcts:|           WNS (ns):| -0.331  |  0.104  | -0.331  |
postcts:|           TNS (ns):| -5.259  |  0.000  | -5.259  |
postcts:|    Violating Paths:|   17    |    0    |   17    |
postcts:|          All Paths:|   32    |   16    |   32    |
postcts:+--------------------+---------+---------+---------+
postcts:
postcts:+----------------+-------------------------------+------------------+
postcts:|                |              Real             |       Total      |
postcts:|    DRVs        +------------------+------------+------------------|
postcts:|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
postcts:+----------------+------------------+------------+------------------+
postcts:|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
postcts:|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
postcts:|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
postcts:|   max_length   |      0 (0)       |     0      |      0 (0)       |
postcts:+----------------+------------------+------------+------------------+
postcts:
postcts:Density: 0.214%
postcts:Routing Overflow: 0.00% H and 0.00% V
postcts:------------------------------------------------------------------
postcts:**INFO: Optimization is fixing the slack violation with the following view based weighting factors
postcts:slack weights for setup views:
postcts:    tt_v1.8_25C_Nominal_25_func: 1.000
postcts:**opt_design ... cpu = 0:00:04, real = 0:00:05, mem = 2896.8M, totSessionCpu=0:01:10 **
postcts:*** BuildHoldData #1 [finish] (opt_design #1) : cpu/real = 0:00:02.2/0:00:02.4 (0.9), totSession cpu/real = 0:01:10.2/0:01:12.5 (1.0), mem = 2896.8M
postcts:*** HoldOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:10.2/0:01:12.5 (1.0), mem = 2896.8M
postcts:
postcts:Footprint cell information for calculating maxBufDist
postcts:*info: There are 7 candidate Buffer cells
postcts:*info: There are 9 candidate Inverter cells
postcts:
cts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts.report_postcts:UM:          10.48             10                                      report_check_design
postcts:*info: Run opt_design holdfix with 1 thread.
postcts:Info: 1 net with fixed/cover wires excluded.
postcts:Info: 1 clock net  excluded from IPO operation.
postcts:Info: Done creating the CCOpt slew target map.
postcts:
postcts:*** Starting Core Fixing (fixHold) cpu=0:00:02.6 real=0:00:03.0 totSessionCpu=0:01:11 mem=2899.7M density=0.214% ***
postcts:
postcts:OptDebug: Start of Hold Fixing (weighted):
postcts:+----------+------+------+
postcts:|Path Group|   WNS|   TNS|
postcts:+----------+------+------+
postcts:|default   | 0.099| 0.000|
postcts:|reg2reg   |-0.098|-0.946|
postcts:|HEPG      |-0.098|-0.946|
postcts:|All Paths |-0.098|-0.946|
postcts:+----------+------+------+
postcts:
postcts:
postcts:Phase I ......
postcts:Executing transform: LegalResize
postcts:+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
postcts:|Iter| Hold WNS | Hold TNS |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
postcts:+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
postcts:|   0|    -0.331|     -5.26|      17|          0|       0(     0)|    0.21%|   0:00:00.0|  2900.2M|
postcts:|   1|    -0.331|     -5.26|      17|          0|       0(     0)|    0.21%|   0:00:00.0|  2901.7M|
postcts:|   2|    -0.331|     -5.26|      17|          0|       0(     0)|    0.21%|   0:00:00.0|  2901.7M|
postcts:|   3|    -0.331|     -5.26|      17|          0|       0(     0)|    0.21%|   0:00:00.0|  2901.7M|
postcts:|   4|    -0.331|     -5.26|      17|          0|       0(     0)|    0.21%|   0:00:00.0|  2901.7M|
postcts:|   5|    -0.331|     -5.26|      17|          0|       0(     0)|    0.21%|   0:00:00.0|  2901.7M|
postcts:|   6|    -0.331|     -5.26|      17|          0|       0(     0)|    0.21%|   0:00:00.0|  2901.7M|
postcts:+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
postcts:
postcts:OptDebug: After FlopOpt (weighted):
postcts:+----------+------+------+
postcts:|Path Group|   WNS|   TNS|
postcts:+----------+------+------+
postcts:|default   | 0.099| 0.000|
postcts:|reg2reg   |-0.098|-0.946|
postcts:|HEPG      |-0.098|-0.946|
postcts:|All Paths |-0.098|-0.946|
postcts:+----------+------+------+
postcts:
postcts:HoldOpt setup target adjustment in phase 1 = 0.0
postcts:Executing transform: AddBuffer + LegalResize
postcts:+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
postcts:|Iter| Hold WNS | Hold TNS |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
postcts:+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
postcts:|   0|    -0.331|     -5.26|      17|          0|       0(     0)|    0.21%|   0:00:00.0|  2901.7M|
postcts:|   1|    -0.116|     -1.82|      17|          1|       1(     0)|    0.21%|   0:00:00.0|  2924.4M|
postcts:|   2|    -0.017|     -0.02|       1|          1|       0(     0)|    0.22%|   0:00:01.0|  2924.6M|
postcts:|   3|    -0.017|     -0.02|       1|          0|       0(     0)|    0.22%|   0:00:00.0|  2924.6M|
postcts:|   4|    -0.017|     -0.02|       1|          0|       0(     0)|    0.22%|   0:00:00.0|  2924.6M|
postcts:|   5|    -0.017|     -0.02|       1|          0|       0(     0)|    0.22%|   0:00:00.0|  2924.6M|
postcts:|   6|     0.088|      0.00|       0|          1|       0(     0)|    0.22%|   0:00:00.0|  2932.6M|
postcts:+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
postcts:
postcts:*info:    Total 3 cells added for Phase I
postcts:*info:        in which 0 is ripple commits (0.000%)
postcts:*info:    Total 1 instances resized for Phase I
postcts:*info:        in which 0 FF resizing 
postcts:*info:        in which 0 ripple resizing (0.000%)
postcts:
postcts:OptDebug: After Phase I (weighted):
postcts:+----------+------+------+
postcts:|Path Group|   WNS|   TNS|
postcts:+----------+------+------+
postcts:|default   | 0.140| 0.000|
postcts:|reg2reg   |-0.096|-0.901|
postcts:|HEPG      |-0.096|-0.901|
postcts:|All Paths |-0.096|-0.901|
postcts:+----------+------+------+
postcts:
postcts:OptDebug: End of Hold Fixing (weighted):
postcts:+----------+------+------+
postcts:|Path Group|   WNS|   TNS|
postcts:+----------+------+------+
postcts:|default   | 0.140| 0.000|
postcts:|reg2reg   |-0.096|-0.901|
postcts:|HEPG      |-0.096|-0.901|
postcts:|All Paths |-0.096|-0.901|
postcts:+----------+------+------+
postcts:
postcts:Bottom Preferred Layer:
postcts:+-------------+------------+----------+
postcts:|    Layer    |    CLK     |   Rule   |
postcts:+-------------+------------+----------+
postcts:| met3 (z=3)  |          1 | default  |
postcts:+-------------+------------+----------+
postcts:Via Pillar Rule:
postcts:    None
postcts:
postcts:*** Finished Core Fixing (fixHold) cpu=0:00:03.1 real=0:00:04.0 totSessionCpu=0:01:11 mem=2932.6M density=0.217% ***
postcts:
postcts:*info:
postcts:*info: Added a total of 3 cells to fix/reduce hold violation
postcts:*info:
postcts:*info: Summary: 
postcts:*info:            2 cells of type 'BUFX4' used
postcts:*info:            1 cell  of type 'DLY1X1' used
postcts:*info:
postcts:*info: Total 1 instances resized
postcts:*info:       in which 0 FF resizing
postcts:*info:
postcts:
postcts:Starting Hold Area Reclaim
postcts:GigaOpt Checkpoint: Internal reclaim -numThreads 1 -strictCheck -legal -force -holdBufferReclaimMode -postCTS -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
postcts:Info: 1 net with fixed/cover wires excluded.
postcts:Info: 1 clock net  excluded from IPO operation.
postcts: holdBufferReclaimMode 1
postcts:Active setup view: tt_v1.8_25C_Nominal_25_func
postcts:Active hold view: tt_v1.8_25C_Nominal_25_func
postcts:Begin: Area Reclaim Optimization
postcts:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
postcts:*** AreaOpt #1 [begin] (HoldOpt #1 / opt_design #1) : totSession cpu/real = 0:01:11.1/0:01:13.5 (1.0), mem = 2932.9M
postcts:Info: Using SynthesisEngine executable '/tools/software/cadence/ddi/latest/INNOVUS251/bin/innovus_'.
postcts:      (normalized executable '/tools/software/cadence/ddi/25.11.001/INNOVUS251/bin/innovus_')
postcts:      SynthesisEngine workers will not check out additional licenses.
postcts:Reclaim Optimization WNS Slack -0.096  TNS Slack -0.901 Density 0.22
postcts:+---------+---------+--------+--------+------------+--------+
postcts:| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
postcts:+---------+---------+--------+--------+------------+--------+
postcts:|    0.22%|        -|  -0.096|  -0.901|   0:00:00.0| 2933.3M|
postcts:|    0.22%|        0|  -0.096|  -0.901|   0:00:00.0| 2933.5M|
postcts:|    0.22%|        0|  -0.096|  -0.901|   0:00:00.0| 2933.5M|
postcts:+---------+---------+--------+--------+------------+--------+
postcts:Reclaim Optimization End WNS Slack -0.096  TNS Slack -0.901 Density 0.22
postcts:Bottom Preferred Layer:
postcts:+-------------+------------+----------+
postcts:|    Layer    |    CLK     |   Rule   |
postcts:+-------------+------------+----------+
postcts:| met3 (z=3)  |          1 | default  |
postcts:+-------------+------------+----------+
postcts:Via Pillar Rule:
postcts:    None
postcts:
postcts:Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
postcts:End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
postcts:*** AreaOpt #1 [finish] (HoldOpt #1 / opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:11.2/0:01:13.6 (1.0), mem = 2933.7M
postcts:Executing incremental physical updates
postcts:End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2932.04M, totSessionCpu=0:01:11).
postcts:**INFO: total 0 insts unmarked don't touch
postcts:**INFO: total 0 insts, 0 nets unmarked don't touch
postcts:Total 0 insts deleted in Hold Area Reclaim
postcts:Total 0 insts excluded for Hold Area Reclaim [recoveryON]
postcts:Total 6 insts considered for Hold Area Reclaim
postcts:Finished Hold Area Reclaim
postcts:*** Starting place_detail (0:01:11 mem=2933.5M) ***
postcts:Total net bbox length = 1.958e+04 (8.520e+03 1.106e+04) (ext = 1.068e+04)
postcts:Move report: Detail placement moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
postcts:	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2934.7MB
postcts:Summary Report:
postcts:Instances moved: 0 (out of 182 movable)
postcts:Instances flipped: 0
postcts:Mean displacement: 0.00 um
postcts:Max displacement: 0.00 um 
postcts:Physical-only instances moved: 0 (out of 0 movable physical-only)
postcts:Total net bbox length = 1.958e+04 (8.520e+03 1.106e+04) (ext = 1.068e+04)
postcts:Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2934.7MB
postcts:*** Finished place_detail (0:01:11 mem=2934.7M) ***
postcts:*** maximum move = 0.00 um ***
postcts:*** Finished re-routing un-routed nets (2932.0M) ***
postcts:
postcts:*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2932.0M) ***
postcts:
postcts:OptDebug: After refinePlace (weighted):
postcts:+----------+------+------+
postcts:|Path Group|   WNS|   TNS|
postcts:+----------+------+------+
postcts:|default   | 0.140| 0.000|
postcts:|reg2reg   |-0.096|-0.901|
postcts:|HEPG      |-0.096|-0.901|
postcts:|All Paths |-0.096|-0.901|
postcts:+----------+------+------+
postcts:
postcts:Capturing unweighted ref hold timing for Post CTS hold recovery....
postcts:*** Finish Post CTS Hold Fixing (cpu=0:00:03.4 real=0:00:04.0 totSessionCpu=0:01:11 mem=2932.0M density=0.217%) ***
postcts:**INFO: total 4 insts, 0 nets marked don't touch
postcts:**INFO: total 4 insts, 0 nets marked don't touch DB property
postcts:**INFO: total 4 insts, 0 nets unmarked don't touch
postcts:*** HoldOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:01:11.6/0:01:14.0 (1.0), mem = 2924.9M
postcts:*** Steiner Routed Nets: 10.995%; Threshold: 100; Threshold for Hold: 100
postcts:Re-routed 0 nets
postcts:GigaOpt_HOLD: Recover setup timing after hold fixing
postcts:GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
postcts:GigaOpt: WNS changes after routing: -0.098 -> -0.095 (bump = -0.003)
postcts:GigaOpt: WNS bump threshold: 0.0188
postcts:GigaOpt: Skipping postEco optimization
postcts:GigaOpt: WNS changes after postEco optimization: -0.098 -> -0.095 (bump = -0.003)
postcts:GigaOpt: Skipping nonLegal postEco optimization
postcts:HighEffort PG TNS changes after trial route: -0.946 -> -0.901 (threshold = 18.8)
postcts:GigaOpt: Skipping post-eco TNS optimization
postcts:
postcts:Active setup views:
postcts: tt_v1.8_25C_Nominal_25_func
postcts:  Dominating endpoints: 0
postcts:  Dominating TNS: -0.000
postcts:
postcts:OPTC: user 20.0 (reset)
postcts:OPTC: user 20.0
postcts:**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
postcts:Type 'man IMPPTN-1250' for more detail.
postcts:**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
postcts:Type 'man IMPPTN-1250' for more detail.
postcts:[NR-eGR] Read 191 nets ( ignored 1 )
postcts:[NR-eGR] Layer group 1: route 190 net(s) in layer range [1, 5]
postcts:[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.952424e+04um
postcts:[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
postcts:[NR-eGR] Finished Early Global Route kernel ( CPU: 0.23 sec, Real: 0.33 sec, Curr Mem: 2.76 MB )
postcts:[NR-eGR] Finished Early Global Route ( CPU: 0.23 sec, Real: 0.34 sec, Curr Mem: 2.76 MB )
postcts:[hotspot] +------------+---------------+---------------+
postcts:[hotspot] |            |   max hotspot | total hotspot |
postcts:[hotspot] +------------+---------------+---------------+
postcts:[hotspot] | normalized |          0.00 |          0.00 |
postcts:[hotspot] +------------+---------------+---------------+
postcts:Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
postcts:[hotspot] Hotspot report including placement blocked areas
postcts:[hotspot] +------------+---------------+---------------+
postcts:[hotspot] |            |   max hotspot | total hotspot |
postcts:[hotspot] +------------+---------------+---------------+
postcts:[hotspot] | normalized |          0.00 |          0.00 |
postcts:[hotspot] +------------+---------------+---------------+
postcts:Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
postcts:Reported timing to dir debug
postcts:**opt_design ... cpu = 0:00:07, real = 0:00:07, mem = 2876.3M, totSessionCpu=0:01:13 **
postcts:Starting delay calculation for Hold views
postcts:AAE_INFO: opIsDesignInPostRouteState() is 0
postcts:#################################################################################
postcts:# Design Stage: PreRoute
postcts:# Design Name: counter_16bit
postcts:# Design Mode: 130nm
postcts:# Analysis Mode: MMMC OCV 
postcts:# Parasitics Mode: No SPEF/RCDB 
postcts:# Signoff Settings: SI Off 
postcts:#################################################################################
postcts:Start delay calculation (fullDC) (1 T). (MEM=2898.13)
postcts:Total number of fetched objects 201
postcts:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postcts:End delay calculation. (MEM=2920.16 CPU=0:00:00.0 REAL=0:00:00.0)
postcts:End delay calculation (fullDC). (MEM=2920.16 CPU=0:00:00.1 REAL=0:00:00.0)
postcts:*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:01:13 mem=2920.2M)
postcts:Starting delay calculation for Setup views
postcts:AAE_INFO: opIsDesignInPostRouteState() is 0
postcts:#################################################################################
postcts:# Design Stage: PreRoute
postcts:# Design Name: counter_16bit
postcts:# Design Mode: 130nm
postcts:# Analysis Mode: MMMC OCV 
postcts:# Parasitics Mode: No SPEF/RCDB 
postcts:# Signoff Settings: SI Off 
postcts:#################################################################################
postcts:Start delay calculation (fullDC) (1 T). (MEM=2902.53)
postcts:Total number of fetched objects 201
postcts:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postcts:End delay calculation. (MEM=2923.08 CPU=0:00:00.0 REAL=0:00:00.0)
postcts:End delay calculation (fullDC). (MEM=2923.08 CPU=0:00:00.1 REAL=0:00:00.0)
postcts:*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:14 mem=2923.1M)
postcts:
postcts:OptSummary:
postcts:
postcts:------------------------------------------------------------------
postcts:     opt_design Final Summary
postcts:------------------------------------------------------------------
postcts:
postcts:Setup views included:
postcts: tt_v1.8_25C_Nominal_25_func 
postcts:Hold views included:
postcts: tt_v1.8_25C_Nominal_25_func
postcts:
postcts:+--------------------+---------+---------+---------+
postcts:|     Setup mode     |   all   | reg2reg | default |
postcts:+--------------------+---------+---------+---------+
postcts:|           WNS (ns):| -0.095  | -0.095  |  0.140  |
postcts:|           TNS (ns):| -0.895  | -0.895  |  0.000  |
postcts:|    Violating Paths:|   14    |   14    |    0    |
postcts:|          All Paths:|   32    |   16    |   32    |
postcts:+--------------------+---------+---------+---------+
postcts:
postcts:+--------------------+---------+---------+---------+
postcts:|     Hold mode      |   all   | reg2reg | default |
postcts:+--------------------+---------+---------+---------+
postcts:|           WNS (ns):|  0.052  |  0.104  |  0.052  |
postcts:|           TNS (ns):|  0.000  |  0.000  |  0.000  |
postcts:|    Violating Paths:|    0    |    0    |    0    |
postcts:|          All Paths:|   32    |   16    |   32    |
postcts:+--------------------+---------+---------+---------+
postcts:
postcts:+----------------+-------------------------------+------------------+
postcts:|                |              Real             |       Total      |
postcts:|    DRVs        +------------------+------------+------------------|
postcts:|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
postcts:+----------------+------------------+------------+------------------+
postcts:|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
postcts:|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
postcts:|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
postcts:|   max_length   |      0 (0)       |     0      |      0 (0)       |
postcts:+----------------+------------------+------------+------------------+
postcts:
postcts:Density: 0.217%
postcts:Routing Overflow: 0.00% H and 0.00% V
postcts:------------------------------------------------------------------
postcts:Begin: Collecting metrics
cts.report_postcts:#@ Begin verbose flow_step report_area_innovus
cts.report_postcts:@@flow 2: report_summary -no_html -out_dir debug -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]qor.rpt]
cts.report_postcts:Start to collect the design information.
cts.report_postcts:Build netlist information for Cell counter_16bit.
cts.report_postcts:Finished collecting the design information.
cts.report_postcts:Generating standard cells used in the design report.
cts.report_postcts:Analyze library ... 
cts.report_postcts:Analyze netlist ... 
cts.report_postcts:Analyze timing ... 
cts.report_postcts:Analyze floorplan/placement ... 
cts.report_postcts:Analysis Routing ...
cts.report_postcts:Report saved in file reports/cts/qor.rpt
cts.report_postcts:@@flow 3: report_area -min_count 1000 -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]area.summary.rpt]
cts.report_postcts:#@ End verbose flow_step report_area_innovus
postcts: ---------------------------------------------------------------------------------------------------------------------------------- 
postcts:| Snapshot        | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs       |
postcts:|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran | Cap |
postcts:|-----------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+------+-----|
postcts:| initial_summary |    -0.098 |   -0.098 |           |       -1 |        0.21 |      |       | 0:00:03  |        2897 |    0 |   0 |
postcts:| hold_fixing     |    -0.096 |   -0.096 |        -1 |       -1 |        0.22 |      |       | 0:00:01  |        2925 |      |     |
postcts:| global_route    |           |          |           |          |             |      |       | 0:00:00  |        2925 |      |     |
postcts:| final_summary   |    -0.095 |   -0.095 |           |       -1 |        0.22 | 0.00 |  0.00 | 0:00:04  |        2916 |    0 |   0 |
postcts: ---------------------------------------------------------------------------------------------------------------------------------- 
postcts:End: Collecting metrics
postcts:**opt_design ... cpu = 0:00:08, real = 0:00:11, mem = 2915.9M, totSessionCpu=0:01:14 **
postcts:*** Finished opt_design ***
postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts:UM:*                                                                   final
postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts:UM:*                                                                   opt_design_postcts_hold
postcts:Info: Summary of CRR changes:
postcts:      - Timing transform commits:       0
postcts:Info: Destroy the CCOpt slew target map.
postcts:
postcts:*** Summary of all messages that are not suppressed in this session:
postcts:Severity  ID               Count  Summary                                  
postcts:WARNING   IMPPTN-1250          2  Pin placement has been enabled on metal ...
postcts:WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
postcts:*** Message Summary: 3 warning(s), 0 error(s)
postcts:
postcts:*** opt_design #1 [finish] () : cpu/real = 0:00:08.2/0:00:10.8 (0.8), totSession cpu/real = 0:01:14.2/0:01:19.1 (0.9), mem = 2916.6M
postcts:#@ End verbose flow_step implementation.postcts.run_opt_postcts_hold
cts.report_postcts:UM: Running design category ...
cts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts.report_postcts:UM:           7.36              7                                      report_area_innovus
postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts:UM:          15.31             17         -0.895 ns         -0.095 ns  run_opt_postcts_hold
cts.report_postcts:#@ Begin verbose flow_step report_early_summary_innovus
cts.report_postcts:@flow 2: #- Update the timer for hold and write reports
cts.report_postcts:@@flow 3: time_design -expanded_views -hold -report_only -report_dir debug -report_prefix [get_db flow_report_name]
cts.report_postcts:*** time_design #1 [begin] () : totSession cpu/real = 0:01:24.5/0:01:25.8 (1.0), mem = 3000.0M
cts.report_postcts:Saving timing graph ...
cts.report_postcts:Done save timing graph
cts.report_postcts:Starting delay calculation for Hold views
cts.report_postcts:AAE_INFO: opIsDesignInPostRouteState() is 0
cts.report_postcts:#################################################################################
cts.report_postcts:# Design Stage: PreRoute
cts.report_postcts:# Design Name: counter_16bit
cts.report_postcts:# Design Mode: 130nm
cts.report_postcts:# Analysis Mode: MMMC OCV 
cts.report_postcts:# Parasitics Mode: No SPEF/RCDB 
cts.report_postcts:# Signoff Settings: SI Off 
cts.report_postcts:#################################################################################
postcts:#@ Begin verbose flow_step implementation.postcts.block_finish
postcts:@flow 2: apply {{} {
postcts:    #- Make sure flow_report_name is reset from any reports executed during the flow
postcts:    set_db flow_report_name [get_db [lindex [get_db flow_hier_path] end] .name]
postcts:    #- Set DB for handoff to Innovus
postcts:    if {[is_flow -inside flow:syn_opt]} {
postcts:      set_db flow_write_db_common true
postcts:    }
postcts:  
postcts:    #- Set value for SPEF output file generation
postcts:    if {[get_db flow_branch] ne ""} {
postcts:      set out_dir [file join [get_db flow_db_directory] [get_db flow_branch]_[get_db flow_report_name]]
postcts:    } else {
postcts:      set out_dir [file join [get_db flow_db_directory] [get_db flow_report_name]]
postcts:    }
postcts:    set_db flow_spef_directory $out_dir
postcts:  
postcts:    #- Store non-default root attributes to metrics
postcts:    catch {report_obj -tcl} flow_root_config
postcts:    if {[dict exists $flow_root_config root:/]} {
postcts:      set flow_root_config [dict get $flow_root_config root:/]
postcts:    } elseif {[dict exists $flow_root_config root:]} {
postcts:      set flow_root_config [dict get $flow_root_config root:]
postcts:    } else {
postcts:    }
postcts:    foreach key [dict keys $flow_root_config] {
postcts:      if {[string length [dict get $flow_root_config $key]] > 200} {
postcts:        dict set flow_root_config $key "\[long value truncated\]"
postcts:      }
postcts:    }
postcts:    set_metric -name flow.root_config -value $flow_root_config
postcts:  }}
cts.report_postcts:Start delay calculation (fullDC) (1 T). (MEM=2986.34)
cts.report_postcts:Total number of fetched objects 198
cts.report_postcts:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
cts.report_postcts:End delay calculation. (MEM=3007 CPU=0:00:00.0 REAL=0:00:00.0)
cts.report_postcts:End delay calculation (fullDC). (MEM=3007 CPU=0:00:00.1 REAL=0:00:00.0)
postcts:#@ End verbose flow_step implementation.postcts.block_finish
cts.report_postcts:*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:01:25 mem=3007.0M)
cts.report_postcts:Restoring timing graph ...
cts.report_postcts:AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
cts.report_postcts:Done restore timing graph
cts.report_postcts:
cts.report_postcts:OptSummary:
cts.report_postcts:
cts.report_postcts:------------------------------------------------------------------
cts.report_postcts:         time_design Summary
cts.report_postcts:------------------------------------------------------------------
cts.report_postcts:
cts.report_postcts:Hold views included:
cts.report_postcts: tt_v1.8_25C_Nominal_25_func 
cts.report_postcts:
cts.report_postcts:+--------------------+---------+---------+---------+
cts.report_postcts:|     Hold mode      |   all   | reg2reg | default |
cts.report_postcts:+--------------------+---------+---------+---------+
cts.report_postcts:|           WNS (ns):| -0.331  |  0.104  | -0.331  |
cts.report_postcts:|           TNS (ns):| -5.259  |  0.000  | -5.259  |
cts.report_postcts:|    Violating Paths:|   17    |    0    |   17    |
cts.report_postcts:|          All Paths:|   32    |   16    |   32    |
cts.report_postcts:+--------------------+---------+---------+---------+
cts.report_postcts:|tt_v1.8_25C_Nominal_25_func
cts.report_postcts:|                    | -0.331  |  0.104  | -0.331  |
cts.report_postcts:|                    | -5.259  |  0.000  | -5.259  |
cts.report_postcts:|                    |   17    |    0    |   17    |
cts.report_postcts:|                    |   32    |   16    |   32    |
cts.report_postcts:+--------------------+---------+---------+---------+
cts.report_postcts:
cts.report_postcts:Density: 0.214%
cts.report_postcts:------------------------------------------------------------------
cts.report_postcts:Reported timing to dir debug
cts.report_postcts:Total CPU time: 1.62 sec
cts.report_postcts:Total Real time: 2.0 sec
cts.report_postcts:Total Memory Usage: 2997.25 Mbytes
cts.report_postcts:*** time_design #1 [finish] () : cpu/real = 0:00:01.6/0:00:01.7 (1.0), totSession cpu/real = 0:01:26.1/0:01:27.5 (1.0), mem = 2997.2M
cts.report_postcts:@flow 5: #- Reports that describe timing health
cts.report_postcts:@@flow 6: report_timing_summary -checks {hold drv} > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]hold.analysis_summary.rpt]
cts.report_postcts:AAE_INFO: opIsDesignInPostRouteState() is 0
cts.report_postcts:#################################################################################
cts.report_postcts:# Design Stage: PreRoute
cts.report_postcts:# Design Name: counter_16bit
cts.report_postcts:# Design Mode: 130nm
cts.report_postcts:# Analysis Mode: MMMC OCV 
cts.report_postcts:# Parasitics Mode: No SPEF/RCDB 
cts.report_postcts:# Signoff Settings: SI Off 
cts.report_postcts:#################################################################################
cts.report_postcts:Start delay calculation (fullDC) (1 T). (MEM=2965.75)
cts.report_postcts:Total number of fetched objects 198
cts.report_postcts:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
cts.report_postcts:End delay calculation. (MEM=2989.97 CPU=0:00:00.0 REAL=0:00:00.0)
cts.report_postcts:End delay calculation (fullDC). (MEM=2989.97 CPU=0:00:00.1 REAL=0:00:00.0)
cts.report_postcts:@@flow 7: report_timing_summary -checks {hold drv} -expand_views > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]hold.view_summary.rpt]
cts.report_postcts:The -expand_views option of report_timing_summary does not provide additional information when running a single-mode/single-corner analysis. You can use this option in multi-mode/multi-corner analysis to generate a view-by-view summary.  This option will be ignored.
cts.report_postcts:@@flow 8: report_timing_summary -checks {hold drv} -expand_views -expand_clocks launch_capture  > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]hold.group_summary.rpt]
cts.report_postcts:The -expand_views option of report_timing_summary does not provide additional information when running a single-mode/single-corner analysis. You can use this option in multi-mode/multi-corner analysis to generate a view-by-view summary.  This option will be ignored.
cts.report_postcts:@@flow 9: report_constraint -early -all_violators -drv_violation_type {min_capacitance min_transition min_fanout} > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]hold.all_violators.rpt]
cts.report_postcts:@@flow 10: set_metric -name timing.hold.type -value gba
cts.report_postcts:#@ End verbose flow_step report_early_summary_innovus
postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts:UM:           7.39              7                                      block_finish
postcts:#% Begin save design ... (date=02/14 12:49:53, mem=2947.9M)
postcts:% Begin Save ccopt configuration ... (date=02/14 12:49:53, mem=2947.9M)
postcts:% End Save ccopt configuration ... (date=02/14 12:49:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=2948.5M, current mem=2948.5M)
postcts:% Begin Save netlist data ... (date=02/14 12:49:53, mem=2948.5M)
postcts:Writing Binary DB to /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.v.bin in single-threaded mode...
postcts:% End Save netlist data ... (date=02/14 12:49:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=2948.5M, current mem=2948.5M)
postcts:Saving symbol-table file ...
postcts:Saving congestion map file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.route.congmap.gz ...
postcts:% Begin Save AAE data ... (date=02/14 12:49:53, mem=2949.1M)
postcts:Saving AAE Data ...
postcts:% End Save AAE data ... (date=02/14 12:49:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=3009.6M, current mem=2951.7M)
postcts:Saving /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/scheduling_file.cts in /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3.dat/scheduling_file.cts
postcts:Saving preference file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/gui.pref.tcl ...
cts.report_postcts:UM: Running hold category ...
postcts:Saving mode setting ...
postcts:Saving root attributes to be loaded post write_db ...
postcts:**WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
postcts:Saving global file ...
cts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts.report_postcts:UM:           9.66             10                                      report_early_summary_innovus
postcts:Saving root attributes to be loaded previous write_db ...
postcts:% Begin Save floorplan data ... (date=02/14 12:49:55, mem=2949.3M)
postcts:Saving floorplan file ...
postcts:Convert 0 swires and 0 svias from compressed groups
postcts:% End Save floorplan data ... (date=02/14 12:49:55, total cpu=0:00:00.1, real=0:00:00.0, peak res=2950.1M, current mem=2950.1M)
postcts:Saving PG file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:49:55 2026)
postcts:*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2950.1M) ***
postcts:*info - save blackBox cells to lef file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.bbox.lef
postcts:Saving Drc markers ...
postcts:... No Drc file written since there is no markers found.
postcts:% Begin Save placement data ... (date=02/14 12:49:56, mem=2950.1M)
postcts:** Saving stdCellPlacement_binary (version# 2) ...
postcts:Save Adaptive View Pruning View Names to Binary file
postcts:% End Save placement data ... (date=02/14 12:49:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=2950.5M, current mem=2950.5M)
postcts:% Begin Save routing data ... (date=02/14 12:49:56, mem=2950.5M)
postcts:Saving route file ...
postcts:*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2951.8M) ***
postcts:% End Save routing data ... (date=02/14 12:49:56, total cpu=0:00:00.1, real=0:00:00.0, peak res=2950.8M, current mem=2950.8M)
postcts:Saving property file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.prop
postcts:*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2954.0M) ***
postcts:#Saving pin access data to file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.apa ...
postcts:Saving rc congestion map /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.congmap.gz ...
postcts:Saving preRoute extracted patterns in file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.techData.gz' ...
postcts:Saving preRoute extraction data in directory '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/extraction/' ...
postcts:% Begin Save power constraints data ... (date=02/14 12:49:56, mem=2954.0M)
postcts:% End Save power constraints data ... (date=02/14 12:49:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=2954.0M, current mem=2954.0M)
postcts:**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
postcts:**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
postcts:Generated self-contained design postcts.enc_3
postcts:#% End save design ... (date=02/14 12:49:57, total cpu=0:00:03.3, real=0:00:04.0, peak res=3009.6M, current mem=2954.9M)
postcts:
postcts:*** Summary of all messages that are not suppressed in this session:
postcts:Severity  ID               Count  Summary                                  
postcts:WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
postcts:WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
postcts:*** Message Summary: 3 warning(s), 0 error(s)
postcts:
postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts:UM:*                                                                   write_db
cts.report_postcts:#@ Begin verbose flow_step report_early_paths
cts.report_postcts:@flow 2: #- Reports that show detailed early timing with Graph Based Analysis (GBA)
cts.report_postcts:@@flow 3: report_timing -early -max_paths 5   -nworst 1 -path_type endpoint        > [file join [get_db flow_report_directory] [get_db flow_report_name] hold.endpoint.rpt]
cts.report_postcts:@@flow 4: report_timing -early -max_paths 1   -nworst 1 -path_type full_clock -net > [file join [get_db flow_report_directory] [get_db flow_report_name] hold.worst.rpt]
cts.report_postcts:@@flow 5: report_timing -early -max_paths 500 -nworst 1 -path_type full_clock      > [file join [get_db flow_report_directory] [get_db flow_report_name] hold.gba.rpt]
cts.report_postcts:@flow 6: if {![get_feature report_pba]} {
cts.report_postcts:@flow 7:
cts.report_postcts:@flow 8:     #- Reports that show detailed timing with Path Based Analysis (PBA)
cts.report_postcts:@flow 9: if {[is_flow -quiet -inside flow:sta]} {...}
cts.report_postcts:@flow 12: }
cts.report_postcts:#@ End verbose flow_step report_early_paths
cts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts.report_postcts:UM:           7.65              7                                      report_early_paths
postcts:#@ Begin verbose flow_step implementation.postcts.write_output_screenshot
postcts:@flow 2: set inputstring [get_db flow_starting_db]
postcts:@flow 3: set stepname [lindex $inputstring [expr {[llength stepname]}]]
postcts:@flow 4: set filename [file tail $stepname]
postcts:@flow 5: set rootname [file rootname $filename]
postcts:@flow 6: set outfile "./output/screenshots/${rootname}.gif"
postcts:@flow 7: # Define the directory name
postcts:@flow 8: set dirName "output/screenshots"
postcts:@flow 10: # Check if the directory exists
postcts:@flow 11: if {![file exists $dirName]} {...
postcts:@flow 15: } else {
postcts:@flow 16: puts "Directory '$dirName' already exists."
postcts:Directory 'output/screenshots' already exists.
postcts:@flow 17: }
postcts:@@flow 18: write_to_gif $outfile
postcts:#@ End verbose flow_step implementation.postcts.write_output_screenshot
postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts:UM:           7.12              7                                      write_output_screenshot
cts.report_postcts:#@ Begin verbose flow_step report_late_summary_innovus
cts.report_postcts:@flow 2: #- Update the timer for setup and write reports
cts.report_postcts:@@flow 3: time_design -expanded_views -report_only -report_dir debug -report_prefix [get_db flow_report_name]
cts.report_postcts:*** time_design #2 [begin] () : totSession cpu/real = 0:01:42.1/0:01:43.7 (1.0), mem = 3042.2M
cts.report_postcts:Starting delay calculation for Setup views
cts.report_postcts:AAE_INFO: opIsDesignInPostRouteState() is 0
cts.report_postcts:#################################################################################
cts.report_postcts:# Design Stage: PreRoute
cts.report_postcts:# Design Name: counter_16bit
cts.report_postcts:# Design Mode: 130nm
cts.report_postcts:# Analysis Mode: MMMC OCV 
cts.report_postcts:# Parasitics Mode: No SPEF/RCDB 
cts.report_postcts:# Signoff Settings: SI Off 
cts.report_postcts:#################################################################################
cts.report_postcts:Start delay calculation (fullDC) (1 T). (MEM=2997.39)
cts.report_postcts:Total number of fetched objects 198
cts.report_postcts:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
cts.report_postcts:End delay calculation. (MEM=3021.07 CPU=0:00:00.0 REAL=0:00:00.0)
cts.report_postcts:End delay calculation (fullDC). (MEM=3021.07 CPU=0:00:00.1 REAL=0:00:00.0)
cts.report_postcts:*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:01:43 mem=3022.6M)
cts.report_postcts:
cts.report_postcts:OptSummary:
cts.report_postcts:
cts.report_postcts:------------------------------------------------------------------
cts.report_postcts:         time_design Summary
cts.report_postcts:------------------------------------------------------------------
cts.report_postcts:
cts.report_postcts:Setup views included:
cts.report_postcts: tt_v1.8_25C_Nominal_25_func 
cts.report_postcts:
cts.report_postcts:+--------------------+---------+---------+---------+
cts.report_postcts:|     Setup mode     |   all   | reg2reg | default |
cts.report_postcts:+--------------------+---------+---------+---------+
cts.report_postcts:|           WNS (ns):| -0.098  | -0.098  |  0.099  |
cts.report_postcts:|           TNS (ns):| -0.945  | -0.945  |  0.000  |
cts.report_postcts:|    Violating Paths:|   15    |   15    |    0    |
cts.report_postcts:|          All Paths:|   32    |   16    |   32    |
cts.report_postcts:+--------------------+---------+---------+---------+
cts.report_postcts:|tt_v1.8_25C_Nominal_25_func
cts.report_postcts:|                    | -0.098  | -0.098  |  0.099  |
cts.report_postcts:|                    | -0.945  | -0.945  |  0.000  |
cts.report_postcts:|                    |   15    |   15    |    0    |
cts.report_postcts:|                    |   32    |   16    |   32    |
cts.report_postcts:+--------------------+---------+---------+---------+
cts.report_postcts:
cts.report_postcts:+----------------+-------------------------------+------------------+
cts.report_postcts:|                |              Real             |       Total      |
cts.report_postcts:|    DRVs        +------------------+------------+------------------|
cts.report_postcts:|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
cts.report_postcts:+----------------+------------------+------------+------------------+
cts.report_postcts:|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
cts.report_postcts:|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
cts.report_postcts:|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
cts.report_postcts:|   max_length   |      0 (0)       |     0      |      0 (0)       |
cts.report_postcts:+----------------+------------------+------------+------------------+
cts.report_postcts:
cts.report_postcts:Density: 0.214%
cts.report_postcts:------------------------------------------------------------------
cts.report_postcts:Reported timing to dir debug
cts.report_postcts:Total CPU time: 0.79 sec
cts.report_postcts:Total Real time: 2.0 sec
cts.report_postcts:Total Memory Usage: 3004.730469 Mbytes
cts.report_postcts:*** time_design #2 [finish] () : cpu/real = 0:00:00.8/0:00:01.9 (0.4), totSession cpu/real = 0:01:42.9/0:01:45.6 (1.0), mem = 3004.7M
cts.report_postcts:@flow 5: #- Reports that describe timing health
cts.report_postcts:@@flow 6: report_timing_summary -checks {setup drv} > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]setup.analysis_summary.rpt]
cts.report_postcts:@@flow 7: report_timing_summary -checks {setup drv} -expand_views > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]setup.view_summary.rpt]
cts.report_postcts:The -expand_views option of report_timing_summary does not provide additional information when running a single-mode/single-corner analysis. You can use this option in multi-mode/multi-corner analysis to generate a view-by-view summary.  This option will be ignored.
cts.report_postcts:@@flow 8: report_timing_summary -checks {setup drv} -expand_views -expand_clocks launch_capture  > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]setup.group_summary.rpt]
cts.report_postcts:The -expand_views option of report_timing_summary does not provide additional information when running a single-mode/single-corner analysis. You can use this option in multi-mode/multi-corner analysis to generate a view-by-view summary.  This option will be ignored.
cts.report_postcts:@@flow 9: report_constraint -late -all_violators -drv_violation_type {max_capacitance max_transition max_fanout} > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]setup.all_violators.rpt]
cts.report_postcts:@@flow 10: set_metric -name timing.setup.type -value gba
cts.report_postcts:@@flow 11: set_metric -name timing.drv.report_file -value [file join [get_db flow_report_name] [get_db flow_report_prefix]setup.all_violators.rpt]
cts.report_postcts:#@ End verbose flow_step report_late_summary_innovus
cts.report_postcts:UM: Running setup category ...
postcts:#@ Begin verbose flow_step implementation.postcts.schedule_postcts_report_postcts
postcts:@@flow 2: schedule_flow -flow report_postcts -include_in_metrics
postcts:#@ End verbose flow_step implementation.postcts.schedule_postcts_report_postcts
cts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts.report_postcts:UM:           8.61              9         -0.945 ns         -0.098 ns  report_late_summary_innovus
cts.report_postcts:#@ Begin verbose flow_step report_late_paths
cts.report_postcts:@flow 2: #- Reports that show detailed timing with Graph Based Analysis (GBA)
cts.report_postcts:@@flow 3: report_timing -max_paths 5   -nworst 1 -path_type endpoint        > [file join [get_db flow_report_directory] [get_db flow_report_name] setup.endpoint.rpt]
cts.report_postcts:@@flow 4: report_timing -max_paths 1   -nworst 1 -path_type full_clock -net > [file join [get_db flow_report_directory] [get_db flow_report_name] setup.worst.rpt]
cts.report_postcts:@@flow 5: report_timing -max_paths 500 -nworst 1 -path_type full_clock      > [file join [get_db flow_report_directory] [get_db flow_report_name] setup.gba.rpt]
cts.report_postcts:@flow 6: if {![get_feature report_pba]} {
cts.report_postcts:@flow 7:
cts.report_postcts:@flow 8:     #- Reports that show detailed timing with Path Based Analysis (PBA)
cts.report_postcts:@flow 9: if {[is_flow -quiet -inside flow:sta]} {...}
cts.report_postcts:@flow 12: }
cts.report_postcts:#@ End verbose flow_step report_late_paths
postcts:
postcts:Program version = 25.11-s102_1
postcts:Working directory = /nethome/dkhalil8/InnovateECE/RTL2GDS/design
postcts:Databases directory = /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs
postcts:Starting time = Feb 14, 2026 12:49:09
postcts:Ending time = Feb 14, 2026 12:50:18
postcts:
postcts:Run Flow Summary
postcts:---------------------
postcts:
postcts:Steps run:  implementation.postcts.block_start implementation.postcts.init_innovus.init_innovus_yaml implementation.postcts.init_innovus.init_innovus_user implementation.postcts.run_opt_postcts_hold implementation.postcts.block_finish implementation.postcts.write_output_screenshot implementation.postcts.schedule_postcts_report_postcts
postcts:
postcts:Step status:
postcts:     implementation.postcts.block_start                             success
postcts:     implementation.postcts.init_innovus.init_innovus_yaml          success
postcts:     implementation.postcts.init_innovus.init_innovus_user          success
postcts:     implementation.postcts.run_opt_postcts_hold                    success
postcts:     implementation.postcts.block_finish                            success
postcts:     implementation.postcts.write_output_screenshot                 success
postcts:     implementation.postcts.schedule_postcts_report_postcts         success
postcts:
postcts: ---------------------------------------------------------------------------------------------------- 
postcts:| Snapshot    | flow.cputime (s) | flow.realtime (s) | timing.setup.tns (ns) | timing.setup.wns (ns) |
postcts:|-------------+------------------+-------------------+-----------------------+-----------------------|
postcts:| syn_generic | 0:02:19          | 0:02:35           |                    -5 |                -0.413 |
postcts:| syn_map     | 0:01:50          | 0:02:01           |                    -4 |                -0.297 |
postcts:| syn_opt     | 0:02:07          | 0:02:17           |                    -3 |                -0.233 |
postcts:| floorplan   | 0:02:25          | 0:02:31           |                       |                       |
postcts:| prects      | 0:03:54          | 0:04:44           |                    -1 |                -0.086 |
postcts:| cts         | 0:02:39          | 0:03:23           |                    -1 |                -0.098 |
postcts:| postcts     | 0:01:29          | 0:01:33           |                    -1 |                -0.095 |
postcts: ---------------------------------------------------------------------------------------------------- 
postcts:*** Message Summary: 154 warning(s), 0 error(s)
postcts:
postcts:
postcts:*** Memory Usage v#1 (Current mem = 3157.359M, initial mem = 944.902M) ***
postcts:--- Ending "Innovus" (totcpu=0:01:47, real=0:01:55, mem=3157.4M) ---
cts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts.report_postcts:UM:            7.5              7                                      report_late_paths
postcts:
  flow_current @ innovus: implementation.postcts.block_start -> implementation.postcts.schedule_postcts_report_postcts returned successfully

Starting scheduled flows at 02-14 12:50:30...
* flow_current @ innovus: implementation.route.block_start -> implementation.route.schedule_route_report_postroute
  report_postcts @ innovus: report_start -> report_finish
Waiting for flows to return... (3 running)
  report_postcts @ innovus: report_start -> report_finish
* flow_current @ innovus: implementation.route.block_start -> implementation.route.schedule_route_report_postroute
  report_postcts @ innovus: report_start -> report_finish
postcts.report_postcts:
postcts.report_postcts:Cadence Innovus(TM) Implementation System.
postcts.report_postcts:Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.
postcts.report_postcts:
postcts.report_postcts:Version:	v25.11-s102_1, built Wed Aug 27 13:03:08 PDT 2025
route:
route:Cadence Innovus(TM) Implementation System.
route:Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.
route:
route:Version:	v25.11-s102_1, built Wed Aug 27 13:03:08 PDT 2025
cts.report_postcts:#@ Begin verbose flow_step report_clock_timing
cts.report_postcts:@flow 2: #- Reports that check clock implementation
cts.report_postcts:@@flow 3: report_clock_timing -type summary > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]clock.summary.rpt]
cts.report_postcts:@@flow 4: report_clock_timing -type latency > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]clock.latency.rpt]
cts.report_postcts:@@flow 5: report_clock_timing -type skew    > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]clock.skew.rpt]
cts.report_postcts:#@ End verbose flow_step report_clock_timing
cts.report_postcts:UM: Running clock category ...
cts.report_postcts:Updating ideal nets and annotations...
cts.report_postcts:Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
cts.report_postcts:Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
cts.report_postcts:No differences between SDC and CTS ideal net status found.
cts.report_postcts:Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.early...
cts.report_postcts:Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
cts.report_postcts:Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
cts.report_postcts:Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
cts.report_postcts:
cts.report_postcts:Clock DAG stats:
cts.report_postcts:================
cts.report_postcts:
cts.report_postcts:-------------------------------------------------------
cts.report_postcts:Cell type                 Count    Area     Capacitance
cts.report_postcts:-------------------------------------------------------
cts.report_postcts:Buffers                     0      0.000       0.000
cts.report_postcts:Inverters                   0      0.000       0.000
cts.report_postcts:Integrated Clock Gates      0      0.000       0.000
cts.report_postcts:Discrete Clock Gates        0      0.000       0.000
cts.report_postcts:Clock Logic                 0      0.000       0.000
cts.report_postcts:All                         0      0.000       0.000
cts.report_postcts:-------------------------------------------------------
cts.report_postcts:
cts.report_postcts:Clock DAG miscellaneous counts:
cts.report_postcts:===============================
cts.report_postcts:
cts.report_postcts:------------------------------
cts.report_postcts:Type                     Count
cts.report_postcts:------------------------------
cts.report_postcts:Roots                      1
cts.report_postcts:Preserved Ports            0
cts.report_postcts:Multiple Clock Inputs      0
cts.report_postcts:------------------------------
cts.report_postcts:
cts.report_postcts:
cts.report_postcts:Clock DAG sink counts:
cts.report_postcts:======================
cts.report_postcts:
cts.report_postcts:-------------------------
cts.report_postcts:Sink type           Count
cts.report_postcts:-------------------------
cts.report_postcts:Regular              16
cts.report_postcts:Enable Latch          0
cts.report_postcts:Load Capacitance      0
cts.report_postcts:Antenna Diode         0
cts.report_postcts:Node Sink             0
cts.report_postcts:Port                  0
cts.report_postcts:Total                16
cts.report_postcts:-------------------------
cts.report_postcts:
cts.report_postcts:
cts.report_postcts:Clock DAG wire lengths:
cts.report_postcts:=======================
cts.report_postcts:
cts.report_postcts:--------------------
cts.report_postcts:Type     Wire Length
cts.report_postcts:--------------------
cts.report_postcts:Top          0.000
cts.report_postcts:Trunk        0.000
cts.report_postcts:Leaf       260.165
cts.report_postcts:Total      260.165
cts.report_postcts:--------------------
cts.report_postcts:
cts.report_postcts:
cts.report_postcts:Clock DAG hp wire lengths:
cts.report_postcts:==========================
cts.report_postcts:
cts.report_postcts:-----------------------
cts.report_postcts:Type     hp Wire Length
cts.report_postcts:-----------------------
cts.report_postcts:Top           0.000
cts.report_postcts:Trunk         0.000
cts.report_postcts:Leaf        171.120
cts.report_postcts:Total       171.120
cts.report_postcts:-----------------------
cts.report_postcts:
cts.report_postcts:
cts.report_postcts:Clock DAG capacitances:
cts.report_postcts:=======================
postcts.report_postcts:Options:	-batch -stylus -log /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/postcts.report_postcts -disable_user_startup -execute if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid f0ce3f94-40cc-49c7-b9ae-992413e423cb previous_uuid {} top_dir /nethome/dkhalil8/InnovateECE/RTL2GDS/design flow_dir ./. status_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/postcts.report_postcts_3 metrics_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/postcts.report_postcts_3 run_tag {} db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3 counter_16bit {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 4 trunk_process 0 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} flow {flow flow:report_postcts tool innovus tool_options -disable_user_startup no_sync 0 sync 0 db {enc dbs/postcts.enc_3 counter_16bit {}} dir ./. branch {} caller_data {group 0 process_branch 4} include_in_metrics 1 parent_uuid f0ce3f94-40cc-49c7-b9ae-992413e423cb after {} defer 0 child_of {flow:flow_current flow:implementation flow:postcts}} flow_name flow:report_postcts first_step {tool innovus flow flow:report_postcts canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:postcts}} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 0 aum_upload false tool_options -disable_user_startup overwrite 0 last_step {tool innovus flow flow:report_postcts canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:postcts}} child_of {flow:flow_current flow:implementation flow:postcts} log_prefix /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/postcts.report_postcts}; run_flow -from {tool innovus flow flow:report_postcts canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:postcts}} -to {tool innovus flow flow:report_postcts canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:postcts}}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/postcts.report_postcts_3} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:report_postcts} branch {} flow_working_directory {./.} flow_starting_db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3 counter_16bit {}} {tool_options} {-disable_user_startup} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0 
postcts.report_postcts:Date:		Sat Feb 14 12:50:32 2026
postcts.report_postcts:Host:		ece-rschsrv.ece.gatech.edu (x86_64 w/Linux 4.18.0-553.89.1.el8_10.x86_64) (22cores*88cpus*Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 56320KB)
postcts.report_postcts:OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
postcts.report_postcts:
postcts.report_postcts:License:
route:Options:	-batch -stylus -log /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/route -disable_user_startup -execute if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/InnovateECE/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/route_3 metrics_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/route_3 run_tag {} db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3 counter_16bit {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} flow {flow flow:flow_current dir . db {enc dbs/postcts.enc_3 counter_16bit {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:block_start} step flow_step:block_start features {} str implementation.route.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:block_start} step flow_step:block_start features {} str implementation.route.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:schedule_route_report_postroute} step flow_step:schedule_route_report_postroute features {} str implementation.route.schedule_route_report_postroute} log_prefix /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/route}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:block_start} step flow_step:block_start features {} str implementation.route.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:schedule_route_report_postroute} step flow_step:schedule_route_report_postroute features {} str implementation.route.schedule_route_report_postroute}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/route_3} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3 counter_16bit {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0 
route:Date:		Sat Feb 14 12:50:32 2026
route:Host:		ece-rschsrv.ece.gatech.edu (x86_64 w/Linux 4.18.0-553.89.1.el8_10.x86_64) (22cores*88cpus*Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 56320KB)
route:OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
route:
cts.report_postcts:
cts.report_postcts:--------------------------------
cts.report_postcts:Type     Gate     Wire     Total
cts.report_postcts:--------------------------------
cts.report_postcts:Top      0.000    0.000    0.000
cts.report_postcts:Trunk    0.000    0.000    0.000
cts.report_postcts:Leaf     0.064    0.042    0.105
cts.report_postcts:Total    0.064    0.042    0.105
postcts.report_postcts:		[12:50:32.185705] Configured Lic search path (25.01-s002): 5280@ece-winlic.ece.gatech.edu
postcts.report_postcts:
postcts.report_postcts:		invs	Innovus Implementation System	25.1	checkout succeeded
postcts.report_postcts:		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
route:License:
route:		[12:50:32.185705] Configured Lic search path (25.01-s002): 5280@ece-winlic.ece.gatech.edu
route:
route:		invs	Innovus Implementation System	25.1	checkout succeeded
cts.report_postcts:--------------------------------
cts.report_postcts:
cts.report_postcts:
cts.report_postcts:Clock DAG sink capacitances:
cts.report_postcts:============================
cts.report_postcts:
cts.report_postcts:-----------------------------------------------
cts.report_postcts:Total    Average    Std. Dev.    Min      Max
cts.report_postcts:-----------------------------------------------
route:		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
cts.report_postcts:0.030     0.002       0.000      0.002    0.002
cts.report_postcts:-----------------------------------------------
cts.report_postcts:
cts.report_postcts:
cts.report_postcts:Clock DAG net violations:
cts.report_postcts:=========================
cts.report_postcts:
cts.report_postcts:None
cts.report_postcts:
cts.report_postcts:
cts.report_postcts:Clock DAG primary half-corner transition distribution:
cts.report_postcts:======================================================
cts.report_postcts:
cts.report_postcts:--------------------------------------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
cts.report_postcts:--------------------------------------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:Leaf        0.150       1       0.004       0.000      0.004    0.004    {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}         -
cts.report_postcts:--------------------------------------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:
cts.report_postcts:
cts.report_postcts:
cts.report_postcts:Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.
cts.report_postcts:
cts.report_postcts:Clock Tree Summary:
cts.report_postcts:===================
cts.report_postcts:
cts.report_postcts:---------------------------------------------------------------------------------------------------------------------
cts.report_postcts:Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
cts.report_postcts:Name        Gates              Clock  Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
cts.report_postcts:                               Cells  Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
cts.report_postcts:                                                                (Ohms)                                
cts.report_postcts:---------------------------------------------------------------------------------------------------------------------
cts.report_postcts:core_clock    0     0     0      0       0        16    163.32    749.344      0.000    0.042  0.064  clk
cts.report_postcts:---------------------------------------------------------------------------------------------------------------------
cts.report_postcts:
cts.report_postcts:Clock Sink Summary:
cts.report_postcts:===================
cts.report_postcts:
cts.report_postcts:-------------------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
cts.report_postcts:Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
cts.report_postcts:                                                                                                          Pins    Sinks   Sinks       
cts.report_postcts:-------------------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:core_clock       0             0             0            0           0          0        16        0       0       0         0         0
cts.report_postcts:-------------------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:
cts.report_postcts:Summary across all clock trees:
cts.report_postcts:===============================
cts.report_postcts:
cts.report_postcts:------------------------------------------------------------------------------------------------------------
cts.report_postcts:Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
cts.report_postcts:Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
cts.report_postcts:                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
cts.report_postcts:                                                                        (Ohms)                         
cts.report_postcts:------------------------------------------------------------------------------------------------------------
cts.report_postcts:  0     0     0      0       0         0        16      16     163.320    74.934       0.000    0.042  0.064
cts.report_postcts:------------------------------------------------------------------------------------------------------------
cts.report_postcts:
cts.report_postcts:Clock Sink Summary across all clock trees:
cts.report_postcts:==========================================
cts.report_postcts:
cts.report_postcts:-------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
cts.report_postcts:exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
cts.report_postcts:                                                                                              Pins    Sinks   Sinks       
cts.report_postcts:-------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:     0             0             0            0           0          0        16        0       0       0         0         0
cts.report_postcts:-------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:
cts.report_postcts:Physical metrics across all clock trees:
cts.report_postcts:========================================
cts.report_postcts:
cts.report_postcts:-----------------------------------------------------------------------
cts.report_postcts:Metric                               Minimum  Average  Maximum  Std.dev
cts.report_postcts:-----------------------------------------------------------------------
cts.report_postcts:Source-sink routed net length (um)   163.320  163.320  163.320   0.000
cts.report_postcts:Source-sink manhattan distance (um)  171.120  171.120  171.120   0.000
cts.report_postcts:Source-sink resistance (Ohm)          74.934   74.934   74.934   0.000
cts.report_postcts:-----------------------------------------------------------------------
cts.report_postcts:
cts.report_postcts:Transition distribution for half-corner tt_v1.8_25C_Nominal_25:both.late:
cts.report_postcts:=========================================================================
cts.report_postcts:
cts.report_postcts:--------------------------------------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
cts.report_postcts:--------------------------------------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:Leaf        0.150       1       0.004       0.000      0.004    0.004    {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}         -
cts.report_postcts:--------------------------------------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:
cts.report_postcts:Count of violations across all clock trees:
cts.report_postcts:===========================================
cts.report_postcts:
cts.report_postcts:---------------------------------------------------------------------------------------
cts.report_postcts:Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
cts.report_postcts:Name        violations         violations        violations    violations    violations
cts.report_postcts:---------------------------------------------------------------------------------------
cts.report_postcts:core_clock          0                 0               0             0            0
cts.report_postcts:---------------------------------------------------------------------------------------
cts.report_postcts:Total               0                 0               0             0            0
cts.report_postcts:---------------------------------------------------------------------------------------
cts.report_postcts:
cts.report_postcts:Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.
cts.report_postcts:
cts.report_postcts:Found a total of 0 clock tree pins with max capacitance violations.
cts.report_postcts:Found a total of 0 clock tree nets with max resistance violations.
cts.report_postcts:Found a total of 0 clock tree nets with max length violations.
cts.report_postcts:Found a total of 0 clock tree nets with max fanout violations.
cts.report_postcts:Found a total of 0 clock tree pins with a slew violation.
cts.report_postcts:
cts.report_postcts:Clock Timing Summary:
cts.report_postcts:=====================
cts.report_postcts:
cts.report_postcts:Target and measured clock slews (in ns):
cts.report_postcts:
cts.report_postcts:--------------------------------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:Clock tree  Timing Corner                      Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
cts.report_postcts:                                               Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
cts.report_postcts:--------------------------------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:core_clock  tt_v1.8_25C_Nominal_25:both.early     0.004          0.004           -              -        ignored          -      ignored          -
cts.report_postcts:core_clock  tt_v1.8_25C_Nominal_25:both.late      0.004          0.004           -              -        explicit      100.000   explicit      100.000
cts.report_postcts:--------------------------------------------------------------------------------------------------------------------------------------------------------
cts.report_postcts:
cts.report_postcts:* - indicates that target was not met.
cts.report_postcts:
cts.report_postcts:auto extracted - target was extracted from SDC.
cts.report_postcts:auto computed - target was computed when balancing trees.
cts.report_postcts:
cts.report_postcts:Total Transition Slacks Summary:
cts.report_postcts:================================
cts.report_postcts:
cts.report_postcts:-------------------------------------------------------------------------------------------------
cts.report_postcts:Total       Total Leaf    Total        Total Leaf    Mean        Median      Std.Dev     Worst
cts.report_postcts:Overslew    Overslew      Underslew    Underslew     Overslew    Overslew    Overslew    Overslew
cts.report_postcts:-------------------------------------------------------------------------------------------------
cts.report_postcts: 0.000        0.000        -0.146        -0.146       0.000       0.000       0.000       0.000
cts.report_postcts:-------------------------------------------------------------------------------------------------
cts.report_postcts:
cts.report_postcts:Transition times measured in the half-corner tt_v1.8_25C_Nominal_25:both.late
cts.report_postcts:
cts.report_postcts:Top Underslews:
cts.report_postcts:
cts.report_postcts:------------------------------
cts.report_postcts:Driving node    Underslew (ns)
cts.report_postcts:------------------------------
cts.report_postcts:core_clock          -0.146
cts.report_postcts:------------------------------
cts.report_postcts:
cts.report_postcts:
cts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts.report_postcts:UM:           7.65              7                                      report_clock_timing
cts.report_postcts:#@ Begin verbose flow_step report_power_innovus
cts.report_postcts:@@flow 2: report_power -no_wrap -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]power.all.rpt]
cts.report_postcts:
cts.report_postcts:Power Net Detected:
cts.report_postcts:        Voltage	    Name
cts.report_postcts:             0V	    VSS
cts.report_postcts:           1.8V	    VDD
cts.report_postcts:             0V	    VSS
cts.report_postcts:           1.8V	    VDD
cts.report_postcts:Using Power View tt_v1.8_25C_Nominal_25_func
cts.report_postcts:.
cts.report_postcts:
cts.report_postcts:Begin Power Analysis
cts.report_postcts:
cts.report_postcts:             0V	    VSS
cts.report_postcts:           1.8V	    VDD
cts.report_postcts:
cts.report_postcts:Begin Processing Timing Library for Power Calculation
cts.report_postcts:
cts.report_postcts:Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3066.95MB/6147.07MB/3066.95MB)
cts.report_postcts:
cts.report_postcts:
cts.report_postcts:
cts.report_postcts:Begin Processing Power Net/Grid for Power Calculation
cts.report_postcts:
cts.report_postcts:Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3066.95MB/6147.07MB/3066.95MB)
cts.report_postcts:
cts.report_postcts:Begin Processing Timing Window Data for Power Calculation
cts.report_postcts:
cts.report_postcts:core_clock(1000MHz) CK: assigning clock core_clock to net clk
cts.report_postcts:Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3066.95MB/6147.07MB/3066.95MB)
cts.report_postcts:
cts.report_postcts:Begin Processing User Attributes
cts.report_postcts:
cts.report_postcts:Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3066.95MB/6147.07MB/3066.95MB)
cts.report_postcts:
cts.report_postcts:Begin Processing Signal Activity
cts.report_postcts:
cts.report_postcts:
cts.report_postcts:Starting Levelizing
cts.report_postcts:2026-Feb-14 12:50:33 (2026-Feb-14 17:50:33 GMT)
cts.report_postcts:2026-Feb-14 12:50:33 (2026-Feb-14 17:50:33 GMT): 10%
cts.report_postcts:2026-Feb-14 12:50:33 (2026-Feb-14 17:50:33 GMT): 20%
cts.report_postcts:2026-Feb-14 12:50:33 (2026-Feb-14 17:50:33 GMT): 30%
cts.report_postcts:2026-Feb-14 12:50:33 (2026-Feb-14 17:50:33 GMT): 40%
cts.report_postcts:2026-Feb-14 12:50:33 (2026-Feb-14 17:50:33 GMT): 50%
cts.report_postcts:2026-Feb-14 12:50:33 (2026-Feb-14 17:50:33 GMT): 60%
cts.report_postcts:2026-Feb-14 12:50:33 (2026-Feb-14 17:50:33 GMT): 70%
cts.report_postcts:2026-Feb-14 12:50:33 (2026-Feb-14 17:50:33 GMT): 80%
cts.report_postcts:2026-Feb-14 12:50:33 (2026-Feb-14 17:50:33 GMT): 90%
cts.report_postcts:
cts.report_postcts:Finished Levelizing
cts.report_postcts:2026-Feb-14 12:50:33 (2026-Feb-14 17:50:33 GMT)
cts.report_postcts:
cts.report_postcts:Starting Activity Propagation
cts.report_postcts:2026-Feb-14 12:50:33 (2026-Feb-14 17:50:33 GMT)
cts.report_postcts:** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
cts.report_postcts:Use 'set_default_switching_activity -input_activity' command to change the default activity value.
cts.report_postcts:
cts.report_postcts:2026-Feb-14 12:50:33 (2026-Feb-14 17:50:33 GMT): 10%
cts.report_postcts:2026-Feb-14 12:50:33 (2026-Feb-14 17:50:33 GMT): 20%
cts.report_postcts:
cts.report_postcts:Finished Activity Propagation
cts.report_postcts:2026-Feb-14 12:50:33 (2026-Feb-14 17:50:33 GMT)
cts.report_postcts:Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3066.95MB/6147.07MB/3066.95MB)
cts.report_postcts:
cts.report_postcts:Begin Power Computation
cts.report_postcts:
cts.report_postcts:      ----------------------------------------------------------
cts.report_postcts:      # of cell(s) missing both power/leakage table: 0
cts.report_postcts:      # of cell(s) missing power table: 0
cts.report_postcts:      # of cell(s) missing leakage table: 0
cts.report_postcts:      ----------------------------------------------------------
cts.report_postcts:
cts.report_postcts:
cts.report_postcts:
cts.report_postcts:Starting Calculating power
cts.report_postcts:2026-Feb-14 12:50:33 (2026-Feb-14 17:50:33 GMT)
cts.report_postcts: ... Calculating switching power
cts.report_postcts:2026-Feb-14 12:50:33 (2026-Feb-14 17:50:33 GMT): 10%
cts.report_postcts:2026-Feb-14 12:50:33 (2026-Feb-14 17:50:33 GMT): 20%
cts.report_postcts:2026-Feb-14 12:50:33 (2026-Feb-14 17:50:33 GMT): 30%
cts.report_postcts:2026-Feb-14 12:50:33 (2026-Feb-14 17:50:33 GMT): 40%
cts.report_postcts:2026-Feb-14 12:50:33 (2026-Feb-14 17:50:33 GMT): 50%
cts.report_postcts: ... Calculating internal and leakage power
cts.report_postcts:2026-Feb-14 12:50:33 (2026-Feb-14 17:50:33 GMT): 60%
cts.report_postcts:2026-Feb-14 12:50:33 (2026-Feb-14 17:50:33 GMT): 70%
cts.report_postcts:2026-Feb-14 12:50:33 (2026-Feb-14 17:50:33 GMT): 80%
cts.report_postcts:2026-Feb-14 12:50:33 (2026-Feb-14 17:50:33 GMT): 90%
cts.report_postcts:
cts.report_postcts:Finished Calculating power
cts.report_postcts:2026-Feb-14 12:50:33 (2026-Feb-14 17:50:33 GMT)
cts.report_postcts:      # of MSMV cell(s) missing power_level: 0
cts.report_postcts:Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3068.00MB/6147.07MB/3068.00MB)
cts.report_postcts:
cts.report_postcts:Begin Processing User Attributes
cts.report_postcts:
cts.report_postcts:Begin Processing set_power
cts.report_postcts:Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
cts.report_postcts:mem(process/total/peak)=3068.00MB/6147.07MB/3068.00MB)
cts.report_postcts:Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3068.00MB/6147.07MB/3068.00MB)
cts.report_postcts:
cts.report_postcts:Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3068.00MB/6147.07MB/3068.00MB)
cts.report_postcts:
cts.report_postcts:Begin Boundary Leakage Calculation
cts.report_postcts:Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
cts.report_postcts:mem(process/total/peak)=3068.12MB/6147.07MB/3068.12MB)
cts.report_postcts:Begin Static Power Report Generation
cts.report_postcts:*
cts.report_postcts:
cts.report_postcts:
cts.report_postcts:
cts.report_postcts:Total Power
cts.report_postcts:-----------------------------------------------------------------------------------------
cts.report_postcts:Total Internal Power:        1.33617566 	   52.0775%
cts.report_postcts:Total Switching Power:       1.22945580 	   47.9181%
cts.report_postcts:Total Leakage Power:         0.00011182 	    0.0044%
cts.report_postcts:Total Power:                 2.56574328
cts.report_postcts:-----------------------------------------------------------------------------------------
cts.report_postcts:** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design
cts.report_postcts:
cts.report_postcts:Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
cts.report_postcts:mem(process/total/peak)=3068.12MB/6147.07MB/3068.12MB)
cts.report_postcts:
cts.report_postcts:
cts.report_postcts:Output file is reports/cts/power.all.rpt
cts.report_postcts:#@ End verbose flow_step report_power_innovus
cts.report_postcts:UM: Running power category ...
cts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts.report_postcts:UM:           7.73              8                                      report_power_innovus
cts.report_postcts:#@ Begin verbose flow_step report_finish
cts.report_postcts:#@ End verbose flow_step report_finish
cts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
cts.report_postcts:UM:           7.54              7                                      report_finish
route:
route:
postcts.report_postcts:
postcts.report_postcts:
cts.report_postcts:
cts.report_postcts:Program version = 25.11-s102_1
cts.report_postcts:Working directory = /nethome/dkhalil8/InnovateECE/RTL2GDS/design
cts.report_postcts:Databases directory = /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs
cts.report_postcts:Starting time = Feb 14, 2026 12:49:09
cts.report_postcts:Ending time = Feb 14, 2026 12:50:49
cts.report_postcts:
cts.report_postcts:Run Flow Summary
cts.report_postcts:---------------------
cts.report_postcts:
cts.report_postcts:Steps run:  report_start init_innovus.init_innovus_yaml init_innovus.init_innovus_user report_check_design report_area_innovus report_early_summary_innovus report_early_paths report_late_summary_innovus report_late_paths report_clock_timing report_power_innovus report_finish
cts.report_postcts:
cts.report_postcts:Step status:
cts.report_postcts:     report_start                           success
cts.report_postcts:     init_innovus.init_innovus_yaml         success
cts.report_postcts:     init_innovus.init_innovus_user         success
cts.report_postcts:     report_check_design                    success
cts.report_postcts:     report_area_innovus                    success
cts.report_postcts:     report_early_summary_innovus           success
cts.report_postcts:     report_early_paths                     success
cts.report_postcts:     report_late_summary_innovus            success
cts.report_postcts:     report_late_paths                      success
cts.report_postcts:     report_clock_timing                    success
cts.report_postcts:     report_power_innovus                   success
cts.report_postcts:     report_finish                          success
cts.report_postcts:
cts.report_postcts: ---------------------------------------------------------------------------------------------------- 
cts.report_postcts:| Snapshot    | flow.cputime (s) | flow.realtime (s) | timing.setup.tns (ns) | timing.setup.wns (ns) |
cts.report_postcts:|-------------+------------------+-------------------+-----------------------+-----------------------|
cts.report_postcts:| syn_generic | 0:02:19          | 0:02:35           |                    -5 |                -0.413 |
cts.report_postcts:| syn_map     | 0:01:50          | 0:02:01           |                    -4 |                -0.297 |
cts.report_postcts:| syn_opt     | 0:02:07          | 0:02:17           |                    -3 |                -0.233 |
cts.report_postcts:| floorplan   | 0:02:25          | 0:02:31           |                       |                       |
cts.report_postcts:| prects      | 0:03:54          | 0:04:44           |                    -1 |                -0.086 |
cts.report_postcts:| cts         | 0:03:47          | 0:04:31           |                    -1 |                -0.098 |
cts.report_postcts: ---------------------------------------------------------------------------------------------------- 
cts.report_postcts:*** Message Summary: 157 warning(s), 1 error(s)
cts.report_postcts:
cts.report_postcts:
cts.report_postcts:*** Memory Usage v#1 (Current mem = 3023.250M, initial mem = 942.867M) ***
cts.report_postcts:--- Ending "Innovus" (totcpu=0:02:22, real=0:02:27, mem=3023.2M) ---
cts.report_postcts:
  report_postcts @ innovus: report_start -> report_finish returned successfully but encountered errors
    log file:
      logs/cts.report_postcts.log3
    error summary:
      Severity  ID         Count  Step                 Where             Summary
      ERROR     CHKCTS-24  1      report_check_design  .body_tcl line 2  Insufficient number of clock gating cells for clock_tree %s and power_domain %s. Have cells: %s.

Waiting for flows to return... (2 running)
* flow_current @ innovus: implementation.route.block_start -> implementation.route.schedule_route_report_postroute
  report_postcts @ innovus: report_start -> report_finish
route:Create and set the environment variable TMPDIR to /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_47517_2c03a46f-302e-4384-bf16-455a49b2ae52_ece-rschsrv.ece.gatech.edu_dkhalil8_lFDSIH.
route:
postcts.report_postcts:Create and set the environment variable TMPDIR to /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_47785_c9d5ec8b-2bdc-4df4-85a2-f14ceb5362b7_ece-rschsrv.ece.gatech.edu_dkhalil8_Lrxp6N.
postcts.report_postcts:
route:Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
route:[INFO] Loading Pegasus 24.14 fill procedures
route:Info: Process UID = 47517 / 2c03a46f-302e-4384-bf16-455a49b2ae52 / ug3M2q5Uky
route:
route:**INFO:  MMMC transition support version v31-84 
route:
postcts.report_postcts:Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
postcts.report_postcts:[INFO] Loading Pegasus 24.14 fill procedures
postcts.report_postcts:Info: Process UID = 47785 / c9d5ec8b-2bdc-4df4-85a2-f14ceb5362b7 / q0dgSkrklu
postcts.report_postcts:
postcts.report_postcts:**INFO:  MMMC transition support version v31-84 
postcts.report_postcts:
route:#@ Processing -execute option
postcts.report_postcts:#@ Processing -execute option
route:@innovus 1> if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/InnovateECE/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/route_3 metrics_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/route_3 run_tag {} db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3 counter_16bit {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} flow {flow flow:flow_current dir . db {enc dbs/postcts.enc_3 counter_16bit {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:block_start} step flow_step:block_start features {} str implementation.route.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:block_start} step flow_step:block_start features {} str implementation.route.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:schedule_route_report_postroute} step flow_step:schedule_route_report_postroute features {} str implementation.route.schedule_route_report_postroute} log_prefix /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/route}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:block_start} step flow_step:block_start features {} str implementation.route.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:schedule_route_report_postroute} step flow_step:schedule_route_report_postroute features {} str implementation.route.schedule_route_report_postroute}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/route_3} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3 counter_16bit {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0
postcts.report_postcts:@innovus 1> if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid f0ce3f94-40cc-49c7-b9ae-992413e423cb previous_uuid {} top_dir /nethome/dkhalil8/InnovateECE/RTL2GDS/design flow_dir ./. status_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/postcts.report_postcts_3 metrics_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/postcts.report_postcts_3 run_tag {} db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3 counter_16bit {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 4 trunk_process 0 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} flow {flow flow:report_postcts tool innovus tool_options -disable_user_startup no_sync 0 sync 0 db {enc dbs/postcts.enc_3 counter_16bit {}} dir ./. branch {} caller_data {group 0 process_branch 4} include_in_metrics 1 parent_uuid f0ce3f94-40cc-49c7-b9ae-992413e423cb after {} defer 0 child_of {flow:flow_current flow:implementation flow:postcts}} flow_name flow:report_postcts first_step {tool innovus flow flow:report_postcts canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:postcts}} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 0 aum_upload false tool_options -disable_user_startup overwrite 0 last_step {tool innovus flow flow:report_postcts canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:postcts}} child_of {flow:flow_current flow:implementation flow:postcts} log_prefix /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/postcts.report_postcts}; run_flow -from {tool innovus flow flow:report_postcts canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:postcts}} -to {tool innovus flow flow:report_postcts canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:postcts}}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/postcts.report_postcts_3} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:report_postcts} branch {} flow_working_directory {./.} flow_starting_db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3 counter_16bit {}} {tool_options} {-disable_user_startup} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0
postcts.report_postcts:init_flow summary:
route:init_flow summary:
route:  Flow script        : 
route:  YAML script        : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml
route:  Flow               : flow:flow_current
route:  From               : implementation.route.block_start
postcts.report_postcts:  Flow script        : 
postcts.report_postcts:  YAML script        : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml
postcts.report_postcts:  Flow               : flow:report_postcts
postcts.report_postcts:  From               : report_start
postcts.report_postcts:  To                 : report_finish
route:  To                 : implementation.route.schedule_route_report_postroute
route:  Top directory      : /nethome/dkhalil8/InnovateECE/RTL2GDS/design
route:  Working directory  : .
route:  Starting database  : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3
route:  Run tag            : 
postcts.report_postcts:  Top directory      : /nethome/dkhalil8/InnovateECE/RTL2GDS/design
postcts.report_postcts:  Working directory  : .
postcts.report_postcts:  Starting database  : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3
postcts.report_postcts:  Run tag            : 
postcts.report_postcts:  Branch name        : 
route:  Branch name        : 
route:  Metrics file       : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/route_3
route:  Status file        : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/route_3
route:reading previous metrics...
route:Sourcing flow scripts...
postcts.report_postcts:  Metrics file       : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/postcts.report_postcts_3
postcts.report_postcts:  Status file        : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/postcts.report_postcts_3
postcts.report_postcts:reading previous metrics...
postcts.report_postcts:Sourcing flow scripts...
postcts.report_postcts:Sourcing flow scripts done.
route:Sourcing flow scripts done.
route:Begin steps for plugin point Cadence.plugin.flowkit.read_db.pre
route:#@ Begin verbose flow_step activate_views
route:@flow 2: apply {{} {
route:    set db [get_db flow_starting_db]
route:    set flow [lindex [get_db flow_hier_path] end]
postcts.report_postcts:Begin steps for plugin point Cadence.plugin.flowkit.read_db.pre
postcts.report_postcts:#@ Begin verbose flow_step activate_views
postcts.report_postcts:@flow 2: apply {{} {
postcts.report_postcts:    set db [get_db flow_starting_db]
postcts.report_postcts:    set flow [lindex [get_db flow_hier_path] end]
postcts.report_postcts:    set setup_views [get_feature -obj $flow setup_views]
route:    set setup_views [get_feature -obj $flow setup_views]
route:    set hold_views [get_feature -obj $flow hold_views]
route:    set leakage_view [get_feature -obj $flow leakage_view]
route:    set dynamic_view [get_feature -obj $flow dynamic_view]
route:  
postcts.report_postcts:    set hold_views [get_feature -obj $flow hold_views]
postcts.report_postcts:    set leakage_view [get_feature -obj $flow leakage_view]
postcts.report_postcts:    set dynamic_view [get_feature -obj $flow dynamic_view]
postcts.report_postcts:  
route:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
route:      #- use read_db args for DB types and set_analysis_views for TCL
postcts.report_postcts:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
postcts.report_postcts:      #- use read_db args for DB types and set_analysis_views for TCL
postcts.report_postcts:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
route:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
route:        set cmd "set_analysis_view"
route:        if {$setup_views ne ""} {
route:          append cmd " -setup [list $setup_views]"
route:        } else {
postcts.report_postcts:        set cmd "set_analysis_view"
postcts.report_postcts:        if {$setup_views ne ""} {
postcts.report_postcts:          append cmd " -setup [list $setup_views]"
postcts.report_postcts:        } else {
postcts.report_postcts:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
postcts.report_postcts:        }
postcts.report_postcts:        if {$hold_views ne ""} {
route:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
route:        }
route:        if {$hold_views ne ""} {
route:          append cmd " -hold [list $hold_views]"
route:        } else {
route:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
route:        }
route:        if {$leakage_view ne ""} {
postcts.report_postcts:          append cmd " -hold [list $hold_views]"
postcts.report_postcts:        } else {
postcts.report_postcts:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
postcts.report_postcts:        }
postcts.report_postcts:        if {$leakage_view ne ""} {
postcts.report_postcts:          append cmd " -leakage [list $leakage_view]"
postcts.report_postcts:        } else {
route:          append cmd " -leakage [list $leakage_view]"
route:        } else {
route:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
route:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
route:          }
route:        }
postcts.report_postcts:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
postcts.report_postcts:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
postcts.report_postcts:          }
postcts.report_postcts:        }
postcts.report_postcts:        if {$dynamic_view ne ""} {
route:        if {$dynamic_view ne ""} {
route:          append cmd " -dynamic [list $dynamic_view]"
route:        } else {
route:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
postcts.report_postcts:          append cmd " -dynamic [list $dynamic_view]"
postcts.report_postcts:        } else {
postcts.report_postcts:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
postcts.report_postcts:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
postcts.report_postcts:          }
postcts.report_postcts:        }
postcts.report_postcts:        eval $cmd
route:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
route:          }
route:        }
route:        eval $cmd
route:      } elseif {[llength [get_db analysis_views]] == 0} {
route:        set cmd "set_flowkit_read_db_args"
route:        if {$setup_views ne ""} {
route:          append cmd " -setup_views [list $setup_views]"
postcts.report_postcts:      } elseif {[llength [get_db analysis_views]] == 0} {
postcts.report_postcts:        set cmd "set_flowkit_read_db_args"
postcts.report_postcts:        if {$setup_views ne ""} {
postcts.report_postcts:          append cmd " -setup_views [list $setup_views]"
postcts.report_postcts:        }
postcts.report_postcts:        if {$hold_views ne ""} {
route:        }
route:        if {$hold_views ne ""} {
route:          append cmd " -hold_views [list $hold_views]"
route:        }
route:        if {$leakage_view ne ""} {
route:          append cmd " -leakage_view [list $leakage_view]"
route:        }
route:        if {$dynamic_view ne ""} {
postcts.report_postcts:          append cmd " -hold_views [list $hold_views]"
postcts.report_postcts:        }
postcts.report_postcts:        if {$leakage_view ne ""} {
postcts.report_postcts:          append cmd " -leakage_view [list $leakage_view]"
postcts.report_postcts:        }
postcts.report_postcts:        if {$dynamic_view ne ""} {
postcts.report_postcts:          append cmd " -dynamic_view [list $dynamic_view]"
postcts.report_postcts:        }
route:          append cmd " -dynamic_view [list $dynamic_view]"
route:        }
route:        eval $cmd
route:      } else {
route:      }
route:    }
route:  }}
route:#@ End verbose flow_step activate_views
route:#@ Begin verbose flow_step init_mcpu
route:@flow 2: apply {{} {
route:    # Multi host/cpu attributes
postcts.report_postcts:        eval $cmd
postcts.report_postcts:      } else {
postcts.report_postcts:      }
postcts.report_postcts:    }
postcts.report_postcts:  }}
postcts.report_postcts:#@ End verbose flow_step activate_views
postcts.report_postcts:#@ Begin verbose flow_step init_mcpu
postcts.report_postcts:@flow 2: apply {{} {
postcts.report_postcts:    # Multi host/cpu attributes
route:    #-----------------------------------------------------------------------------
route:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
route:    # the specified dist script.  This connects the number of CPUs being reserved
postcts.report_postcts:    #-----------------------------------------------------------------------------
postcts.report_postcts:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
postcts.report_postcts:    # the specified dist script.  This connects the number of CPUs being reserved
postcts.report_postcts:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
route:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
route:    # a typical environment variable exported by distribution platforms and is
route:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
postcts.report_postcts:    # a typical environment variable exported by distribution platforms and is
postcts.report_postcts:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
postcts.report_postcts:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
postcts.report_postcts:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
route:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
route:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
route:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
route:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
route:    } else {
route:      set max_cpus 1
route:    }
postcts.report_postcts:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
postcts.report_postcts:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
postcts.report_postcts:    } else {
postcts.report_postcts:      set max_cpus 1
postcts.report_postcts:    }
postcts.report_postcts:    switch -glob [get_db program_short_name] {
postcts.report_postcts:      default       {}
postcts.report_postcts:      joules*       -
route:    switch -glob [get_db program_short_name] {
route:      default       {}
route:      joules*       -
route:      genus*        -
route:      innovus*      -
route:      tempus*       -
route:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
route:    }
route:if {[get_feature opt_signoff]} {
postcts.report_postcts:      genus*        -
postcts.report_postcts:      innovus*      -
postcts.report_postcts:      tempus*       -
postcts.report_postcts:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
postcts.report_postcts:    }
postcts.report_postcts:if {[get_feature opt_signoff]} {
postcts.report_postcts:      if {[is_flow -inside flow:opt_signoff]} {
route:      if {[is_flow -inside flow:opt_signoff]} {
route:        set_multi_cpu_usage -verbose -remote_host 1
route:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
route:        set_distributed_hosts -local
route:      }
route:}
route:  }}
route:set_multi_cpu_usage -local_cpu 1
route:#@ End verbose flow_step init_mcpu
postcts.report_postcts:        set_multi_cpu_usage -verbose -remote_host 1
postcts.report_postcts:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
postcts.report_postcts:        set_distributed_hosts -local
postcts.report_postcts:      }
postcts.report_postcts:}
postcts.report_postcts:  }}
postcts.report_postcts:set_multi_cpu_usage -local_cpu 1
postcts.report_postcts:#@ End verbose flow_step init_mcpu
postcts.report_postcts:End steps for plugin point Cadence.plugin.flowkit.read_db.pre
route:End steps for plugin point Cadence.plugin.flowkit.read_db.pre
route:#% Begin load design ... (date=02/14 12:51:06, mem=2218.1M)
postcts.report_postcts:#% Begin load design ... (date=02/14 12:51:07, mem=2170.9M)
route:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
route:##  Process: 130           (User Set)               
route:##     Node: (not set)                           
route:
route:##  Check design process and node:  
route:##  Design tech node is not set.
route:
route:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
route:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
route:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
route:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
route:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
route:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route:Loading design 'counter_16bit' saved by 'Innovus' '25.11-s102_1' on 'Sat Feb 14 12:49:57 2026'.
postcts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lib/sky130_tt_1.8_25_nldm.lib' ...
postcts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route:Read 109 cells in library 'sky130_tt_1.8_25' 
route:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/sram_sky130/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib' ...
route:Read 1 cells in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib' 
route:
route:Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/libs/lef/sky130_scl_9T.tlef ...
route:
route:Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/libs/lef/sky130_scl_9T.lef ...
route:Set DBUPerIGU to M2 pitch 460.
route:
route:Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/libs/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef ...
route:**WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-200' for more detail.
route:**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
route:To increase the message display limit, refer to the product command reference manual.
route:**WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route:Type 'man IMPLF-201' for more detail.
route:**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
route:To increase the message display limit, refer to the product command reference manual.
route:
route:##  Check design process and node:  
route:##  Design tech node is not set.
route:
route:Loading view definition file from /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/viewDefinition.tcl
postcts.report_postcts:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
postcts.report_postcts:##  Process: 130           (User Set)               
postcts.report_postcts:##     Node: (not set)                           
postcts.report_postcts:
postcts.report_postcts:##  Check design process and node:  
postcts.report_postcts:##  Design tech node is not set.
postcts.report_postcts:
postcts.report_postcts:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
postcts.report_postcts:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
postcts.report_postcts:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
postcts.report_postcts:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
postcts.report_postcts:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
postcts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route:% Begin Load netlist data ... (date=02/14 12:51:09, mem=2237.0M)
route:*** Begin netlist parsing (mem=2237.0M) ***
postcts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route:Created 110 new cells from 2 timing libraries.
route:Reading netlist ...
route:Backslashed names will retain backslash and a trailing blank character.
route:Reading verilogBinary netlist '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.v.bin'
route:
route:*** Memory Usage v#1 (Current mem = 2244.676M, initial mem = 916.480M) ***
route:*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2244.7M) ***
postcts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts.report_postcts:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postcts.report_postcts:Loading design 'counter_16bit' saved by 'Innovus' '25.11-s102_1' on 'Sat Feb 14 12:49:57 2026'.
route:% End Load netlist data ... (date=02/14 12:51:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=2244.8M, current mem=2244.8M)
route:Top level cell is counter_16bit.
postcts.report_postcts:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lib/sky130_tt_1.8_25_nldm.lib' ...
route:Hooked 110 DB cells to tlib cells.
route:Starting recursive module instantiation check.
route:No recursion found.
route:Building hierarchical netlist for Cell counter_16bit ...
route:***** UseNewTieNetMode *****.
route:*** Netlist is unique.
route:** info: there are 119 modules.
route:** info: there are 182 stdCell insts.
route:** info: there are 182 stdCell insts with at least one signal pin.
route:
route:*** Memory Usage v#1 (Current mem = 2274.906M, initial mem = 916.480M) ***
route:*info: set bottom ioPad orient R0
route:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
route:Type 'man IMPFP-3961' for more detail.
route:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
route:Type 'man IMPFP-3961' for more detail.
route:Start create_tracks
route:Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
route:Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
route:Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
route:Loading preference file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/gui.pref.tcl ...
postcts.report_postcts:Read 109 cells in library 'sky130_tt_1.8_25' 
postcts.report_postcts:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/sram_sky130/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib' ...
postcts.report_postcts:Read 1 cells in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib' 
route:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
route:##  Process: 130           (User Set)               
route:##     Node: (not set)                           
route:
route:##  Check design process and node:  
route:##  Design tech node is not set.
route:
route:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
route:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
route:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
route:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
route:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
route:Effort level <high> specified for tdgp_reg2reg_default path_group
route:Slack adjustment of -0 applied on tdgp_reg2reg_default path_group
route:Change floorplan default-technical-site to 'CoreSite'.
postcts.report_postcts:
postcts.report_postcts:Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/libs/lef/sky130_scl_9T.tlef ...
postcts.report_postcts:
postcts.report_postcts:Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/libs/lef/sky130_scl_9T.lef ...
postcts.report_postcts:Set DBUPerIGU to M2 pitch 460.
postcts.report_postcts:
postcts.report_postcts:Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/libs/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef ...
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
postcts.report_postcts:**WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-200' for more detail.
postcts.report_postcts:**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
postcts.report_postcts:To increase the message display limit, refer to the product command reference manual.
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
postcts.report_postcts:**WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postcts.report_postcts:Type 'man IMPLF-201' for more detail.
postcts.report_postcts:**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
postcts.report_postcts:To increase the message display limit, refer to the product command reference manual.
postcts.report_postcts:
postcts.report_postcts:##  Check design process and node:  
postcts.report_postcts:##  Design tech node is not set.
postcts.report_postcts:
postcts.report_postcts:Loading view definition file from /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/viewDefinition.tcl
postcts.report_postcts:% Begin Load netlist data ... (date=02/14 12:51:10, mem=2190.0M)
postcts.report_postcts:*** Begin netlist parsing (mem=2190.0M) ***
postcts.report_postcts:Created 110 new cells from 2 timing libraries.
postcts.report_postcts:Reading netlist ...
postcts.report_postcts:Backslashed names will retain backslash and a trailing blank character.
postcts.report_postcts:Reading verilogBinary netlist '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.v.bin'
postcts.report_postcts:
postcts.report_postcts:*** Memory Usage v#1 (Current mem = 2197.645M, initial mem = 919.574M) ***
postcts.report_postcts:*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2197.6M) ***
postcts.report_postcts:% End Load netlist data ... (date=02/14 12:51:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=2197.7M, current mem=2197.7M)
postcts.report_postcts:Top level cell is counter_16bit.
postcts.report_postcts:Hooked 110 DB cells to tlib cells.
postcts.report_postcts:Starting recursive module instantiation check.
postcts.report_postcts:No recursion found.
postcts.report_postcts:Building hierarchical netlist for Cell counter_16bit ...
postcts.report_postcts:***** UseNewTieNetMode *****.
postcts.report_postcts:*** Netlist is unique.
postcts.report_postcts:** info: there are 119 modules.
postcts.report_postcts:** info: there are 182 stdCell insts.
postcts.report_postcts:** info: there are 182 stdCell insts with at least one signal pin.
postcts.report_postcts:
postcts.report_postcts:*** Memory Usage v#1 (Current mem = 2227.992M, initial mem = 919.574M) ***
postcts.report_postcts:*info: set bottom ioPad orient R0
postcts.report_postcts:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
postcts.report_postcts:Type 'man IMPFP-3961' for more detail.
postcts.report_postcts:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
postcts.report_postcts:Type 'man IMPFP-3961' for more detail.
postcts.report_postcts:Start create_tracks
postcts.report_postcts:Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
postcts.report_postcts:Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
postcts.report_postcts:Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
route:*Info: initialize multi-corner CTS.
postcts.report_postcts:Loading preference file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/gui.pref.tcl ...
route:Total number of combinational cells: 87
route:Total number of sequential cells: 19
route:Total number of tristate cells: 3
route:Total number of level shifter cells: 0
route:Total number of power gating cells: 0
route:Total number of isolation cells: 0
route:Total number of power switch cells: 0
route:Total number of pulse generator cells: 0
route:Total number of always on buffers: 0
route:Total number of retention cells: 0
route:Total number of physical cells: 0
route:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
route:Total number of usable buffers: 7
route:List of unusable buffers:
route:Total number of unusable buffers: 0
route:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
route:Total number of usable inverters: 9
route:List of unusable inverters:
route:Total number of unusable inverters: 0
route:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
route:Total number of identified usable delay cells: 4
route:List of identified unusable delay cells:
route:Total number of identified unusable delay cells: 0
postcts.report_postcts:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
postcts.report_postcts:##  Process: 130           (User Set)               
postcts.report_postcts:##     Node: (not set)                           
postcts.report_postcts:
postcts.report_postcts:##  Check design process and node:  
postcts.report_postcts:##  Design tech node is not set.
postcts.report_postcts:
postcts.report_postcts:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
postcts.report_postcts:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
postcts.report_postcts:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
postcts.report_postcts:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
postcts.report_postcts:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
postcts.report_postcts:Effort level <high> specified for tdgp_reg2reg_default path_group
postcts.report_postcts:Slack adjustment of -0 applied on tdgp_reg2reg_default path_group
route:Reading floorplan file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.fp.gz (mem = 2585.5M).
postcts.report_postcts:Change floorplan default-technical-site to 'CoreSite'.
route:% Begin Load floorplan data ... (date=02/14 12:51:11, mem=2586.2M)
route:*info: reset 203 existing net BottomPreferredLayer and AvoidDetour
route:Deleting old partition specification.
route:Set FPlanBox to (0 0 1025800 1301800)
route:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
route:Type 'man IMPFP-3961' for more detail.
route:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
route:Type 'man IMPFP-3961' for more detail.
route: ... processed partition successfully.
route:Reading binary special route file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.fp.spr.gz (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:49:55 2026, version: 1)
route:Ending "Read special route file" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2587.3M, current mem=2587.3M)
route:There are 1 nets with weight being set
route:There are 1 nets with bottomPreferredRoutingLayer being set
route:There are 1 nets with avoidDetour being set
route:Extracting standard cell pins and blockage ...... 
route:Pin and blockage extraction finished
route:Delete all existing relative floorplan constraints.
route:% End Load floorplan data ... (date=02/14 12:51:11, total cpu=0:00:00.1, real=0:00:00.0, peak res=2588.5M, current mem=2588.5M)
route:Reading congestion map file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.route.congmap.gz ...
route:% Begin Load SymbolTable ... (date=02/14 12:51:11, mem=2588.5M)
postcts.report_postcts:*Info: initialize multi-corner CTS.
route:Suppress "**WARN ..." messages.
route:Un-suppress "**WARN ..." messages.
route:% End Load SymbolTable ... (date=02/14 12:51:11, total cpu=0:00:00.1, real=0:00:01.0, peak res=2591.4M, current mem=2591.3M)
route:Loading place ...
route:% Begin Load placement data ... (date=02/14 12:51:12, mem=2591.3M)
route:Reading placement file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.place.gz.
route:** Reading stdCellPlacement_binary (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:49:56 2026, version# 2) ...
route:Read Views for adaptive view pruning ...
route:Read 0 views from Binary DB for adaptive view pruning
route:*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2591.6M) ***
route:Total net length = 1.958e+04 (8.519e+03 1.106e+04) (ext = 1.229e+04)
route:% End Load placement data ... (date=02/14 12:51:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=2592.1M, current mem=2592.1M)
postcts.report_postcts:Total number of combinational cells: 87
postcts.report_postcts:Total number of sequential cells: 19
postcts.report_postcts:Total number of tristate cells: 3
postcts.report_postcts:Total number of level shifter cells: 0
postcts.report_postcts:Total number of power gating cells: 0
postcts.report_postcts:Total number of isolation cells: 0
postcts.report_postcts:Total number of power switch cells: 0
postcts.report_postcts:Total number of pulse generator cells: 0
postcts.report_postcts:Total number of always on buffers: 0
postcts.report_postcts:Total number of retention cells: 0
postcts.report_postcts:Total number of physical cells: 0
postcts.report_postcts:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
postcts.report_postcts:Total number of usable buffers: 7
postcts.report_postcts:List of unusable buffers:
postcts.report_postcts:Total number of unusable buffers: 0
postcts.report_postcts:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
postcts.report_postcts:Total number of usable inverters: 9
postcts.report_postcts:List of unusable inverters:
postcts.report_postcts:Total number of unusable inverters: 0
postcts.report_postcts:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
postcts.report_postcts:Total number of identified usable delay cells: 4
postcts.report_postcts:List of identified unusable delay cells:
postcts.report_postcts:Total number of identified unusable delay cells: 0
route:Reading PG file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on       Sat Feb 14 12:49:55 2026)
route:*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2592.5M) ***
postcts.report_postcts:Reading floorplan file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.fp.gz (mem = 2536.4M).
route:% Begin Load routing data ... (date=02/14 12:51:12, mem=2592.5M)
route:Reading routing file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.route.gz.
postcts.report_postcts:% Begin Load floorplan data ... (date=02/14 12:51:12, mem=2537.1M)
route:Reading Innovus routing data (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:49:56 2026 Format: 23.1) ...
route:*** Total 203 nets are successfully restored.
route:*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2593.6M) ***
postcts.report_postcts:*info: reset 203 existing net BottomPreferredLayer and AvoidDetour
postcts.report_postcts:Deleting old partition specification.
route:% End Load routing data ... (date=02/14 12:51:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=2593.6M, current mem=2592.8M)
route:TAT_INFO: ::restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
route:Reading property file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.prop
route:*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2595.9M) ***
postcts.report_postcts:Set FPlanBox to (0 0 1025800 1301800)
postcts.report_postcts:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
postcts.report_postcts:Type 'man IMPFP-3961' for more detail.
postcts.report_postcts:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
postcts.report_postcts:Type 'man IMPFP-3961' for more detail.
postcts.report_postcts: ... processed partition successfully.
postcts.report_postcts:Reading binary special route file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.fp.spr.gz (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:49:55 2026, version: 1)
postcts.report_postcts:Ending "Read special route file" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2538.7M, current mem=2538.7M)
postcts.report_postcts:There are 1 nets with weight being set
postcts.report_postcts:There are 1 nets with bottomPreferredRoutingLayer being set
postcts.report_postcts:There are 1 nets with avoidDetour being set
postcts.report_postcts:Extracting standard cell pins and blockage ...... 
postcts.report_postcts:Pin and blockage extraction finished
postcts.report_postcts:Delete all existing relative floorplan constraints.
postcts.report_postcts:% End Load floorplan data ... (date=02/14 12:51:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=2539.4M, current mem=2539.4M)
postcts.report_postcts:Reading congestion map file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.route.congmap.gz ...
postcts.report_postcts:% Begin Load SymbolTable ... (date=02/14 12:51:12, mem=2539.4M)
route:Reading dirtyarea snapshot file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.db.da.gz (Create by Innovus v25.11-s102_1 on Sat Feb 14 12:49:56 2026, version: 8).
route:Change floorplan default-technical-site to 'CoreSite'.
postcts.report_postcts:Suppress "**WARN ..." messages.
postcts.report_postcts:Un-suppress "**WARN ..." messages.
postcts.report_postcts:% End Load SymbolTable ... (date=02/14 12:51:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=2542.3M, current mem=2542.2M)
postcts.report_postcts:Loading place ...
postcts.report_postcts:% Begin Load placement data ... (date=02/14 12:51:12, mem=2542.2M)
postcts.report_postcts:Reading placement file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.place.gz.
postcts.report_postcts:** Reading stdCellPlacement_binary (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:49:56 2026, version# 2) ...
postcts.report_postcts:Read Views for adaptive view pruning ...
postcts.report_postcts:Read 0 views from Binary DB for adaptive view pruning
postcts.report_postcts:*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2542.7M) ***
postcts.report_postcts:Total net length = 1.958e+04 (8.519e+03 1.106e+04) (ext = 1.229e+04)
postcts.report_postcts:% End Load placement data ... (date=02/14 12:51:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=2543.1M, current mem=2543.1M)
postcts.report_postcts:Reading PG file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on       Sat Feb 14 12:49:55 2026)
postcts.report_postcts:*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2543.3M) ***
postcts.report_postcts:% Begin Load routing data ... (date=02/14 12:51:13, mem=2543.4M)
postcts.report_postcts:Reading routing file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.route.gz.
route:Loading preRoute extraction data from directory '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/extraction/' ...
route:Extraction setup Started for TopCell counter_16bit 
route:Initializing multi-corner RC extraction with 1 active RC Corners ...
route:Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
postcts.report_postcts:Reading Innovus routing data (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:49:56 2026 Format: 23.1) ...
postcts.report_postcts:*** Total 203 nets are successfully restored.
postcts.report_postcts:*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2544.4M) ***
postcts.report_postcts:% End Load routing data ... (date=02/14 12:51:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=2544.4M, current mem=2543.7M)
postcts.report_postcts:TAT_INFO: ::restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
postcts.report_postcts:Reading property file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.prop
postcts.report_postcts:*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2546.8M) ***
route:Generating auto layer map file.
route:Loading preRoute extracted patterns from file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.techData.gz' ...
route:Completed (cpu: 0:00:00.3 real: 0:00:00.0)
route:Set Shrink Factor to 1.00000
route:Summary of Active RC-Corners : 
route: 
route: Analysis View: tt_v1.8_25C_Nominal_25_func
route:    RC-Corner Name        : Nominal_25C
route:    RC-Corner Index       : 0
route:    RC-Corner Temperature : 25 Celsius
route:    RC-Corner Cap Table   : ''
route:    RC-Corner PreRoute Res Factor         : 1
route:    RC-Corner PreRoute Cap Factor         : 1
route:    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
route:    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
route:    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
route:    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
route:    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
route:    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
route:    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
route:    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
route:    RC-Corner Technology file: '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/libs/mmmc/Nominal_25C/qrcTechFile'
route:Restored Grid density data
route:Initializing multi-corner resistance tables ...
route:Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
route:Start generating vias ..
route:#Skip building auto via since it is not turned on.
route:Extracting standard cell pins and blockage ...... 
route:Pin and blockage extraction finished
route:Via generation completed.
postcts.report_postcts:Reading dirtyarea snapshot file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.db.da.gz (Create by Innovus v25.11-s102_1 on Sat Feb 14 12:49:56 2026, version: 8).
postcts.report_postcts:Change floorplan default-technical-site to 'CoreSite'.
route:% Begin Load power constraints ... (date=02/14 12:51:13, mem=2613.1M)
route:source /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit_power_constraints.tcl
route:'set_default_switching_activity' finished successfully.
route:% End Load power constraints ... (date=02/14 12:51:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=2634.9M, current mem=2634.9M)
route:% Begin load AAE data ... (date=02/14 12:51:14, mem=2653.7M)
postcts.report_postcts:Loading preRoute extraction data from directory '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/extraction/' ...
postcts.report_postcts:Extraction setup Started for TopCell counter_16bit 
postcts.report_postcts:Initializing multi-corner RC extraction with 1 active RC Corners ...
postcts.report_postcts:Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
route:**WARN: (IMPESI-3505):	set_db delaycal_eng_enablePrePlacedFlow false (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
route:AAE DB initialization (MEM=2668.519531 CPU=0:00:00.0 REAL=0:00:00.0) 
postcts.report_postcts:Generating auto layer map file.
route:% End load AAE data ... (date=02/14 12:51:14, total cpu=0:00:00.6, real=0:00:00.0, peak res=2668.5M, current mem=2668.5M)
route:Restoring CCOpt config...
postcts.report_postcts:Loading preRoute extracted patterns from file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.techData.gz' ...
postcts.report_postcts:Completed (cpu: 0:00:00.3 real: 0:00:00.0)
postcts.report_postcts:Set Shrink Factor to 1.00000
postcts.report_postcts:Summary of Active RC-Corners : 
postcts.report_postcts: 
postcts.report_postcts: Analysis View: tt_v1.8_25C_Nominal_25_func
postcts.report_postcts:    RC-Corner Name        : Nominal_25C
postcts.report_postcts:    RC-Corner Index       : 0
postcts.report_postcts:    RC-Corner Temperature : 25 Celsius
postcts.report_postcts:    RC-Corner Cap Table   : ''
postcts.report_postcts:    RC-Corner PreRoute Res Factor         : 1
postcts.report_postcts:    RC-Corner PreRoute Cap Factor         : 1
postcts.report_postcts:    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
postcts.report_postcts:    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
postcts.report_postcts:    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
postcts.report_postcts:    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
postcts.report_postcts:    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
postcts.report_postcts:    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
postcts.report_postcts:    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
postcts.report_postcts:    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
postcts.report_postcts:    RC-Corner Technology file: '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/libs/mmmc/Nominal_25C/qrcTechFile'
postcts.report_postcts:Restored Grid density data
postcts.report_postcts:Initializing multi-corner resistance tables ...
route:  Extracting original clock gating for core_clock...
route:    clock_tree core_clock contains 16 sinks and 0 clock gates.
route:  Extracting original clock gating for core_clock done.
route:  The skew group core_clock/func was created. It contains 16 sinks and 1 sources.
route:  The skew group core_clock/func was created. It contains 16 sinks and 1 sources.
route:Restoring CCOpt config done.
postcts.report_postcts:Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
postcts.report_postcts:Start generating vias ..
postcts.report_postcts:#Skip building auto via since it is not turned on.
postcts.report_postcts:Extracting standard cell pins and blockage ...... 
route:Total number of combinational cells: 87
route:Total number of sequential cells: 19
route:Total number of tristate cells: 3
route:Total number of level shifter cells: 0
route:Total number of power gating cells: 0
route:Total number of isolation cells: 0
route:Total number of power switch cells: 0
route:Total number of pulse generator cells: 0
route:Total number of always on buffers: 0
route:Total number of retention cells: 0
route:Total number of physical cells: 0
route:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
route:Total number of usable buffers: 7
route:List of unusable buffers:
route:Total number of unusable buffers: 0
route:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
route:Total number of usable inverters: 9
route:List of unusable inverters:
route:Total number of unusable inverters: 0
route:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
route:Total number of identified usable delay cells: 4
route:List of identified unusable delay cells:
route:Total number of identified unusable delay cells: 0
postcts.report_postcts:Pin and blockage extraction finished
route:**WARN: (IMPCTE-107):	The following globals have been obsoleted since version (null). They will be removed in the next release. 
route:timing_aocv_enable_gba_combine_launch_capture
route:timing_enable_backward_compatible_latch_thru_mt_mode
route:timing_enable_separate_device_slew_effect_sensitivities
postcts.report_postcts:Via generation completed.
route:#% End load design ... (date=02/14 12:51:14, total cpu=0:00:06.7, real=0:00:08.0, peak res=2684.2M, current mem=2672.9M)
postcts.report_postcts:% Begin Load power constraints ... (date=02/14 12:51:14, mem=2564.0M)
postcts.report_postcts:source /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit_power_constraints.tcl
route:
route:*** Summary of all messages that are not suppressed in this session:
route:Severity  ID               Count  Summary                                  
route:WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
route:WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
route:WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
route:WARNING   IMPDBTCL-321        15  The attribute '%s' still works but will ...
route:WARNING   IMPDB-6501           2  "set_db design_process_node" will be obs...
route:WARNING   IMPESI-3505          1  set_db delaycal_eng_%s (default=%s) will...
route:WARNING   IMPCTE-107           1  The following globals have been obsolete...
postcts.report_postcts:'set_default_switching_activity' finished successfully.
route:*** Message Summary: 147 warning(s), 0 error(s)
route:
postcts.report_postcts:% End Load power constraints ... (date=02/14 12:51:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=2585.7M, current mem=2585.7M)
route:UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route:UM:*                                                                   read_db
route:Sourcing flow scripts...
postcts.report_postcts:% Begin load AAE data ... (date=02/14 12:51:14, mem=2604.5M)
postcts.report_postcts:**WARN: (IMPESI-3505):	set_db delaycal_eng_enablePrePlacedFlow false (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
postcts.report_postcts:AAE DB initialization (MEM=2619.394531 CPU=0:00:00.0 REAL=0:00:00.0) 
postcts.report_postcts:% End load AAE data ... (date=02/14 12:51:15, total cpu=0:00:00.6, real=0:00:00.0, peak res=2619.8M, current mem=2619.8M)
postcts.report_postcts:Restoring CCOpt config...
route:Sourcing flow scripts done.
route:reading previous metrics...
postcts.report_postcts:  Extracting original clock gating for core_clock...
postcts.report_postcts:    clock_tree core_clock contains 16 sinks and 0 clock gates.
postcts.report_postcts:  Extracting original clock gating for core_clock done.
postcts.report_postcts:  The skew group core_clock/func was created. It contains 16 sinks and 1 sources.
postcts.report_postcts:  The skew group core_clock/func was created. It contains 16 sinks and 1 sources.
postcts.report_postcts:Restoring CCOpt config done.
postcts.report_postcts:Total number of combinational cells: 87
postcts.report_postcts:Total number of sequential cells: 19
postcts.report_postcts:Total number of tristate cells: 3
postcts.report_postcts:Total number of level shifter cells: 0
postcts.report_postcts:Total number of power gating cells: 0
postcts.report_postcts:Total number of isolation cells: 0
postcts.report_postcts:Total number of power switch cells: 0
postcts.report_postcts:Total number of pulse generator cells: 0
postcts.report_postcts:Total number of always on buffers: 0
postcts.report_postcts:Total number of retention cells: 0
postcts.report_postcts:Total number of physical cells: 0
postcts.report_postcts:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
postcts.report_postcts:Total number of usable buffers: 7
postcts.report_postcts:List of unusable buffers:
postcts.report_postcts:Total number of unusable buffers: 0
postcts.report_postcts:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
postcts.report_postcts:Total number of usable inverters: 9
postcts.report_postcts:List of unusable inverters:
postcts.report_postcts:Total number of unusable inverters: 0
postcts.report_postcts:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
postcts.report_postcts:Total number of identified usable delay cells: 4
postcts.report_postcts:List of identified unusable delay cells:
postcts.report_postcts:Total number of identified unusable delay cells: 0
postcts.report_postcts:**WARN: (IMPCTE-107):	The following globals have been obsoleted since version (null). They will be removed in the next release. 
postcts.report_postcts:timing_aocv_enable_gba_combine_launch_capture
postcts.report_postcts:timing_enable_backward_compatible_latch_thru_mt_mode
postcts.report_postcts:timing_enable_separate_device_slew_effect_sensitivities
postcts.report_postcts:#% End load design ... (date=02/14 12:51:15, total cpu=0:00:06.9, real=0:00:08.0, peak res=2635.1M, current mem=2623.8M)
postcts.report_postcts:
postcts.report_postcts:*** Summary of all messages that are not suppressed in this session:
postcts.report_postcts:Severity  ID               Count  Summary                                  
postcts.report_postcts:WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
postcts.report_postcts:WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
postcts.report_postcts:WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
postcts.report_postcts:WARNING   IMPDBTCL-321        15  The attribute '%s' still works but will ...
postcts.report_postcts:WARNING   IMPDB-6501           2  "set_db design_process_node" will be obs...
postcts.report_postcts:WARNING   IMPESI-3505          1  set_db delaycal_eng_%s (default=%s) will...
postcts.report_postcts:WARNING   IMPCTE-107           1  The following globals have been obsolete...
postcts.report_postcts:*** Message Summary: 147 warning(s), 0 error(s)
postcts.report_postcts:
postcts.report_postcts:UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts.report_postcts:UM:*                                                                   read_db
postcts.report_postcts:Sourcing flow scripts...
postcts.report_postcts:Sourcing flow scripts done.
postcts.report_postcts:reading previous metrics...
route:Begin steps for plugin point Cadence.plugin.flowkit.read_db.post
route:#@ Begin verbose flow_step activate_views
route:@flow 2: apply {{} {
route:    set db [get_db flow_starting_db]
route:    set flow [lindex [get_db flow_hier_path] end]
route:    set setup_views [get_feature -obj $flow setup_views]
route:    set hold_views [get_feature -obj $flow hold_views]
route:    set leakage_view [get_feature -obj $flow leakage_view]
route:    set dynamic_view [get_feature -obj $flow dynamic_view]
route:  
route:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
route:      #- use read_db args for DB types and set_analysis_views for TCL
route:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
route:        set cmd "set_analysis_view"
route:        if {$setup_views ne ""} {
route:          append cmd " -setup [list $setup_views]"
route:        } else {
route:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
route:        }
route:        if {$hold_views ne ""} {
route:          append cmd " -hold [list $hold_views]"
route:        } else {
route:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
route:        }
route:        if {$leakage_view ne ""} {
route:          append cmd " -leakage [list $leakage_view]"
route:        } else {
route:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
route:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
route:          }
route:        }
route:        if {$dynamic_view ne ""} {
route:          append cmd " -dynamic [list $dynamic_view]"
route:        } else {
route:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
route:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
route:          }
route:        }
route:        eval $cmd
route:      } elseif {[llength [get_db analysis_views]] == 0} {
route:        set cmd "set_flowkit_read_db_args"
route:        if {$setup_views ne ""} {
route:          append cmd " -setup_views [list $setup_views]"
route:        }
route:        if {$hold_views ne ""} {
route:          append cmd " -hold_views [list $hold_views]"
route:        }
route:        if {$leakage_view ne ""} {
route:          append cmd " -leakage_view [list $leakage_view]"
route:        }
route:        if {$dynamic_view ne ""} {
route:          append cmd " -dynamic_view [list $dynamic_view]"
route:        }
route:        eval $cmd
route:      } else {
route:      }
route:    }
route:  }}
route:#@ End verbose flow_step activate_views
route:#@ Begin verbose flow_step init_mcpu
route:@flow 2: apply {{} {
route:    # Multi host/cpu attributes
route:    #-----------------------------------------------------------------------------
route:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
route:    # the specified dist script.  This connects the number of CPUs being reserved
route:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
route:    # a typical environment variable exported by distribution platforms and is
route:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
route:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
route:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
route:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
route:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
route:    } else {
route:      set max_cpus 1
route:    }
route:    switch -glob [get_db program_short_name] {
route:      default       {}
route:      joules*       -
route:      genus*        -
route:      innovus*      -
route:      tempus*       -
route:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
route:    }
route:if {[get_feature opt_signoff]} {
route:      if {[is_flow -inside flow:opt_signoff]} {
route:        set_multi_cpu_usage -verbose -remote_host 1
route:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
route:        set_distributed_hosts -local
route:      }
route:}
route:  }}
route:set_multi_cpu_usage -local_cpu 1
route:#@ End verbose flow_step init_mcpu
route:End steps for plugin point Cadence.plugin.flowkit.read_db.post
postcts.report_postcts:Begin steps for plugin point Cadence.plugin.flowkit.read_db.post
postcts.report_postcts:#@ Begin verbose flow_step activate_views
postcts.report_postcts:@flow 2: apply {{} {
postcts.report_postcts:    set db [get_db flow_starting_db]
postcts.report_postcts:    set flow [lindex [get_db flow_hier_path] end]
postcts.report_postcts:    set setup_views [get_feature -obj $flow setup_views]
postcts.report_postcts:    set hold_views [get_feature -obj $flow hold_views]
postcts.report_postcts:    set leakage_view [get_feature -obj $flow leakage_view]
postcts.report_postcts:    set dynamic_view [get_feature -obj $flow dynamic_view]
postcts.report_postcts:  
postcts.report_postcts:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
postcts.report_postcts:      #- use read_db args for DB types and set_analysis_views for TCL
postcts.report_postcts:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
postcts.report_postcts:        set cmd "set_analysis_view"
postcts.report_postcts:        if {$setup_views ne ""} {
postcts.report_postcts:          append cmd " -setup [list $setup_views]"
postcts.report_postcts:        } else {
postcts.report_postcts:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
postcts.report_postcts:        }
postcts.report_postcts:        if {$hold_views ne ""} {
postcts.report_postcts:          append cmd " -hold [list $hold_views]"
postcts.report_postcts:        } else {
postcts.report_postcts:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
postcts.report_postcts:        }
postcts.report_postcts:        if {$leakage_view ne ""} {
postcts.report_postcts:          append cmd " -leakage [list $leakage_view]"
postcts.report_postcts:        } else {
postcts.report_postcts:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
postcts.report_postcts:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
postcts.report_postcts:          }
postcts.report_postcts:        }
postcts.report_postcts:        if {$dynamic_view ne ""} {
postcts.report_postcts:          append cmd " -dynamic [list $dynamic_view]"
postcts.report_postcts:        } else {
postcts.report_postcts:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
postcts.report_postcts:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
postcts.report_postcts:          }
postcts.report_postcts:        }
postcts.report_postcts:        eval $cmd
postcts.report_postcts:      } elseif {[llength [get_db analysis_views]] == 0} {
postcts.report_postcts:        set cmd "set_flowkit_read_db_args"
postcts.report_postcts:        if {$setup_views ne ""} {
postcts.report_postcts:          append cmd " -setup_views [list $setup_views]"
postcts.report_postcts:        }
postcts.report_postcts:        if {$hold_views ne ""} {
postcts.report_postcts:          append cmd " -hold_views [list $hold_views]"
postcts.report_postcts:        }
postcts.report_postcts:        if {$leakage_view ne ""} {
postcts.report_postcts:          append cmd " -leakage_view [list $leakage_view]"
postcts.report_postcts:        }
postcts.report_postcts:        if {$dynamic_view ne ""} {
postcts.report_postcts:          append cmd " -dynamic_view [list $dynamic_view]"
postcts.report_postcts:        }
postcts.report_postcts:        eval $cmd
postcts.report_postcts:      } else {
postcts.report_postcts:      }
postcts.report_postcts:    }
postcts.report_postcts:  }}
postcts.report_postcts:#@ End verbose flow_step activate_views
postcts.report_postcts:#@ Begin verbose flow_step init_mcpu
postcts.report_postcts:@flow 2: apply {{} {
postcts.report_postcts:    # Multi host/cpu attributes
postcts.report_postcts:    #-----------------------------------------------------------------------------
postcts.report_postcts:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
postcts.report_postcts:    # the specified dist script.  This connects the number of CPUs being reserved
postcts.report_postcts:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
postcts.report_postcts:    # a typical environment variable exported by distribution platforms and is
postcts.report_postcts:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
postcts.report_postcts:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
postcts.report_postcts:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
postcts.report_postcts:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
postcts.report_postcts:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
postcts.report_postcts:    } else {
postcts.report_postcts:      set max_cpus 1
postcts.report_postcts:    }
postcts.report_postcts:    switch -glob [get_db program_short_name] {
postcts.report_postcts:      default       {}
postcts.report_postcts:      joules*       -
postcts.report_postcts:      genus*        -
postcts.report_postcts:      innovus*      -
postcts.report_postcts:      tempus*       -
postcts.report_postcts:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
postcts.report_postcts:    }
postcts.report_postcts:if {[get_feature opt_signoff]} {
postcts.report_postcts:      if {[is_flow -inside flow:opt_signoff]} {
postcts.report_postcts:        set_multi_cpu_usage -verbose -remote_host 1
postcts.report_postcts:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
postcts.report_postcts:        set_distributed_hosts -local
postcts.report_postcts:      }
postcts.report_postcts:}
postcts.report_postcts:  }}
postcts.report_postcts:set_multi_cpu_usage -local_cpu 1
postcts.report_postcts:#@ End verbose flow_step init_mcpu
postcts.report_postcts:End steps for plugin point Cadence.plugin.flowkit.read_db.post
route:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route:UM:*                                                                   init_flow
route:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route:UM:*                                                                   route
route:#@ Begin verbose flow_step implementation.route.block_start
route:@@flow 2: set_db flow_write_db_common false
route:#@ End verbose flow_step implementation.route.block_start
postcts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts.report_postcts:UM:*                                                                   init_flow
postcts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts.report_postcts:UM:*                                                                   report_postcts
postcts.report_postcts:#@ Begin verbose flow_step report_start
postcts.report_postcts:#@ End verbose flow_step report_start
route:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route:UM:          45.43             48                                      block_start
postcts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts.report_postcts:UM:          46.17             49                                      report_start
route:#@ Begin verbose flow_step implementation.route.init_innovus.init_innovus_yaml
route:@flow 2: if {[get_feature report_lec]} {...}
route:@flow 8: # Design attributes  [get_db -category design]
route:@flow 9: #-------------------------------------------------------------------------------
route:@@flow 10: set_db design_process_node 130
route:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
route:##  Process: 130           (User Set)               
route:##     Node: (not set)                           
route:
route:##  Check design process and node:  
route:##  Design tech node is not set.
route:
route:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
route:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
route:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
route:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
route:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
route:@@flow 11: set_db design_top_routing_layer met5
route:@@flow 12: set_db design_bottom_routing_layer met1
route:@@flow 13: set_db design_flow_effort standard
route:@@flow 14: set_db design_power_effort none
route:@flow 16: # Timing attributes  [get_db -category timing && delaycalc]
route:@flow 17: #-------------------------------------------------------------------------------
route:@@flow 18: set_db timing_analysis_cppr           both
route:@@flow 19: set_db timing_analysis_type           ocv
route:@@flow 20: set_db timing_analysis_aocv 0
route:@@flow 21: set_db timing_analysis_socv 0
route:@flow 22: if {[get_feature report_pba]} {...}
route:@flow 26: # Extraction attributes  [get_db -category extract_rc]
route:@flow 27: #-------------------------------------------------------------------------------
route:@flow 28: if {[is_flow -after route.block_finish]} {...}
route:@flow 33: # Tieoff attributes  [get_db -category add_tieoffs]
route:@flow 34: #-------------------------------------------------------------------------------
route:@@flow 35: set_db add_tieoffs_cells {TIEHI TIELO}
route:@flow 37: # Optimization attributes  [get_db -category opt]
route:@flow 38: #-------------------------------------------------------------------------------
route:@@flow 39: set_db opt_new_inst_prefix            "[get_db flow_report_name]_"
route:@@flow 40: set_db opt_leakage_to_dynamic_ratio 0.5
route:@flow 42: # Clock attributes  [get_db -category cts]
route:@flow 43: #-------------------------------------------------------------------------------
route:@@flow 44: set_db cts_target_skew auto
route:@@flow 45: set_db cts_target_max_transition_time_top 100
route:@@flow 46: set_db cts_target_max_transition_time_trunk 100
route:@@flow 47: set_db cts_target_max_transition_time_leaf 100
route:@@flow 49: set_db cts_buffer_cells {CLKBUFX2 CLKBUFX4 CLKBUFX8}
route:@@flow 50: set_db cts_inverter_cells {CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
route:@@flow 51: set_db cts_clock_gating_cells ICGX1
route:@@flow 52: set_db cts_logic_cells {CLKAND2X2 CLKXOR2X1 CLKMX2X2 CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
route:@flow 54: # Filler attributes  [get_db -category add_fillers]
route:@flow 55: #-------------------------------------------------------------------------------
route:@@flow 56: set_db add_fillers_cells {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
route:@flow 58: # Routing attributes  [get_db -category route]
route:@flow 59: #-------------------------------------------------------------------------------
route:#@ End verbose flow_step implementation.route.init_innovus.init_innovus_yaml
postcts.report_postcts:#@ Begin verbose flow_step init_innovus.init_innovus_yaml
postcts.report_postcts:@flow 2: if {[get_feature report_lec]} {...}
postcts.report_postcts:@flow 8: # Design attributes  [get_db -category design]
postcts.report_postcts:@flow 9: #-------------------------------------------------------------------------------
postcts.report_postcts:@@flow 10: set_db design_process_node 130
postcts.report_postcts:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
postcts.report_postcts:##  Process: 130           (User Set)               
postcts.report_postcts:##     Node: (not set)                           
postcts.report_postcts:
postcts.report_postcts:##  Check design process and node:  
postcts.report_postcts:##  Design tech node is not set.
postcts.report_postcts:
postcts.report_postcts:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
postcts.report_postcts:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
postcts.report_postcts:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
postcts.report_postcts:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
postcts.report_postcts:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
postcts.report_postcts:@@flow 11: set_db design_top_routing_layer met5
postcts.report_postcts:@@flow 12: set_db design_bottom_routing_layer met1
postcts.report_postcts:@@flow 13: set_db design_flow_effort standard
postcts.report_postcts:@@flow 14: set_db design_power_effort none
postcts.report_postcts:@flow 16: # Timing attributes  [get_db -category timing && delaycalc]
postcts.report_postcts:@flow 17: #-------------------------------------------------------------------------------
postcts.report_postcts:@@flow 18: set_db timing_analysis_cppr           both
postcts.report_postcts:@@flow 19: set_db timing_analysis_type           ocv
postcts.report_postcts:@@flow 20: set_db timing_analysis_aocv 0
postcts.report_postcts:@@flow 21: set_db timing_analysis_socv 0
postcts.report_postcts:@flow 22: if {[get_feature report_pba]} {...}
postcts.report_postcts:@flow 26: # Extraction attributes  [get_db -category extract_rc]
postcts.report_postcts:@flow 27: #-------------------------------------------------------------------------------
postcts.report_postcts:@flow 28: if {[is_flow -after route.block_finish]} {...}
postcts.report_postcts:@flow 33: # Tieoff attributes  [get_db -category add_tieoffs]
postcts.report_postcts:@flow 34: #-------------------------------------------------------------------------------
postcts.report_postcts:@@flow 35: set_db add_tieoffs_cells {TIEHI TIELO}
postcts.report_postcts:@flow 37: # Optimization attributes  [get_db -category opt]
postcts.report_postcts:@flow 38: #-------------------------------------------------------------------------------
postcts.report_postcts:@@flow 39: set_db opt_new_inst_prefix            "[get_db flow_report_name]_"
postcts.report_postcts:@@flow 40: set_db opt_leakage_to_dynamic_ratio 0.5
postcts.report_postcts:@flow 42: # Clock attributes  [get_db -category cts]
postcts.report_postcts:@flow 43: #-------------------------------------------------------------------------------
postcts.report_postcts:@@flow 44: set_db cts_target_skew auto
postcts.report_postcts:@@flow 45: set_db cts_target_max_transition_time_top 100
postcts.report_postcts:@@flow 46: set_db cts_target_max_transition_time_trunk 100
postcts.report_postcts:@@flow 47: set_db cts_target_max_transition_time_leaf 100
postcts.report_postcts:@@flow 49: set_db cts_buffer_cells {CLKBUFX2 CLKBUFX4 CLKBUFX8}
postcts.report_postcts:@@flow 50: set_db cts_inverter_cells {CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
postcts.report_postcts:@@flow 51: set_db cts_clock_gating_cells ICGX1
postcts.report_postcts:@@flow 52: set_db cts_logic_cells {CLKAND2X2 CLKXOR2X1 CLKMX2X2 CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
postcts.report_postcts:@flow 54: # Filler attributes  [get_db -category add_fillers]
postcts.report_postcts:@flow 55: #-------------------------------------------------------------------------------
postcts.report_postcts:@@flow 56: set_db add_fillers_cells {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
postcts.report_postcts:@flow 58: # Routing attributes  [get_db -category route]
postcts.report_postcts:@flow 59: #-------------------------------------------------------------------------------
postcts.report_postcts:#@ End verbose flow_step init_innovus.init_innovus_yaml
route:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route:UM:           7.72              8                                      init_innovus_yaml
route:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route:UM:*                                                                   init_innovus
postcts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts.report_postcts:UM:           7.77              7                                      init_innovus_yaml
postcts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts.report_postcts:UM:*                                                                   init_innovus
route:#@ Begin verbose flow_step implementation.route.init_innovus.init_innovus_user
route:@flow 2: # Timing attributes  [get_db -category timing && delaycalc]
route:@flow 3: #-----------------------------------------------------------------------------
route:@flow 5: # Extraction attributes  [get_db -category extract_rc]
route:@flow 6: #-----------------------------------------------------------------------------
route:@flow 8: # Floorplan attributes  [get_db -category floorplan]
route:@flow 9: #-----------------------------------------------------------------------------
route:@@flow 10: set_db finish_floorplan_active_objs   [list macro soft_blockage core]
route:@flow 12: # Placement attributes  [get_db -category place]
route:@flow 13: #-----------------------------------------------------------------------------
route:@flow 15: # Optimization attributes  [get_db -category opt]
route:@flow 16: #-----------------------------------------------------------------------------
route:@flow 18: # Clock attributes  [get_db -category cts]
route:@flow 19: #-----------------------------------------------------------------------------
route:@flow 21: # Routing attributes  [get_db -category route]
route:@flow 22: #-----------------------------------------------------------------------------
route:#@ End verbose flow_step implementation.route.init_innovus.init_innovus_user
postcts.report_postcts:#@ Begin verbose flow_step init_innovus.init_innovus_user
postcts.report_postcts:@flow 2: # Timing attributes  [get_db -category timing && delaycalc]
postcts.report_postcts:@flow 3: #-----------------------------------------------------------------------------
postcts.report_postcts:@flow 5: # Extraction attributes  [get_db -category extract_rc]
postcts.report_postcts:@flow 6: #-----------------------------------------------------------------------------
postcts.report_postcts:@flow 8: # Floorplan attributes  [get_db -category floorplan]
postcts.report_postcts:@flow 9: #-----------------------------------------------------------------------------
postcts.report_postcts:@@flow 10: set_db finish_floorplan_active_objs   [list macro soft_blockage core]
postcts.report_postcts:@flow 12: # Placement attributes  [get_db -category place]
postcts.report_postcts:@flow 13: #-----------------------------------------------------------------------------
postcts.report_postcts:@flow 15: # Optimization attributes  [get_db -category opt]
postcts.report_postcts:@flow 16: #-----------------------------------------------------------------------------
postcts.report_postcts:@flow 18: # Clock attributes  [get_db -category cts]
postcts.report_postcts:@flow 19: #-----------------------------------------------------------------------------
postcts.report_postcts:@flow 21: # Routing attributes  [get_db -category route]
postcts.report_postcts:@flow 22: #-----------------------------------------------------------------------------
postcts.report_postcts:#@ End verbose flow_step init_innovus.init_innovus_user
route:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route:UM:           6.74              7                                      init_innovus_user
postcts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts.report_postcts:UM:           6.94              7                                      init_innovus_user
route:#@ Begin verbose flow_step implementation.route.add_fillers
route:@flow 2: #- insert filler cells before final routing
route:@flow 3: if {[get_db add_fillers_cells] ne "" } {
route:@@flow 4: add_fillers
route:**Info: (IMPSP-2055): Transparent Filler Flow is OFF !
route:
route:**WARN: (IMPSP-362):	Site 'CoreSite' has one std.Cell height, so ignoring its X-symmetry.
route:Type 'man IMPSP-362' for more detail.
route:*INFO: Adding fillers to top-module.
route:*INFO:   Added 9561 filler insts (cell FILL64 / prefix FILLER).
route:*INFO:   Added 301 filler insts (cell FILL32 / prefix FILLER).
route:*INFO:   Added 314 filler insts (cell FILL16 / prefix FILLER).
route:*INFO:   Added 51 filler insts (cell FILL8 / prefix FILLER).
route:*INFO:   Added 348 filler insts (cell FILL4 / prefix FILLER).
route:*INFO:   Added 92 filler insts (cell FILL2 / prefix FILLER).
route:*INFO:   Added 88 filler insts (cell FILL1 / prefix FILLER).
route:*INFO: Total 10755 filler insts added - prefix FILLER (CPU: 0:00:00.3).
route:For 10755 new insts, 
route:Finished add_fillers (CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2816.3MB)
route:@flow 5: }
route:#@ End verbose flow_step implementation.route.add_fillers
postcts.report_postcts:#@ Begin verbose flow_step report_check_design
postcts.report_postcts:@flow 2: apply {{} {
postcts.report_postcts:    set check_list [list timing place opt]
postcts.report_postcts:    if {[join [dict values [get_db init_power_intent_files]]] ne {}} {
postcts.report_postcts:      lappend check_list power_intent
postcts.report_postcts:    }
postcts.report_postcts:    if {[is_flow -inside flow:report_postroute]} {
postcts.report_postcts:      check_design -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]check.design.tcl] -type [lappend check_list cts route]
postcts.report_postcts:    } elseif {[is_flow -inside flow:report_postcts]} {
postcts.report_postcts:      check_design -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]check.design.tcl] -type [lappend check_list cts]
postcts.report_postcts:    } else {
postcts.report_postcts:      check_design -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]check.design.tcl] -type $check_list
postcts.report_postcts:    }
postcts.report_postcts:  }}
postcts.report_postcts:Begin: Design checking
postcts.report_postcts:        Checking 'timing' category...
postcts.report_postcts:        No issues found during checks.
postcts.report_postcts:		(Real time: 0:00:00.0, Memory: 2799.5M)
postcts.report_postcts:
postcts.report_postcts:        Checking 'place' category...
route:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route:UM:           7.74              7                                      add_fillers
postcts.report_postcts:        No issues found during checks.
postcts.report_postcts:		(Real time: 0:00:01.0, Memory: 2800.3M)
postcts.report_postcts:
postcts.report_postcts:        Checking 'opt' category...
postcts.report_postcts:        Messages issued during checks:
postcts.report_postcts:-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:| ID                | Severity  | Count       | Description                                                                                                                   |
postcts.report_postcts:-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:| IMPOPT-2908       | warning   | 1           | Maximum transition %.3f is too small compared to maximum transition threshold %.3f, this would result in excessive buffering. |
postcts.report_postcts:-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:		(Real time: 0:00:01.0, Memory: 2919.9M)
postcts.report_postcts:
postcts.report_postcts:        Checking 'cts' category...
postcts.report_postcts:        Messages issued during checks:
postcts.report_postcts:------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:| ID                | Severity  | Count       | Description                                                                                                                        |
postcts.report_postcts:------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:| CHKCTS-24         | error     | 1           | Insufficient number of clock gating cells for clock_tree %s and power_domain %s. Have cells: %s.                                   |
postcts.report_postcts:| CHKCTS-10         | warning   | 1           | Route type(s) %s used for trunk or top clock nets do not have a non-default rule (NDR) set.                                        |
postcts.report_postcts:| CHKCTS-16         | warning   | 2           | Preferred routing layers for route_type %s do not have similar RC characteristics. Mismatch found on layers: %s.                   |
postcts.report_postcts:| CHKCTS-4          | warning   | 1           | An auto generated scaled skew target of %s will be used for delay_corner %s and delay_type %s for skew_group %s.                   |
postcts.report_postcts:| CHKCTS-5          | warning   | 1           | CTS skew target must be set to a numeric value for the primary corner %s for skew_group %s.                                        |
postcts.report_postcts:| CHKCTS-60         | warning   | 2           | CTS maximum transition target %s is too high (maximum %s) for delay_corner %s and delay_type %s for clock_tree %s and net_type %s. |
postcts.report_postcts:------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:		(Real time: 0:00:01.0, Memory: 2935.3M)
postcts.report_postcts:
postcts.report_postcts:**INFO: Identified 1 error(s) and 8 warning(s) during 'check_design -type {timing place opt cts}'.
postcts.report_postcts:        The details of the error(s) and warning(s) can be found in report 'reports/postcts/check.design.tcl'
postcts.report_postcts:End: Design checking
postcts.report_postcts:#@ End verbose flow_step report_check_design
postcts.report_postcts:UM: Running design category ...
postcts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts.report_postcts:UM:          10.73             11                                      report_check_design
route:#@ Begin verbose flow_step implementation.route.run_route
route:@flow 2: #- perform detail routing and DRC cleanup
route:@@flow 3: route_design
route:#% Begin route_design (date=02/14 12:51:49, mem=2823.7M)
route:#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2823.68 (MB), peak = 2852.62 (MB)
route:AAE_INFO: Pre Route call back at the beginning of routeDesign
route:#**INFO: setDesignMode -flowEffort standard
route:#**INFO: setDesignMode -powerEffort none
route:**INFO: User settings:
route:delaycal_enable_high_fanout                                 true
route:delaycal_enable_ideal_seq_async_pins                        false
route:delaycal_eng_enablepreplacedflow                            false
route:delaycal_ignore_net_load                                    false
route:delaycal_socv_accuracy_mode                                 low
route:setAnalysisMode -monteCarlo                                 false
route:setDelayCalMode -enable_hier_save_restore_flow              false
route:setDelayCalMode -engine                                     aae
route:design_bottom_routing_layer                                 met1
route:design_flow_effort                                          standard
route:design_power_effort                                         none
route:design_process_node                                         130
route:design_top_routing_layer                                    met5
route:extract_rc_assume_metal_fill                                0.0
route:extract_rc_coupling_cap_threshold                           0.4
route:extract_rc_engine                                           pre_route
route:extract_rc_pre_place_site_size                              4.6
route:extract_rc_pre_place_wire_length_slope                      1.9
route:extract_rc_pre_place_wire_length_y0                         2.0
route:extract_rc_relative_cap_threshold                           1.0
route:extract_rc_shrink_factor                                    1.0
route:extract_rc_total_cap_threshold                              0.0
route:route_exp_design_mode_bottom_routing_layer                  1
route:route_exp_design_mode_top_routing_layer                     5
route:route_extract_third_party_compatible                        false
route:route_global_exp_timing_driven_std_delay                    37.6
route:route_re_insert_filler_cell_list                            {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
route:route_re_insert_filler_cell_list_from_file                  false
route:route_route_side                                            front
route:setActiveLogicViewMode -keepHighFanoutCriticalInsts         false
route:getAnalysisMode -monteCarlo                                 false
route:getDelayCalMode -enable_hier_save_restore_flow              false
route:getDelayCalMode -engine                                     aae
route:getImportMode -config                                       true
route:get_power_analysis_mode -honor_net_activity_for_tcf         false
route:get_power_analysis_mode -honor_sublevel_activity            true
route:getAnalysisMode -monteCarlo                                 false
route:#**INFO: multi-cut via swapping will be performed after routing.
route:#**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
route:Begin checking placement ... (start mem=2823.9M, init mem=2827.1M)
route:*info: Placed = 10937         
route:*info: Unplaced = 0           
route:Placement Density:100.00%(1199772/1199772)
route:Placement Density (including fixed std cells):100.00%(1199772/1199772)
route:Finished check_place (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2828.1M)
route:
route:changeUseClockNetStatus Option :  -ignoreSkipRoutingNets -noFixedNetWires 
route:*** Changed status on (1) nets in Clock.
route:*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2828.8M) ***
route:#Start route 1 clock and analog nets...
route:
route:route_global_detail
route:
route:#Start route_global_detail on Sat Feb 14 12:51:50 2026
route:#
route:Grid density data update skipped
route:Initializing multi-corner resistance tables ...
route:#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
route:#NanoRoute Version 25.11-s102_1 NR250730-0928/25_11-UB
route:#Skip comparing routing design signature in db-snapshot flow
route:#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
route:#Total number of nets with skipped attribute = 190 (skipped).
route:#Total number of routable nets = 1.
route:#Total number of nets in the design = 203.
route:#1 routable net do not has any wires.
route:#190 skipped nets have only detail routed wires.
route:#1 net will be global routed.
route:#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
route:#Start routing data preparation on Sat Feb 14 12:51:50 2026
route:#
route:#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
route:#Rebuild pin access data for design.
route:#WARNING (NRDB-1028) Some option affecting pin access calculation is set by the user. Pin access is to be recalculated. This incurs runtime.
route:#Initial pin access analysis.
route:#Detail pin access analysis.
route:#Done pin access analysis.
route:# met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
route:# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
route:# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
route:# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
route:# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
route:#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1) top shield layer=5(met5)
route:#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
route:#pin_access_rlayer=2(met2) num_routing_layer=5 top_routing_layer=5 top_ripin_layer=5
route:#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
route:#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2845.71 (MB), peak = 2877.93 (MB)
route:#Regenerating Ggrids automatically.
route:#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
route:#Using automatically generated G-grids.
route:#Done routing data preparation.
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2855.84 (MB), peak = 2877.93 (MB)
route:#
route:#Finished routing data preparation on Sat Feb 14 12:51:50 2026
route:#
route:#Cpu time = 00:00:00
route:#Elapsed time = 00:00:00
route:#Increased memory = 20.02 (MB)
route:#Total memory = 2855.84 (MB)
route:#Peak memory = 2877.93 (MB)
route:#
route:#
route:#Start global routing on Sat Feb 14 12:51:50 2026
route:#
route:#
route:#Start global routing initialization on Sat Feb 14 12:51:50 2026
route:#
route:#Number of eco nets is 1
route:#
route:#Start global routing data preparation on Sat Feb 14 12:51:50 2026
route:#
route:#Start routing resource analysis on Sat Feb 14 12:51:50 2026
route:#
route:#Routing resource analysis is done on Sat Feb 14 12:51:50 2026
route:#
route:#  Resource Analysis:
route:#
route:#               Routing  #Avail      #Track     #Total     %Gcell
route:#  Layer      Direction   Track     Blocked      Gcell    Blocked
route:#  --------------------------------------------------------------
route:#  met1           H        2526         303       15651     0.05%
route:#  met2           V        1904         325       15651     0.00%
route:#  met3           H        1953         164       15651     0.00%
route:#  met4           V        1389         279       15651     0.00%
route:#  met5           H         234         121       15651    12.40%
route:#  --------------------------------------------------------------
route:#  Total                   8007      16.76%       78255     2.49%
route:#
route:#  1 nets (0.49%) with 1 preferred extra spacing.
route:#
route:#
route:#
route:#Global routing data preparation is done on Sat Feb 14 12:51:50 2026
route:#
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2857.20 (MB), peak = 2877.93 (MB)
route:#
route:#
route:#Global routing initialization is done on Sat Feb 14 12:51:50 2026
route:#
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2857.20 (MB), peak = 2877.93 (MB)
route:#
route:#start global routing iteration 1...
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2857.61 (MB), peak = 2877.93 (MB)
route:#
route:#start global routing iteration 2...
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2857.61 (MB), peak = 2877.93 (MB)
route:#
route:#
route:#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
route:#Total number of nets with skipped attribute = 190 (skipped).
route:#Total number of routable nets = 1.
route:#Total number of nets in the design = 203.
route:#
route:#1 routable net has routed wires.
route:#190 skipped nets have only detail routed wires.
route:#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
route:#
route:#Routed net constraints summary:
route:#------------------------------------------------
route:#        Rules   Pref Extra Space   Unconstrained  
route:#------------------------------------------------
route:#      Default                  1               0  
route:#------------------------------------------------
route:#        Total                  1               0  
route:#------------------------------------------------
route:#
route:#Routing constraints summary of the whole design:
route:#------------------------------------------------
route:#        Rules   Pref Extra Space   Unconstrained  
route:#------------------------------------------------
route:#      Default                  1             190  
route:#------------------------------------------------
route:#        Total                  1             190  
route:#------------------------------------------------
route:#
route:#
route:#  Congestion Analysis: (blocked Gcells are excluded)
route:#
route:#                 OverCon          
route:#                  #Gcell    %Gcell
route:#     Layer           (1)   OverCon  Flow/Cap
route:#  ----------------------------------------------
route:#  met1          0(0.00%)   (0.00%)     0.11  
route:#  met2          0(0.00%)   (0.00%)     0.15  
route:#  met3          0(0.00%)   (0.00%)     0.08  
route:#  met4          0(0.00%)   (0.00%)     0.00  
route:#  met5          0(0.00%)   (0.00%)     0.00  
route:#  ----------------------------------------------
route:#     Total      0(0.00%)   (0.00%)
route:#
route:#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
route:#  Overflow after GR: 0.00% H + 0.00% V
route:#
route:#Complete Global Routing.
route:#Total number of nets with non-default rule or having extra spacing = 1
route:#
route:#  Routing Statistics
route:#
route:#-------------+-----------+-----+
route:#  Layer      | Length(um)| Vias|
route:#-------------+-----------+-----+
route:#  poly ( 0H) |          0|    0|
route:#  met1 ( 1H) |          0|   16|
route:#  met2 ( 2V) |         20|   18|
route:#  met3 ( 3H) |        159|   18|
route:#  met4 ( 4V) |         98|    0|
route:#  met5 ( 5H) |          0|    0|
route:#-------------+-----------+-----+
route:#  Total      |        277|   52|
route:#-------------+-----------+-----+
route:#
route:# Total half perimeter of net bounding box: 172 um.
route:#Max overcon = 0 track.
route:#Total overcon = 0.00%.
route:#Worst layer Gcell overcon rate = 0.00%.
route:#
route:#Global routing statistics:
route:#Cpu time = 00:00:00
route:#Elapsed time = 00:00:00
route:#Increased memory = 1.83 (MB)
route:#Total memory = 2857.67 (MB)
route:#Peak memory = 2877.93 (MB)
route:#
route:#Finished global routing on Sat Feb 14 12:51:50 2026
route:#
route:#
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2856.40 (MB), peak = 2877.93 (MB)
route:#Start Track Assignment.
route:#Done with 1 horizontal wires in 5 hboxes and 1 vertical wires in 4 hboxes.
route:#Done with 0 horizontal wires in 5 hboxes and 0 vertical wires in 4 hboxes.
route:#Complete Track Assignment.
route:#Total number of nets with non-default rule or having extra spacing = 1
route:#
route:#  Routing Statistics
route:#
route:#-------------+-----------+-----+
route:#  Layer      | Length(um)| Vias|
route:#-------------+-----------+-----+
route:#  poly ( 0H) |          0|    0|
route:#  met1 ( 1H) |          0|   16|
route:#  met2 ( 2V) |         20|   18|
route:#  met3 ( 3H) |        159|   18|
route:#  met4 ( 4V) |         98|    0|
route:#  met5 ( 5H) |          0|    0|
route:#-------------+-----------+-----+
route:#  Total      |        277|   52|
route:#-------------+-----------+-----+
route:#
route:# Total half perimeter of net bounding box: 172 um.
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2856.58 (MB), peak = 2877.93 (MB)
route:#
route:#Routing data preparation, pin analysis, global routing and track assignment statistics:
route:#Cpu time = 00:00:00
route:#Elapsed time = 00:00:00
route:#Increased memory = 20.75 (MB)
route:#Total memory = 2856.58 (MB)
route:#Peak memory = 2877.93 (MB)
route:#
route:#Start Detail Routing..
route:#start initial detail routing ...
route:# ECO: 0.48% of the total area was rechecked for DRC, and 0.72% required routing.
route:#   number of violations = 0
route:#134 out of 10937 instances (1.2%) need to be verified(marked ipoed), dirty area = 0.1%.
route:#1.53% of the total area is being checked for drcs
route:#1.5% of the total area was checked
route:#   number of violations = 0
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2861.57 (MB), peak = 2925.64 (MB)
route:#Complete Detail Routing.
route:#Total number of nets with non-default rule or having extra spacing = 1
route:#
route:#  Routing Statistics
route:#
route:#-------------+-----------+-----+
route:#  Layer      | Length(um)| Vias|
route:#-------------+-----------+-----+
route:#  poly ( 0H) |          0|    0|
route:#  met1 ( 1H) |          0|   16|
route:#  met2 ( 2V) |         20|   18|
route:#  met3 ( 3H) |        153|   18|
route:#  met4 ( 4V) |         97|    0|
route:#  met5 ( 5H) |          0|    0|
route:#-------------+-----------+-----+
route:#  Total      |        270|   52|
route:#-------------+-----------+-----+
route:#
route:# Total half perimeter of net bounding box: 172 um.
route:#Total number of DRC violations = 0
route:#Cpu time = 00:00:00
route:#Elapsed time = 00:00:00
route:#Increased memory = 4.98 (MB)
route:#Total memory = 2861.57 (MB)
route:#Peak memory = 2925.64 (MB)
route:#route_detail Statistics:
route:#Cpu time = 00:00:00
route:#Elapsed time = 00:00:00
route:#Increased memory = 4.98 (MB)
route:#Total memory = 2861.57 (MB)
route:#Peak memory = 2925.64 (MB)
route:#
route:#route_global_detail statistics:
route:#Cpu time = 00:00:01
route:#Elapsed time = 00:00:01
route:#Increased memory = 29.86 (MB)
route:#Total memory = 2858.75 (MB)
route:#Peak memory = 2925.64 (MB)
route:#Number of warnings = 3
route:#Total number of warnings = 3
route:#Number of fails = 0
route:#Total number of fails = 0
route:#Complete route_global_detail on Sat Feb 14 12:51:51 2026
route:#
route:#**INFO: auto set of droutePostRouteSwapVia to multiCut
route:
route:route_global_detail
route:
route:#Start route_global_detail on Sat Feb 14 12:51:51 2026
route:#
route:#Generating timing data, please wait...
route:#201 total nets, 1 already routed, 1 will ignore in trialRoute
route:**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
route:#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2867.11 (MB), peak = 2925.64 (MB)
route:#Reporting timing...
route:###############################################################
route:#  Generated by:      Cadence Innovus 25.11-s102_1
route:#  OS:                Linux x86_64(Host ID ece-rschsrv.ece.gatech.edu)
route:#  Generated on:      Sat Feb 14 12:51:52 2026
route:#  Design:            counter_16bit
route:#  Command:           route_design
route:###############################################################
route:#Normalized TNS: -0.922 -> -0.922, r2r -0.922 -> -0.922, unit 1000.000, clk period 1.000 (ns)
route:#Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2962.09 (MB), peak = 2965.46 (MB)
route:#Library Standard Delay: 37.60ps
route:#Slack threshold: 75.20ps
route:#*** Analyzed 60 timing critical paths, and collected 32.
route:#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2962.60 (MB), peak = 2965.46 (MB)
route:#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2969.84 (MB), peak = 2969.91 (MB)
route:#Default setup view is reset to tt_v1.8_25C_Nominal_25_func.
route:#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2969.84 (MB), peak = 2969.91 (MB)
route:#Current view: tt_v1.8_25C_Nominal_25_func 
route:#Current enabled view: tt_v1.8_25C_Nominal_25_func 
route:#Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2969.11 (MB), peak = 2972.38 (MB)
route:#Done generating timing data.
route:#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
route:#NanoRoute Version 25.11-s102_1 NR250730-0928/25_11-UB
route:#Start routing data preparation on Sat Feb 14 12:51:52 2026
route:#
route:#Initial pin access analysis.
route:#Detail pin access analysis.
route:#Done pin access analysis.
route:# met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
route:# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
route:# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
route:# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
route:# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
route:#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1) top shield layer=5(met5)
route:#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
route:#pin_access_rlayer=2(met2) num_routing_layer=5 top_routing_layer=5 top_ripin_layer=5
route:#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
route:#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2978.72 (MB), peak = 2980.15 (MB)
route:#Regenerating Ggrids automatically.
route:#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
route:#Using automatically generated G-grids.
route:#Done routing data preparation.
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2988.47 (MB), peak = 2988.47 (MB)
route:#
route:#Summary of active signal nets routing constraints set by OPT:
route:#	preferred routing layers      : 0
route:#	preferred routing layer effort: 0
route:#	preferred extra space         : 0
route:#	preferred multi-cut via       : 0
route:#	avoid detour                  : 0
route:#	expansion ratio               : 0
route:#	net priority                  : 0
route:#	s2s control                   : 0
route:#	avoid chaining                : 0
route:#	inst-based stacking via       : 0
route:#
route:#Summary of active signal nets routing constraints set by USER:
route:#	preferred routing layers      : 0
route:#	preferred routing layer effort     : 0
route:#	preferred extra space              : 0
route:#	preferred multi-cut via            : 0
route:#	avoid detour                       : 0
route:#	net weight                         : 0
route:#	avoid chaining                     : 0
route:#	cell-based stacking via (required) : 0
route:#	cell-based stacking via (optional) : 0
route:#
route:#Start timing driven prevention iteration...
route:#Setup timing driven global route constraints on 57 nets
route:#    Honor OPT layer assignment for 0 nets.
route:#    Honor USER layer assignment for 0 nets.
route:#    Remove OPT layer assignment for 0 nets.
route:#    Remove USER layer assignment for 0 nets.
route:#layer met1: Res =  0.892857 (ohm/um), Cap =  0.296823 (ff/um), RC =  0.265021
route:#layer met2: Res =  0.892857 (ohm/um), Cap =  0.292022 (ff/um), RC =  0.260734
route:#layer met3: Res =  0.156667 (ohm/um), Cap =     0.341 (ff/um), RC = 0.0534233
route:#layer met4: Res =  0.156667 (ohm/um), Cap =   0.32037 (ff/um), RC = 0.0501913
route:#layer met5: Res =  0.018125 (ohm/um), Cap =  0.283678 (ff/um), RC = 0.00514166
route:#Metal stack 1: met1 (1) - met2 (2)
route:#Metal stack 2: met3 (3) - met5 (5)
route:#Prevention stack gain threshold: Min=0.2 ps, 1-stack=75.2 ps
route:#0 nets (0 um) assigned to layer met3
route:#0 inserted nodes are removed
route:#Restored 0 tie nets, 0 tie snets, 0 partial nets
route:#    Honor OPT extra spacing for 0 nets.
route:#    Honor USER extra spacing for 0 nets.
route:#    Remove OPT extra spacing for 0 nets.
route:#    Remove USER extra spacing for 0 nets.
route:#2 critical nets are selected for extra spacing.
route:#    Honor OPT detour control for 0 nets.
route:#    Honor USER detour control for 0 nets.
route:#    Remove OPT detour control for 0 nets.
route:#    Remove USER detour control for 0 nets.
route:#3 critical nets are selected for detour control.
route:#
route:#----------------------------------------------------
route:# Summary of active signal nets routing constraints
route:#+--------------------------+-----------+
route:#| Avoid Detour             |         3 |
route:#| Prefer Extra Space       |         2 |
route:#+--------------------------+-----------+
route:#
route:#----------------------------------------------------
route:#Done timing-driven prevention.
route:#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3002.94 (MB), peak = 3005.36 (MB)
route:#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
route:#Total number of routable nets = 191.
route:#Total number of nets in the design = 203.
route:#190 routable nets do not have any wires.
route:#1 routable net has routed wires.
route:#190 nets will be global routed.
route:#3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
route:#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
route:#
route:#Finished routing data preparation on Sat Feb 14 12:51:53 2026
route:#
route:#Cpu time = 00:00:00
route:#Elapsed time = 00:00:00
route:#Increased memory = 0.00 (MB)
route:#Total memory = 3002.94 (MB)
route:#Peak memory = 3005.36 (MB)
route:#
route:#
route:#Start global routing on Sat Feb 14 12:51:53 2026
route:#
route:#
route:#Start global routing initialization on Sat Feb 14 12:51:53 2026
route:#
route:#Number of eco nets is 0
route:#
route:#Start global routing data preparation on Sat Feb 14 12:51:53 2026
route:#
route:#Start routing resource analysis on Sat Feb 14 12:51:53 2026
route:#
route:#Routing resource analysis is done on Sat Feb 14 12:51:54 2026
route:#
route:#  Resource Analysis:
route:#
route:#               Routing  #Avail      #Track     #Total     %Gcell
route:#  Layer      Direction   Track     Blocked      Gcell    Blocked
route:#  --------------------------------------------------------------
route:#  met1           H        2526         303       15651     0.05%
route:#  met2           V        1904         325       15651     0.00%
route:#  met3           H        1952         165       15651     0.00%
route:#  met4           V        1389         279       15651     0.00%
route:#  met5           H         234         121       15651    12.40%
route:#  --------------------------------------------------------------
route:#  Total                   8006      16.77%       78255     2.49%
route:#
route:#  3 nets (1.48%) with 1 preferred extra spacing.
route:#
route:#
route:#
route:#Global routing data preparation is done on Sat Feb 14 12:51:54 2026
route:#
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3004.21 (MB), peak = 3005.36 (MB)
route:#
route:#
route:#Global routing initialization is done on Sat Feb 14 12:51:54 2026
route:#
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3004.21 (MB), peak = 3005.36 (MB)
route:#
route:#Skip 1/2 round for no nets in the round...
route:#Route nets in 2/2 round...
route:#start global routing iteration 1...
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3006.73 (MB), peak = 3006.73 (MB)
route:#
route:#start global routing iteration 2...
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3006.73 (MB), peak = 3006.73 (MB)
route:#
route:#
route:#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
route:#Total number of routable nets = 191.
route:#Total number of nets in the design = 203.
route:#
route:#191 routable nets have routed wires.
route:#3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
route:#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
route:#
route:#Routed nets constraints summary:
route:#---------------------------------------------------------------
route:#        Rules   Pref Extra Space   Avoid Detour   Unconstrained  
route:#---------------------------------------------------------------
route:#      Default                  2              1             187  
route:#---------------------------------------------------------------
route:#        Total                  2              1             187  
route:#---------------------------------------------------------------
route:#
route:#Routing constraints summary of the whole design:
route:#---------------------------------------------------------------
route:#        Rules   Pref Extra Space   Avoid Detour   Unconstrained  
route:#---------------------------------------------------------------
route:#      Default                  3              1             187  
route:#---------------------------------------------------------------
route:#        Total                  3              1             187  
route:#---------------------------------------------------------------
route:#
route:#
route:#  Congestion Analysis: (blocked Gcells are excluded)
route:#
route:#                 OverCon          
route:#                  #Gcell    %Gcell
route:#     Layer           (1)   OverCon  Flow/Cap
route:#  ----------------------------------------------
route:#  met1          0(0.00%)   (0.00%)     0.11  
route:#  met2          0(0.00%)   (0.00%)     0.15  
route:#  met3          0(0.00%)   (0.00%)     0.08  
route:#  met4          0(0.00%)   (0.00%)     0.00  
route:#  met5          0(0.00%)   (0.00%)     0.00  
route:#  ----------------------------------------------
route:#     Total      0(0.00%)   (0.00%)
route:#
route:#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
route:#  Overflow after GR: 0.00% H + 0.00% V
route:#
route:#Hotspot report including placement blocked areas
route:[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
route:[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
route:[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
route:[hotspot] |     met1(H)    |              1.00 |              1.00 |    66.23    49.68    82.80    66.23 |
route:[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
route:[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
route:[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
route:[hotspot] |     met5(H)    |              0.00 |              0.00 |   (none)                            |
route:[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
route:[hotspot] |      worst     |   (met1)     1.00 |   (met1)     1.00 |                                     |
route:[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
route:[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
route:[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
route:Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
route:#Complete Global Routing.
route:#Total number of nets with non-default rule or having extra spacing = 3
route:#
route:#  Routing Statistics
route:#
route:#-------------+-----------+-----+
route:#  Layer      | Length(um)| Vias|
route:#-------------+-----------+-----+
route:#  poly ( 0H) |          0|    0|
route:#  met1 ( 1H) |       5149|  494|
route:#  met2 ( 2V) |      10492|  246|
route:#  met3 ( 3H) |       3346|   26|
route:#  met4 ( 4V) |        476|    4|
route:#  met5 ( 5H) |        129|    0|
route:#-------------+-----------+-----+
route:#  Total      |      19593|  770|
route:#-------------+-----------+-----+
route:#
route:# Total half perimeter of net bounding box: 20127 um.
route:#Total number of involved regular nets 22
route:#Maximum src to sink distance  1784.0
route:#Average of max src_to_sink distance  294.3
route:#Average of ave src_to_sink distance  261.3
route:#Max overcon = 0 track.
route:#Total overcon = 0.00%.
route:#Worst layer Gcell overcon rate = 0.00%.
route:#
route:#Global routing statistics:
route:#Cpu time = 00:00:00
route:#Elapsed time = 00:00:00
route:#Increased memory = 3.62 (MB)
route:#Total memory = 3006.56 (MB)
route:#Peak memory = 3007.41 (MB)
route:#
route:#Finished global routing on Sat Feb 14 12:51:54 2026
route:#
route:#
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3005.29 (MB), peak = 3007.41 (MB)
route:#Start Track Assignment.
route:#Done with 159 horizontal wires in 5 hboxes and 156 vertical wires in 4 hboxes.
route:#Done with 28 horizontal wires in 5 hboxes and 26 vertical wires in 4 hboxes.
route:#Done with 5 horizontal wires in 5 hboxes and 4 vertical wires in 4 hboxes.
route:#
route:#Track assignment summary:
route:# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
route:#------------------------------------------------------------------------
route:# met1        5166.47 	 42.32%  	  0.00% 	 42.32%
route:# met2       10402.83 	  0.00%  	  0.00% 	  0.00%
route:# met3        3157.16 	  0.09%  	  0.00% 	  0.00%
route:# met4         379.44 	  0.00%  	  0.00% 	  0.00%
route:# met5         133.99 	  0.00%  	  0.00% 	  0.00%
route:#------------------------------------------------------------------------
route:# All       19239.88  	 11.38% 	  0.00% 	  0.00%
route:#Complete Track Assignment.
route:#Total number of nets with non-default rule or having extra spacing = 3
route:#
route:#  Routing Statistics
route:#
route:#-------------+-----------+-----+
route:#  Layer      | Length(um)| Vias|
route:#-------------+-----------+-----+
route:#  poly ( 0H) |          0|    0|
route:#  met1 ( 1H) |       5165|  494|
route:#  met2 ( 2V) |      10412|  246|
route:#  met3 ( 3H) |       3279|   26|
route:#  met4 ( 4V) |        474|    4|
route:#  met5 ( 5H) |        129|    0|
route:#-------------+-----------+-----+
route:#  Total      |      19458|  770|
route:#-------------+-----------+-----+
route:#
route:# Total half perimeter of net bounding box: 20127 um.
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3002.65 (MB), peak = 3007.41 (MB)
route:#
route:#number of short segments in preferred routing layers
route:#	
route:#	
route:#
route:#Start post global route fixing for timing critical nets ...
route:#
route:#* Updating design timing data...
route:#Extracting RC...
route:Un-suppress "**WARN ..." messages.
route:#
route:#Start tQuantus RC extraction...
route:#Finish check_net_pin_list step Enter extract_rc_after_routing
route:#Extract in track assign mode
route:#Start extraction data preparation
route:#Start building rc corner(s)...
route:#Number of RC Corner = 1
route:#Corner Nominal_25C /nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile 25.000000 (real) 
route:#(i=5, n=5 1000)
route:#metal1 -> met1 (1)
route:#metal2 -> met2 (2)
route:#metal3 -> met3 (3)
route:#metal4 -> met4 (4)
route:#metal5 -> met5 (5)
route:#SADV_On
route:# Corner(s) : 
route:#Nominal_25C [25.00]
route:# Corner id: 0
route:# Layout Scale: 1.000000
route:# Has Metal Fill model: yes
route:# Temperature was set
route:# Temperature : 25.000000
route:# Ref. Temp   : 25.000000
route:#SADV_Off
route:#
route:#layer[5] tech width 1600 != ict width 800.0
route:#
route:#layer[5] tech spc 1600 != ict spc 800.0
route:#total pattern=35 [5, 90]
route:#Reading previously stored rc_model file ( rc_model.bin ) ...
route:#found CAPMODEL /nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile by matching corner name
route:#found RESMODEL /nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile 25.000000 by matching corner name
route:#CCE Version read = IQuantus/TQuantus 24.1.0-s290
route:#number model r/c [1,1] [5,90] read
postcts.report_postcts:#@ Begin verbose flow_step report_area_innovus
postcts.report_postcts:@@flow 2: report_summary -no_html -out_dir debug -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]qor.rpt]
postcts.report_postcts:Start to collect the design information.
postcts.report_postcts:Build netlist information for Cell counter_16bit.
postcts.report_postcts:Finished collecting the design information.
postcts.report_postcts:Generating standard cells used in the design report.
postcts.report_postcts:Analyze library ... 
postcts.report_postcts:Analyze netlist ... 
postcts.report_postcts:Analyze timing ... 
postcts.report_postcts:Analyze floorplan/placement ... 
route:#0 rcmodel(s) requires rebuild
route:#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2999.40 (MB), peak = 3007.41 (MB)
postcts.report_postcts:Analysis Routing ...
postcts.report_postcts:Report saved in file reports/postcts/qor.rpt
postcts.report_postcts:@@flow 3: report_area -min_count 1000 -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]area.summary.rpt]
postcts.report_postcts:#@ End verbose flow_step report_area_innovus
route:#Finish check_net_pin_list step Enter extract
route:#Start init net ripin tree building
route:#Finish init net ripin tree building
route:#Cpu time = 00:00:00
route:#Elapsed time = 00:00:00
route:#Increased memory = 0.03 (MB)
route:#Total memory = 3003.63 (MB)
route:#Peak memory = 3007.41 (MB)
route:#begin processing metal fill model file
route:#end processing metal fill model file
route:#
route:#Start Post Track Assignment Wire Spread.
route:#Done with 29 horizontal wires in 5 hboxes and 27 vertical wires in 4 hboxes.
route:#Complete Post Track Assignment Wire Spread.
route:#
route:#Length limit = 200 pitches
route:#opt mode = 2
route:#Finish check_net_pin_list step Fix net pin list
route:#Start generate extraction boxes.
route:#
route:#Extract using 30 x 30 Hboxes
route:#5x6 initial hboxes
route:#Use area based hbox pruning.
route:#0/0 hboxes pruned.
route:#Complete generating extraction boxes.
route:#Extract 18 hboxes with single thread on machine with  Xeon 2.80GHz 56320KB Cache 88CPU...
route:#Process 0 special clock nets for rc extraction
route:#Total 191 nets were built. 151 nodes added to break long wires. 0 net(s) have incomplete routes.
route:#Start inst blockage merging.
postcts.report_postcts:UM: Running design category ...
postcts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts.report_postcts:UM:           7.73              7                                      report_area_innovus
route:#Run Statistics for Extraction:
route:#   Cpu time = 00:00:05, elapsed time = 00:00:05 .
route:#   Increased memory =    56.58 (MB), total memory =  3061.91 (MB), peak memory =  3061.91 (MB)
route:#
route:#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
route:#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3011.07 (MB), peak = 3061.91 (MB)
route:#RC Statistics: 696 Res, 521 Ground Cap, 86 XCap (Edge to Edge)
route:#WARNING (NREX-102) Net UNCONNECTED8 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
route:#WARNING (NREX-102) Net UNCONNECTED3 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
route:#WARNING (NREX-102) Net UNCONNECTED6 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
route:#WARNING (NREX-102) Net UNCONNECTED7 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
route:#WARNING (NREX-102) Net UNCONNECTED is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
route:#WARNING (NREX-102) Net UNCONNECTED2 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
route:#WARNING (NREX-102) Net UNCONNECTED5 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
route:#WARNING (NREX-102) Net UNCONNECTED0 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
route:#WARNING (NREX-102) Net UNCONNECTED1 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
route:#WARNING (NREX-102) Net UNCONNECTED4 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
route:#WARNING (NREX-102) Net VDD is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
route:#WARNING (NREX-102) Net VSS is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
route:#RC V/H edge ratio: 0.86, Avg V/H Edge Length: 14514.17 (527), Avg L-Edge Length: 15270.60 (84)
route:#Register nets and terms for rcdb /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_47517_2c03a46f-302e-4384-bf16-455a49b2ae52_ece-rschsrv.ece.gatech.edu_dkhalil8_lFDSIH/nr0_47517_2c03a46f-302e-4384-bf16-455a49b2ae52Fu1A55.rcdb.d
route:#Finish registering nets and terms for rcdb.
route:#Start writing RC data.
route:#Finish writing RC data
route:#Finish writing rcdb with 1058 nodes, 867 edges, and 204 xcaps
route:#151 inserted nodes are removed
route:#Restored 0 tie nets, 0 tie snets, 0 partial nets
route:#Remove Post Track Assignment Wire Spread
route:Restoring parasitic data from file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_47517_2c03a46f-302e-4384-bf16-455a49b2ae52_ece-rschsrv.ece.gatech.edu_dkhalil8_lFDSIH/nr0_47517_2c03a46f-302e-4384-bf16-455a49b2ae52Fu1A55.rcdb.d' ...
route:Reading RCDB with compressed RC data.
route:Reading RCDB with compressed RC data.
route:Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3017.555M)
route:Following multi-corner parasitics specified:
route:	/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_47517_2c03a46f-302e-4384-bf16-455a49b2ae52_ece-rschsrv.ece.gatech.edu_dkhalil8_lFDSIH/nr0_47517_2c03a46f-302e-4384-bf16-455a49b2ae52Fu1A55.rcdb.d (rcdb)
route:Reading RCDB with compressed RC data.
route:		Cell counter_16bit has rcdb /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_47517_2c03a46f-302e-4384-bf16-455a49b2ae52_ece-rschsrv.ece.gatech.edu_dkhalil8_lFDSIH/nr0_47517_2c03a46f-302e-4384-bf16-455a49b2ae52Fu1A55.rcdb.d specified
route:Cell counter_16bit, hinst 
route:Reading RCDB with compressed RC data.
route:Done read_parasitics... (cpu: 0:00:00.1 real: 0:00:00.0 mem: 3015.918M)
route:#
route:#Restore RCDB.
route:#Remove Post Track Assignment Wire Spread
route:#
route:#Complete tQuantus RC extraction.
route:#Cpu time = 00:00:06
route:#Elapsed time = 00:00:06
route:#Increased memory = 10.50 (MB)
route:#Total memory = 3013.15 (MB)
route:#Peak memory = 3061.91 (MB)
route:#
route:Un-suppress "**WARN ..." messages.
route:#RC Extraction Completed...
route:AAE_INFO: switching set_db delaycal_enable_si from false to true ...
route:AAE_INFO: The setting is changed from false to true in set_db delaycal_enable_si
route:#Reporting timing...
route:###############################################################
route:#  Generated by:      Cadence Innovus 25.11-s102_1
route:#  OS:                Linux x86_64(Host ID ece-rschsrv.ece.gatech.edu)
route:#  Generated on:      Sat Feb 14 12:52:01 2026
route:#  Design:            counter_16bit
route:#  Command:           route_design
route:###############################################################
route:#Normalized TNS: -1.640 -> -1.640, r2r -1.525 -> -1.525, unit 1000.000, clk period 1.000 (ns)
route:#Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3023.43 (MB), peak = 3061.91 (MB)
route:#Library Standard Delay: 37.60ps
route:#Slack threshold: 0.00ps
route:#*** Analyzed 60 timing critical paths, and collected 32.
route:#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3023.43 (MB), peak = 3061.91 (MB)
route:#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3024.10 (MB), peak = 3061.91 (MB)
route:Worst slack reported in the design = -0.108294 (late)
route:
route:*** writeDesignTiming (0:00:00.0) ***
route:#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3024.64 (MB), peak = 3061.91 (MB)
route:Un-suppress "**WARN ..." messages.
route:#Number of victim nets: 0
route:#Number of aggressor nets: 0
route:#Number of weak nets: 41
route:#Number of critical nets: 52
route:#	level 1 [-148.7,  -34.9]: 48 nets
route:#	level 2 [-148.7, -122.7]: 2 nets
route:#	level 3 [-148.7, -148.7]: 2 nets
route:#Total number of nets: 191
route:#Total number of significant detoured timing critical nets is 0
route:#Total number of selected detoured timing critical nets is 0
route:#Setup timing driven post global route constraints on 65 nets
route:#1 critical nets are selected for extra spacing.
route:#Postfix stack gain threshold: Min=0.2 ps, 1-stack=75.2 ps
postcts.report_postcts:#@ Begin verbose flow_step report_early_summary_innovus
postcts.report_postcts:@flow 2: #- Update the timer for hold and write reports
postcts.report_postcts:@@flow 3: time_design -expanded_views -hold -report_only -report_dir debug -report_prefix [get_db flow_report_name]
postcts.report_postcts:*** time_design #1 [begin] () : totSession cpu/real = 0:01:26.6/0:01:28.7 (1.0), mem = 3057.1M
postcts.report_postcts:Saving timing graph ...
postcts.report_postcts:Done save timing graph
route:#0 nets (0 um) assigned to layer met3
route:#0 inserted nodes are removed
route:#Restored 0 tie nets, 0 tie snets, 0 partial nets
postcts.report_postcts:Starting delay calculation for Hold views
route:#
route:#  Congestion Analysis: (blocked Gcells are excluded)
route:#
route:#                 OverCon          
route:#                  #Gcell    %Gcell
route:#     Layer           (1)   OverCon  Flow/Cap
route:#  ----------------------------------------------
route:#  met1          0(0.00%)   (0.00%)     0.11  
route:#  met2          0(0.00%)   (0.00%)     0.15  
route:#  met3          0(0.00%)   (0.00%)     0.08  
route:#  met4          0(0.00%)   (0.00%)     0.00  
route:#  met5          0(0.00%)   (0.00%)     0.00  
route:#  ----------------------------------------------
route:#     Total      0(0.00%)   (0.00%)
route:#
route:#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
route:#  Overflow after GR: 0.00% H + 0.00% V
route:#
route:#Hotspot report including placement blocked areas
route:[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
route:[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
route:[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
route:[hotspot] |     met1(H)    |              1.00 |              1.00 |    66.23    49.68    82.80    66.23 |
route:[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
route:[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
route:[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
route:[hotspot] |     met5(H)    |              0.00 |              0.00 |   (none)                            |
route:[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
route:[hotspot] |      worst     |   (met1)     1.00 |   (met1)     1.00 |                                     |
route:[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
route:[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
route:[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
route:Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
route:#Max overcon = 0 track.
route:#Total overcon = 0.00%.
route:#Worst layer Gcell overcon rate = 0.00%.
route:#
route:#----------------------------------------------------
route:# Summary of active signal nets routing constraints
route:#+--------------------------+-----------+
route:#| Avoid Detour             |         3 |
route:#| Prefer Extra Space       |         3 |
route:#+--------------------------+-----------+
route:#
route:#----------------------------------------------------
route:#Complete Global Routing.
route:#Total number of nets with non-default rule or having extra spacing = 4
route:#
route:#  Routing Statistics
route:#
route:#-------------+-----------+-----+
route:#  Layer      | Length(um)| Vias|
route:#-------------+-----------+-----+
route:#  poly ( 0H) |          0|    0|
route:#  met1 ( 1H) |       5165|  494|
route:#  met2 ( 2V) |      10426|  246|
route:#  met3 ( 3H) |       3279|   26|
route:#  met4 ( 4V) |        474|    4|
route:#  met5 ( 5H) |        129|    0|
route:#-------------+-----------+-----+
route:#  Total      |      19473|  770|
route:#-------------+-----------+-----+
route:#
route:# Total half perimeter of net bounding box: 20127 um.
route:#Total number of involved regular nets 22
route:#Maximum src to sink distance  1790.6
route:#Average of max src_to_sink distance  293.1
route:#Average of ave src_to_sink distance  260.9
route:#Total number of involved priority nets 1
route:#Maximum src to sink distance for priority net 171.9
route:#Average of max src_to_sink distance for priority net 171.9
route:#Average of ave src_to_sink distance for priority net 113.4
route:#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3025.14 (MB), peak = 3061.91 (MB)
postcts.report_postcts:AAE_INFO: opIsDesignInPostRouteState() is 0
postcts.report_postcts:#################################################################################
postcts.report_postcts:# Design Stage: PreRoute
postcts.report_postcts:# Design Name: counter_16bit
postcts.report_postcts:# Design Mode: 130nm
postcts.report_postcts:# Analysis Mode: MMMC OCV 
postcts.report_postcts:# Parasitics Mode: No SPEF/RCDB 
postcts.report_postcts:# Signoff Settings: SI Off 
postcts.report_postcts:#################################################################################
postcts.report_postcts:Start delay calculation (fullDC) (1 T). (MEM=3040.32)
postcts.report_postcts:Total number of fetched objects 201
postcts.report_postcts:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postcts.report_postcts:End delay calculation. (MEM=3062.3 CPU=0:00:00.0 REAL=0:00:00.0)
postcts.report_postcts:End delay calculation (fullDC). (MEM=3062.3 CPU=0:00:00.1 REAL=0:00:00.0)
postcts.report_postcts:*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:01:27 mem=3062.3M)
postcts.report_postcts:Restoring timing graph ...
route:Current (total cpu=0:01:28, real=0:01:31, peak res=3061.9M, current mem=2991.1M)
route:counter_16bit
route:Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3002.5M, current mem=3002.5M)
route:Current (total cpu=0:01:28, real=0:01:31, peak res=3061.9M, current mem=3002.5M)
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3002.52 (MB), peak = 3061.91 (MB)
route:#* Importing design timing data...
route:#Number of victim nets: 0
route:#Number of aggressor nets: 0
route:#Number of weak nets: 41
route:#Number of critical nets: 52
route:#	level 1 [-148.7,  -34.9]: 48 nets
route:#	level 2 [-148.7, -122.7]: 2 nets
route:#	level 3 [-148.7, -148.7]: 2 nets
route:#Total number of nets: 191
route:#
route:#timing driven effort level: 3
route:#Start Track Assignment With Timing Driven.
route:#Done with 6 horizontal wires in 5 hboxes and 5 vertical wires in 4 hboxes.
route:#Done with 1 horizontal wires in 5 hboxes and 1 vertical wires in 4 hboxes.
route:#Done with 5 horizontal wires in 5 hboxes and 4 vertical wires in 4 hboxes.
route:#
route:#Track assignment summary:
route:# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
route:#------------------------------------------------------------------------
route:# met1        5166.47 	 42.32%  	  0.00% 	 42.32%
route:# met2       10403.44 	  0.00%  	  0.00% 	  0.00%
route:# met3        3155.78 	  0.07%  	  0.00% 	  0.00%
route:# met4         378.83 	  0.00%  	  0.00% 	  0.00%
route:# met5         133.99 	  0.00%  	  0.00% 	  0.00%
route:#------------------------------------------------------------------------
route:# All       19238.50  	 11.38% 	  0.00% 	  0.00%
route:#Complete Track Assignment With Timing Driven.
route:#Total number of nets with non-default rule or having extra spacing = 4
route:#
route:#  Routing Statistics
route:#
route:#-------------+-----------+-----+
route:#  Layer      | Length(um)| Vias|
route:#-------------+-----------+-----+
route:#  poly ( 0H) |          0|    0|
route:#  met1 ( 1H) |       5165|  494|
route:#  met2 ( 2V) |      10412|  246|
route:#  met3 ( 3H) |       3279|   26|
route:#  met4 ( 4V) |        474|    4|
route:#  met5 ( 5H) |        129|    0|
route:#-------------+-----------+-----+
route:#  Total      |      19459|  770|
route:#-------------+-----------+-----+
route:#
route:# Total half perimeter of net bounding box: 20127 um.
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3002.63 (MB), peak = 3061.91 (MB)
route:#
route:#Routing data preparation, pin analysis, global routing and track assignment statistics:
route:#Cpu time = 00:00:11
route:#Elapsed time = 00:00:11
route:#Increased memory = 31.66 (MB)
route:#Total memory = 3002.63 (MB)
route:#Peak memory = 3061.91 (MB)
route:#Start reading timing information from file .timing_file_47517_2c03a46f-302e-4384-bf16-455a49b2ae52.tif.gz ...
route:#Read in timing information for 19 ports, 182 instances from timing file .timing_file_47517_2c03a46f-302e-4384-bf16-455a49b2ae52.tif.gz.
route:#
route:#Start Detail Routing..
route:#start initial detail routing ...
postcts.report_postcts:AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
postcts.report_postcts:Done restore timing graph
postcts.report_postcts:
postcts.report_postcts:OptSummary:
postcts.report_postcts:
postcts.report_postcts:------------------------------------------------------------------
postcts.report_postcts:         time_design Summary
postcts.report_postcts:------------------------------------------------------------------
postcts.report_postcts:
postcts.report_postcts:Hold views included:
postcts.report_postcts: tt_v1.8_25C_Nominal_25_func
postcts.report_postcts:
postcts.report_postcts:+--------------------+---------+---------+---------+
postcts.report_postcts:|     Hold mode      |   all   | reg2reg | default |
postcts.report_postcts:+--------------------+---------+---------+---------+
postcts.report_postcts:|           WNS (ns):|  0.052  |  0.104  |  0.052  |
postcts.report_postcts:|           TNS (ns):|  0.000  |  0.000  |  0.000  |
postcts.report_postcts:|    Violating Paths:|    0    |    0    |    0    |
postcts.report_postcts:|          All Paths:|   32    |   16    |   32    |
postcts.report_postcts:+--------------------+---------+---------+---------+
postcts.report_postcts:|tt_v1.8_25C_Nominal_25_func
postcts.report_postcts:|                    |  0.052  |  0.104  |  0.052  |
postcts.report_postcts:|                    |  0.000  |  0.000  |  0.000  |
postcts.report_postcts:|                    |    0    |    0    |    0    |
postcts.report_postcts:|                    |   32    |   16    |   32    |
postcts.report_postcts:+--------------------+---------+---------+---------+
postcts.report_postcts:
postcts.report_postcts:Density: 0.217%
postcts.report_postcts:------------------------------------------------------------------
postcts.report_postcts:Reported timing to dir debug
postcts.report_postcts:Total CPU time: 1.67 sec
postcts.report_postcts:Total Real time: 2.0 sec
postcts.report_postcts:Total Memory Usage: 3042.476562 Mbytes
postcts.report_postcts:*** time_design #1 [finish] () : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:01:28.2/0:01:30.3 (1.0), mem = 3042.5M
postcts.report_postcts:@flow 5: #- Reports that describe timing health
postcts.report_postcts:@@flow 6: report_timing_summary -checks {hold drv} > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]hold.analysis_summary.rpt]
postcts.report_postcts:AAE_INFO: opIsDesignInPostRouteState() is 0
postcts.report_postcts:#################################################################################
postcts.report_postcts:# Design Stage: PreRoute
postcts.report_postcts:# Design Name: counter_16bit
postcts.report_postcts:# Design Mode: 130nm
postcts.report_postcts:# Analysis Mode: MMMC OCV 
postcts.report_postcts:# Parasitics Mode: No SPEF/RCDB 
postcts.report_postcts:# Signoff Settings: SI Off 
postcts.report_postcts:#################################################################################
postcts.report_postcts:Start delay calculation (fullDC) (1 T). (MEM=3011.22)
postcts.report_postcts:Total number of fetched objects 201
postcts.report_postcts:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postcts.report_postcts:End delay calculation. (MEM=3036.15 CPU=0:00:00.1 REAL=0:00:00.0)
postcts.report_postcts:End delay calculation (fullDC). (MEM=3036.15 CPU=0:00:00.1 REAL=0:00:00.0)
postcts.report_postcts:@@flow 7: report_timing_summary -checks {hold drv} -expand_views > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]hold.view_summary.rpt]
postcts.report_postcts:The -expand_views option of report_timing_summary does not provide additional information when running a single-mode/single-corner analysis. You can use this option in multi-mode/multi-corner analysis to generate a view-by-view summary.  This option will be ignored.
postcts.report_postcts:@@flow 8: report_timing_summary -checks {hold drv} -expand_views -expand_clocks launch_capture  > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]hold.group_summary.rpt]
postcts.report_postcts:The -expand_views option of report_timing_summary does not provide additional information when running a single-mode/single-corner analysis. You can use this option in multi-mode/multi-corner analysis to generate a view-by-view summary.  This option will be ignored.
postcts.report_postcts:@@flow 9: report_constraint -early -all_violators -drv_violation_type {min_capacitance min_transition min_fanout} > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]hold.all_violators.rpt]
postcts.report_postcts:@@flow 10: set_metric -name timing.hold.type -value gba
postcts.report_postcts:#@ End verbose flow_step report_early_summary_innovus
postcts.report_postcts:UM: Running hold category ...
postcts.report_postcts:**WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
postcts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts.report_postcts:UM:           9.98             10                                      report_early_summary_innovus
route:#   number of violations = 0
route:#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3010.27 (MB), peak = 3150.79 (MB)
route:#Complete Detail Routing.
route:#Total number of nets with non-default rule or having extra spacing = 4
route:#
route:#  Routing Statistics
route:#
route:#-------------+-----------+-----+
route:#  Layer      | Length(um)| Vias|
route:#-------------+-----------+-----+
route:#  poly ( 0H) |          0|    0|
route:#  met1 ( 1H) |       5603|  515|
route:#  met2 ( 2V) |      10739|  187|
route:#  met3 ( 3H) |       3076|   26|
route:#  met4 ( 4V) |        442|    4|
route:#  met5 ( 5H) |         53|    0|
route:#-------------+-----------+-----+
route:#  Total      |      19913|  732|
route:#-------------+-----------+-----+
route:#
route:# Total half perimeter of net bounding box: 20127 um.
route:#Total number of DRC violations = 0
route:#Cpu time = 00:00:04
route:#Elapsed time = 00:00:04
route:#Increased memory = 7.64 (MB)
route:#Total memory = 3010.27 (MB)
route:#Peak memory = 3150.79 (MB)
route:#
route:#start routing for process antenna violation fix ...
route:#- start antenna fix number of process antenna vio = 2.
route:#- start antenna fix number of net violated process antenna rule = 2.
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3010.28 (MB), peak = 3150.79 (MB)
route:#
route:#Total number of nets with non-default rule or having extra spacing = 4
route:#
route:#  Routing Statistics
route:#
route:#-------------+-----------+-----+
route:#  Layer      | Length(um)| Vias|
route:#-------------+-----------+-----+
route:#  poly ( 0H) |          0|    0|
route:#  met1 ( 1H) |       5603|  515|
route:#  met2 ( 2V) |      10737|  191|
route:#  met3 ( 3H) |       3079|   32|
route:#  met4 ( 4V) |        449|    4|
route:#  met5 ( 5H) |         53|    0|
route:#-------------+-----------+-----+
route:#  Total      |      19922|  742|
route:#-------------+-----------+-----+
route:#
route:# Total half perimeter of net bounding box: 20127 um.
route:#Total number of DRC violations = 0
route:#Total number of process antenna violations = 0
route:#Total number of net violated process antenna rule = 0
route:#
route:#
route:#Total number of nets with non-default rule or having extra spacing = 4
route:#
route:#  Routing Statistics
route:#
route:#-------------+-----------+-----+
route:#  Layer      | Length(um)| Vias|
route:#-------------+-----------+-----+
route:#  poly ( 0H) |          0|    0|
route:#  met1 ( 1H) |       5603|  515|
route:#  met2 ( 2V) |      10737|  191|
route:#  met3 ( 3H) |       3079|   32|
route:#  met4 ( 4V) |        449|    4|
route:#  met5 ( 5H) |         53|    0|
route:#-------------+-----------+-----+
route:#  Total      |      19922|  742|
route:#-------------+-----------+-----+
route:#
route:# Total half perimeter of net bounding box: 20127 um.
route:#Total number of DRC violations = 0
route:#Total number of process antenna violations = 0
route:#Total number of net violated process antenna rule = 0
route:#
route:#
route:#Start Post Route via swapping...
route:#10.11% of area are rerouted by ECO routing.
route:#   number of violations = 0
route:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3012.64 (MB), peak = 3150.79 (MB)
route:#CELL_VIEW counter_16bit,init has no DRC violation.
route:#Total number of DRC violations = 0
route:#Total number of process antenna violations = 0
route:#Total number of net violated process antenna rule = 0
route:#No via is swapped.
route:#Post Route via swapping is done.
route:#Total number of nets with non-default rule or having extra spacing = 4
route:#
route:#  Routing Statistics
route:#
route:#-------------+-----------+-----+
route:#  Layer      | Length(um)| Vias|
route:#-------------+-----------+-----+
route:#  poly ( 0H) |          0|    0|
route:#  met1 ( 1H) |       5603|  515|
route:#  met2 ( 2V) |      10737|  191|
route:#  met3 ( 3H) |       3079|   32|
route:#  met4 ( 4V) |        449|    4|
route:#  met5 ( 5H) |         53|    0|
route:#-------------+-----------+-----+
route:#  Total      |      19922|  742|
route:#-------------+-----------+-----+
route:#
route:# Total half perimeter of net bounding box: 20127 um.
route:#
route:#Start Post Route wire spreading..
route:#
route:#Start DRC checking..
route:#   number of violations = 0
route:#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3010.87 (MB), peak = 3150.79 (MB)
route:#CELL_VIEW counter_16bit,init has no DRC violation.
route:#Total number of DRC violations = 0
route:#Total number of process antenna violations = 0
route:#Total number of net violated process antenna rule = 0
route:#
route:#Start data preparation for wire spreading...
route:#
route:#Data preparation is done on Sat Feb 14 12:52:09 2026
route:#
route:#
route:#Start Post Route Wire Spread.
route:#Done with 15 horizontal wires in 9 hboxes and 42 vertical wires in 7 hboxes.
route:#Complete Post Route Wire Spread.
route:#
route:#Total number of nets with non-default rule or having extra spacing = 4
route:#
route:#  Routing Statistics
route:#
route:#-------------+-----------+-----+
route:#  Layer      | Length(um)| Vias|
route:#-------------+-----------+-----+
route:#  poly ( 0H) |          0|    0|
route:#  met1 ( 1H) |       5604|  515|
route:#  met2 ( 2V) |      10767|  191|
route:#  met3 ( 3H) |       3092|   32|
route:#  met4 ( 4V) |        450|    4|
route:#  met5 ( 5H) |         53|    0|
route:#-------------+-----------+-----+
route:#  Total      |      19967|  742|
route:#-------------+-----------+-----+
route:#
route:# Total half perimeter of net bounding box: 20127 um.
route:#
route:#Start DRC checking..
route:#   number of violations = 0
route:#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3010.85 (MB), peak = 3150.79 (MB)
route:#CELL_VIEW counter_16bit,init has no DRC violation.
route:#Total number of DRC violations = 0
route:#Total number of process antenna violations = 0
route:#Total number of net violated process antenna rule = 0
route:#   number of violations = 0
route:#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3006.63 (MB), peak = 3150.79 (MB)
route:#CELL_VIEW counter_16bit,init has no DRC violation.
route:#Total number of DRC violations = 0
route:#Total number of process antenna violations = 0
route:#Total number of net violated process antenna rule = 0
route:#Post Route wire spread is done.
route:#Total number of nets with non-default rule or having extra spacing = 4
route:#
route:#  Routing Statistics
route:#
route:#-------------+-----------+-----+
route:#  Layer      | Length(um)| Vias|
route:#-------------+-----------+-----+
route:#  poly ( 0H) |          0|    0|
route:#  met1 ( 1H) |       5604|  515|
route:#  met2 ( 2V) |      10767|  191|
route:#  met3 ( 3H) |       3092|   32|
route:#  met4 ( 4V) |        450|    4|
route:#  met5 ( 5H) |         53|    0|
route:#-------------+-----------+-----+
route:#  Total      |      19967|  742|
route:#-------------+-----------+-----+
route:#
route:# Total half perimeter of net bounding box: 20127 um.
route:#route_detail Statistics:
route:#Cpu time = 00:00:07
route:#Elapsed time = 00:00:07
route:#Increased memory = 2.07 (MB)
route:#Total memory = 3004.70 (MB)
route:#Peak memory = 3150.79 (MB)
route:#
route:#route_global_detail statistics:
route:#Cpu time = 00:00:19
route:#Elapsed time = 00:00:20
route:#Increased memory = 127.29 (MB)
route:#Total memory = 2986.01 (MB)
route:#Peak memory = 3150.79 (MB)
route:#Number of warnings = 14
route:#Total number of warnings = 18
route:#Number of fails = 0
route:#Total number of fails = 0
route:#Complete route_global_detail on Sat Feb 14 12:52:11 2026
route:#
route:#Default setup view is reset to tt_v1.8_25C_Nominal_25_func.
route:#Default setup view is reset to tt_v1.8_25C_Nominal_25_func.
route:AAE_INFO: Post Route call back at the end of routeDesign
route:#route_design: cpu time = 00:00:21, elapsed time = 00:00:21, memory = 2978.14 (MB), peak = 3150.79 (MB)
route:#
route:#  Scalability Statistics
route:#
route:#----------------------------+---------+-------------+------------+
route:#  route_design              | cpu time| elapsed time| scalability|
route:#----------------------------+---------+-------------+------------+
route:#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
route:#  Post Callback             | 00:00:00|     00:00:00|         1.0|
route:#  Timing Data Generation    | 00:00:10|     00:00:10|         1.0|
route:#  DB Import                 | 00:00:00|     00:00:00|         1.0|
route:#  DB Export                 | 00:00:00|     00:00:00|         1.0|
route:#  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
route:#  Data Preparation          | 00:00:00|     00:00:00|         1.0|
route:#  Global Routing            | 00:00:00|     00:00:00|         1.0|
route:#  Track Assignment          | 00:00:00|     00:00:00|         1.0|
route:#  Detail Routing            | 00:00:04|     00:00:04|         1.0|
route:#  Antenna Fixing            | 00:00:00|     00:00:00|         1.0|
route:#  Post Route Via Swapping   | 00:00:00|     00:00:00|         1.0|
route:#  Post Route Wire Spreading | 00:00:03|     00:00:03|         1.0|
route:#  (-) Signature             | 00:00:00|     00:00:00|         1.0|
route:#  Entire Command            | 00:00:21|     00:00:21|         1.0|
route:#----------------------------+---------+-------------+------------+
route:#
route:#% End route_design (date=02/14 12:52:11, total cpu=0:00:20.6, real=0:00:22.0, peak res=3150.8M, current mem=2978.1M)
route:#@ End verbose flow_step implementation.route.run_route
postcts.report_postcts:#@ Begin verbose flow_step report_early_paths
postcts.report_postcts:@flow 2: #- Reports that show detailed early timing with Graph Based Analysis (GBA)
postcts.report_postcts:@@flow 3: report_timing -early -max_paths 5   -nworst 1 -path_type endpoint        > [file join [get_db flow_report_directory] [get_db flow_report_name] hold.endpoint.rpt]
postcts.report_postcts:@@flow 4: report_timing -early -max_paths 1   -nworst 1 -path_type full_clock -net > [file join [get_db flow_report_directory] [get_db flow_report_name] hold.worst.rpt]
postcts.report_postcts:@@flow 5: report_timing -early -max_paths 500 -nworst 1 -path_type full_clock      > [file join [get_db flow_report_directory] [get_db flow_report_name] hold.gba.rpt]
postcts.report_postcts:@flow 6: if {![get_feature report_pba]} {
postcts.report_postcts:@flow 7:
postcts.report_postcts:@flow 8:     #- Reports that show detailed timing with Path Based Analysis (PBA)
postcts.report_postcts:@flow 9: if {[is_flow -quiet -inside flow:sta]} {...}
postcts.report_postcts:@flow 12: }
postcts.report_postcts:#@ End verbose flow_step report_early_paths
route:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route:UM:          28.18             28                                      run_route
postcts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts.report_postcts:UM:           7.83              8                                      report_early_paths
route:#@ Begin verbose flow_step implementation.route.block_finish
route:@flow 2: apply {{} {
route:    #- Make sure flow_report_name is reset from any reports executed during the flow
route:    set_db flow_report_name [get_db [lindex [get_db flow_hier_path] end] .name]
route:    #- Set DB for handoff to Innovus
route:    if {[is_flow -inside flow:syn_opt]} {
route:      set_db flow_write_db_common true
route:    }
route:  
route:    #- Set value for SPEF output file generation
route:    if {[get_db flow_branch] ne ""} {
route:      set out_dir [file join [get_db flow_db_directory] [get_db flow_branch]_[get_db flow_report_name]]
route:    } else {
route:      set out_dir [file join [get_db flow_db_directory] [get_db flow_report_name]]
route:    }
route:    set_db flow_spef_directory $out_dir
route:  
route:    #- Store non-default root attributes to metrics
route:    catch {report_obj -tcl} flow_root_config
route:    if {[dict exists $flow_root_config root:/]} {
route:      set flow_root_config [dict get $flow_root_config root:/]
route:    } elseif {[dict exists $flow_root_config root:]} {
route:      set flow_root_config [dict get $flow_root_config root:]
route:    } else {
route:    }
route:    foreach key [dict keys $flow_root_config] {
route:      if {[string length [dict get $flow_root_config $key]] > 200} {
route:        dict set flow_root_config $key "\[long value truncated\]"
route:      }
route:    }
route:    set_metric -name flow.root_config -value $flow_root_config
route:  }}
route:#@ End verbose flow_step implementation.route.block_finish
postcts.report_postcts:#@ Begin verbose flow_step report_late_summary_innovus
postcts.report_postcts:@flow 2: #- Update the timer for setup and write reports
postcts.report_postcts:@@flow 3: time_design -expanded_views -report_only -report_dir debug -report_prefix [get_db flow_report_name]
postcts.report_postcts:*** time_design #2 [begin] () : totSession cpu/real = 0:01:44.6/0:01:47.0 (1.0), mem = 3092.0M
route:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route:UM:           7.61              7                                      block_finish
postcts.report_postcts:Starting delay calculation for Setup views
route:#% Begin save design ... (date=02/14 12:52:21, mem=3059.5M)
postcts.report_postcts:AAE_INFO: opIsDesignInPostRouteState() is 0
postcts.report_postcts:#################################################################################
postcts.report_postcts:# Design Stage: PreRoute
postcts.report_postcts:# Design Name: counter_16bit
postcts.report_postcts:# Design Mode: 130nm
postcts.report_postcts:# Analysis Mode: MMMC OCV 
postcts.report_postcts:# Parasitics Mode: No SPEF/RCDB 
postcts.report_postcts:# Signoff Settings: SI Off 
postcts.report_postcts:#################################################################################
route:% Begin Save ccopt configuration ... (date=02/14 12:52:21, mem=3059.5M)
postcts.report_postcts:Start delay calculation (fullDC) (1 T). (MEM=3047.96)
route:% End Save ccopt configuration ... (date=02/14 12:52:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=3060.3M, current mem=3060.3M)
postcts.report_postcts:Total number of fetched objects 201
postcts.report_postcts:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postcts.report_postcts:End delay calculation. (MEM=3071.87 CPU=0:00:00.0 REAL=0:00:00.0)
postcts.report_postcts:End delay calculation (fullDC). (MEM=3071.87 CPU=0:00:00.1 REAL=0:00:00.0)
route:% Begin Save netlist data ... (date=02/14 12:52:21, mem=3060.3M)
route:Writing Binary DB to /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.v.bin in single-threaded mode...
route:% End Save netlist data ... (date=02/14 12:52:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=3060.3M, current mem=3060.3M)
route:Saving symbol-table file ...
postcts.report_postcts:*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:01:45 mem=3073.4M)
route:Saving congestion map file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.route.congmap.gz ...
route:% Begin Save AAE data ... (date=02/14 12:52:21, mem=3060.8M)
route:Saving AAE Data ...
route:AAE DB initialization (MEM=3121.789062 CPU=0:00:00.0 REAL=0:00:00.0) 
route:% End Save AAE data ... (date=02/14 12:52:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=3061.3M, current mem=3061.3M)
route:Saving /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/scheduling_file.cts in /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3.dat/scheduling_file.cts
route:Saving preference file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/gui.pref.tcl ...
route:Saving mode setting ...
route:Saving root attributes to be loaded post write_db ...
postcts.report_postcts:
postcts.report_postcts:OptSummary:
postcts.report_postcts:
postcts.report_postcts:------------------------------------------------------------------
postcts.report_postcts:         time_design Summary
postcts.report_postcts:------------------------------------------------------------------
postcts.report_postcts:
postcts.report_postcts:Setup views included:
postcts.report_postcts: tt_v1.8_25C_Nominal_25_func 
postcts.report_postcts:
postcts.report_postcts:+--------------------+---------+---------+---------+
postcts.report_postcts:|     Setup mode     |   all   | reg2reg | default |
postcts.report_postcts:+--------------------+---------+---------+---------+
postcts.report_postcts:|           WNS (ns):| -0.095  | -0.095  |  0.140  |
postcts.report_postcts:|           TNS (ns):| -0.895  | -0.895  |  0.000  |
postcts.report_postcts:|    Violating Paths:|   14    |   14    |    0    |
postcts.report_postcts:|          All Paths:|   32    |   16    |   32    |
postcts.report_postcts:+--------------------+---------+---------+---------+
postcts.report_postcts:|tt_v1.8_25C_Nominal_25_func
postcts.report_postcts:|                    | -0.095  | -0.095  |  0.140  |
postcts.report_postcts:|                    | -0.895  | -0.895  |  0.000  |
postcts.report_postcts:|                    |   14    |   14    |    0    |
postcts.report_postcts:|                    |   32    |   16    |   32    |
postcts.report_postcts:+--------------------+---------+---------+---------+
postcts.report_postcts:
postcts.report_postcts:+----------------+-------------------------------+------------------+
postcts.report_postcts:|                |              Real             |       Total      |
postcts.report_postcts:|    DRVs        +------------------+------------+------------------|
postcts.report_postcts:|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
postcts.report_postcts:+----------------+------------------+------------+------------------+
postcts.report_postcts:|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
postcts.report_postcts:|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
postcts.report_postcts:|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
postcts.report_postcts:|   max_length   |      0 (0)       |     0      |      0 (0)       |
postcts.report_postcts:+----------------+------------------+------------+------------------+
postcts.report_postcts:
postcts.report_postcts:Density: 0.217%
postcts.report_postcts:------------------------------------------------------------------
postcts.report_postcts:Reported timing to dir debug
postcts.report_postcts:Total CPU time: 0.76 sec
postcts.report_postcts:Total Real time: 2.0 sec
postcts.report_postcts:Total Memory Usage: 3053.28125 Mbytes
postcts.report_postcts:*** time_design #2 [finish] () : cpu/real = 0:00:00.8/0:00:01.9 (0.4), totSession cpu/real = 0:01:45.3/0:01:48.9 (1.0), mem = 3053.3M
postcts.report_postcts:@flow 5: #- Reports that describe timing health
route:**WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
route:Saving global file ...
postcts.report_postcts:@@flow 6: report_timing_summary -checks {setup drv} > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]setup.analysis_summary.rpt]
postcts.report_postcts:@@flow 7: report_timing_summary -checks {setup drv} -expand_views > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]setup.view_summary.rpt]
postcts.report_postcts:The -expand_views option of report_timing_summary does not provide additional information when running a single-mode/single-corner analysis. You can use this option in multi-mode/multi-corner analysis to generate a view-by-view summary.  This option will be ignored.
postcts.report_postcts:@@flow 8: report_timing_summary -checks {setup drv} -expand_views -expand_clocks launch_capture  > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]setup.group_summary.rpt]
postcts.report_postcts:The -expand_views option of report_timing_summary does not provide additional information when running a single-mode/single-corner analysis. You can use this option in multi-mode/multi-corner analysis to generate a view-by-view summary.  This option will be ignored.
postcts.report_postcts:@@flow 9: report_constraint -late -all_violators -drv_violation_type {max_capacitance max_transition max_fanout} > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]setup.all_violators.rpt]
postcts.report_postcts:@@flow 10: set_metric -name timing.setup.type -value gba
postcts.report_postcts:@@flow 11: set_metric -name timing.drv.report_file -value [file join [get_db flow_report_name] [get_db flow_report_prefix]setup.all_violators.rpt]
postcts.report_postcts:#@ End verbose flow_step report_late_summary_innovus
route:Saving root attributes to be loaded previous write_db ...
route:% Begin Save floorplan data ... (date=02/14 12:52:23, mem=3065.6M)
route:Saving floorplan file ...
route:Convert 0 swires and 0 svias from compressed groups
postcts.report_postcts:UM: Running setup category ...
route:% End Save floorplan data ... (date=02/14 12:52:24, total cpu=0:00:00.1, real=0:00:01.0, peak res=3066.2M, current mem=3066.2M)
route:Saving PG file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:52:24 2026)
route:*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3066.2M) ***
route:*info - save blackBox cells to lef file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.bbox.lef
route:Saving Drc markers ...
route:... No Drc file written since there is no markers found.
route:% Begin Save placement data ... (date=02/14 12:52:24, mem=3066.4M)
route:** Saving stdCellPlacement_binary (version# 2) ...
route:Save Adaptive View Pruning View Names to Binary file
route:% End Save placement data ... (date=02/14 12:52:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=3066.6M, current mem=3066.6M)
route:% Begin Save routing data ... (date=02/14 12:52:24, mem=3066.6M)
route:Saving route file ...
route:*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3067.8M) ***
route:% End Save routing data ... (date=02/14 12:52:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=3066.9M, current mem=3066.9M)
route:Saving property file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.prop
route:*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3070.4M) ***
route:#Saving pin access data to file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.apa ...
route:#
route:Saving preRoute extracted patterns in file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.techData.gz' ...
route:Saving preRoute extraction data in directory '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/extraction/' ...
postcts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts.report_postcts:UM:           8.79             10         -0.895 ns         -0.095 ns  report_late_summary_innovus
route:% Begin Save power constraints data ... (date=02/14 12:52:25, mem=3065.7M)
route:% End Save power constraints data ... (date=02/14 12:52:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=3065.7M, current mem=3065.7M)
route:**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
route:**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
route:Generated self-contained design route.enc_3
route:#% End save design ... (date=02/14 12:52:25, total cpu=0:00:03.3, real=0:00:04.0, peak res=3066.9M, current mem=3066.5M)
route:
route:*** Summary of all messages that are not suppressed in this session:
route:Severity  ID               Count  Summary                                  
route:WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
route:WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
route:*** Message Summary: 3 warning(s), 0 error(s)
route:
route:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route:UM:*                                                                   write_db
postcts.report_postcts:#@ Begin verbose flow_step report_late_paths
postcts.report_postcts:@flow 2: #- Reports that show detailed timing with Graph Based Analysis (GBA)
postcts.report_postcts:@@flow 3: report_timing -max_paths 5   -nworst 1 -path_type endpoint        > [file join [get_db flow_report_directory] [get_db flow_report_name] setup.endpoint.rpt]
postcts.report_postcts:@@flow 4: report_timing -max_paths 1   -nworst 1 -path_type full_clock -net > [file join [get_db flow_report_directory] [get_db flow_report_name] setup.worst.rpt]
postcts.report_postcts:@@flow 5: report_timing -max_paths 500 -nworst 1 -path_type full_clock      > [file join [get_db flow_report_directory] [get_db flow_report_name] setup.gba.rpt]
postcts.report_postcts:@flow 6: if {![get_feature report_pba]} {
postcts.report_postcts:@flow 7:
postcts.report_postcts:@flow 8:     #- Reports that show detailed timing with Path Based Analysis (PBA)
postcts.report_postcts:@flow 9: if {[is_flow -quiet -inside flow:sta]} {...}
postcts.report_postcts:@flow 12: }
postcts.report_postcts:#@ End verbose flow_step report_late_paths
route:#@ Begin verbose flow_step implementation.route.write_output_screenshot
route:@flow 2: set inputstring [get_db flow_starting_db]
route:@flow 3: set stepname [lindex $inputstring [expr {[llength stepname]}]]
route:@flow 4: set filename [file tail $stepname]
route:@flow 5: set rootname [file rootname $filename]
route:@flow 6: set outfile "./output/screenshots/${rootname}.gif"
route:@flow 7: # Define the directory name
route:@flow 8: set dirName "output/screenshots"
route:@flow 10: # Check if the directory exists
route:@flow 11: if {![file exists $dirName]} {...
route:@flow 15: } else {
route:@flow 16: puts "Directory '$dirName' already exists."
route:Directory 'output/screenshots' already exists.
route:@flow 17: }
route:@@flow 18: write_to_gif $outfile
route:#@ End verbose flow_step implementation.route.write_output_screenshot
postcts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts.report_postcts:UM:           7.81              8                                      report_late_paths
route:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route:UM:           7.25              7                                      write_output_screenshot
postcts.report_postcts:#@ Begin verbose flow_step report_clock_timing
postcts.report_postcts:@flow 2: #- Reports that check clock implementation
postcts.report_postcts:@@flow 3: report_clock_timing -type summary > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]clock.summary.rpt]
postcts.report_postcts:@@flow 4: report_clock_timing -type latency > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]clock.latency.rpt]
postcts.report_postcts:@@flow 5: report_clock_timing -type skew    > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]clock.skew.rpt]
postcts.report_postcts:#@ End verbose flow_step report_clock_timing
postcts.report_postcts:UM: Running clock category ...
postcts.report_postcts:Updating ideal nets and annotations...
postcts.report_postcts:Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
postcts.report_postcts:Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
postcts.report_postcts:No differences between SDC and CTS ideal net status found.
postcts.report_postcts:Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.early...
postcts.report_postcts:Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
postcts.report_postcts:Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
postcts.report_postcts:Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
postcts.report_postcts:
postcts.report_postcts:Clock DAG stats:
postcts.report_postcts:================
postcts.report_postcts:
postcts.report_postcts:-------------------------------------------------------
postcts.report_postcts:Cell type                 Count    Area     Capacitance
postcts.report_postcts:-------------------------------------------------------
postcts.report_postcts:Buffers                     0      0.000       0.000
postcts.report_postcts:Inverters                   0      0.000       0.000
postcts.report_postcts:Integrated Clock Gates      0      0.000       0.000
postcts.report_postcts:Discrete Clock Gates        0      0.000       0.000
postcts.report_postcts:Clock Logic                 0      0.000       0.000
postcts.report_postcts:All                         0      0.000       0.000
postcts.report_postcts:-------------------------------------------------------
postcts.report_postcts:
postcts.report_postcts:Clock DAG miscellaneous counts:
postcts.report_postcts:===============================
postcts.report_postcts:
postcts.report_postcts:------------------------------
postcts.report_postcts:Type                     Count
postcts.report_postcts:------------------------------
postcts.report_postcts:Roots                      1
postcts.report_postcts:Preserved Ports            0
postcts.report_postcts:Multiple Clock Inputs      0
postcts.report_postcts:------------------------------
postcts.report_postcts:
postcts.report_postcts:
postcts.report_postcts:Clock DAG sink counts:
postcts.report_postcts:======================
postcts.report_postcts:
postcts.report_postcts:-------------------------
postcts.report_postcts:Sink type           Count
postcts.report_postcts:-------------------------
postcts.report_postcts:Regular              16
postcts.report_postcts:Enable Latch          0
postcts.report_postcts:Load Capacitance      0
postcts.report_postcts:Antenna Diode         0
postcts.report_postcts:Node Sink             0
postcts.report_postcts:Port                  0
postcts.report_postcts:Total                16
postcts.report_postcts:-------------------------
postcts.report_postcts:
postcts.report_postcts:
postcts.report_postcts:Clock DAG wire lengths:
postcts.report_postcts:=======================
postcts.report_postcts:
postcts.report_postcts:--------------------
postcts.report_postcts:Type     Wire Length
postcts.report_postcts:--------------------
postcts.report_postcts:Top          0.000
postcts.report_postcts:Trunk        0.000
postcts.report_postcts:Leaf       260.165
postcts.report_postcts:Total      260.165
postcts.report_postcts:--------------------
postcts.report_postcts:
postcts.report_postcts:
postcts.report_postcts:Clock DAG hp wire lengths:
postcts.report_postcts:==========================
postcts.report_postcts:
postcts.report_postcts:-----------------------
postcts.report_postcts:Type     hp Wire Length
postcts.report_postcts:-----------------------
postcts.report_postcts:Top           0.000
postcts.report_postcts:Trunk         0.000
postcts.report_postcts:Leaf        171.120
postcts.report_postcts:Total       171.120
postcts.report_postcts:-----------------------
postcts.report_postcts:
postcts.report_postcts:
postcts.report_postcts:Clock DAG capacitances:
postcts.report_postcts:=======================
postcts.report_postcts:
postcts.report_postcts:--------------------------------
postcts.report_postcts:Type     Gate     Wire     Total
postcts.report_postcts:--------------------------------
postcts.report_postcts:Top      0.000    0.000    0.000
postcts.report_postcts:Trunk    0.000    0.000    0.000
postcts.report_postcts:Leaf     0.064    0.042    0.105
postcts.report_postcts:Total    0.064    0.042    0.105
postcts.report_postcts:--------------------------------
postcts.report_postcts:
postcts.report_postcts:
postcts.report_postcts:Clock DAG sink capacitances:
postcts.report_postcts:============================
postcts.report_postcts:
postcts.report_postcts:-----------------------------------------------
postcts.report_postcts:Total    Average    Std. Dev.    Min      Max
postcts.report_postcts:-----------------------------------------------
postcts.report_postcts:0.030     0.002       0.000      0.002    0.002
postcts.report_postcts:-----------------------------------------------
postcts.report_postcts:
postcts.report_postcts:
postcts.report_postcts:Clock DAG net violations:
postcts.report_postcts:=========================
postcts.report_postcts:
postcts.report_postcts:None
postcts.report_postcts:
postcts.report_postcts:
postcts.report_postcts:Clock DAG primary half-corner transition distribution:
postcts.report_postcts:======================================================
postcts.report_postcts:
postcts.report_postcts:--------------------------------------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
postcts.report_postcts:--------------------------------------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:Leaf        0.150       1       0.004       0.000      0.004    0.004    {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}         -
postcts.report_postcts:--------------------------------------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:
postcts.report_postcts:
postcts.report_postcts:
postcts.report_postcts:Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.
postcts.report_postcts:
postcts.report_postcts:Clock Tree Summary:
postcts.report_postcts:===================
postcts.report_postcts:
postcts.report_postcts:---------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
postcts.report_postcts:Name        Gates              Clock  Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
postcts.report_postcts:                               Cells  Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
postcts.report_postcts:                                                                (Ohms)                                
postcts.report_postcts:---------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:core_clock    0     0     0      0       0        16    163.32    749.344      0.000    0.042  0.064  clk
postcts.report_postcts:---------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:
postcts.report_postcts:Clock Sink Summary:
postcts.report_postcts:===================
postcts.report_postcts:
postcts.report_postcts:-------------------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
postcts.report_postcts:Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
postcts.report_postcts:                                                                                                          Pins    Sinks   Sinks       
postcts.report_postcts:-------------------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:core_clock       0             0             0            0           0          0        16        0       0       0         0         0
postcts.report_postcts:-------------------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:
postcts.report_postcts:Summary across all clock trees:
postcts.report_postcts:===============================
postcts.report_postcts:
postcts.report_postcts:------------------------------------------------------------------------------------------------------------
postcts.report_postcts:Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
postcts.report_postcts:Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
postcts.report_postcts:                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
postcts.report_postcts:                                                                        (Ohms)                         
postcts.report_postcts:------------------------------------------------------------------------------------------------------------
postcts.report_postcts:  0     0     0      0       0         0        16      16     163.320    74.934       0.000    0.042  0.064
postcts.report_postcts:------------------------------------------------------------------------------------------------------------
postcts.report_postcts:
postcts.report_postcts:Clock Sink Summary across all clock trees:
postcts.report_postcts:==========================================
postcts.report_postcts:
postcts.report_postcts:-------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
postcts.report_postcts:exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
postcts.report_postcts:                                                                                              Pins    Sinks   Sinks       
postcts.report_postcts:-------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:     0             0             0            0           0          0        16        0       0       0         0         0
postcts.report_postcts:-------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:
postcts.report_postcts:Physical metrics across all clock trees:
postcts.report_postcts:========================================
postcts.report_postcts:
postcts.report_postcts:-----------------------------------------------------------------------
postcts.report_postcts:Metric                               Minimum  Average  Maximum  Std.dev
postcts.report_postcts:-----------------------------------------------------------------------
postcts.report_postcts:Source-sink routed net length (um)   163.320  163.320  163.320   0.000
postcts.report_postcts:Source-sink manhattan distance (um)  171.120  171.120  171.120   0.000
postcts.report_postcts:Source-sink resistance (Ohm)          74.934   74.934   74.934   0.000
postcts.report_postcts:-----------------------------------------------------------------------
postcts.report_postcts:
postcts.report_postcts:Transition distribution for half-corner tt_v1.8_25C_Nominal_25:both.late:
postcts.report_postcts:=========================================================================
postcts.report_postcts:
postcts.report_postcts:--------------------------------------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
postcts.report_postcts:--------------------------------------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:Leaf        0.150       1       0.004       0.000      0.004    0.004    {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}         -
postcts.report_postcts:--------------------------------------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:
postcts.report_postcts:Count of violations across all clock trees:
postcts.report_postcts:===========================================
postcts.report_postcts:
postcts.report_postcts:---------------------------------------------------------------------------------------
postcts.report_postcts:Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
postcts.report_postcts:Name        violations         violations        violations    violations    violations
postcts.report_postcts:---------------------------------------------------------------------------------------
postcts.report_postcts:core_clock          0                 0               0             0            0
postcts.report_postcts:---------------------------------------------------------------------------------------
postcts.report_postcts:Total               0                 0               0             0            0
postcts.report_postcts:---------------------------------------------------------------------------------------
postcts.report_postcts:
postcts.report_postcts:Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.
postcts.report_postcts:
postcts.report_postcts:Found a total of 0 clock tree pins with max capacitance violations.
postcts.report_postcts:Found a total of 0 clock tree nets with max resistance violations.
postcts.report_postcts:Found a total of 0 clock tree nets with max length violations.
postcts.report_postcts:Found a total of 0 clock tree nets with max fanout violations.
postcts.report_postcts:Found a total of 0 clock tree pins with a slew violation.
postcts.report_postcts:
postcts.report_postcts:Clock Timing Summary:
postcts.report_postcts:=====================
postcts.report_postcts:
postcts.report_postcts:Target and measured clock slews (in ns):
postcts.report_postcts:
postcts.report_postcts:--------------------------------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:Clock tree  Timing Corner                      Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
postcts.report_postcts:                                               Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
postcts.report_postcts:--------------------------------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:core_clock  tt_v1.8_25C_Nominal_25:both.early     0.004          0.004           -              -        ignored          -      ignored          -
postcts.report_postcts:core_clock  tt_v1.8_25C_Nominal_25:both.late      0.004          0.004           -              -        explicit      100.000   explicit      100.000
postcts.report_postcts:--------------------------------------------------------------------------------------------------------------------------------------------------------
postcts.report_postcts:
postcts.report_postcts:* - indicates that target was not met.
postcts.report_postcts:
postcts.report_postcts:auto extracted - target was extracted from SDC.
postcts.report_postcts:auto computed - target was computed when balancing trees.
postcts.report_postcts:
postcts.report_postcts:Total Transition Slacks Summary:
postcts.report_postcts:================================
postcts.report_postcts:
postcts.report_postcts:-------------------------------------------------------------------------------------------------
postcts.report_postcts:Total       Total Leaf    Total        Total Leaf    Mean        Median      Std.Dev     Worst
postcts.report_postcts:Overslew    Overslew      Underslew    Underslew     Overslew    Overslew    Overslew    Overslew
postcts.report_postcts:-------------------------------------------------------------------------------------------------
postcts.report_postcts: 0.000        0.000        -0.146        -0.146       0.000       0.000       0.000       0.000
postcts.report_postcts:-------------------------------------------------------------------------------------------------
postcts.report_postcts:
postcts.report_postcts:Transition times measured in the half-corner tt_v1.8_25C_Nominal_25:both.late
postcts.report_postcts:
postcts.report_postcts:Top Underslews:
postcts.report_postcts:
postcts.report_postcts:------------------------------
postcts.report_postcts:Driving node    Underslew (ns)
postcts.report_postcts:------------------------------
postcts.report_postcts:core_clock          -0.146
postcts.report_postcts:------------------------------
postcts.report_postcts:
postcts.report_postcts:
route:#@ Begin verbose flow_step implementation.route.schedule_route_report_postroute
route:@@flow 2: schedule_flow -flow report_postroute -include_in_metrics
route:#@ End verbose flow_step implementation.route.schedule_route_report_postroute
postcts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts.report_postcts:UM:           7.88              8                                      report_clock_timing
postcts.report_postcts:#@ Begin verbose flow_step report_power_innovus
postcts.report_postcts:@@flow 2: report_power -no_wrap -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]power.all.rpt]
postcts.report_postcts:
postcts.report_postcts:Power Net Detected:
postcts.report_postcts:        Voltage	    Name
postcts.report_postcts:             0V	    VSS
postcts.report_postcts:           1.8V	    VDD
postcts.report_postcts:             0V	    VSS
postcts.report_postcts:           1.8V	    VDD
postcts.report_postcts:Using Power View tt_v1.8_25C_Nominal_25_func
postcts.report_postcts:.
postcts.report_postcts:
postcts.report_postcts:Begin Power Analysis
postcts.report_postcts:
postcts.report_postcts:             0V	    VSS
postcts.report_postcts:           1.8V	    VDD
postcts.report_postcts:
postcts.report_postcts:Begin Processing Timing Library for Power Calculation
postcts.report_postcts:
postcts.report_postcts:Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3099.93MB/6139.06MB/3099.93MB)
postcts.report_postcts:
postcts.report_postcts:
postcts.report_postcts:
postcts.report_postcts:Begin Processing Power Net/Grid for Power Calculation
postcts.report_postcts:
postcts.report_postcts:Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3099.93MB/6139.06MB/3099.93MB)
postcts.report_postcts:
postcts.report_postcts:Begin Processing Timing Window Data for Power Calculation
postcts.report_postcts:
postcts.report_postcts:core_clock(1000MHz) CK: assigning clock core_clock to net clk
postcts.report_postcts:Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3100.00MB/6139.06MB/3100.00MB)
postcts.report_postcts:
postcts.report_postcts:Begin Processing User Attributes
postcts.report_postcts:
postcts.report_postcts:Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3100.00MB/6139.06MB/3100.00MB)
postcts.report_postcts:
postcts.report_postcts:Begin Processing Signal Activity
postcts.report_postcts:
postcts.report_postcts:
postcts.report_postcts:Starting Levelizing
postcts.report_postcts:2026-Feb-14 12:52:46 (2026-Feb-14 17:52:46 GMT)
postcts.report_postcts:2026-Feb-14 12:52:46 (2026-Feb-14 17:52:46 GMT): 10%
postcts.report_postcts:2026-Feb-14 12:52:46 (2026-Feb-14 17:52:46 GMT): 20%
postcts.report_postcts:2026-Feb-14 12:52:46 (2026-Feb-14 17:52:46 GMT): 30%
postcts.report_postcts:2026-Feb-14 12:52:46 (2026-Feb-14 17:52:46 GMT): 40%
postcts.report_postcts:2026-Feb-14 12:52:46 (2026-Feb-14 17:52:46 GMT): 50%
postcts.report_postcts:2026-Feb-14 12:52:46 (2026-Feb-14 17:52:46 GMT): 60%
postcts.report_postcts:2026-Feb-14 12:52:46 (2026-Feb-14 17:52:46 GMT): 70%
postcts.report_postcts:2026-Feb-14 12:52:46 (2026-Feb-14 17:52:46 GMT): 80%
postcts.report_postcts:2026-Feb-14 12:52:46 (2026-Feb-14 17:52:46 GMT): 90%
postcts.report_postcts:
postcts.report_postcts:Finished Levelizing
postcts.report_postcts:2026-Feb-14 12:52:46 (2026-Feb-14 17:52:46 GMT)
postcts.report_postcts:
postcts.report_postcts:Starting Activity Propagation
postcts.report_postcts:2026-Feb-14 12:52:46 (2026-Feb-14 17:52:46 GMT)
postcts.report_postcts:** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
postcts.report_postcts:Use 'set_default_switching_activity -input_activity' command to change the default activity value.
postcts.report_postcts:
postcts.report_postcts:2026-Feb-14 12:52:46 (2026-Feb-14 17:52:46 GMT): 10%
postcts.report_postcts:2026-Feb-14 12:52:46 (2026-Feb-14 17:52:46 GMT): 20%
postcts.report_postcts:
postcts.report_postcts:Finished Activity Propagation
postcts.report_postcts:2026-Feb-14 12:52:46 (2026-Feb-14 17:52:46 GMT)
postcts.report_postcts:Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3100.00MB/6139.06MB/3100.00MB)
postcts.report_postcts:
postcts.report_postcts:Begin Power Computation
postcts.report_postcts:
postcts.report_postcts:      ----------------------------------------------------------
postcts.report_postcts:      # of cell(s) missing both power/leakage table: 0
postcts.report_postcts:      # of cell(s) missing power table: 0
postcts.report_postcts:      # of cell(s) missing leakage table: 0
postcts.report_postcts:      ----------------------------------------------------------
postcts.report_postcts:
postcts.report_postcts:
postcts.report_postcts:
postcts.report_postcts:Starting Calculating power
postcts.report_postcts:2026-Feb-14 12:52:46 (2026-Feb-14 17:52:46 GMT)
postcts.report_postcts: ... Calculating switching power
postcts.report_postcts:2026-Feb-14 12:52:46 (2026-Feb-14 17:52:46 GMT): 10%
postcts.report_postcts:2026-Feb-14 12:52:46 (2026-Feb-14 17:52:46 GMT): 20%
postcts.report_postcts:2026-Feb-14 12:52:46 (2026-Feb-14 17:52:46 GMT): 30%
postcts.report_postcts:2026-Feb-14 12:52:46 (2026-Feb-14 17:52:46 GMT): 40%
postcts.report_postcts:2026-Feb-14 12:52:46 (2026-Feb-14 17:52:46 GMT): 50%
postcts.report_postcts: ... Calculating internal and leakage power
postcts.report_postcts:2026-Feb-14 12:52:46 (2026-Feb-14 17:52:46 GMT): 60%
postcts.report_postcts:2026-Feb-14 12:52:46 (2026-Feb-14 17:52:46 GMT): 70%
postcts.report_postcts:2026-Feb-14 12:52:46 (2026-Feb-14 17:52:46 GMT): 80%
postcts.report_postcts:2026-Feb-14 12:52:46 (2026-Feb-14 17:52:46 GMT): 90%
postcts.report_postcts:
postcts.report_postcts:Finished Calculating power
postcts.report_postcts:2026-Feb-14 12:52:46 (2026-Feb-14 17:52:46 GMT)
postcts.report_postcts:      # of MSMV cell(s) missing power_level: 0
postcts.report_postcts:Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3100.99MB/6139.06MB/3100.99MB)
postcts.report_postcts:
postcts.report_postcts:Begin Processing User Attributes
postcts.report_postcts:
postcts.report_postcts:Begin Processing set_power
postcts.report_postcts:Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
postcts.report_postcts:mem(process/total/peak)=3100.99MB/6139.06MB/3100.99MB)
postcts.report_postcts:Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3100.99MB/6139.06MB/3100.99MB)
postcts.report_postcts:
postcts.report_postcts:Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3100.99MB/6139.06MB/3100.99MB)
postcts.report_postcts:
postcts.report_postcts:Begin Boundary Leakage Calculation
postcts.report_postcts:Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
postcts.report_postcts:mem(process/total/peak)=3101.11MB/6139.06MB/3101.11MB)
postcts.report_postcts:Begin Static Power Report Generation
postcts.report_postcts:*
postcts.report_postcts:
postcts.report_postcts:
postcts.report_postcts:
postcts.report_postcts:Total Power
postcts.report_postcts:-----------------------------------------------------------------------------------------
postcts.report_postcts:Total Internal Power:        1.35220034 	   49.7779%
postcts.report_postcts:Total Switching Power:       1.36415559 	   50.2180%
postcts.report_postcts:Total Leakage Power:         0.00011361 	    0.0042%
postcts.report_postcts:Total Power:                 2.71646955
postcts.report_postcts:-----------------------------------------------------------------------------------------
postcts.report_postcts:** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design
postcts.report_postcts:
postcts.report_postcts:Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
postcts.report_postcts:mem(process/total/peak)=3101.36MB/6139.06MB/3101.36MB)
postcts.report_postcts:
postcts.report_postcts:
postcts.report_postcts:Output file is reports/postcts/power.all.rpt
postcts.report_postcts:#@ End verbose flow_step report_power_innovus
route:
route:Program version = 25.11-s102_1
route:Working directory = /nethome/dkhalil8/InnovateECE/RTL2GDS/design
route:Databases directory = /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs
route:Starting time = Feb 14, 2026 12:51:18
route:Ending time = Feb 14, 2026 12:52:46
route:
route:Run Flow Summary
route:---------------------
route:
route:Steps run:  implementation.route.block_start implementation.route.init_innovus.init_innovus_yaml implementation.route.init_innovus.init_innovus_user implementation.route.add_fillers implementation.route.run_route implementation.route.block_finish implementation.route.write_output_screenshot implementation.route.schedule_route_report_postroute
route:
route:Step status:
route:     implementation.route.block_start                             success
route:     implementation.route.init_innovus.init_innovus_yaml          success
route:     implementation.route.init_innovus.init_innovus_user          success
route:     implementation.route.add_fillers                             success
route:     implementation.route.run_route                               success
route:     implementation.route.block_finish                            success
route:     implementation.route.write_output_screenshot                 success
route:     implementation.route.schedule_route_report_postroute         success
route:
route: ---------------------------------------------------------------------------------------------------- 
route:| Snapshot    | flow.cputime (s) | flow.realtime (s) | timing.setup.tns (ns) | timing.setup.wns (ns) |
route:|-------------+------------------+-------------------+-----------------------+-----------------------|
route:| syn_generic | 0:02:19          | 0:02:35           |                    -5 |                -0.413 |
route:| syn_map     | 0:01:50          | 0:02:01           |                    -4 |                -0.297 |
route:| syn_opt     | 0:02:07          | 0:02:17           |                    -3 |                -0.233 |
route:| floorplan   | 0:02:25          | 0:02:31           |                       |                       |
route:| prects      | 0:03:54          | 0:04:44           |                    -1 |                -0.086 |
route:| cts         | 0:02:39          | 0:03:23           |                    -1 |                -0.098 |
route:| postcts     | 0:01:29          | 0:01:33           |                    -1 |                -0.095 |
route:| route       | 0:01:51          | 0:01:52           |                       |                       |
route: ---------------------------------------------------------------------------------------------------- 
route:*** Message Summary: 168 warning(s), 0 error(s)
route:
route:
route:*** Memory Usage v#1 (Current mem = 3273.047M, initial mem = 916.480M) ***
route:--- Ending "Innovus" (totcpu=0:02:09, real=0:02:15, mem=3273.0M) ---
postcts.report_postcts:UM: Running power category ...
postcts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts.report_postcts:UM:           7.88              8                                      report_power_innovus
route:
  flow_current @ innovus: implementation.route.block_start -> implementation.route.schedule_route_report_postroute returned successfully

Starting scheduled flows at 02-14 12:53:00...
* flow_current @ innovus: implementation.postroute.block_start -> implementation.postroute.innovus_to_quantus
  report_postroute @ innovus: report_start -> report_finish
Waiting for flows to return... (3 running)
  report_postcts @ innovus: report_start -> report_finish
* flow_current @ innovus: implementation.postroute.block_start -> implementation.postroute.innovus_to_quantus
  report_postroute @ innovus: report_start -> report_finish
route.report_postroute:
route.report_postroute:Cadence Innovus(TM) Implementation System.
route.report_postroute:Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.
route.report_postroute:
route.report_postroute:Version:	v25.11-s102_1, built Wed Aug 27 13:03:08 PDT 2025
postroute:
postroute:Cadence Innovus(TM) Implementation System.
postroute:Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.
postroute:
postroute:Version:	v25.11-s102_1, built Wed Aug 27 13:03:08 PDT 2025
postcts.report_postcts:#@ Begin verbose flow_step report_finish
postcts.report_postcts:#@ End verbose flow_step report_finish
postcts.report_postcts:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postcts.report_postcts:UM:           7.82              8                                      report_finish
postcts.report_postcts:
postcts.report_postcts:Program version = 25.11-s102_1
postcts.report_postcts:Working directory = /nethome/dkhalil8/InnovateECE/RTL2GDS/design
postcts.report_postcts:Databases directory = /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs
postcts.report_postcts:Starting time = Feb 14, 2026 12:51:19
postcts.report_postcts:Ending time = Feb 14, 2026 12:53:03
postcts.report_postcts:
postcts.report_postcts:Run Flow Summary
postcts.report_postcts:---------------------
postcts.report_postcts:
postcts.report_postcts:Steps run:  report_start init_innovus.init_innovus_yaml init_innovus.init_innovus_user report_check_design report_area_innovus report_early_summary_innovus report_early_paths report_late_summary_innovus report_late_paths report_clock_timing report_power_innovus report_finish
postcts.report_postcts:
postcts.report_postcts:Step status:
postcts.report_postcts:     report_start                           success
postcts.report_postcts:     init_innovus.init_innovus_yaml         success
postcts.report_postcts:     init_innovus.init_innovus_user         success
postcts.report_postcts:     report_check_design                    success
postcts.report_postcts:     report_area_innovus                    success
postcts.report_postcts:     report_early_summary_innovus           success
postcts.report_postcts:     report_early_paths                     success
postcts.report_postcts:     report_late_summary_innovus            success
postcts.report_postcts:     report_late_paths                      success
postcts.report_postcts:     report_clock_timing                    success
postcts.report_postcts:     report_power_innovus                   success
postcts.report_postcts:     report_finish                          success
postcts.report_postcts:
postcts.report_postcts: ---------------------------------------------------------------------------------------------------- 
postcts.report_postcts:| Snapshot    | flow.cputime (s) | flow.realtime (s) | timing.setup.tns (ns) | timing.setup.wns (ns) |
postcts.report_postcts:|-------------+------------------+-------------------+-----------------------+-----------------------|
postcts.report_postcts:| syn_generic | 0:02:19          | 0:02:35           |                    -5 |                -0.413 |
postcts.report_postcts:| syn_map     | 0:01:50          | 0:02:01           |                    -4 |                -0.297 |
postcts.report_postcts:| syn_opt     | 0:02:07          | 0:02:17           |                    -3 |                -0.233 |
postcts.report_postcts:| floorplan   | 0:02:25          | 0:02:31           |                       |                       |
postcts.report_postcts:| prects      | 0:03:54          | 0:04:44           |                    -1 |                -0.086 |
postcts.report_postcts:| cts         | 0:02:39          | 0:03:23           |                    -1 |                -0.098 |
postcts.report_postcts:| postcts     | 0:02:39          | 0:02:45           |                    -1 |                -0.095 |
postcts.report_postcts: ---------------------------------------------------------------------------------------------------- 
postcts.report_postcts:*** Message Summary: 158 warning(s), 1 error(s)
postcts.report_postcts:
postcts.report_postcts:
postcts.report_postcts:*** Memory Usage v#1 (Current mem = 3072.340M, initial mem = 919.574M) ***
postcts.report_postcts:--- Ending "Innovus" (totcpu=0:02:26, real=0:02:31, mem=3072.3M) ---
postcts.report_postcts:
route.report_postroute:Options:	-batch -stylus -log /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/route.report_postroute -disable_user_startup -execute if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid 36147d20-83ae-43e7-9752-b20400969d04 previous_uuid {} top_dir /nethome/dkhalil8/InnovateECE/RTL2GDS/design flow_dir ./. status_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/route.report_postroute_3 metrics_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/route.report_postroute_3 run_tag {} db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3 counter_16bit {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 5 trunk_process 0 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} flow {flow flow:report_postroute tool innovus tool_options -disable_user_startup no_sync 0 sync 0 db {enc dbs/route.enc_3 counter_16bit {}} dir ./. branch {} caller_data {group 0 process_branch 5} include_in_metrics 1 parent_uuid 36147d20-83ae-43e7-9752-b20400969d04 after {} defer 0 child_of {flow:flow_current flow:implementation flow:route}} flow_name flow:report_postroute first_step {tool innovus flow flow:report_postroute canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:route}} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 0 aum_upload false tool_options -disable_user_startup overwrite 0 last_step {tool innovus flow flow:report_postroute canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:route}} child_of {flow:flow_current flow:implementation flow:route} log_prefix /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/route.report_postroute}; run_flow -from {tool innovus flow flow:report_postroute canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:route}} -to {tool innovus flow flow:report_postroute canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:route}}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/route.report_postroute_3} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:report_postroute} branch {} flow_working_directory {./.} flow_starting_db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3 counter_16bit {}} {tool_options} {-disable_user_startup} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0 
route.report_postroute:Date:		Sat Feb 14 12:53:01 2026
route.report_postroute:Host:		ece-rschsrv.ece.gatech.edu (x86_64 w/Linux 4.18.0-553.89.1.el8_10.x86_64) (22cores*88cpus*Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 56320KB)
route.report_postroute:OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
route.report_postroute:
route.report_postroute:License:
postroute:Options:	-batch -stylus -log /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/postroute -disable_user_startup -execute if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/InnovateECE/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/postroute_3 metrics_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/postroute_3 run_tag {} db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3 counter_16bit {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} flow {flow flow:flow_current dir . db {enc dbs/route.enc_3 counter_16bit {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postroute.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postroute.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:innovus_to_quantus} step flow_step:innovus_to_quantus features {} str implementation.postroute.innovus_to_quantus} log_prefix /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/postroute}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postroute.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:innovus_to_quantus} step flow_step:innovus_to_quantus features {} str implementation.postroute.innovus_to_quantus}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/postroute_3} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3 counter_16bit {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0 
postroute:Date:		Sat Feb 14 12:53:01 2026
postroute:Host:		ece-rschsrv.ece.gatech.edu (x86_64 w/Linux 4.18.0-553.89.1.el8_10.x86_64) (22cores*88cpus*Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 56320KB)
postroute:OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
postroute:
postroute:License:
route.report_postroute:		[12:53:01.185697] Configured Lic search path (25.01-s002): 5280@ece-winlic.ece.gatech.edu
route.report_postroute:
route.report_postroute:		invs	Innovus Implementation System	25.1	checkout succeeded
route.report_postroute:		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
postroute:		[12:53:01.185697] Configured Lic search path (25.01-s002): 5280@ece-winlic.ece.gatech.edu
postroute:
postroute:		invs	Innovus Implementation System	25.1	checkout succeeded
postroute:		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
  report_postcts @ innovus: report_start -> report_finish returned successfully but encountered errors
    log file:
      logs/postcts.report_postcts.log3
    error summary:
      Severity  ID         Count  Step                 Where             Summary
      ERROR     CHKCTS-24  1      report_check_design  .body_tcl line 2  Insufficient number of clock gating cells for clock_tree %s and power_domain %s. Have cells: %s.

Waiting for flows to return... (2 running)
* flow_current @ innovus: implementation.postroute.block_start -> implementation.postroute.innovus_to_quantus
  report_postroute @ innovus: report_start -> report_finish
postroute:
postroute:
route.report_postroute:
route.report_postroute:
postroute:Create and set the environment variable TMPDIR to /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI.
postroute:
postroute:Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
route.report_postroute:Create and set the environment variable TMPDIR to /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93753_0dc3a79c-d2d4-4946-85ea-124409bbb0ba_ece-rschsrv.ece.gatech.edu_dkhalil8_TDfw56.
route.report_postroute:
route.report_postroute:Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
postroute:[INFO] Loading Pegasus 24.14 fill procedures
route.report_postroute:[INFO] Loading Pegasus 24.14 fill procedures
postroute:Info: Process UID = 93627 / bef74e88-62f4-4e2c-82ab-ab076ab004c1 / feAHljWyXo
route.report_postroute:Info: Process UID = 93753 / 0dc3a79c-d2d4-4946-85ea-124409bbb0ba / nFeUykF6Zi
postroute:
postroute:**INFO:  MMMC transition support version v31-84 
postroute:
postroute:#@ Processing -execute option
postroute:@innovus 1> if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/InnovateECE/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/postroute_3 metrics_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/postroute_3 run_tag {} db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3 counter_16bit {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} flow {flow flow:flow_current dir . db {enc dbs/route.enc_3 counter_16bit {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postroute.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postroute.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:innovus_to_quantus} step flow_step:innovus_to_quantus features {} str implementation.postroute.innovus_to_quantus} log_prefix /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/postroute}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postroute.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:innovus_to_quantus} step flow_step:innovus_to_quantus features {} str implementation.postroute.innovus_to_quantus}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/postroute_3} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3 counter_16bit {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0
postroute:init_flow summary:
postroute:  Flow script        : 
postroute:  YAML script        : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml
postroute:  Flow               : flow:flow_current
postroute:  From               : implementation.postroute.block_start
postroute:  To                 : implementation.postroute.innovus_to_quantus
postroute:  Top directory      : /nethome/dkhalil8/InnovateECE/RTL2GDS/design
postroute:  Working directory  : .
postroute:  Starting database  : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3
postroute:  Run tag            : 
postroute:  Branch name        : 
postroute:  Metrics file       : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/postroute_3
postroute:  Status file        : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/postroute_3
postroute:reading previous metrics...
route.report_postroute:
route.report_postroute:**INFO:  MMMC transition support version v31-84 
route.report_postroute:
route.report_postroute:#@ Processing -execute option
route.report_postroute:@innovus 1> if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid 36147d20-83ae-43e7-9752-b20400969d04 previous_uuid {} top_dir /nethome/dkhalil8/InnovateECE/RTL2GDS/design flow_dir ./. status_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/route.report_postroute_3 metrics_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/route.report_postroute_3 run_tag {} db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3 counter_16bit {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 5 trunk_process 0 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} flow {flow flow:report_postroute tool innovus tool_options -disable_user_startup no_sync 0 sync 0 db {enc dbs/route.enc_3 counter_16bit {}} dir ./. branch {} caller_data {group 0 process_branch 5} include_in_metrics 1 parent_uuid 36147d20-83ae-43e7-9752-b20400969d04 after {} defer 0 child_of {flow:flow_current flow:implementation flow:route}} flow_name flow:report_postroute first_step {tool innovus flow flow:report_postroute canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:route}} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 0 aum_upload false tool_options -disable_user_startup overwrite 0 last_step {tool innovus flow flow:report_postroute canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:route}} child_of {flow:flow_current flow:implementation flow:route} log_prefix /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/route.report_postroute}; run_flow -from {tool innovus flow flow:report_postroute canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:route}} -to {tool innovus flow flow:report_postroute canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:route}}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/route.report_postroute_3} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:report_postroute} branch {} flow_working_directory {./.} flow_starting_db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3 counter_16bit {}} {tool_options} {-disable_user_startup} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0
route.report_postroute:init_flow summary:
route.report_postroute:  Flow script        : 
route.report_postroute:  YAML script        : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml
route.report_postroute:  Flow               : flow:report_postroute
route.report_postroute:  From               : report_start
route.report_postroute:  To                 : report_finish
route.report_postroute:  Top directory      : /nethome/dkhalil8/InnovateECE/RTL2GDS/design
route.report_postroute:  Working directory  : .
route.report_postroute:  Starting database  : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3
route.report_postroute:  Run tag            : 
route.report_postroute:  Branch name        : 
route.report_postroute:  Metrics file       : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/route.report_postroute_3
route.report_postroute:  Status file        : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/route.report_postroute_3
route.report_postroute:reading previous metrics...
postroute:Sourcing flow scripts...
route.report_postroute:Sourcing flow scripts...
postroute:Sourcing flow scripts done.
postroute:Begin steps for plugin point Cadence.plugin.flowkit.read_db.pre
postroute:#@ Begin verbose flow_step activate_views
postroute:@flow 2: apply {{} {
postroute:    set db [get_db flow_starting_db]
postroute:    set flow [lindex [get_db flow_hier_path] end]
postroute:    set setup_views [get_feature -obj $flow setup_views]
postroute:    set hold_views [get_feature -obj $flow hold_views]
postroute:    set leakage_view [get_feature -obj $flow leakage_view]
postroute:    set dynamic_view [get_feature -obj $flow dynamic_view]
postroute:  
postroute:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
postroute:      #- use read_db args for DB types and set_analysis_views for TCL
postroute:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
postroute:        set cmd "set_analysis_view"
postroute:        if {$setup_views ne ""} {
postroute:          append cmd " -setup [list $setup_views]"
postroute:        } else {
postroute:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
postroute:        }
postroute:        if {$hold_views ne ""} {
postroute:          append cmd " -hold [list $hold_views]"
postroute:        } else {
postroute:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
postroute:        }
postroute:        if {$leakage_view ne ""} {
postroute:          append cmd " -leakage [list $leakage_view]"
postroute:        } else {
postroute:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
postroute:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
postroute:          }
postroute:        }
postroute:        if {$dynamic_view ne ""} {
postroute:          append cmd " -dynamic [list $dynamic_view]"
postroute:        } else {
postroute:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
postroute:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
postroute:          }
postroute:        }
postroute:        eval $cmd
postroute:      } elseif {[llength [get_db analysis_views]] == 0} {
postroute:        set cmd "set_flowkit_read_db_args"
postroute:        if {$setup_views ne ""} {
postroute:          append cmd " -setup_views [list $setup_views]"
postroute:        }
postroute:        if {$hold_views ne ""} {
postroute:          append cmd " -hold_views [list $hold_views]"
postroute:        }
postroute:        if {$leakage_view ne ""} {
postroute:          append cmd " -leakage_view [list $leakage_view]"
postroute:        }
postroute:        if {$dynamic_view ne ""} {
postroute:          append cmd " -dynamic_view [list $dynamic_view]"
postroute:        }
postroute:        eval $cmd
postroute:      } else {
postroute:      }
postroute:    }
postroute:  }}
postroute:#@ End verbose flow_step activate_views
postroute:#@ Begin verbose flow_step init_mcpu
postroute:@flow 2: apply {{} {
postroute:    # Multi host/cpu attributes
postroute:    #-----------------------------------------------------------------------------
postroute:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
postroute:    # the specified dist script.  This connects the number of CPUs being reserved
postroute:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
postroute:    # a typical environment variable exported by distribution platforms and is
postroute:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
postroute:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
postroute:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
postroute:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
postroute:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
postroute:    } else {
postroute:      set max_cpus 1
postroute:    }
postroute:    switch -glob [get_db program_short_name] {
postroute:      default       {}
postroute:      joules*       -
postroute:      genus*        -
postroute:      innovus*      -
postroute:      tempus*       -
postroute:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
postroute:    }
postroute:if {[get_feature opt_signoff]} {
postroute:      if {[is_flow -inside flow:opt_signoff]} {
postroute:        set_multi_cpu_usage -verbose -remote_host 1
postroute:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
postroute:        set_distributed_hosts -local
postroute:      }
postroute:}
postroute:  }}
postroute:set_multi_cpu_usage -local_cpu 1
postroute:#@ End verbose flow_step init_mcpu
postroute:End steps for plugin point Cadence.plugin.flowkit.read_db.pre
postroute:#% Begin load design ... (date=02/14 12:53:35, mem=2141.7M)
route.report_postroute:Sourcing flow scripts done.
route.report_postroute:Begin steps for plugin point Cadence.plugin.flowkit.read_db.pre
route.report_postroute:#@ Begin verbose flow_step activate_views
route.report_postroute:@flow 2: apply {{} {
route.report_postroute:    set db [get_db flow_starting_db]
route.report_postroute:    set flow [lindex [get_db flow_hier_path] end]
route.report_postroute:    set setup_views [get_feature -obj $flow setup_views]
route.report_postroute:    set hold_views [get_feature -obj $flow hold_views]
route.report_postroute:    set leakage_view [get_feature -obj $flow leakage_view]
route.report_postroute:    set dynamic_view [get_feature -obj $flow dynamic_view]
route.report_postroute:  
route.report_postroute:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
route.report_postroute:      #- use read_db args for DB types and set_analysis_views for TCL
route.report_postroute:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
route.report_postroute:        set cmd "set_analysis_view"
route.report_postroute:        if {$setup_views ne ""} {
route.report_postroute:          append cmd " -setup [list $setup_views]"
route.report_postroute:        } else {
route.report_postroute:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
route.report_postroute:        }
route.report_postroute:        if {$hold_views ne ""} {
route.report_postroute:          append cmd " -hold [list $hold_views]"
route.report_postroute:        } else {
route.report_postroute:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
route.report_postroute:        }
route.report_postroute:        if {$leakage_view ne ""} {
route.report_postroute:          append cmd " -leakage [list $leakage_view]"
route.report_postroute:        } else {
route.report_postroute:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
route.report_postroute:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
route.report_postroute:          }
route.report_postroute:        }
route.report_postroute:        if {$dynamic_view ne ""} {
route.report_postroute:          append cmd " -dynamic [list $dynamic_view]"
route.report_postroute:        } else {
route.report_postroute:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
route.report_postroute:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
route.report_postroute:          }
route.report_postroute:        }
route.report_postroute:        eval $cmd
route.report_postroute:      } elseif {[llength [get_db analysis_views]] == 0} {
route.report_postroute:        set cmd "set_flowkit_read_db_args"
route.report_postroute:        if {$setup_views ne ""} {
route.report_postroute:          append cmd " -setup_views [list $setup_views]"
route.report_postroute:        }
route.report_postroute:        if {$hold_views ne ""} {
route.report_postroute:          append cmd " -hold_views [list $hold_views]"
route.report_postroute:        }
route.report_postroute:        if {$leakage_view ne ""} {
route.report_postroute:          append cmd " -leakage_view [list $leakage_view]"
route.report_postroute:        }
route.report_postroute:        if {$dynamic_view ne ""} {
route.report_postroute:          append cmd " -dynamic_view [list $dynamic_view]"
route.report_postroute:        }
route.report_postroute:        eval $cmd
route.report_postroute:      } else {
route.report_postroute:      }
route.report_postroute:    }
route.report_postroute:  }}
route.report_postroute:#@ End verbose flow_step activate_views
route.report_postroute:#@ Begin verbose flow_step init_mcpu
route.report_postroute:@flow 2: apply {{} {
route.report_postroute:    # Multi host/cpu attributes
route.report_postroute:    #-----------------------------------------------------------------------------
route.report_postroute:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
route.report_postroute:    # the specified dist script.  This connects the number of CPUs being reserved
route.report_postroute:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
route.report_postroute:    # a typical environment variable exported by distribution platforms and is
route.report_postroute:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
route.report_postroute:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
route.report_postroute:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
route.report_postroute:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
route.report_postroute:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
route.report_postroute:    } else {
route.report_postroute:      set max_cpus 1
route.report_postroute:    }
route.report_postroute:    switch -glob [get_db program_short_name] {
route.report_postroute:      default       {}
route.report_postroute:      joules*       -
route.report_postroute:      genus*        -
route.report_postroute:      innovus*      -
route.report_postroute:      tempus*       -
route.report_postroute:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
route.report_postroute:    }
route.report_postroute:if {[get_feature opt_signoff]} {
route.report_postroute:      if {[is_flow -inside flow:opt_signoff]} {
route.report_postroute:        set_multi_cpu_usage -verbose -remote_host 1
route.report_postroute:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
route.report_postroute:        set_distributed_hosts -local
route.report_postroute:      }
route.report_postroute:}
route.report_postroute:  }}
route.report_postroute:set_multi_cpu_usage -local_cpu 1
route.report_postroute:#@ End verbose flow_step init_mcpu
route.report_postroute:End steps for plugin point Cadence.plugin.flowkit.read_db.pre
route.report_postroute:#% Begin load design ... (date=02/14 12:53:36, mem=2136.8M)
postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
postroute:##  Process: 130           (User Set)               
postroute:##     Node: (not set)                           
postroute:
postroute:##  Check design process and node:  
postroute:##  Design tech node is not set.
postroute:
postroute:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
postroute:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
postroute:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
postroute:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
postroute:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute:Loading design 'counter_16bit' saved by 'Innovus' '25.11-s102_1' on 'Sat Feb 14 12:52:25 2026'.
route.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lib/sky130_tt_1.8_25_nldm.lib' ...
route.report_postroute:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
route.report_postroute:##  Process: 130           (User Set)               
route.report_postroute:##     Node: (not set)                           
route.report_postroute:
route.report_postroute:##  Check design process and node:  
route.report_postroute:##  Design tech node is not set.
route.report_postroute:
route.report_postroute:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
route.report_postroute:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
route.report_postroute:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
route.report_postroute:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
route.report_postroute:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
route.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
route.report_postroute:Loading design 'counter_16bit' saved by 'Innovus' '25.11-s102_1' on 'Sat Feb 14 12:52:25 2026'.
route.report_postroute:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lib/sky130_tt_1.8_25_nldm.lib' ...
postroute:Read 109 cells in library 'sky130_tt_1.8_25' 
postroute:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/sram_sky130/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib' ...
postroute:Read 1 cells in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib' 
postroute:
postroute:Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/libs/lef/sky130_scl_9T.tlef ...
postroute:
postroute:Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/libs/lef/sky130_scl_9T.lef ...
postroute:Set DBUPerIGU to M2 pitch 460.
route.report_postroute:Read 109 cells in library 'sky130_tt_1.8_25' 
route.report_postroute:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/sram_sky130/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib' ...
postroute:
postroute:Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/libs/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef ...
postroute:**WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-200' for more detail.
postroute:**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
postroute:To increase the message display limit, refer to the product command reference manual.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Read 1 cells in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib' 
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute:Type 'man IMPLF-201' for more detail.
postroute:**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
postroute:To increase the message display limit, refer to the product command reference manual.
postroute:
postroute:##  Check design process and node:  
postroute:##  Design tech node is not set.
postroute:
postroute:Loading view definition file from /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/viewDefinition.tcl
postroute:% Begin Load netlist data ... (date=02/14 12:53:39, mem=2159.2M)
postroute:*** Begin netlist parsing (mem=2159.2M) ***
postroute:Created 110 new cells from 2 timing libraries.
postroute:Reading netlist ...
postroute:Backslashed names will retain backslash and a trailing blank character.
postroute:Reading verilogBinary netlist '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.v.bin'
postroute:
postroute:*** Memory Usage v#1 (Current mem = 2166.934M, initial mem = 944.594M) ***
postroute:*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2167.1M) ***
postroute:% End Load netlist data ... (date=02/14 12:53:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=2167.1M, current mem=2167.1M)
postroute:Top level cell is counter_16bit.
route.report_postroute:
route.report_postroute:Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/libs/lef/sky130_scl_9T.tlef ...
route.report_postroute:
route.report_postroute:Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/libs/lef/sky130_scl_9T.lef ...
route.report_postroute:Set DBUPerIGU to M2 pitch 460.
route.report_postroute:
route.report_postroute:Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/libs/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef ...
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-200' for more detail.
route.report_postroute:**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
route.report_postroute:To increase the message display limit, refer to the product command reference manual.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
route.report_postroute:Type 'man IMPLF-201' for more detail.
route.report_postroute:**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
route.report_postroute:To increase the message display limit, refer to the product command reference manual.
route.report_postroute:
route.report_postroute:##  Check design process and node:  
route.report_postroute:##  Design tech node is not set.
route.report_postroute:
route.report_postroute:Loading view definition file from /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/viewDefinition.tcl
postroute:Hooked 110 DB cells to tlib cells.
route.report_postroute:% Begin Load netlist data ... (date=02/14 12:53:39, mem=2154.5M)
route.report_postroute:*** Begin netlist parsing (mem=2154.5M) ***
route.report_postroute:Created 110 new cells from 2 timing libraries.
route.report_postroute:Reading netlist ...
postroute:Starting recursive module instantiation check.
postroute:No recursion found.
postroute:Building hierarchical netlist for Cell counter_16bit ...
postroute:***** UseNewTieNetMode *****.
route.report_postroute:Backslashed names will retain backslash and a trailing blank character.
route.report_postroute:Reading verilogBinary netlist '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.v.bin'
route.report_postroute:
route.report_postroute:*** Memory Usage v#1 (Current mem = 2162.277M, initial mem = 948.539M) ***
route.report_postroute:*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2162.3M) ***
postroute:*** Netlist is unique.
postroute:** info: there are 119 modules.
postroute:** info: there are 182 stdCell insts.
postroute:** info: there are 182 stdCell insts with at least one signal pin.
postroute:
postroute:*** Memory Usage v#1 (Current mem = 2197.254M, initial mem = 944.594M) ***
postroute:*info: set bottom ioPad orient R0
postroute:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
postroute:Type 'man IMPFP-3961' for more detail.
postroute:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
postroute:Type 'man IMPFP-3961' for more detail.
route.report_postroute:% End Load netlist data ... (date=02/14 12:53:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=2162.4M, current mem=2162.4M)
route.report_postroute:Top level cell is counter_16bit.
postroute:Start create_tracks
postroute:Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
postroute:Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
postroute:Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
route.report_postroute:Hooked 110 DB cells to tlib cells.
postroute:Loading preference file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/gui.pref.tcl ...
route.report_postroute:Starting recursive module instantiation check.
route.report_postroute:No recursion found.
route.report_postroute:Building hierarchical netlist for Cell counter_16bit ...
route.report_postroute:***** UseNewTieNetMode *****.
route.report_postroute:*** Netlist is unique.
route.report_postroute:** info: there are 119 modules.
route.report_postroute:** info: there are 182 stdCell insts.
route.report_postroute:** info: there are 182 stdCell insts with at least one signal pin.
route.report_postroute:
route.report_postroute:*** Memory Usage v#1 (Current mem = 2192.398M, initial mem = 948.539M) ***
route.report_postroute:*info: set bottom ioPad orient R0
route.report_postroute:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
route.report_postroute:Type 'man IMPFP-3961' for more detail.
route.report_postroute:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
route.report_postroute:Type 'man IMPFP-3961' for more detail.
route.report_postroute:Start create_tracks
route.report_postroute:Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
route.report_postroute:Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
route.report_postroute:Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
postroute:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
postroute:##  Process: 130           (User Set)               
postroute:##     Node: (not set)                           
postroute:
postroute:##  Check design process and node:  
postroute:##  Design tech node is not set.
postroute:
postroute:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
postroute:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
postroute:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
postroute:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
postroute:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
postroute:Effort level <high> specified for tdgp_reg2reg_default path_group
postroute:Slack adjustment of -0 applied on tdgp_reg2reg_default path_group
postroute:Change floorplan default-technical-site to 'CoreSite'.
route.report_postroute:Loading preference file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/gui.pref.tcl ...
route.report_postroute:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
route.report_postroute:##  Process: 130           (User Set)               
route.report_postroute:##     Node: (not set)                           
route.report_postroute:
route.report_postroute:##  Check design process and node:  
route.report_postroute:##  Design tech node is not set.
route.report_postroute:
route.report_postroute:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
route.report_postroute:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
route.report_postroute:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
route.report_postroute:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
route.report_postroute:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
route.report_postroute:Effort level <high> specified for tdgp_reg2reg_default path_group
route.report_postroute:Slack adjustment of -0 applied on tdgp_reg2reg_default path_group
postroute:*Info: initialize multi-corner CTS.
route.report_postroute:Change floorplan default-technical-site to 'CoreSite'.
postroute:Total number of combinational cells: 87
postroute:Total number of sequential cells: 19
postroute:Total number of tristate cells: 3
postroute:Total number of level shifter cells: 0
postroute:Total number of power gating cells: 0
postroute:Total number of isolation cells: 0
postroute:Total number of power switch cells: 0
postroute:Total number of pulse generator cells: 0
postroute:Total number of always on buffers: 0
postroute:Total number of retention cells: 0
postroute:Total number of physical cells: 0
postroute:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
postroute:Total number of usable buffers: 7
postroute:List of unusable buffers:
postroute:Total number of unusable buffers: 0
postroute:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
postroute:Total number of usable inverters: 9
postroute:List of unusable inverters:
postroute:Total number of unusable inverters: 0
postroute:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
postroute:Total number of identified usable delay cells: 4
postroute:List of identified unusable delay cells:
postroute:Total number of identified unusable delay cells: 0
postroute:Reading floorplan file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.fp.gz (mem = 2494.3M).
route.report_postroute:*Info: initialize multi-corner CTS.
postroute:% Begin Load floorplan data ... (date=02/14 12:53:40, mem=2495.4M)
postroute:*info: reset 203 existing net BottomPreferredLayer and AvoidDetour
postroute:Deleting old partition specification.
postroute:Set FPlanBox to (0 0 1025800 1301800)
postroute:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
postroute:Type 'man IMPFP-3961' for more detail.
postroute:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
postroute:Type 'man IMPFP-3961' for more detail.
postroute: ... processed partition successfully.
postroute:Reading binary special route file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.fp.spr.gz (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:52:23 2026, version: 1)
route.report_postroute:Total number of combinational cells: 87
route.report_postroute:Total number of sequential cells: 19
route.report_postroute:Total number of tristate cells: 3
route.report_postroute:Total number of level shifter cells: 0
route.report_postroute:Total number of power gating cells: 0
route.report_postroute:Total number of isolation cells: 0
route.report_postroute:Total number of power switch cells: 0
route.report_postroute:Total number of pulse generator cells: 0
route.report_postroute:Total number of always on buffers: 0
route.report_postroute:Total number of retention cells: 0
route.report_postroute:Total number of physical cells: 0
route.report_postroute:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
route.report_postroute:Total number of usable buffers: 7
route.report_postroute:List of unusable buffers:
route.report_postroute:Total number of unusable buffers: 0
route.report_postroute:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
route.report_postroute:Total number of usable inverters: 9
route.report_postroute:List of unusable inverters:
route.report_postroute:Total number of unusable inverters: 0
route.report_postroute:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
route.report_postroute:Total number of identified usable delay cells: 4
route.report_postroute:List of identified unusable delay cells:
route.report_postroute:Total number of identified unusable delay cells: 0
postroute:Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2496.7M, current mem=2496.7M)
postroute:There are 1 nets with weight being set
postroute:There are 1 nets with bottomPreferredRoutingLayer being set
postroute:There are 4 nets with avoidDetour being set
postroute:Extracting standard cell pins and blockage ...... 
postroute:Pin and blockage extraction finished
postroute:Delete all existing relative floorplan constraints.
route.report_postroute:Reading floorplan file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.fp.gz (mem = 2503.1M).
postroute:% End Load floorplan data ... (date=02/14 12:53:41, total cpu=0:00:00.1, real=0:00:01.0, peak res=2497.7M, current mem=2497.7M)
postroute:Reading congestion map file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.route.congmap.gz ...
route.report_postroute:% Begin Load floorplan data ... (date=02/14 12:53:41, mem=2503.5M)
postroute:% Begin Load SymbolTable ... (date=02/14 12:53:41, mem=2497.7M)
postroute:Suppress "**WARN ..." messages.
postroute:Un-suppress "**WARN ..." messages.
route.report_postroute:*info: reset 203 existing net BottomPreferredLayer and AvoidDetour
route.report_postroute:Deleting old partition specification.
postroute:% End Load SymbolTable ... (date=02/14 12:53:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=2500.1M, current mem=2500.1M)
postroute:Loading place ...
postroute:% Begin Load placement data ... (date=02/14 12:53:41, mem=2500.1M)
postroute:Reading placement file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.place.gz.
postroute:** Reading stdCellPlacement_binary (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:52:24 2026, version# 2) ...
postroute:Read Views for adaptive view pruning ...
postroute:Read 0 views from Binary DB for adaptive view pruning
postroute:*** applyConnectGlobalNets disabled.
postroute:*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2501.7M) ***
postroute:Total net length = 1.958e+04 (8.519e+03 1.106e+04) (ext = 1.229e+04)
route.report_postroute:Set FPlanBox to (0 0 1025800 1301800)
route.report_postroute:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
route.report_postroute:Type 'man IMPFP-3961' for more detail.
route.report_postroute:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
route.report_postroute:Type 'man IMPFP-3961' for more detail.
route.report_postroute: ... processed partition successfully.
route.report_postroute:Reading binary special route file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.fp.spr.gz (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:52:23 2026, version: 1)
postroute:% End Load placement data ... (date=02/14 12:53:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=2502.1M, current mem=2501.7M)
route.report_postroute:Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2505.3M, current mem=2505.3M)
route.report_postroute:There are 1 nets with weight being set
route.report_postroute:There are 1 nets with bottomPreferredRoutingLayer being set
route.report_postroute:There are 4 nets with avoidDetour being set
route.report_postroute:Extracting standard cell pins and blockage ...... 
route.report_postroute:Pin and blockage extraction finished
route.report_postroute:Delete all existing relative floorplan constraints.
route.report_postroute:% End Load floorplan data ... (date=02/14 12:53:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=2505.8M, current mem=2505.8M)
route.report_postroute:Reading congestion map file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.route.congmap.gz ...
route.report_postroute:% Begin Load SymbolTable ... (date=02/14 12:53:41, mem=2505.8M)
postroute:Reading PG file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on       Sat Feb 14 12:52:24 2026)
postroute:*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2502.0M) ***
postroute:% Begin Load routing data ... (date=02/14 12:53:41, mem=2502.0M)
postroute:Reading routing file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.route.gz.
route.report_postroute:Suppress "**WARN ..." messages.
route.report_postroute:Un-suppress "**WARN ..." messages.
route.report_postroute:% End Load SymbolTable ... (date=02/14 12:53:41, total cpu=0:00:00.1, real=0:00:01.0, peak res=2508.2M, current mem=2508.2M)
route.report_postroute:Loading place ...
postroute:Reading Innovus routing data (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:52:24 2026 Format: 23.1) ...
postroute:*** Total 203 nets are successfully restored.
postroute:*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2503.1M) ***
route.report_postroute:% Begin Load placement data ... (date=02/14 12:53:42, mem=2508.2M)
route.report_postroute:Reading placement file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.place.gz.
route.report_postroute:** Reading stdCellPlacement_binary (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:52:24 2026, version# 2) ...
postroute:% End Load routing data ... (date=02/14 12:53:42, total cpu=0:00:00.0, real=0:00:01.0, peak res=2503.1M, current mem=2502.3M)
postroute:TAT_INFO: ::restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
postroute:Reading property file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.prop
route.report_postroute:Read Views for adaptive view pruning ...
route.report_postroute:Read 0 views from Binary DB for adaptive view pruning
route.report_postroute:*** applyConnectGlobalNets disabled.
route.report_postroute:*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2509.9M) ***
route.report_postroute:Total net length = 1.958e+04 (8.519e+03 1.106e+04) (ext = 1.229e+04)
postroute:*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2505.4M) ***
route.report_postroute:% End Load placement data ... (date=02/14 12:53:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=2510.1M, current mem=2509.8M)
route.report_postroute:Reading PG file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on       Sat Feb 14 12:52:24 2026)
route.report_postroute:*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2510.1M) ***
route.report_postroute:% Begin Load routing data ... (date=02/14 12:53:42, mem=2510.1M)
route.report_postroute:Reading routing file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.route.gz.
postroute:Reading dirtyarea snapshot file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.db.da.gz (Create by Innovus v25.11-s102_1 on Sat Feb 14 12:52:24 2026, version: 8).
postroute:Change floorplan default-technical-site to 'CoreSite'.
route.report_postroute:Reading Innovus routing data (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:52:24 2026 Format: 23.1) ...
route.report_postroute:*** Total 203 nets are successfully restored.
route.report_postroute:*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2511.4M) ***
route.report_postroute:% End Load routing data ... (date=02/14 12:53:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=2511.4M, current mem=2510.4M)
route.report_postroute:TAT_INFO: ::restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
route.report_postroute:Reading property file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.prop
route.report_postroute:*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2513.7M) ***
route.report_postroute:Reading dirtyarea snapshot file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.db.da.gz (Create by Innovus v25.11-s102_1 on Sat Feb 14 12:52:24 2026, version: 8).
route.report_postroute:Change floorplan default-technical-site to 'CoreSite'.
postroute:Loading preRoute extraction data from directory '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/extraction/' ...
postroute:Extraction setup Started for TopCell counter_16bit 
postroute:Initializing multi-corner RC extraction with 1 active RC Corners ...
postroute:Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
postroute:Generating auto layer map file.
postroute:Loading preRoute extracted patterns from file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.techData.gz' ...
postroute:Completed (cpu: 0:00:00.3 real: 0:00:01.0)
postroute:Set Shrink Factor to 1.00000
postroute:Summary of Active RC-Corners : 
postroute: 
postroute: Analysis View: tt_v1.8_25C_Nominal_25_func
postroute:    RC-Corner Name        : Nominal_25C
postroute:    RC-Corner Index       : 0
postroute:    RC-Corner Temperature : 25 Celsius
postroute:    RC-Corner Cap Table   : ''
postroute:    RC-Corner PreRoute Res Factor         : 1
postroute:    RC-Corner PreRoute Cap Factor         : 1
postroute:    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
postroute:    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
postroute:    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
postroute:    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
postroute:    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
postroute:    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
postroute:    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
postroute:    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
postroute:    RC-Corner Technology file: '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/libs/mmmc/Nominal_25C/qrcTechFile'
postroute:Restored Grid density data
postroute:Initializing multi-corner resistance tables ...
postroute:Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
postroute:Start generating vias ..
route.report_postroute:Loading preRoute extraction data from directory '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/extraction/' ...
route.report_postroute:Extraction setup Started for TopCell counter_16bit 
postroute:#Skip building auto via since it is not turned on.
postroute:Extracting standard cell pins and blockage ...... 
postroute:Pin and blockage extraction finished
route.report_postroute:Initializing multi-corner RC extraction with 1 active RC Corners ...
postroute:Via generation completed.
route.report_postroute:Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
postroute:% Begin Load power constraints ... (date=02/14 12:53:43, mem=2522.6M)
postroute:source /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit_power_constraints.tcl
postroute:'set_default_switching_activity' finished successfully.
postroute:% End Load power constraints ... (date=02/14 12:53:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=2544.4M, current mem=2544.4M)
postroute:% Begin load AAE data ... (date=02/14 12:53:43, mem=2556.1M)
route.report_postroute:Generating auto layer map file.
route.report_postroute:Loading preRoute extracted patterns from file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.techData.gz' ...
route.report_postroute:Completed (cpu: 0:00:00.3 real: 0:00:00.0)
route.report_postroute:Set Shrink Factor to 1.00000
route.report_postroute:Summary of Active RC-Corners : 
route.report_postroute: 
route.report_postroute: Analysis View: tt_v1.8_25C_Nominal_25_func
route.report_postroute:    RC-Corner Name        : Nominal_25C
route.report_postroute:    RC-Corner Index       : 0
route.report_postroute:    RC-Corner Temperature : 25 Celsius
route.report_postroute:    RC-Corner Cap Table   : ''
route.report_postroute:    RC-Corner PreRoute Res Factor         : 1
route.report_postroute:    RC-Corner PreRoute Cap Factor         : 1
route.report_postroute:    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
route.report_postroute:    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
route.report_postroute:    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
route.report_postroute:    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
route.report_postroute:    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
route.report_postroute:    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
route.report_postroute:    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
route.report_postroute:    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
route.report_postroute:    RC-Corner Technology file: '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/libs/mmmc/Nominal_25C/qrcTechFile'
route.report_postroute:Restored Grid density data
route.report_postroute:Initializing multi-corner resistance tables ...
route.report_postroute:Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
route.report_postroute:Start generating vias ..
route.report_postroute:#Skip building auto via since it is not turned on.
route.report_postroute:Extracting standard cell pins and blockage ...... 
route.report_postroute:Pin and blockage extraction finished
route.report_postroute:Via generation completed.
route.report_postroute:% Begin Load power constraints ... (date=02/14 12:53:43, mem=2530.7M)
route.report_postroute:source /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit_power_constraints.tcl
route.report_postroute:'set_default_switching_activity' finished successfully.
route.report_postroute:% End Load power constraints ... (date=02/14 12:53:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=2552.5M, current mem=2552.5M)
route.report_postroute:% Begin load AAE data ... (date=02/14 12:53:43, mem=2564.2M)
postroute:**WARN: (IMPESI-3505):	set_db delaycal_eng_enablePrePlacedFlow false (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
postroute:AAE DB initialization (MEM=2573.910156 CPU=0:00:00.0 REAL=0:00:00.0) 
postroute:% End load AAE data ... (date=02/14 12:53:44, total cpu=0:00:00.6, real=0:00:01.0, peak res=2574.4M, current mem=2574.4M)
postroute:Restoring CCOpt config...
postroute:  Extracting original clock gating for core_clock...
postroute:    clock_tree core_clock contains 16 sinks and 0 clock gates.
postroute:  Extracting original clock gating for core_clock done.
postroute:  The skew group core_clock/func was created. It contains 16 sinks and 1 sources.
postroute:  The skew group core_clock/func was created. It contains 16 sinks and 1 sources.
postroute:Restoring CCOpt config done.
postroute:Total number of combinational cells: 87
postroute:Total number of sequential cells: 19
postroute:Total number of tristate cells: 3
postroute:Total number of level shifter cells: 0
postroute:Total number of power gating cells: 0
postroute:Total number of isolation cells: 0
postroute:Total number of power switch cells: 0
postroute:Total number of pulse generator cells: 0
postroute:Total number of always on buffers: 0
postroute:Total number of retention cells: 0
postroute:Total number of physical cells: 0
postroute:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
postroute:Total number of usable buffers: 7
postroute:List of unusable buffers:
postroute:Total number of unusable buffers: 0
postroute:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
postroute:Total number of usable inverters: 9
postroute:List of unusable inverters:
postroute:Total number of unusable inverters: 0
postroute:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
postroute:Total number of identified usable delay cells: 4
postroute:List of identified unusable delay cells:
postroute:Total number of identified unusable delay cells: 0
postroute:**WARN: (IMPCTE-107):	The following globals have been obsoleted since version (null). They will be removed in the next release. 
postroute:timing_aocv_enable_gba_combine_launch_capture
postroute:timing_enable_backward_compatible_latch_thru_mt_mode
postroute:timing_enable_separate_device_slew_effect_sensitivities
postroute:#% End load design ... (date=02/14 12:53:44, total cpu=0:00:06.5, real=0:00:08.0, peak res=2586.6M, current mem=2578.0M)
postroute:
postroute:*** Summary of all messages that are not suppressed in this session:
postroute:Severity  ID               Count  Summary                                  
postroute:WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
postroute:WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
postroute:WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
postroute:WARNING   IMPDBTCL-321        15  The attribute '%s' still works but will ...
postroute:WARNING   IMPDB-6501           2  "set_db design_process_node" will be obs...
postroute:WARNING   IMPESI-3505          1  set_db delaycal_eng_%s (default=%s) will...
postroute:WARNING   IMPCTE-107           1  The following globals have been obsolete...
postroute:*** Message Summary: 147 warning(s), 0 error(s)
postroute:
postroute:UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:*                                                                   read_db
route.report_postroute:**WARN: (IMPESI-3505):	set_db delaycal_eng_enablePrePlacedFlow false (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
postroute:Sourcing flow scripts...
route.report_postroute:AAE DB initialization (MEM=2578.972656 CPU=0:00:00.0 REAL=0:00:00.0) 
route.report_postroute:% End load AAE data ... (date=02/14 12:53:44, total cpu=0:00:00.7, real=0:00:00.0, peak res=2579.3M, current mem=2579.3M)
route.report_postroute:Restoring CCOpt config...
route.report_postroute:  Extracting original clock gating for core_clock...
route.report_postroute:    clock_tree core_clock contains 16 sinks and 0 clock gates.
route.report_postroute:  Extracting original clock gating for core_clock done.
route.report_postroute:  The skew group core_clock/func was created. It contains 16 sinks and 1 sources.
route.report_postroute:  The skew group core_clock/func was created. It contains 16 sinks and 1 sources.
route.report_postroute:Restoring CCOpt config done.
route.report_postroute:Total number of combinational cells: 87
route.report_postroute:Total number of sequential cells: 19
route.report_postroute:Total number of tristate cells: 3
route.report_postroute:Total number of level shifter cells: 0
route.report_postroute:Total number of power gating cells: 0
route.report_postroute:Total number of isolation cells: 0
route.report_postroute:Total number of power switch cells: 0
route.report_postroute:Total number of pulse generator cells: 0
route.report_postroute:Total number of always on buffers: 0
route.report_postroute:Total number of retention cells: 0
route.report_postroute:Total number of physical cells: 0
route.report_postroute:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
route.report_postroute:Total number of usable buffers: 7
route.report_postroute:List of unusable buffers:
route.report_postroute:Total number of unusable buffers: 0
route.report_postroute:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
route.report_postroute:Total number of usable inverters: 9
route.report_postroute:List of unusable inverters:
route.report_postroute:Total number of unusable inverters: 0
route.report_postroute:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
route.report_postroute:Total number of identified usable delay cells: 4
route.report_postroute:List of identified unusable delay cells:
route.report_postroute:Total number of identified unusable delay cells: 0
route.report_postroute:**WARN: (IMPCTE-107):	The following globals have been obsoleted since version (null). They will be removed in the next release. 
route.report_postroute:timing_aocv_enable_gba_combine_launch_capture
route.report_postroute:timing_enable_backward_compatible_latch_thru_mt_mode
route.report_postroute:timing_enable_separate_device_slew_effect_sensitivities
route.report_postroute:#% End load design ... (date=02/14 12:53:44, total cpu=0:00:06.8, real=0:00:08.0, peak res=2594.7M, current mem=2583.1M)
route.report_postroute:
route.report_postroute:*** Summary of all messages that are not suppressed in this session:
route.report_postroute:Severity  ID               Count  Summary                                  
route.report_postroute:WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
route.report_postroute:WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
route.report_postroute:WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
route.report_postroute:WARNING   IMPDBTCL-321        15  The attribute '%s' still works but will ...
route.report_postroute:WARNING   IMPDB-6501           2  "set_db design_process_node" will be obs...
route.report_postroute:WARNING   IMPESI-3505          1  set_db delaycal_eng_%s (default=%s) will...
route.report_postroute:WARNING   IMPCTE-107           1  The following globals have been obsolete...
route.report_postroute:*** Message Summary: 147 warning(s), 0 error(s)
route.report_postroute:
route.report_postroute:UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route.report_postroute:UM:*                                                                   read_db
route.report_postroute:Sourcing flow scripts...
postroute:Sourcing flow scripts done.
postroute:reading previous metrics...
route.report_postroute:Sourcing flow scripts done.
route.report_postroute:reading previous metrics...
postroute:Begin steps for plugin point Cadence.plugin.flowkit.read_db.post
postroute:#@ Begin verbose flow_step activate_views
postroute:@flow 2: apply {{} {
postroute:    set db [get_db flow_starting_db]
postroute:    set flow [lindex [get_db flow_hier_path] end]
postroute:    set setup_views [get_feature -obj $flow setup_views]
postroute:    set hold_views [get_feature -obj $flow hold_views]
postroute:    set leakage_view [get_feature -obj $flow leakage_view]
postroute:    set dynamic_view [get_feature -obj $flow dynamic_view]
postroute:  
postroute:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
postroute:      #- use read_db args for DB types and set_analysis_views for TCL
postroute:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
postroute:        set cmd "set_analysis_view"
postroute:        if {$setup_views ne ""} {
postroute:          append cmd " -setup [list $setup_views]"
postroute:        } else {
postroute:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
postroute:        }
postroute:        if {$hold_views ne ""} {
postroute:          append cmd " -hold [list $hold_views]"
postroute:        } else {
postroute:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
postroute:        }
postroute:        if {$leakage_view ne ""} {
postroute:          append cmd " -leakage [list $leakage_view]"
postroute:        } else {
postroute:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
postroute:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
postroute:          }
postroute:        }
postroute:        if {$dynamic_view ne ""} {
postroute:          append cmd " -dynamic [list $dynamic_view]"
postroute:        } else {
postroute:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
postroute:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
postroute:          }
postroute:        }
postroute:        eval $cmd
postroute:      } elseif {[llength [get_db analysis_views]] == 0} {
postroute:        set cmd "set_flowkit_read_db_args"
postroute:        if {$setup_views ne ""} {
postroute:          append cmd " -setup_views [list $setup_views]"
postroute:        }
postroute:        if {$hold_views ne ""} {
postroute:          append cmd " -hold_views [list $hold_views]"
postroute:        }
postroute:        if {$leakage_view ne ""} {
postroute:          append cmd " -leakage_view [list $leakage_view]"
postroute:        }
postroute:        if {$dynamic_view ne ""} {
postroute:          append cmd " -dynamic_view [list $dynamic_view]"
postroute:        }
postroute:        eval $cmd
postroute:      } else {
postroute:      }
postroute:    }
postroute:  }}
postroute:#@ End verbose flow_step activate_views
postroute:#@ Begin verbose flow_step init_mcpu
postroute:@flow 2: apply {{} {
postroute:    # Multi host/cpu attributes
postroute:    #-----------------------------------------------------------------------------
postroute:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
postroute:    # the specified dist script.  This connects the number of CPUs being reserved
postroute:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
postroute:    # a typical environment variable exported by distribution platforms and is
postroute:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
postroute:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
postroute:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
postroute:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
postroute:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
postroute:    } else {
postroute:      set max_cpus 1
postroute:    }
postroute:    switch -glob [get_db program_short_name] {
postroute:      default       {}
postroute:      joules*       -
postroute:      genus*        -
postroute:      innovus*      -
postroute:      tempus*       -
postroute:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
postroute:    }
postroute:if {[get_feature opt_signoff]} {
postroute:      if {[is_flow -inside flow:opt_signoff]} {
postroute:        set_multi_cpu_usage -verbose -remote_host 1
postroute:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
postroute:        set_distributed_hosts -local
postroute:      }
postroute:}
postroute:  }}
postroute:set_multi_cpu_usage -local_cpu 1
postroute:#@ End verbose flow_step init_mcpu
postroute:End steps for plugin point Cadence.plugin.flowkit.read_db.post
route.report_postroute:Begin steps for plugin point Cadence.plugin.flowkit.read_db.post
route.report_postroute:#@ Begin verbose flow_step activate_views
route.report_postroute:@flow 2: apply {{} {
route.report_postroute:    set db [get_db flow_starting_db]
route.report_postroute:    set flow [lindex [get_db flow_hier_path] end]
route.report_postroute:    set setup_views [get_feature -obj $flow setup_views]
route.report_postroute:    set hold_views [get_feature -obj $flow hold_views]
route.report_postroute:    set leakage_view [get_feature -obj $flow leakage_view]
route.report_postroute:    set dynamic_view [get_feature -obj $flow dynamic_view]
route.report_postroute:  
route.report_postroute:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
route.report_postroute:      #- use read_db args for DB types and set_analysis_views for TCL
route.report_postroute:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
route.report_postroute:        set cmd "set_analysis_view"
route.report_postroute:        if {$setup_views ne ""} {
route.report_postroute:          append cmd " -setup [list $setup_views]"
route.report_postroute:        } else {
route.report_postroute:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
route.report_postroute:        }
route.report_postroute:        if {$hold_views ne ""} {
route.report_postroute:          append cmd " -hold [list $hold_views]"
route.report_postroute:        } else {
route.report_postroute:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
route.report_postroute:        }
route.report_postroute:        if {$leakage_view ne ""} {
route.report_postroute:          append cmd " -leakage [list $leakage_view]"
route.report_postroute:        } else {
route.report_postroute:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
route.report_postroute:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
route.report_postroute:          }
route.report_postroute:        }
route.report_postroute:        if {$dynamic_view ne ""} {
route.report_postroute:          append cmd " -dynamic [list $dynamic_view]"
route.report_postroute:        } else {
route.report_postroute:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
route.report_postroute:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
route.report_postroute:          }
route.report_postroute:        }
route.report_postroute:        eval $cmd
route.report_postroute:      } elseif {[llength [get_db analysis_views]] == 0} {
route.report_postroute:        set cmd "set_flowkit_read_db_args"
route.report_postroute:        if {$setup_views ne ""} {
route.report_postroute:          append cmd " -setup_views [list $setup_views]"
route.report_postroute:        }
route.report_postroute:        if {$hold_views ne ""} {
route.report_postroute:          append cmd " -hold_views [list $hold_views]"
route.report_postroute:        }
route.report_postroute:        if {$leakage_view ne ""} {
route.report_postroute:          append cmd " -leakage_view [list $leakage_view]"
route.report_postroute:        }
route.report_postroute:        if {$dynamic_view ne ""} {
route.report_postroute:          append cmd " -dynamic_view [list $dynamic_view]"
route.report_postroute:        }
route.report_postroute:        eval $cmd
route.report_postroute:      } else {
route.report_postroute:      }
route.report_postroute:    }
route.report_postroute:  }}
route.report_postroute:#@ End verbose flow_step activate_views
route.report_postroute:#@ Begin verbose flow_step init_mcpu
route.report_postroute:@flow 2: apply {{} {
route.report_postroute:    # Multi host/cpu attributes
route.report_postroute:    #-----------------------------------------------------------------------------
route.report_postroute:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
route.report_postroute:    # the specified dist script.  This connects the number of CPUs being reserved
route.report_postroute:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
route.report_postroute:    # a typical environment variable exported by distribution platforms and is
route.report_postroute:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
route.report_postroute:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
route.report_postroute:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
route.report_postroute:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
route.report_postroute:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
route.report_postroute:    } else {
route.report_postroute:      set max_cpus 1
route.report_postroute:    }
route.report_postroute:    switch -glob [get_db program_short_name] {
route.report_postroute:      default       {}
route.report_postroute:      joules*       -
route.report_postroute:      genus*        -
route.report_postroute:      innovus*      -
route.report_postroute:      tempus*       -
route.report_postroute:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
route.report_postroute:    }
route.report_postroute:if {[get_feature opt_signoff]} {
route.report_postroute:      if {[is_flow -inside flow:opt_signoff]} {
route.report_postroute:        set_multi_cpu_usage -verbose -remote_host 1
route.report_postroute:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
route.report_postroute:        set_distributed_hosts -local
route.report_postroute:      }
route.report_postroute:}
route.report_postroute:  }}
route.report_postroute:set_multi_cpu_usage -local_cpu 1
route.report_postroute:#@ End verbose flow_step init_mcpu
route.report_postroute:End steps for plugin point Cadence.plugin.flowkit.read_db.post
postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:*                                                                   init_flow
postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:*                                                                   postroute
route.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route.report_postroute:UM:*                                                                   init_flow
route.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route.report_postroute:UM:*                                                                   report_postroute
postroute:#@ Begin verbose flow_step implementation.postroute.block_start
postroute:@@flow 2: set_db flow_write_db_common false
postroute:#@ End verbose flow_step implementation.postroute.block_start
route.report_postroute:#@ Begin verbose flow_step report_start
route.report_postroute:#@ End verbose flow_step report_start
postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:          45.35             49                                      block_start
route.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route.report_postroute:UM:          46.56             50                                      report_start
postroute:#@ Begin verbose flow_step implementation.postroute.init_innovus.init_innovus_yaml
postroute:@flow 2: if {[get_feature report_lec]} {...}
postroute:@flow 8: # Design attributes  [get_db -category design]
postroute:@flow 9: #-------------------------------------------------------------------------------
postroute:@@flow 10: set_db design_process_node 130
postroute:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
postroute:##  Process: 130           (User Set)               
postroute:##     Node: (not set)                           
postroute:
postroute:##  Check design process and node:  
postroute:##  Design tech node is not set.
postroute:
postroute:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
postroute:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
postroute:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
postroute:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
postroute:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
postroute:@@flow 11: set_db design_top_routing_layer met5
postroute:@@flow 12: set_db design_bottom_routing_layer met1
postroute:@@flow 13: set_db design_flow_effort standard
postroute:@@flow 14: set_db design_power_effort none
postroute:@flow 16: # Timing attributes  [get_db -category timing && delaycalc]
postroute:@flow 17: #-------------------------------------------------------------------------------
postroute:@@flow 18: set_db timing_analysis_cppr           both
postroute:@@flow 19: set_db timing_analysis_type           ocv
postroute:@@flow 20: set_db timing_analysis_aocv 0
postroute:@@flow 21: set_db timing_analysis_socv 0
postroute:@flow 22: if {[get_feature report_pba]} {...}
postroute:@flow 26: # Extraction attributes  [get_db -category extract_rc]
postroute:@flow 27: #-------------------------------------------------------------------------------
postroute:@flow 28: if {[is_flow -after route.block_finish]} {
postroute:@@flow 29: set_db delaycal_enable_si           true
postroute:AAE_INFO: switching set_db delaycal_enable_si from false to true ...
postroute:AAE_INFO: The setting is changed from false to true in set_db delaycal_enable_si
postroute:@@flow 30: set_db extract_rc_engine            post_route
postroute:@flow 31: }
postroute:@flow 33: # Tieoff attributes  [get_db -category add_tieoffs]
postroute:@flow 34: #-------------------------------------------------------------------------------
postroute:@@flow 35: set_db add_tieoffs_cells {TIEHI TIELO}
postroute:@flow 37: # Optimization attributes  [get_db -category opt]
postroute:@flow 38: #-------------------------------------------------------------------------------
postroute:@@flow 39: set_db opt_new_inst_prefix            "[get_db flow_report_name]_"
postroute:@@flow 40: set_db opt_leakage_to_dynamic_ratio 0.5
postroute:@flow 42: # Clock attributes  [get_db -category cts]
postroute:@flow 43: #-------------------------------------------------------------------------------
postroute:@@flow 44: set_db cts_target_skew auto
postroute:@@flow 45: set_db cts_target_max_transition_time_top 100
postroute:@@flow 46: set_db cts_target_max_transition_time_trunk 100
postroute:@@flow 47: set_db cts_target_max_transition_time_leaf 100
postroute:@@flow 49: set_db cts_buffer_cells {CLKBUFX2 CLKBUFX4 CLKBUFX8}
postroute:@@flow 50: set_db cts_inverter_cells {CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
postroute:@@flow 51: set_db cts_clock_gating_cells ICGX1
postroute:@@flow 52: set_db cts_logic_cells {CLKAND2X2 CLKXOR2X1 CLKMX2X2 CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
postroute:@flow 54: # Filler attributes  [get_db -category add_fillers]
postroute:@flow 55: #-------------------------------------------------------------------------------
postroute:@@flow 56: set_db add_fillers_cells {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
postroute:@flow 58: # Routing attributes  [get_db -category route]
postroute:@flow 59: #-------------------------------------------------------------------------------
postroute:#@ End verbose flow_step implementation.postroute.init_innovus.init_innovus_yaml
route.report_postroute:#@ Begin verbose flow_step init_innovus.init_innovus_yaml
route.report_postroute:@flow 2: if {[get_feature report_lec]} {...}
route.report_postroute:@flow 8: # Design attributes  [get_db -category design]
route.report_postroute:@flow 9: #-------------------------------------------------------------------------------
route.report_postroute:@@flow 10: set_db design_process_node 130
route.report_postroute:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
route.report_postroute:##  Process: 130           (User Set)               
route.report_postroute:##     Node: (not set)                           
route.report_postroute:
route.report_postroute:##  Check design process and node:  
route.report_postroute:##  Design tech node is not set.
route.report_postroute:
route.report_postroute:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
route.report_postroute:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
route.report_postroute:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
route.report_postroute:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
route.report_postroute:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
route.report_postroute:@@flow 11: set_db design_top_routing_layer met5
route.report_postroute:@@flow 12: set_db design_bottom_routing_layer met1
route.report_postroute:@@flow 13: set_db design_flow_effort standard
route.report_postroute:@@flow 14: set_db design_power_effort none
route.report_postroute:@flow 16: # Timing attributes  [get_db -category timing && delaycalc]
route.report_postroute:@flow 17: #-------------------------------------------------------------------------------
route.report_postroute:@@flow 18: set_db timing_analysis_cppr           both
route.report_postroute:@@flow 19: set_db timing_analysis_type           ocv
route.report_postroute:@@flow 20: set_db timing_analysis_aocv 0
route.report_postroute:@@flow 21: set_db timing_analysis_socv 0
route.report_postroute:@flow 22: if {[get_feature report_pba]} {...}
route.report_postroute:@flow 26: # Extraction attributes  [get_db -category extract_rc]
route.report_postroute:@flow 27: #-------------------------------------------------------------------------------
route.report_postroute:@flow 28: if {[is_flow -after route.block_finish]} {
route.report_postroute:@@flow 29: set_db delaycal_enable_si           true
route.report_postroute:AAE_INFO: switching set_db delaycal_enable_si from false to true ...
route.report_postroute:AAE_INFO: The setting is changed from false to true in set_db delaycal_enable_si
route.report_postroute:@@flow 30: set_db extract_rc_engine            post_route
route.report_postroute:@flow 31: }
route.report_postroute:@flow 33: # Tieoff attributes  [get_db -category add_tieoffs]
route.report_postroute:@flow 34: #-------------------------------------------------------------------------------
route.report_postroute:@@flow 35: set_db add_tieoffs_cells {TIEHI TIELO}
route.report_postroute:@flow 37: # Optimization attributes  [get_db -category opt]
route.report_postroute:@flow 38: #-------------------------------------------------------------------------------
route.report_postroute:@@flow 39: set_db opt_new_inst_prefix            "[get_db flow_report_name]_"
route.report_postroute:@@flow 40: set_db opt_leakage_to_dynamic_ratio 0.5
route.report_postroute:@flow 42: # Clock attributes  [get_db -category cts]
route.report_postroute:@flow 43: #-------------------------------------------------------------------------------
route.report_postroute:@@flow 44: set_db cts_target_skew auto
route.report_postroute:@@flow 45: set_db cts_target_max_transition_time_top 100
route.report_postroute:@@flow 46: set_db cts_target_max_transition_time_trunk 100
route.report_postroute:@@flow 47: set_db cts_target_max_transition_time_leaf 100
route.report_postroute:@@flow 49: set_db cts_buffer_cells {CLKBUFX2 CLKBUFX4 CLKBUFX8}
route.report_postroute:@@flow 50: set_db cts_inverter_cells {CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
route.report_postroute:@@flow 51: set_db cts_clock_gating_cells ICGX1
route.report_postroute:@@flow 52: set_db cts_logic_cells {CLKAND2X2 CLKXOR2X1 CLKMX2X2 CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
route.report_postroute:@flow 54: # Filler attributes  [get_db -category add_fillers]
route.report_postroute:@flow 55: #-------------------------------------------------------------------------------
route.report_postroute:@@flow 56: set_db add_fillers_cells {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
route.report_postroute:@flow 58: # Routing attributes  [get_db -category route]
route.report_postroute:@flow 59: #-------------------------------------------------------------------------------
route.report_postroute:#@ End verbose flow_step init_innovus.init_innovus_yaml
postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:           7.76              8                                      init_innovus_yaml
postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:*                                                                   init_innovus
route.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route.report_postroute:UM:           7.93              8                                      init_innovus_yaml
route.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route.report_postroute:UM:*                                                                   init_innovus
postroute:#@ Begin verbose flow_step implementation.postroute.init_innovus.init_innovus_user
postroute:@flow 2: # Timing attributes  [get_db -category timing && delaycalc]
postroute:@flow 3: #-----------------------------------------------------------------------------
postroute:@flow 5: # Extraction attributes  [get_db -category extract_rc]
postroute:@flow 6: #-----------------------------------------------------------------------------
postroute:@flow 8: # Floorplan attributes  [get_db -category floorplan]
postroute:@flow 9: #-----------------------------------------------------------------------------
postroute:@@flow 10: set_db finish_floorplan_active_objs   [list macro soft_blockage core]
postroute:@flow 12: # Placement attributes  [get_db -category place]
postroute:@flow 13: #-----------------------------------------------------------------------------
postroute:@flow 15: # Optimization attributes  [get_db -category opt]
postroute:@flow 16: #-----------------------------------------------------------------------------
postroute:@flow 18: # Clock attributes  [get_db -category cts]
postroute:@flow 19: #-----------------------------------------------------------------------------
postroute:@flow 21: # Routing attributes  [get_db -category route]
postroute:@flow 22: #-----------------------------------------------------------------------------
postroute:#@ End verbose flow_step implementation.postroute.init_innovus.init_innovus_user
route.report_postroute:#@ Begin verbose flow_step init_innovus.init_innovus_user
route.report_postroute:@flow 2: # Timing attributes  [get_db -category timing && delaycalc]
route.report_postroute:@flow 3: #-----------------------------------------------------------------------------
route.report_postroute:@flow 5: # Extraction attributes  [get_db -category extract_rc]
route.report_postroute:@flow 6: #-----------------------------------------------------------------------------
route.report_postroute:@flow 8: # Floorplan attributes  [get_db -category floorplan]
route.report_postroute:@flow 9: #-----------------------------------------------------------------------------
route.report_postroute:@@flow 10: set_db finish_floorplan_active_objs   [list macro soft_blockage core]
route.report_postroute:@flow 12: # Placement attributes  [get_db -category place]
route.report_postroute:@flow 13: #-----------------------------------------------------------------------------
route.report_postroute:@flow 15: # Optimization attributes  [get_db -category opt]
route.report_postroute:@flow 16: #-----------------------------------------------------------------------------
route.report_postroute:@flow 18: # Clock attributes  [get_db -category cts]
route.report_postroute:@flow 19: #-----------------------------------------------------------------------------
route.report_postroute:@flow 21: # Routing attributes  [get_db -category route]
route.report_postroute:@flow 22: #-----------------------------------------------------------------------------
route.report_postroute:#@ End verbose flow_step init_innovus.init_innovus_user
postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:           7.09              8                                      init_innovus_user
route.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route.report_postroute:UM:           7.06              7                                      init_innovus_user
postroute:#@ Begin verbose flow_step implementation.postroute.run_opt_postroute
postroute:@flow 2: #- perform postroute and SI based setup optimization
postroute:@@flow 3: opt_design -post_route -setup -hold -report_dir debug -report_prefix [get_db flow_report_name]
postroute:**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2718.2M, totSessionCpu=0:01:08 **
postroute:*** opt_design #1 [begin] () : totSession cpu/real = 0:01:07.7/0:01:09.6 (1.0), mem = 2718.2M
postroute:GigaOpt running with 1 threads.
postroute:*** InitOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:07.7/0:01:09.6 (1.0), mem = 2718.2M
postroute:**INFO: User settings:
postroute:delaycal_enable_high_fanout                                                         true
postroute:delaycal_enable_ideal_seq_async_pins                                                false
postroute:delaycal_enable_si                                                                  true
postroute:delaycal_eng_enablepreplacedflow                                                    false
postroute:delaycal_ignore_net_load                                                            false
postroute:delaycal_socv_accuracy_mode                                                         low
postroute:setAnalysisMode -monteCarlo                                                         false
postroute:setDelayCalMode -enable_hier_save_restore_flow                                      false
postroute:setDelayCalMode -engine                                                             aae
postroute:design_bottom_routing_layer                                                         met1
postroute:design_flow_effort                                                                  standard
postroute:design_power_effort                                                                 none
postroute:design_process_node                                                                 130
postroute:design_top_routing_layer                                                            met5
postroute:extract_rc_assume_metal_fill                                                        0.0
postroute:extract_rc_coupled                                                                  true
postroute:extract_rc_coupling_cap_threshold                                                   0.4
postroute:extract_rc_engine                                                                   post_route
postroute:extract_rc_pre_place_site_size                                                      4.6
postroute:extract_rc_pre_place_wire_length_slope                                              1.9
postroute:extract_rc_pre_place_wire_length_y0                                                 2.0
postroute:extract_rc_relative_cap_threshold                                                   1.0
postroute:extract_rc_shrink_factor                                                            1.0
postroute:extract_rc_total_cap_threshold                                                      0.0
postroute:multibit_aware_seq_mapping                                                          auto
postroute:opt_drv                                                                             true
postroute:opt_drv_margin                                                                      0.0
postroute:opt_leakage_to_dynamic_ratio                                                        0.5
postroute:opt_multi_bit_flop_name_prefix                                                      CDN_MBIT_
postroute:opt_multi_bit_flop_name_separator                                                   _MB_
postroute:opt_new_inst_prefix                                                                 postroute_
postroute:opt_preserve_all_sequential                                                         false
postroute:opt_resize_flip_flops                                                               true
postroute:opt_setup_target_slack                                                              0.0
postroute:opt_skew_eco_route                                                                  false
postroute:opt_view_pruning_hold_target_slack_auto_flow                                        0
postroute:opt_view_pruning_hold_views_active_list                                             { tt_v1.8_25C_Nominal_25_func }
postroute:opt_view_pruning_hold_views_persistent_list                                         { tt_v1.8_25C_Nominal_25_func}
postroute:opt_view_pruning_setup_views_active_list                                            { tt_v1.8_25C_Nominal_25_func }
postroute:opt_view_pruning_setup_views_persistent_list                                        { tt_v1.8_25C_Nominal_25_func}
postroute:opt_view_pruning_tdgr_setup_views_persistent_list                                   { tt_v1.8_25C_Nominal_25_func}
postroute:extract_rc_model_file                                                               /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/libs/misc/rc_model.bin
postroute:route_detail_use_lef_pin_taper_rule                                                 true
postroute:route_exp_design_mode_bottom_routing_layer                                          1
postroute:route_exp_design_mode_top_routing_layer                                             5
postroute:route_extract_third_party_compatible                                                false
postroute:route_global_exp_timing_driven_std_delay                                            37.6
postroute:route_global_exp_timing_driven_use_tif_timing_engine_for_import_design              false
postroute:route_re_insert_filler_cell_list                                                    {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
postroute:route_re_insert_filler_cell_list_from_file                                          false
postroute:setNanoRouteMode -timingEngine                                                      .timing_file_47517_2c03a46f-302e-4384-bf16-455a49b2ae52.tif.gz
postroute:setActiveLogicViewMode -keepHighFanoutCriticalInsts                                 false
postroute:getAnalysisMode -monteCarlo                                                         false
postroute:getDelayCalMode -enable_hier_save_restore_flow                                      false
postroute:getDelayCalMode -engine                                                             aae
postroute:getImportMode -config                                                               true
postroute:get_power_analysis_mode -honor_net_activity_for_tcf                                 false
postroute:get_power_analysis_mode -honor_sublevel_activity                                    true
postroute:getNanoRouteMode -timingEngine                                                      .timing_file_47517_2c03a46f-302e-4384-bf16-455a49b2ae52.tif.gz
postroute:getAnalysisMode -monteCarlo                                                         false
postroute:**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
postroute:Disable merging buffers from different footprints for postRoute code for non-MSV designs
postroute:Need call spDPlaceInit before registerPrioInstLoc.
postroute:**WARN: (IMPSP-362):	Site 'CoreSite' has one std.Cell height, so ignoring its X-symmetry.
postroute:Type 'man IMPSP-362' for more detail.
postroute:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
postroute:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
postroute:**WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command set_db si_glitch_enable_report true
postroute:Info: Using SynthesisEngine executable '/tools/software/cadence/ddi/latest/INNOVUS251/bin/innovus_'.
postroute:      (normalized executable '/tools/software/cadence/ddi/25.11.001/INNOVUS251/bin/innovus_')
postroute:      SynthesisEngine workers will not check out additional licenses.
route.report_postroute:#@ Begin verbose flow_step report_check_design
route.report_postroute:@flow 2: apply {{} {
route.report_postroute:    set check_list [list timing place opt]
route.report_postroute:    if {[join [dict values [get_db init_power_intent_files]]] ne {}} {
route.report_postroute:      lappend check_list power_intent
route.report_postroute:    }
route.report_postroute:    if {[is_flow -inside flow:report_postroute]} {
route.report_postroute:      check_design -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]check.design.tcl] -type [lappend check_list cts route]
route.report_postroute:    } elseif {[is_flow -inside flow:report_postcts]} {
route.report_postroute:      check_design -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]check.design.tcl] -type [lappend check_list cts]
route.report_postroute:    } else {
route.report_postroute:      check_design -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]check.design.tcl] -type $check_list
route.report_postroute:    }
route.report_postroute:  }}
route.report_postroute:Begin: Design checking
route.report_postroute:        Checking 'timing' category...
route.report_postroute:        No issues found during checks.
route.report_postroute:		(Real time: 0:00:01.0, Memory: 2769.6M)
route.report_postroute:
route.report_postroute:        Checking 'place' category...
route.report_postroute:        No issues found during checks.
route.report_postroute:		(Real time: 0:00:00.0, Memory: 2769.9M)
route.report_postroute:
route.report_postroute:        Checking 'opt' category...
route.report_postroute:        Messages issued during checks:
route.report_postroute:-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:| ID                | Severity  | Count       | Description                                                                                                                   |
route.report_postroute:-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:| IMPOPT-2908       | warning   | 1           | Maximum transition %.3f is too small compared to maximum transition threshold %.3f, this would result in excessive buffering. |
route.report_postroute:-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:		(Real time: 0:00:08.0, Memory: 2919.6M)
route.report_postroute:
route.report_postroute:        Checking 'cts' category...
route.report_postroute:        Messages issued during checks:
route.report_postroute:------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:| ID                | Severity  | Count       | Description                                                                                                                        |
route.report_postroute:------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:| CHKCTS-24         | error     | 1           | Insufficient number of clock gating cells for clock_tree %s and power_domain %s. Have cells: %s.                                   |
route.report_postroute:| CHKCTS-10         | warning   | 1           | Route type(s) %s used for trunk or top clock nets do not have a non-default rule (NDR) set.                                        |
route.report_postroute:| CHKCTS-16         | warning   | 2           | Preferred routing layers for route_type %s do not have similar RC characteristics. Mismatch found on layers: %s.                   |
route.report_postroute:| CHKCTS-4          | warning   | 1           | An auto generated scaled skew target of %s will be used for delay_corner %s and delay_type %s for skew_group %s.                   |
route.report_postroute:| CHKCTS-5          | warning   | 1           | CTS skew target must be set to a numeric value for the primary corner %s for skew_group %s.                                        |
route.report_postroute:| CHKCTS-60         | warning   | 2           | CTS maximum transition target %s is too high (maximum %s) for delay_corner %s and delay_type %s for clock_tree %s and net_type %s. |
route.report_postroute:------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:		(Real time: 0:00:01.0, Memory: 2943.4M)
route.report_postroute:
route.report_postroute:        Checking 'route' category...
route.report_postroute:        No issues found during checks.
route.report_postroute:		(Real time: 0:00:00.0, Memory: 2944.2M)
route.report_postroute:
route.report_postroute:**INFO: Identified 1 error(s) and 8 warning(s) during 'check_design -type {timing place opt cts route}'.
route.report_postroute:        The details of the error(s) and warning(s) can be found in report 'reports/route/check.design.tcl'
route.report_postroute:End: Design checking
route.report_postroute:#@ End verbose flow_step report_check_design
route.report_postroute:UM: Running design category ...
route.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route.report_postroute:UM:          18.11             18                                      report_check_design
route.report_postroute:#@ Begin verbose flow_step report_area_innovus
route.report_postroute:@@flow 2: report_summary -no_html -out_dir debug -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]qor.rpt]
route.report_postroute:Start to collect the design information.
route.report_postroute:Build netlist information for Cell counter_16bit.
route.report_postroute:Finished collecting the design information.
route.report_postroute:Generating standard cells used in the design report.
route.report_postroute:Analyze library ... 
route.report_postroute:Analyze netlist ... 
route.report_postroute:Analyze timing ... 
route.report_postroute:Analyze floorplan/placement ... 
route.report_postroute:Analysis Routing ...
route.report_postroute:Report saved in file reports/route/qor.rpt
route.report_postroute:@@flow 3: report_area -min_count 1000 -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]area.summary.rpt]
route.report_postroute:#@ End verbose flow_step report_area_innovus
route.report_postroute:UM: Running design category ...
route.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route.report_postroute:UM:           8.39              8                                      report_area_innovus
postroute:**opt_design ... cpu = 0:00:01, real = 0:00:29, mem = 2825.2M, totSessionCpu=0:01:09 **
postroute:Existing Dirty Nets : 0
postroute:New Signature Flow (optDesignCheckOptions) ....
postroute:#Taking db snapshot
postroute:#Taking db snapshot ... done
postroute:Begin checking placement ... (start mem=2825.5M, init mem=2825.7M)
postroute:*info: Placed = 10937         
postroute:*info: Unplaced = 0           
postroute:Placement Density:100.00%(1199772/1199772)
postroute:Placement Density (including fixed std cells):100.00%(1199772/1199772)
postroute:Finished check_place (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=2827.7M)
postroute:#optDebug: { P: 130 W: 9195 FE: standard PE: none LDR: 0.5}
postroute: Initial DC engine is -> aae
postroute: 
postroute: AAE-Opt:: Current number of nets in RC Memory -> 100 K
postroute: 
postroute: 
postroute: AAE-Opt:: New number of nets in RC Memory -> 100 K
postroute: 
postroute:Reset EOS DB
postroute:Ignoring AAE DB Resetting ...
postroute: Set Options for AAE Based Opt flow 
postroute:*** opt_design -post_route ***
postroute:DRC Margin: user margin 0.0; extra margin 0
postroute:Setup Target Slack: user slack 0
postroute:Hold Target Slack: user slack 0
postroute:Include MVT Delays for Hold Opt
postroute:Multi-VT timing optimization disabled based on library information.
postroute:**INFO: Using Advanced Metric Collection system.
route.report_postroute:#@ Begin verbose flow_step report_early_summary_innovus
route.report_postroute:@flow 2: #- Update the timer for hold and write reports
route.report_postroute:@@flow 3: time_design -expanded_views -hold -report_only -report_dir debug -report_prefix [get_db flow_report_name]
route.report_postroute:*** time_design #1 [begin] () : totSession cpu/real = 0:01:35.9/0:01:38.2 (1.0), mem = 3070.5M
route.report_postroute: Reset EOS DB
route.report_postroute:Ignoring AAE DB Resetting ...
route.report_postroute:Saving timing graph ...
postroute:*** InitOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:01.8/0:00:28.8 (0.1), totSession cpu/real = 0:01:09.5/0:01:38.4 (0.7), mem = 2829.3M
postroute:** INFO : this run is activating 'postRoute' automaton
postroute:**INFO: flowCheckPoint #1 InitialSummary
postroute:#Extract in post route mode
postroute:#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
postroute:#Fast data preparation for tQuantus.
postroute:#Start routing data preparation on Sat Feb 14 12:54:41 2026
postroute:#
postroute:#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
postroute:# met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
postroute:# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
postroute:# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
postroute:# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
postroute:# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
postroute:#Regenerating Ggrids automatically.
postroute:#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
postroute:#Using automatically generated G-grids.
postroute:#Done routing data preparation.
postroute:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2835.80 (MB), peak = 2835.80 (MB)
postroute:#Start routing data preparation on Sat Feb 14 12:54:41 2026
postroute:#
postroute:#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1) top shield layer=5(met5)
postroute:#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
postroute:#pin_access_rlayer=2(met2) num_routing_layer=5 top_routing_layer=5 top_ripin_layer=5
postroute:#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
postroute:#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
postroute:#Regenerating Ggrids automatically.
postroute:#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
postroute:#Using automatically generated G-grids.
route.report_postroute:Done save timing graph
postroute:#Done routing data preparation.
postroute:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2850.18 (MB), peak = 2850.18 (MB)
postroute:#
postroute:#Start tQuantus RC extraction...
postroute:#Start building rc corner(s)...
postroute:#Number of RC Corner = 1
postroute:#Corner Nominal_25C /nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile 25.000000 (real) 
postroute:#(i=5, n=5 1000)
postroute:#metal1 -> met1 (1)
postroute:#metal2 -> met2 (2)
postroute:#metal3 -> met3 (3)
postroute:#metal4 -> met4 (4)
postroute:#metal5 -> met5 (5)
postroute:#SADV-On
postroute:# Corner(s) : 
postroute:#Nominal_25C [25.00]
route.report_postroute:Starting delay calculation for Hold views
route.report_postroute:AAE_INFO: opIsDesignInPostRouteState() is 1
route.report_postroute:AAE_INFO: resetNetProps viewIdx 0 
route.report_postroute:Starting SI iteration 1 using Infinite Timing Windows
postroute:# Corner id: 0
postroute:# Layout Scale: 1.000000
postroute:# Has Metal Fill model: yes
postroute:# Temperature was set
postroute:# Temperature : 25.000000
postroute:# Ref. Temp   : 25.000000
postroute:#SADV-Off
postroute:#
postroute:#layer[5] tech width 1600 != ict width 800.0
postroute:#
postroute:#layer[5] tech spc 1600 != ict spc 800.0
postroute:#total pattern=35 [5, 90]
postroute:#Reading previously stored rc_model file ( /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/libs/misc/rc_model.bin ) ...
postroute:#found CAPMODEL /nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile by matching corner name
postroute:#found RESMODEL /nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile 25.000000 by matching corner name
postroute:#CCE Version read = IQuantus/TQuantus 24.1.0-s290
postroute:#number model r/c [1,1] [5,90] read
route.report_postroute:#################################################################################
route.report_postroute:# Design Stage: PostRoute
route.report_postroute:# Design Name: counter_16bit
route.report_postroute:# Design Mode: 130nm
route.report_postroute:# Analysis Mode: MMMC OCV 
route.report_postroute:# Parasitics Mode: SPEF/RCDB 
route.report_postroute:# Signoff Settings: SI On 
route.report_postroute:#################################################################################
postroute:#0 rcmodel(s) requires rebuild
postroute:#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2851.88 (MB), peak = 2855.12 (MB)
postroute:#Finish check_net_pin_list step Enter extract
postroute:#Start init net ripin tree building
postroute:#Finish init net ripin tree building
postroute:#Cpu time = 00:00:00
postroute:#Elapsed time = 00:00:00
postroute:#Increased memory = 0.00 (MB)
postroute:#Total memory = 2851.88 (MB)
postroute:#Peak memory = 2855.12 (MB)
postroute:#begin processing metal fill model file
postroute:#end processing metal fill model file
postroute:#Length limit = 200 pitches
postroute:#opt mode = 2
postroute:#Finish check_net_pin_list step Fix net pin list
postroute:#Start generate extraction boxes.
postroute:#
postroute:#Extract using 30 x 30 Hboxes
postroute:#5x6 initial hboxes
postroute:#Use area based hbox pruning.
postroute:#0/0 hboxes pruned.
postroute:#Complete generating extraction boxes.
postroute:#Extract 18 hboxes with single thread on machine with  Xeon 2.80GHz 56320KB Cache 88CPU...
postroute:#Process 0 special clock nets for rc extraction
route.report_postroute:AAE_INFO: 1 threads acquired from CTE.
route.report_postroute:Start delay calculation (fullDC) (1 T). (MEM=3061.11)
postroute:#Total 191 nets were built. 145 nodes added to break long wires. 0 net(s) have incomplete routes.
postroute:#Start inst blockage merging.
route.report_postroute:Total number of fetched objects 201
route.report_postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
route.report_postroute:AAE_INFO-618: Total number of nets in the design is 203,  100.0 percent of the nets selected for SI analysis
route.report_postroute:End delay calculation. (MEM=3078.02 CPU=0:00:00.1 REAL=0:00:00.0)
route.report_postroute:End delay calculation (fullDC). (MEM=3078.02 CPU=0:00:00.1 REAL=0:00:00.0)
route.report_postroute:Save waveform /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93753_0dc3a79c-d2d4-4946-85ea-124409bbb0ba_ece-rschsrv.ece.gatech.edu_dkhalil8_TDfw56/.AAE_7JtYFN/.AAE_93753_0dc3a79c-d2d4-4946-85ea-124409bbb0ba/waveform.data...
route.report_postroute:Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3078.0M)
route.report_postroute:Add other clocks and setupCteToAAEClockMapping during iter 1
route.report_postroute:Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3078.0M)
route.report_postroute:Starting SI iteration 2
route.report_postroute:Start delay calculation (fullDC) (1 T). (MEM=3043.47)
route.report_postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Skipped = 6. 
route.report_postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Analyzed = 201. 
route.report_postroute:Total number of fetched objects 201
route.report_postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
route.report_postroute:AAE_INFO-618: Total number of nets in the design is 203,  0.0 percent of the nets selected for SI analysis
route.report_postroute:End delay calculation. (MEM=3045.13 CPU=0:00:00.0 REAL=0:00:00.0)
route.report_postroute:End delay calculation (fullDC). (MEM=3045.13 CPU=0:00:00.0 REAL=0:00:00.0)
route.report_postroute:*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:01:37 mem=3042.4M)
route.report_postroute:Restoring timing graph ...
route.report_postroute:AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
route.report_postroute:Done restore timing graph
route.report_postroute:
route.report_postroute:OptSummary:
route.report_postroute:
route.report_postroute:------------------------------------------------------------------
route.report_postroute:         time_design Summary
route.report_postroute:------------------------------------------------------------------
route.report_postroute:
route.report_postroute:Hold views included:
route.report_postroute: tt_v1.8_25C_Nominal_25_func
route.report_postroute:
route.report_postroute:+--------------------+---------+---------+---------+
route.report_postroute:|     Hold mode      |   all   | reg2reg | default |
route.report_postroute:+--------------------+---------+---------+---------+
route.report_postroute:|           WNS (ns):|  0.078  |  0.106  |  0.078  |
route.report_postroute:|           TNS (ns):|  0.000  |  0.000  |  0.000  |
route.report_postroute:|    Violating Paths:|    0    |    0    |    0    |
route.report_postroute:|          All Paths:|   32    |   16    |   32    |
route.report_postroute:+--------------------+---------+---------+---------+
route.report_postroute:|tt_v1.8_25C_Nominal_25_func
route.report_postroute:|                    |  0.078  |  0.106  |  0.078  |
route.report_postroute:|                    |  0.000  |  0.000  |  0.000  |
route.report_postroute:|                    |    0    |    0    |    0    |
route.report_postroute:|                    |   32    |   16    |   32    |
route.report_postroute:+--------------------+---------+---------+---------+
route.report_postroute:
route.report_postroute:Density: 0.217%
route.report_postroute:       (100.000% with Fillers)
route.report_postroute:------------------------------------------------------------------
route.report_postroute:Reported timing to dir debug
route.report_postroute:Total CPU time: 2.15 sec
route.report_postroute:Total Real time: 2.0 sec
route.report_postroute:Total Memory Usage: 3061.144531 Mbytes
route.report_postroute:Reset AAE Options
route.report_postroute:*** time_design #1 [finish] () : cpu/real = 0:00:02.1/0:00:02.3 (0.9), totSession cpu/real = 0:01:38.0/0:01:40.5 (1.0), mem = 3061.1M
route.report_postroute:@flow 5: #- Reports that describe timing health
route.report_postroute:@@flow 6: report_timing_summary -checks {hold drv} > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]hold.analysis_summary.rpt]
route.report_postroute:AAE_INFO: opIsDesignInPostRouteState() is 1
route.report_postroute:AAE_INFO: resetNetProps viewIdx 0 
route.report_postroute:Starting SI iteration 1 using Infinite Timing Windows
route.report_postroute:#################################################################################
route.report_postroute:# Design Stage: PostRoute
route.report_postroute:# Design Name: counter_16bit
route.report_postroute:# Design Mode: 130nm
route.report_postroute:# Analysis Mode: MMMC OCV 
route.report_postroute:# Parasitics Mode: SPEF/RCDB 
route.report_postroute:# Signoff Settings: SI On 
route.report_postroute:#################################################################################
route.report_postroute:AAE_INFO: 1 threads acquired from CTE.
route.report_postroute:Start delay calculation (fullDC) (1 T). (MEM=3031.47)
route.report_postroute:Total number of fetched objects 201
route.report_postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
route.report_postroute:AAE_INFO-618: Total number of nets in the design is 203,  100.0 percent of the nets selected for SI analysis
route.report_postroute:End delay calculation. (MEM=3046.2 CPU=0:00:00.1 REAL=0:00:00.0)
route.report_postroute:End delay calculation (fullDC). (MEM=3046.2 CPU=0:00:00.1 REAL=0:00:00.0)
route.report_postroute:Save waveform /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93753_0dc3a79c-d2d4-4946-85ea-124409bbb0ba_ece-rschsrv.ece.gatech.edu_dkhalil8_TDfw56/.AAE_7JtYFN/.AAE_93753_0dc3a79c-d2d4-4946-85ea-124409bbb0ba/waveform.data...
route.report_postroute:Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3046.1M)
route.report_postroute:Add other clocks and setupCteToAAEClockMapping during iter 1
route.report_postroute:Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3046.1M)
route.report_postroute:Starting SI iteration 2
route.report_postroute:Start delay calculation (fullDC) (1 T). (MEM=3052.63)
route.report_postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Skipped = 6. 
route.report_postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Analyzed = 201. 
route.report_postroute:Total number of fetched objects 201
route.report_postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
route.report_postroute:AAE_INFO-618: Total number of nets in the design is 203,  0.0 percent of the nets selected for SI analysis
route.report_postroute:End delay calculation. (MEM=3054.54 CPU=0:00:00.0 REAL=0:00:00.0)
route.report_postroute:End delay calculation (fullDC). (MEM=3054.54 CPU=0:00:00.0 REAL=0:00:00.0)
route.report_postroute:@@flow 7: report_timing_summary -checks {hold drv} -expand_views > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]hold.view_summary.rpt]
route.report_postroute:The -expand_views option of report_timing_summary does not provide additional information when running a single-mode/single-corner analysis. You can use this option in multi-mode/multi-corner analysis to generate a view-by-view summary.  This option will be ignored.
route.report_postroute:@@flow 8: report_timing_summary -checks {hold drv} -expand_views -expand_clocks launch_capture  > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]hold.group_summary.rpt]
route.report_postroute:The -expand_views option of report_timing_summary does not provide additional information when running a single-mode/single-corner analysis. You can use this option in multi-mode/multi-corner analysis to generate a view-by-view summary.  This option will be ignored.
route.report_postroute:@@flow 9: report_constraint -early -all_violators -drv_violation_type {min_capacitance min_transition min_fanout} > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]hold.all_violators.rpt]
route.report_postroute:@@flow 10: set_metric -name timing.hold.type -value gba
route.report_postroute:#@ End verbose flow_step report_early_summary_innovus
route.report_postroute:UM: Running hold category ...
route.report_postroute:**WARN: (TCLCMD-1469):	No timing paths found matching the specified criteria. Empty collection returned.
route.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route.report_postroute:UM:          11.31             11                                      report_early_summary_innovus
postroute:#Run Statistics for Extraction:
postroute:#   Cpu time = 00:00:05, elapsed time = 00:00:05 .
postroute:#   Increased memory =    55.99 (MB), total memory =  2907.87 (MB), peak memory =  2907.87 (MB)
postroute:#Register nets and terms for rcdb /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/nr0_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1aHIjPx.rcdb.d
postroute:#Finish registering nets and terms for rcdb.
postroute:#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2862.36 (MB), peak = 2907.87 (MB)
postroute:#RC Statistics: 849 Res, 513 Ground Cap, 94 XCap (Edge to Edge)
postroute:#WARNING (NREX-102) Net UNCONNECTED8 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED3 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED6 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED7 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED2 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED5 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED0 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED1 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED4 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net VDD is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net VSS is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#RC V/H edge ratio: 0.74, Avg V/H Edge Length: 14487.97 (501), Avg L-Edge Length: 10592.41 (236)
postroute:#Nets and terms are pre-registered for rcdb /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/nr0_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1aHIjPx.rcdb.d.
postroute:#Start writing RC data.
postroute:#Finish writing RC data
postroute:#Finish writing rcdb with 1050 nodes, 859 edges, and 208 xcaps
postroute:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2860.30 (MB), peak = 2907.87 (MB)
postroute:Restoring parasitic data from file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/nr0_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1aHIjPx.rcdb.d' ...
postroute:Reading RCDB with compressed RC data.
postroute:Reading RCDB with compressed RC data.
postroute:Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2860.301M)
postroute:Following multi-corner parasitics specified:
postroute:	/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/nr0_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1aHIjPx.rcdb.d (rcdb)
postroute:Reading RCDB with compressed RC data.
postroute:		Cell counter_16bit has rcdb /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/nr0_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1aHIjPx.rcdb.d specified
postroute:Cell counter_16bit, hinst 
postroute:Reading RCDB with compressed RC data.
postroute:Done read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2863.449M)
postroute:#
postroute:#Restore RCDB.
postroute:#
postroute:#Complete tQuantus RC extraction.
postroute:#Cpu time = 00:00:05
postroute:#Elapsed time = 00:00:06
postroute:#Increased memory = 12.49 (MB)
postroute:#Total memory = 2862.66 (MB)
postroute:#Peak memory = 2907.87 (MB)
postroute:#
postroute:#145 inserted nodes are removed
postroute:#Restored 0 tie nets, 0 tie snets, 0 partial nets
postroute:#Start Design Signature (0)
postroute:#Finish Inst Signature in MT(6722228)
postroute:#Finish Net Signature in MT(42929786)
postroute:#Finish SNet Signature in MT (92528865)
postroute:#Run time and memory report for RC extraction:
postroute:#RC extraction running on  Xeon 2.80GHz 56320KB Cache 88CPU.
postroute:#Run Statistics for snet signature:
postroute:#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
postroute:#   Increased memory =     0.00 (MB), total memory =  2856.29 (MB), peak memory =  2907.87 (MB)
postroute:#Run Statistics for Net Final Signature:
postroute:#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
postroute:#   Increased memory =     0.00 (MB), total memory =  2856.29 (MB), peak memory =  2907.87 (MB)
postroute:#Run Statistics for Net launch:
postroute:#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
postroute:#   Increased memory =     0.00 (MB), total memory =  2856.29 (MB), peak memory =  2907.87 (MB)
postroute:#Run Statistics for Net init_dbsNet_slist:
postroute:#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
postroute:#   Increased memory =     0.00 (MB), total memory =  2856.29 (MB), peak memory =  2907.87 (MB)
postroute:#Run Statistics for net signature:
postroute:#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
postroute:#   Increased memory =     0.00 (MB), total memory =  2856.29 (MB), peak memory =  2907.87 (MB)
postroute:#Run Statistics for inst signature:
postroute:#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
postroute:#   Increased memory =    -0.69 (MB), total memory =  2856.29 (MB), peak memory =  2907.87 (MB)
postroute:Reading RCDB with compressed RC data.
postroute:Deleted 88 physical insts (cell FILL1 / prefix -).
postroute:Suspended 92 physical insts (cell FILL2 / prefix -).
postroute:Suspended 348 physical insts (cell FILL4 / prefix -).
postroute:Suspended 51 physical insts (cell FILL8 / prefix -).
postroute:Suspended 314 physical insts (cell FILL16 / prefix -).
postroute:Suspended 301 physical insts (cell FILL32 / prefix -).
postroute:Suspended 9561 physical insts (cell FILL64 / prefix -).
postroute:**Info: (IMPSP-2075): Transparent Filler is started (10667)!
postroute:
postroute:** INFO: Initializing Glitch Interface
postroute:** INFO: Initializing Glitch Cache
postroute:*** BuildHoldData #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:15.3/0:01:44.5 (0.7), mem = 2860.3M
postroute:AAE_INFO: switching set_db delaycal_enable_si from true to false ...
postroute:AAE_INFO: The setting is changed from true to false in set_db delaycal_enable_si
postroute:Starting delay calculation for Hold views
postroute:AAE_INFO: opIsDesignInPostRouteState() is 1
postroute:#################################################################################
postroute:# Design Stage: PostRoute
postroute:# Design Name: counter_16bit
postroute:# Design Mode: 130nm
postroute:# Analysis Mode: MMMC OCV 
postroute:# Parasitics Mode: SPEF/RCDB 
postroute:# Signoff Settings: SI Off 
postroute:#################################################################################
postroute:Start delay calculation (fullDC) (1 T). (MEM=2871.6)
postroute:Total number of fetched objects 201
postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postroute:End delay calculation. (MEM=3071.77 CPU=0:00:06.6 REAL=0:00:00.0)
postroute:End delay calculation (fullDC). (MEM=3064.73 CPU=0:00:07.6 REAL=0:00:01.0)
postroute:*** Done Building Timing Graph (cpu=0:00:07.9 real=0:00:02.0 totSessionCpu=0:01:23 mem=3054.1M)
postroute:Done building cte hold timing graph (HoldAware) cpu=0:00:08.0 real=0:00:02.0 totSessionCpu=0:01:23 mem=3054.1M ***
postroute:Warning: No proper clock gate cell delay was found for clock standard delay computation.
postroute:AAE_INFO: switching set_db delaycal_enable_si from false to true ...
postroute:AAE_INFO: The setting is changed from false to true in set_db delaycal_enable_si
postroute:Starting delay calculation for Setup views
postroute:AAE_INFO: opIsDesignInPostRouteState() is 1
postroute:AAE_INFO: resetNetProps viewIdx 0 
postroute:Starting SI iteration 1 using Infinite Timing Windows
postroute:#################################################################################
postroute:# Design Stage: PostRoute
postroute:# Design Name: counter_16bit
postroute:# Design Mode: 130nm
postroute:# Analysis Mode: MMMC OCV 
postroute:# Parasitics Mode: SPEF/RCDB 
postroute:# Signoff Settings: SI On 
postroute:#################################################################################
postroute:AAE_INFO: 1 threads acquired from CTE.
postroute:Start delay calculation (fullDC) (1 T). (MEM=3068.32)
postroute:Total number of fetched objects 201
postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postroute:AAE_INFO-618: Total number of nets in the design is 203,  100.0 percent of the nets selected for SI analysis
postroute:End delay calculation. (MEM=3083.65 CPU=0:00:00.1 REAL=0:00:00.0)
postroute:End delay calculation (fullDC). (MEM=3083.65 CPU=0:00:00.1 REAL=0:00:00.0)
postroute:Save waveform /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/.AAE_Z2NmvB/.AAE_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1/waveform.data...
postroute:Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3083.6M)
postroute:Add other clocks and setupCteToAAEClockMapping during iter 1
postroute:Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3083.6M)
postroute:
postroute:Executing IPO callback for view pruning ..
postroute:Starting SI iteration 2
postroute:Start delay calculation (fullDC) (1 T). (MEM=3057.59)
postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Skipped = 6. 
postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Analyzed = 201. 
postroute:Total number of fetched objects 201
postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postroute:AAE_INFO-618: Total number of nets in the design is 203,  7.9 percent of the nets selected for SI analysis
postroute:End delay calculation. (MEM=3060.56 CPU=0:00:00.0 REAL=0:00:00.0)
postroute:End delay calculation (fullDC). (MEM=3060.56 CPU=0:00:00.0 REAL=0:00:00.0)
postroute:*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:01:25 mem=3066.2M)
postroute:** INFO: Initializing Glitch Interface
postroute:
postroute:OptSummary:
postroute:
postroute:------------------------------------------------------------------
postroute:     Initial SI Timing Summary
postroute:------------------------------------------------------------------
postroute:
postroute:Setup views included:
postroute: tt_v1.8_25C_Nominal_25_func 
postroute:
postroute:+--------------------+---------+---------+---------+
postroute:|     Setup mode     |   all   | reg2reg | default |
postroute:+--------------------+---------+---------+---------+
postroute:|           WNS (ns):| -0.092  | -0.092  |  0.076  |
postroute:|           TNS (ns):| -0.862  | -0.862  |  0.000  |
postroute:|    Violating Paths:|   14    |   14    |    0    |
postroute:|          All Paths:|   32    |   16    |   32    |
postroute:+--------------------+---------+---------+---------+
postroute:
postroute:+----------------+-------------------------------+------------------+
postroute:|                |              Real             |       Total      |
postroute:|    DRVs        +------------------+------------+------------------|
postroute:|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
postroute:+----------------+------------------+------------+------------------+
postroute:|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
postroute:|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
postroute:|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
postroute:|   max_length   |      0 (0)       |     0      |      0 (0)       |
postroute:+----------------+------------------+------------+------------------+
postroute:
postroute:Density: 0.217%
postroute:------------------------------------------------------------------
postroute:*** BuildHoldData #1 [finish] (opt_design #1) : cpu/real = 0:00:09.6/0:00:03.7 (2.6), totSession cpu/real = 0:01:24.8/0:01:48.2 (0.8), mem = 3074.7M
postroute:**opt_design ... cpu = 0:00:17, real = 0:00:39, mem = 3071.2M, totSessionCpu=0:01:25 **
postroute:OPTC: m4 20.0 50.0 [ 50.0 20.0 50.0 ]
postroute:OPTC: view 50.0 [ 0.0500 ]
postroute:Setting latch borrow mode to budget during optimization.
postroute:Info: Done creating the CCOpt slew target map.
postroute:**INFO: flowCheckPoint #2 OptimizationPass1
postroute:Glitch fixing enabled
postroute:*** ClockDrv #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:25.1/0:01:48.5 (0.8), mem = 3072.4M
postroute:Running CCOpt-PRO on entire clock network
postroute:Leaving CCOpt scope - Initializing power interface...
postroute:Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
postroute:Net route status summary:
postroute:  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
postroute:  Non-clock:   202 (unrouted=12, trialRouted=0, noStatus=0, routed=190, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])
postroute:-effortLevel medium                        # enums={low medium high signoff}, default=undefined
postroute:Clock tree cells fixed by user: 0 out of 0
postroute:PRO...
postroute:Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
postroute:Initializing clock structures...
postroute:  Creating own balancer
postroute:  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
postroute:  Initializing legalizer
postroute:  Using cell based legalization.
postroute:  Initializing placement interface...
postroute:    Use check_library -place or consult logv if problems occur.
postroute:    Leaving CCOpt scope - Initializing placement interface...
postroute:    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
postroute:  Initializing placement interface done.
postroute:  Leaving CCOpt scope - Cleaning up placement interface...
postroute:  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
postroute:  Leaving CCOpt scope - Initializing placement interface...
postroute:  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
postroute:[PSP]    Load db... (mem=-1.5M)
postroute:[PSP]    Read data from FE... (mem=-1.5M)
postroute:[PSP]    Done Read data from FE (cpu=0.001s, mem=-1.5M)
postroute:
postroute:[PSP]    Done Load db (cpu=0.001s, mem=-1.5M)
postroute:
postroute:[PSP]    Constructing placeable region... (mem=-1.5M)
postroute:[PSP]    Compute region effective width... (mem=-1.5M)
postroute:[PSP]    Done Compute region effective width (cpu=0.000s, mem=-1.5M)
postroute:
postroute:[PSP]    Done Constructing placeable region (cpu=0.001s, mem=-1.5M)
postroute:
postroute:  Reconstructing clock tree datastructures, skew aware...
postroute:    Validating CTS configuration...
postroute:    Checking module port directions...
postroute:    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
postroute:    Non-default attributes:
postroute:      Public non-default attributes:
postroute:        cts_adjacent_rows_legal: true (default: false)
postroute:        cts_buffer_cells is set for at least one object
postroute:        cts_cell_density is set for at least one object
postroute:        cts_cell_halo_rows: 0 (default: 1)
postroute:        cts_cell_halo_sites: 0 (default: 4)
postroute:        cts_clock_gating_cells is set for at least one object
postroute:        cts_inverter_cells is set for at least one object
postroute:        cts_logic_cells is set for at least one object
postroute:        cts_primary_delay_corner: tt_v1.8_25C_Nominal_25 (default: )
postroute:        cts_skew_group_target_insertion_delay is set for at least one object
postroute:        cts_target_max_transition_time is set for at least one object
postroute:        cts_target_max_transition_time_sdc is set for at least one object
postroute:        cts_target_skew is set for at least one object
postroute:      Private non-default attributes:
postroute:        cts_allow_non_fterm_identical_swaps: false (default: true)
postroute:        cts_clock_nets_detailed_routed: true (default: false)
postroute:        cts_force_design_routing_status: 1 (default: auto)
postroute:        cts_last_virtual_delay_scaling_factor is set for at least one object
postroute:        cts_post_route_enable_post_commit_delay_update: true (default: false)
postroute:        cts_use_accurate_downstream_capacitance_in_optimization: true (default: false)
postroute:    Route type trimming info:
postroute:      No route type modifications were made.
postroute:    Library trimming buffers in power domain auto-default and half-corner tt_v1.8_25C_Nominal_25:both.late removed 0 of 3 cells
postroute:    Original list had 3 cells:
postroute:    CLKBUFX8 CLKBUFX4 CLKBUFX2 
postroute:    Library trimming was not able to trim any cells:
postroute:    CLKBUFX8 CLKBUFX4 CLKBUFX2 
postroute:    Library trimming inverters in power domain auto-default and half-corner tt_v1.8_25C_Nominal_25:both.late removed 0 of 4 cells
postroute:    Original list had 4 cells:
postroute:    CLKINVX8 CLKINVX4 CLKINVX2 CLKINVX1 
postroute:    Library trimming was not able to trim any cells:
postroute:    CLKINVX8 CLKINVX4 CLKINVX2 CLKINVX1 
postroute:**WARN: (IMPCCOPT-2427):	The cts_target_maximum_transition_time 100.000ns is too high for delay_corner tt_v1.8_25C_Nominal_25 and delay_type late for clock_tree core_clock and net_type leaf. CTS will proceed using 0.599ns.
postroute:**WARN: (IMPCCOPT-2427):	The cts_target_maximum_transition_time 100.000ns is too high for delay_corner tt_v1.8_25C_Nominal_25 and delay_type late for clock_tree core_clock and net_type trunk. CTS will proceed using 0.599ns.
postroute:    Clock tree balancer configuration for clock_tree core_clock:
postroute:    Non-default attributes:
postroute:      Public non-default attributes:
postroute:        cts_cell_density: 1 (default: 0.75)
postroute:      No private non-default attributes
postroute:    For power domain auto-default:
postroute:      Buffers:     CLKBUFX8 CLKBUFX4 CLKBUFX2
postroute:      Inverters:   CLKINVX8 CLKINVX4 CLKINVX2 CLKINVX1
postroute:      Unblocked area available for placement of any clock cells in power_domain auto-default: 1199772.000um^2
postroute:    Top Routing info:
postroute:      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
postroute:      Unshielded; Mask Constraint: 0; Source: cts_route_type.
postroute:    Trunk Routing info:
postroute:      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
postroute:      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
postroute:    Leaf Routing info:
postroute:      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
postroute:      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
postroute:    For timing_corner tt_v1.8_25C_Nominal_25:both, late and power domain auto-default:
postroute:      Slew time target (leaf):    0.600ns
postroute:      Slew time target (trunk):   0.600ns
postroute:      Slew time target (top):     100.000ns (Note: no nets are considered top nets in this clock tree)
postroute:      Buffer unit delay: 0.183ns
postroute:      Buffer max distance: 2277.858um
postroute:    Fastest wire driving cells and distances:
postroute:      Buffer    : {lib_cell:CLKBUFX8, fastest_considered_half_corner=tt_v1.8_25C_Nominal_25:both.late, optimalDrivingDistance=2277.858um, saturatedSlew=0.419ns, speed=4723.886um per ns, cellArea=9.197um^2 per 1000um}
postroute:      Inverter  : {lib_cell:CLKINVX8, fastest_considered_half_corner=tt_v1.8_25C_Nominal_25:both.late, optimalDrivingDistance=1965.116um, saturatedSlew=0.384ns, speed=5150.350um per ns, cellArea=8.722um^2 per 1000um}
postroute:    
postroute:    
postroute:    Logic Sizing Table:
postroute:    
postroute:    ----------------------------------------------------------
postroute:    Cell    Instance count    Source    Eligible library cells
postroute:    ----------------------------------------------------------
postroute:      (empty table)
postroute:    ----------------------------------------------------------
postroute:    
postroute:    
postroute:    Clock tree balancer configuration for skew_group core_clock/func:
postroute:     Created from constraint modes: {[func]}
postroute:      Sources:                     pin clk
postroute:      Total number of sinks:       16
postroute:      Delay constrained sinks:     16
postroute:      Constrains:                  default
postroute:      Non-leaf sinks:              0
postroute:      Ignore pins:                 0
postroute:     Timing corner tt_v1.8_25C_Nominal_25:both.late:
postroute:      Skew target:                 0.183ns
postroute:    Primary reporting skew groups are:
postroute:    skew_group core_clock/func with 16 clock sinks
postroute:    Found 0/0 (-nan%) clock tree instances with fixed placement status.
postroute:    
postroute:    
postroute:    Constraint summary
postroute:    ==================
postroute:    
postroute:    Transition constraints are active in the following delay corners:
postroute:    
postroute:    tt_v1.8_25C_Nominal_25:both.late
postroute:    
postroute:    Cap constraints are active in the following delay corners:
postroute:    
postroute:    tt_v1.8_25C_Nominal_25:both.late
postroute:    
postroute:    Transition constraint summary:
postroute:    
postroute:    ----------------------------------------------------------------------------------------------------------
postroute:    Delay corner                                  Target (ns)    Num pins    Target source       Clock tree(s)
postroute:    ----------------------------------------------------------------------------------------------------------
postroute:    tt_v1.8_25C_Nominal_25:both.late (primary)         -            -               -                  -
postroute:                        -                            0.150          16       liberty explicit    all
postroute:                        -                            0.600           2       tool modified       all
postroute:    ----------------------------------------------------------------------------------------------------------
postroute:    
postroute:    Capacitance constraint summary:
postroute:    
postroute:    ------------------------------------------------------------------------------------------------------------------
postroute:    Delay corner                                  Limit (pF)    Num nets    Target source                Clock tree(s)
postroute:    ------------------------------------------------------------------------------------------------------------------
postroute:    tt_v1.8_25C_Nominal_25:both.late (primary)        -            -                    -                      -
postroute:                        -                           0.165          1        library_or_sdc_constraint    all
postroute:    ------------------------------------------------------------------------------------------------------------------
postroute:    
postroute:    
postroute:    Clock DAG stats initial state:
postroute:      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
postroute:      sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
postroute:      misc counts      : r=1, pp=0, mci=0
postroute:      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
postroute:      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:*                                                                   InitialState
postroute:    No ideal or dont_touch nets found in the clock tree
postroute:    No dont_touch hnets found in the clock tree
postroute:    No dont_touch hpins found in the clock network.
postroute:    Checking for illegal sizes of clock logic instances...
postroute:    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
postroute:    Validating CTS configuration done. (took cpu=0:00:01.1 real=0:00:01.2)
postroute:    CCOpt configuration status: all checks passed.
postroute:  Reconstructing clock tree datastructures, skew aware done.
postroute:Initializing clock structures done.
postroute:PRO...
postroute:  PRO active optimizations:
postroute:   - DRV fixing with sizing
postroute:  
postroute:  Detected clock skew data from CTS
postroute:  ProEngine running partially connected to DB
postroute:  Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
postroute:  Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
postroute:  Clock DAG stats PRO initial state:
postroute:    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
postroute:    sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
postroute:    misc counts      : r=1, pp=0, mci=0
postroute:    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
postroute:    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
postroute:    sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
postroute:    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.047pF, total=0.047pF
postroute:    wire lengths     : top=0.000um, trunk=0.000um, leaf=278.385um, total=278.385um
postroute:    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
postroute:  Clock DAG net violations PRO initial state: none
postroute:  Clock DAG primary half-corner transition distribution PRO initial state:
postroute:    Leaf : target=0.150ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
postroute:  Primary reporting skew groups PRO initial state:
postroute:  Skew group summary PRO initial state:
postroute:    skew_group core_clock/func: insertion delay [min=0.002, max=0.003, avg=0.002, sd=0.001, skn=-0.331, kur=-1.725], skew [0.002 vs 0.183], 100% {0.002, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
postroute:  Recomputing CTS skew targets...
postroute:  Resolving skew group constraints...
postroute:    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
postroute:  Resolving skew group constraints done.
postroute:  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
postroute:  PRO Fixing DRVs...
postroute:    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
postroute:    CCOpt-PRO: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
postroute:    
postroute:    Statistics: Fix DRVs (cell sizing):
postroute:    ===================================
postroute:    
postroute:    Cell changes by Net Type:
postroute:    
postroute:    -------------------------------------------------------------------------------------------------
postroute:    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
postroute:    -------------------------------------------------------------------------------------------------
postroute:    top                0            0           0            0                    0                0
postroute:    trunk              0            0           0            0                    0                0
postroute:    leaf               0            0           0            0                    0                0
postroute:    -------------------------------------------------------------------------------------------------
postroute:    Total              0            0           0            0                    0                0
postroute:    -------------------------------------------------------------------------------------------------
postroute:    
postroute:    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
postroute:    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
postroute:    
postroute:    Clock DAG stats after 'PRO Fixing DRVs':
postroute:      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
postroute:      sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
postroute:      misc counts      : r=1, pp=0, mci=0
postroute:      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
postroute:      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
postroute:      sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
postroute:      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.047pF, total=0.047pF
postroute:      wire lengths     : top=0.000um, trunk=0.000um, leaf=278.385um, total=278.385um
postroute:      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
postroute:    Clock DAG net violations after 'PRO Fixing DRVs': none
postroute:    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
postroute:      Leaf : target=0.150ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
postroute:    Primary reporting skew groups after 'PRO Fixing DRVs':
postroute:    Skew group summary after 'PRO Fixing DRVs':
postroute:      skew_group core_clock/func: insertion delay [min=0.002, max=0.003], skew [0.002 vs 0.183]
postroute:    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
postroute:  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
postroute:  Reconnecting optimized routes...
postroute:  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
postroute:  Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
postroute:  Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
postroute:  Clock DAG stats PRO final:
postroute:    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
postroute:    sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
postroute:    misc counts      : r=1, pp=0, mci=0
postroute:    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
postroute:    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
postroute:    sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
postroute:    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.047pF, total=0.047pF
postroute:    wire lengths     : top=0.000um, trunk=0.000um, leaf=278.385um, total=278.385um
postroute:    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
postroute:  Clock DAG net violations PRO final: none
postroute:  Clock DAG primary half-corner transition distribution PRO final:
postroute:    Leaf : target=0.150ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
postroute:  Primary reporting skew groups PRO final:
postroute:  Skew group summary PRO final:
postroute:    skew_group core_clock/func: insertion delay [min=0.002, max=0.003, avg=0.002, sd=0.001, skn=-0.331, kur=-1.725], skew [0.002 vs 0.183], 100% {0.002, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
postroute:  Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
postroute:PRO done.
postroute:Net route status summary:
postroute:  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
postroute:  Non-clock:   202 (unrouted=12, trialRouted=0, noStatus=0, routed=190, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])
postroute:Updating delays...
postroute:Updating delays done.
postroute:PRO done. (took cpu=0:00:01.3 real=0:00:01.3)
postroute:Leaving CCOpt scope - Cleaning up placement interface...
postroute:Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
postroute:*** ClockDrv #1 [finish] (opt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:01:26.4/0:01:49.8 (0.8), mem = 3085.1M
route.report_postroute:#@ Begin verbose flow_step report_early_paths
route.report_postroute:@flow 2: #- Reports that show detailed early timing with Graph Based Analysis (GBA)
route.report_postroute:@@flow 3: report_timing -early -max_paths 5   -nworst 1 -path_type endpoint        > [file join [get_db flow_report_directory] [get_db flow_report_name] hold.endpoint.rpt]
route.report_postroute:@@flow 4: report_timing -early -max_paths 1   -nworst 1 -path_type full_clock -net > [file join [get_db flow_report_directory] [get_db flow_report_name] hold.worst.rpt]
route.report_postroute:@@flow 5: report_timing -early -max_paths 500 -nworst 1 -path_type full_clock      > [file join [get_db flow_report_directory] [get_db flow_report_name] hold.gba.rpt]
postroute:**INFO: Start fixing DRV (Mem = 3081.15M) ...
postroute:Begin: GigaOpt DRV Optimization
postroute:Glitch fixing enabled
postroute:GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
postroute:*** DrvOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:26.6/0:01:50.0 (0.8), mem = 3081.2M
postroute:Info: 1 clock net  excluded from IPO operation.
route.report_postroute:@flow 6: if {![get_feature report_pba]} {
route.report_postroute:@flow 7:
route.report_postroute:@flow 8:     #- Reports that show detailed timing with Path Based Analysis (PBA)
route.report_postroute:@flow 9: if {[is_flow -quiet -inside flow:sta]} {...}
route.report_postroute:@flow 12: }
route.report_postroute:#@ End verbose flow_step report_early_paths
postroute:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
postroute:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
postroute:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
postroute:	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
postroute:**INFO: Extra DRV scale -- maxTran 0.97 maxCap 0.97 (high fanout net > 10: maxTran 0.97 maxCap 0.97) for over fixing
postroute:DRV pessimism of 2.00% is used for tran, 2.00% for cap, 0.00% for fanout, on top of margin 0.00%
postroute:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
postroute:** INFO: Initializing Glitch Interface
postroute:+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
postroute:|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
postroute:+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
postroute:| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
postroute:+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
postroute:|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.09|    -0.86|       0|       0|       0|  0.22%|          |         |
postroute:|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.09|    -0.86|       0|       0|       0|  0.22%| 0:00:00.0|  3087.2M|
postroute:+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
postroute:Bottom Preferred Layer:
postroute:+-------------+------------+----------+
postroute:|    Layer    |    CLK     |   Rule   |
postroute:+-------------+------------+----------+
postroute:| met3 (z=3)  |          1 | default  |
postroute:+-------------+------------+----------+
postroute:Via Pillar Rule:
postroute:    None
postroute:
postroute:*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:01.0 mem=3087.6M) ***
postroute:
postroute:*** DrvOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:27.4/0:01:50.8 (0.8), mem = 3087.8M
postroute:**INFO: Skipping refine place as no non-legal commits were detected
postroute:End: GigaOpt DRV Optimization
postroute:**opt_design ... cpu = 0:00:20, real = 0:00:42, mem = 3087.8M, totSessionCpu=0:01:27 **
postroute:*info:
postroute:**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 3087.96M).
postroute:** INFO: Initializing Glitch Interface
postroute:
postroute:OptSummary:
postroute:
postroute:------------------------------------------------------------------
postroute:     SI Timing Summary (cpu=0.02min real=0.02min mem=3088.0M)
postroute:------------------------------------------------------------------
postroute:
postroute:Setup views included:
postroute: tt_v1.8_25C_Nominal_25_func 
postroute:
postroute:+--------------------+---------+---------+---------+
postroute:|     Setup mode     |   all   | reg2reg | default |
postroute:+--------------------+---------+---------+---------+
postroute:|           WNS (ns):| -0.092  | -0.092  |  0.076  |
postroute:|           TNS (ns):| -0.862  | -0.862  |  0.000  |
postroute:|    Violating Paths:|   14    |   14    |    0    |
postroute:|          All Paths:|   32    |   16    |   32    |
postroute:+--------------------+---------+---------+---------+
postroute:
postroute:+----------------+-------------------------------+------------------+
postroute:|                |              Real             |       Total      |
postroute:|    DRVs        +------------------+------------+------------------|
postroute:|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
postroute:+----------------+------------------+------------+------------------+
postroute:|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
postroute:|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
postroute:|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
postroute:|   max_length   |      0 (0)       |     0      |      0 (0)       |
postroute:+----------------+------------------+------------+------------------+
postroute:
postroute:Density: 0.217%
postroute:------------------------------------------------------------------
postroute:**opt_design ... cpu = 0:00:20, real = 0:00:42, mem = 3087.9M, totSessionCpu=0:01:28 **
postroute:** INFO: Initializing Glitch Interface
postroute:*** Timing NOT met, worst failing slack is -0.092
postroute:*** Check timing (0:00:00.0)
postroute:Begin: GigaOpt Optimization in WNS mode
postroute:GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 1 -postRoute -usefulSkew -nativePathGroupFlow
postroute:Info: 1 clock net  excluded from IPO operation.
postroute:*** WnsOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:27.6/0:01:51.0 (0.8), mem = 3088.1M
postroute:*info: 1 clock net excluded
postroute:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
postroute:** GigaOpt Optimizer WNS Slack -0.092 TNS Slack -0.862 Density 0.22
postroute:OptDebug: Start of Optimizer WNS Pass 0:
postroute:+----------+------+------+
postroute:|Path Group|   WNS|   TNS|
postroute:+----------+------+------+
postroute:|default   | 0.075| 0.000|
postroute:|reg2reg   |-0.092|-0.862|
postroute:|HEPG      |-0.092|-0.862|
postroute:|All Paths |-0.092|-0.862|
postroute:+----------+------+------+
postroute:
postroute:Active Path Group: reg2reg  
postroute:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
postroute:|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
postroute:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
postroute:|  -0.092|   -0.092|  -0.862|   -0.862|    0.22%|   0:00:00.0| 3089.2M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[11]/D  |
route.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route.report_postroute:UM:            8.2              8                                      report_early_paths
postroute:|  -0.092|   -0.092|  -0.862|   -0.862|    0.22%|   0:00:00.0| 3114.2M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[11]/D  |
postroute:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
postroute:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
postroute:|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
postroute:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
postroute:|  -0.092|   -0.092|  -0.862|   -0.862|    0.22%|   0:00:00.0| 3115.2M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[11]/D  |
postroute:|  -0.092|   -0.092|  -0.862|   -0.862|    0.22%|   0:00:00.0| 3115.9M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[11]/D  |
postroute:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
postroute:
postroute:*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=3115.9M) ***
postroute:
postroute:*** Finished Optimize Step Cumulative (cpu=0:00:00.7 real=0:00:00.0 mem=3115.9M) ***
postroute:OptDebug: End of Optimizer WNS Pass 0:
postroute:+----------+------+------+
postroute:|Path Group|   WNS|   TNS|
postroute:+----------+------+------+
postroute:|default   | 0.075| 0.000|
postroute:|reg2reg   |-0.092|-0.862|
postroute:|HEPG      |-0.092|-0.862|
postroute:|All Paths |-0.092|-0.862|
postroute:+----------+------+------+
postroute:
postroute:** GigaOpt Optimizer WNS Slack -0.092 TNS Slack -0.862 Density 0.22
postroute:Update Timing Windows (Threshold 0.038) ...
postroute:Re Calculate Delays on 0 Nets
postroute:OptDebug: End of Setup Fixing:
postroute:+----------+------+------+
postroute:|Path Group|   WNS|   TNS|
postroute:+----------+------+------+
postroute:|default   | 0.075| 0.000|
postroute:|reg2reg   |-0.092|-0.862|
postroute:|HEPG      |-0.092|-0.862|
postroute:|All Paths |-0.092|-0.862|
postroute:+----------+------+------+
postroute:
postroute:Bottom Preferred Layer:
postroute:+-------------+------------+----------+
postroute:|    Layer    |    CLK     |   Rule   |
postroute:+-------------+------------+----------+
postroute:| met3 (z=3)  |          1 | default  |
postroute:+-------------+------------+----------+
postroute:Via Pillar Rule:
postroute:    None
postroute:
postroute:*** Finish Post Route Setup Fixing (cpu=0:00:01.1 real=0:00:02.0 mem=3115.9M) ***
postroute:*** WnsOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:01.7/0:00:01.8 (1.0), totSession cpu/real = 0:01:29.4/0:01:52.8 (0.8), mem = 3101.5M
postroute:**INFO: Skipping refine place as no non-legal commits were detected (2 dirty legal commits)
postroute:End: GigaOpt Optimization in WNS mode
postroute:Skipping post route harden opt
postroute:Begin: GigaOpt Optimization in TNS mode
postroute:GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.96 -numThreads 1 -nativePathGroupFlow -usefulSkew
postroute:Info: 1 clock net  excluded from IPO operation.
postroute:*** TnsOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:29.6/0:01:53.0 (0.8), mem = 3101.5M
postroute:*info: 1 clock net excluded
postroute:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
postroute:** GigaOpt Optimizer WNS Slack -0.092 TNS Slack -0.862 Density 0.22
postroute:OptDebug: Start of Optimizer TNS Pass:
postroute:+----------+------+------+
postroute:|Path Group|   WNS|   TNS|
postroute:+----------+------+------+
postroute:|default   | 0.075| 0.000|
postroute:|reg2reg   |-0.092|-0.862|
postroute:|HEPG      |-0.092|-0.862|
postroute:|All Paths |-0.092|-0.862|
postroute:+----------+------+------+
postroute:
postroute:Active Path Group: reg2reg  
postroute:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
postroute:|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
postroute:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
postroute:|  -0.092|   -0.092|  -0.862|   -0.862|    0.22%|   0:00:00.0| 3103.8M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[11]/D  |
postroute:|  -0.092|   -0.092|  -0.862|   -0.862|    0.22%|   0:00:00.0| 3112.3M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[9]/D   |
postroute:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
postroute:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
postroute:|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
postroute:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
postroute:|  -0.092|   -0.092|  -0.862|   -0.862|    0.22%|   0:00:00.0| 3112.3M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[9]/D   |
postroute:|  -0.092|   -0.092|  -0.862|   -0.862|    0.22%|   0:00:00.0| 3112.3M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[10]/D  |
postroute:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
postroute:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
postroute:|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
postroute:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
postroute:|  -0.092|   -0.092|  -0.862|   -0.862|    0.22%|   0:00:00.0| 3112.3M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[10]/D  |
postroute:|  -0.092|   -0.092|  -0.862|   -0.862|    0.22%|   0:00:00.0| 3112.3M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[11]/D  |
postroute:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
postroute:
postroute:*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=3112.3M) ***
postroute:
postroute:*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=3112.3M) ***
postroute:OptDebug: End of Optimizer TNS Pass:
postroute:+----------+------+------+
postroute:|Path Group|   WNS|   TNS|
postroute:+----------+------+------+
postroute:|default   | 0.075| 0.000|
postroute:|reg2reg   |-0.092|-0.862|
postroute:|HEPG      |-0.092|-0.862|
postroute:|All Paths |-0.092|-0.862|
postroute:+----------+------+------+
postroute:
postroute:Update Timing Windows (Threshold 0.038) ...
postroute:Re Calculate Delays on 0 Nets
postroute:OptDebug: End of Setup Fixing:
postroute:+----------+------+------+
postroute:|Path Group|   WNS|   TNS|
postroute:+----------+------+------+
postroute:|default   | 0.075| 0.000|
postroute:|reg2reg   |-0.092|-0.862|
postroute:|HEPG      |-0.092|-0.862|
postroute:|All Paths |-0.092|-0.862|
postroute:+----------+------+------+
postroute:
postroute:Bottom Preferred Layer:
postroute:+-------------+------------+----------+
postroute:|    Layer    |    CLK     |   Rule   |
postroute:+-------------+------------+----------+
postroute:| met3 (z=3)  |          1 | default  |
postroute:+-------------+------------+----------+
postroute:Via Pillar Rule:
postroute:    None
postroute:
postroute:*** Finish Post Route Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=3112.3M) ***
postroute:*** TnsOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:01:30.9/0:01:54.3 (0.8), mem = 3102.4M
postroute:**INFO: Skipping refine place as no non-legal commits were detected (2 dirty legal commits)
postroute:End: GigaOpt Optimization in TNS mode
postroute:**INFO: flowCheckPoint #3 OptimizationHold
postroute:HoldOpt: Enabling setup slack weighting
postroute:GigaOpt Hold Optimizer is used
postroute:GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
postroute:Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:31 mem=3103.8M ***
postroute:*** BuildHoldData #2 [begin] (opt_design #1) : totSession cpu/real = 0:01:31.3/0:01:54.8 (0.8), mem = 3103.8M
postroute:Saving timing graph ...
postroute:Done save timing graph
postroute:Latch borrow mode reset to max_borrow
postroute:OPTC: user 20.0 (reset)
postroute:Starting delay calculation for Hold views
postroute:AAE_INFO: opIsDesignInPostRouteState() is 1
postroute:AAE_INFO: resetNetProps viewIdx 0 
postroute:Starting SI iteration 1 using Infinite Timing Windows
postroute:#################################################################################
postroute:# Design Stage: PostRoute
postroute:# Design Name: counter_16bit
postroute:# Design Mode: 130nm
postroute:# Analysis Mode: MMMC OCV 
postroute:# Parasitics Mode: SPEF/RCDB 
postroute:# Signoff Settings: SI On 
postroute:#################################################################################
postroute:AAE_INFO: 1 threads acquired from CTE.
postroute:Start delay calculation (fullDC) (1 T). (MEM=3134.28)
postroute:Total number of fetched objects 203
postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postroute:AAE_INFO-618: Total number of nets in the design is 205,  100.0 percent of the nets selected for SI analysis
postroute:End delay calculation. (MEM=3147.73 CPU=0:00:00.1 REAL=0:00:00.0)
postroute:End delay calculation (fullDC). (MEM=3147.73 CPU=0:00:00.1 REAL=0:00:00.0)
postroute:Save waveform /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/.AAE_Z2NmvB/.AAE_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1/waveform.data...
postroute:Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3147.7M)
postroute:Add other clocks and setupCteToAAEClockMapping during iter 1
postroute:Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3147.7M)
postroute:
postroute:Executing IPO callback for view pruning ..
postroute:
postroute:Active hold views:
postroute: tt_v1.8_25C_Nominal_25_func
postroute:  Dominating endpoints: 0
postroute:  Dominating TNS: -0.000
postroute:
postroute:Starting SI iteration 2
postroute:Start delay calculation (fullDC) (1 T). (MEM=3098.82)
postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Skipped = 6. 
postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Analyzed = 203. 
postroute:Total number of fetched objects 203
postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postroute:AAE_INFO-618: Total number of nets in the design is 205,  0.0 percent of the nets selected for SI analysis
postroute:End delay calculation. (MEM=3100.9 CPU=0:00:00.0 REAL=0:00:00.0)
postroute:End delay calculation (fullDC). (MEM=3100.9 CPU=0:00:00.0 REAL=0:00:00.0)
postroute:*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:32 mem=3100.6M)
postroute:Done building cte hold timing graph (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:01:32 mem=3100.6M ***
postroute:Done building hold timer [6 node(s), 5 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:01:33 mem=3106.9M ***
postroute:OPTC: m4 20.0 50.0 [ 50.0 20.0 50.0 ]
postroute:OPTC: view 50.0 [ 0.0500 ]
postroute:Restoring timing graph ...
postroute:AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
postroute:Done restore timing graph
postroute:Done building cte setup timing graph (fixHold) cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:01:33 mem=3418.7M ***
postroute:Setting latch borrow mode to budget during optimization.
postroute:
postroute:*Info: minBufDelay = 78.5 ps, libStdDelay = 37.6 ps, minBufSize = 9522000 (5.0)
postroute:*Info: worst delay setup view: tt_v1.8_25C_Nominal_25_func
postroute:** INFO: Initializing Glitch Interface
postroute:
postroute:OptSummary:
postroute:
postroute:------------------------------------------------------------------
postroute:     Hold Opt Initial Summary
postroute:------------------------------------------------------------------
postroute:
postroute:Setup views included:
postroute: tt_v1.8_25C_Nominal_25_func
postroute:Hold views included:
postroute: tt_v1.8_25C_Nominal_25_func
postroute:
postroute:+--------------------+---------+---------+---------+
postroute:|     Setup mode     |   all   | reg2reg | default |
postroute:+--------------------+---------+---------+---------+
postroute:|           WNS (ns):| -0.092  | -0.092  |  0.076  |
postroute:|           TNS (ns):| -0.862  | -0.862  |  0.000  |
postroute:|    Violating Paths:|   14    |   14    |    0    |
postroute:|          All Paths:|   32    |   16    |   32    |
postroute:+--------------------+---------+---------+---------+
postroute:
postroute:+--------------------+---------+---------+---------+
postroute:|     Hold mode      |   all   | reg2reg | default |
postroute:+--------------------+---------+---------+---------+
postroute:|           WNS (ns):|  0.078  |  0.106  |  0.078  |
postroute:|           TNS (ns):|  0.000  |  0.000  |  0.000  |
postroute:|    Violating Paths:|    0    |    0    |    0    |
postroute:|          All Paths:|   32    |   16    |   32    |
postroute:+--------------------+---------+---------+---------+
postroute:
postroute:+----------------+-------------------------------+------------------+
postroute:|                |              Real             |       Total      |
postroute:|    DRVs        +------------------+------------+------------------|
postroute:|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
postroute:+----------------+------------------+------------+------------------+
postroute:|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
postroute:|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
postroute:|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
postroute:|   max_length   |      0 (0)       |     0      |      0 (0)       |
postroute:+----------------+------------------+------------+------------------+
postroute:
postroute:Density: 0.219%
postroute:------------------------------------------------------------------
postroute:**INFO: Optimization is fixing the slack violation with the following view based weighting factors
postroute:slack weights for setup views:
postroute:    tt_v1.8_25C_Nominal_25_func: 1.000
postroute:**opt_design ... cpu = 0:00:26, real = 0:00:48, mem = 3167.3M, totSessionCpu=0:01:34 **
postroute:*** BuildHoldData #2 [finish] (opt_design #1) : cpu/real = 0:00:02.6/0:00:02.8 (0.9), totSession cpu/real = 0:01:34.0/0:01:57.6 (0.8), mem = 3167.3M
postroute:*** HoldOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:34.0/0:01:57.6 (0.8), mem = 3167.3M
postroute:*info: Run opt_design holdfix with 1 thread.
postroute:Info: 1 clock net  excluded from IPO operation.
postroute:*** Hold timing is met. Hold fixing is not needed 
postroute:**INFO: total 0 insts, 0 nets marked don't touch
postroute:**INFO: total 0 insts, 0 nets marked don't touch DB property
postroute:**INFO: total 0 insts, 0 nets unmarked don't touch
postroute:*** HoldOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:34.4/0:01:58.0 (0.8), mem = 3169.3M
postroute:**INFO: flowCheckPoint #4 OptimizationPreEco
postroute:Running postRoute recovery in preEcoRoute mode
postroute:**opt_design ... cpu = 0:00:27, real = 0:00:49, mem = 3165.2M, totSessionCpu=0:01:34 **
postroute:** INFO: Initializing Glitch Interface
route.report_postroute:#@ Begin verbose flow_step report_late_summary_innovus
route.report_postroute:@flow 2: #- Update the timer for setup and write reports
route.report_postroute:@@flow 3: time_design -expanded_views -report_only -report_dir debug -report_prefix [get_db flow_report_name]
route.report_postroute:*** time_design #2 [begin] () : totSession cpu/real = 0:01:55.3/0:01:58.1 (1.0), mem = 3108.7M
route.report_postroute: Reset EOS DB
route.report_postroute:Ignoring AAE DB Resetting ...
route.report_postroute:Starting delay calculation for Setup views
postroute:Checking DRV degradation...
postroute:**INFO: Skipping DRV recovery as drv did not degrade beyond margin
postroute:Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3169.24M, totSessionCpu=0:01:35).
postroute:**opt_design ... cpu = 0:00:27, real = 0:00:49, mem = 3169.2M, totSessionCpu=0:01:35 **
postroute:
postroute:** INFO: Initializing Glitch Interface
postroute:Skipping pre eco harden opt
postroute:GigaOpt Checkpoint: Internal prLA -highEffortPathGroups -force   -noNdrAssignment
postroute:Default Rule : ""
postroute:Non Default Rules :
postroute:Worst Slack : -0.092 ns
postroute:
postroute:Start Layer Assignment ...
postroute:WNS(-0.092ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
postroute:
postroute:Selected 0 cadidates out of 205.
postroute:No critical nets selected. Skipped !
postroute:GigaOpt: setting up router preferences
postroute:GigaOpt: 0 nets assigned router directives
postroute:
postroute:Start Assign Priority Nets ...
postroute:TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
postroute:Existing Priority Nets 0 (0.0%)
postroute:Total Assign Priority Nets 7 (3.5%)
postroute:
postroute:Set Prefer Layer Routing Effort ...
postroute:Total Net(203) IPOed(0) PreferLayer(0) -> MediumEffort(0)
postroute:
postroute:GigaOpt Checkpoint: Internal prLA  -force   -noNdrAssignment
postroute:Default Rule : ""
postroute:Non Default Rules :
postroute:Worst Slack : -0.092 ns
postroute:
postroute:Start Layer Assignment ...
postroute:WNS(-0.092ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
postroute:
postroute:Selected 0 cadidates out of 205.
postroute:No critical nets selected. Skipped !
postroute:GigaOpt: setting up router preferences
postroute:GigaOpt: 1 nets assigned router directives
postroute:
postroute:Start Assign Priority Nets ...
postroute:TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
postroute:Existing Priority Nets 0 (0.0%)
postroute:Total Assign Priority Nets 10 (5.0%)
route.report_postroute:AAE_INFO: opIsDesignInPostRouteState() is 1
route.report_postroute:AAE_INFO: resetNetProps viewIdx 0 
route.report_postroute:Starting SI iteration 1 using Infinite Timing Windows
route.report_postroute:#################################################################################
route.report_postroute:# Design Stage: PostRoute
route.report_postroute:# Design Name: counter_16bit
route.report_postroute:# Design Mode: 130nm
route.report_postroute:# Analysis Mode: MMMC OCV 
route.report_postroute:# Parasitics Mode: SPEF/RCDB 
route.report_postroute:# Signoff Settings: SI On 
route.report_postroute:#################################################################################
postroute:Running refinePlace -preserveRouting true -hardFence false
route.report_postroute:AAE_INFO: 1 threads acquired from CTE.
route.report_postroute:Start delay calculation (fullDC) (1 T). (MEM=3092.59)
postroute:*** Starting place_detail (0:01:35 mem=3170.0M) ***
postroute:Move report: Detail placement moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
postroute:	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3171.2MB
postroute:Summary Report:
postroute:Instances moved: 0 (out of 184 movable)
postroute:Instances flipped: 0
postroute:Mean displacement: 0.00 um
postroute:Max displacement: 0.00 um 
postroute:Physical-only instances moved: 0 (out of 0 movable physical-only)
postroute:Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3171.2MB
postroute:*** Finished place_detail (0:01:35 mem=3171.2M) ***
route.report_postroute:Total number of fetched objects 201
route.report_postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
route.report_postroute:AAE_INFO-618: Total number of nets in the design is 203,  100.0 percent of the nets selected for SI analysis
route.report_postroute:End delay calculation. (MEM=3105.84 CPU=0:00:00.1 REAL=0:00:00.0)
route.report_postroute:End delay calculation (fullDC). (MEM=3105.84 CPU=0:00:00.1 REAL=0:00:00.0)
route.report_postroute:Save waveform /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93753_0dc3a79c-d2d4-4946-85ea-124409bbb0ba_ece-rschsrv.ece.gatech.edu_dkhalil8_TDfw56/.AAE_7JtYFN/.AAE_93753_0dc3a79c-d2d4-4946-85ea-124409bbb0ba/waveform.data...
postroute:** INFO: Initializing Glitch Interface
postroute:
postroute:OptSummary:
postroute:
postroute:------------------------------------------------------------------
postroute:        Pre-ecoRoute Summary
postroute:------------------------------------------------------------------
postroute:
postroute:Setup views included:
postroute: tt_v1.8_25C_Nominal_25_func 
postroute:
postroute:+--------------------+---------+---------+---------+
postroute:|     Setup mode     |   all   | reg2reg | default |
postroute:+--------------------+---------+---------+---------+
postroute:|           WNS (ns):| -0.092  | -0.092  |  0.076  |
postroute:|           TNS (ns):| -0.862  | -0.862  |  0.000  |
postroute:|    Violating Paths:|   14    |   14    |    0    |
postroute:|          All Paths:|   32    |   16    |   32    |
postroute:+--------------------+---------+---------+---------+
postroute:
postroute:+----------------+-------------------------------+------------------+
postroute:|                |              Real             |       Total      |
postroute:|    DRVs        +------------------+------------+------------------|
postroute:|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
postroute:+----------------+------------------+------------+------------------+
postroute:|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
postroute:|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
postroute:|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
postroute:|   max_length   |      0 (0)       |     0      |      0 (0)       |
postroute:+----------------+------------------+------------+------------------+
postroute:
postroute:Density: 0.219%
postroute:------------------------------------------------------------------
postroute:**opt_design ... cpu = 0:00:27, real = 0:00:49, mem = 3170.9M, totSessionCpu=0:01:35 **
route.report_postroute:Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3106.4M)
route.report_postroute:Add other clocks and setupCteToAAEClockMapping during iter 1
route.report_postroute:Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3106.4M)
route.report_postroute:Starting SI iteration 2
route.report_postroute:Start delay calculation (fullDC) (1 T). (MEM=3076.31)
route.report_postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Skipped = 6. 
route.report_postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Analyzed = 201. 
route.report_postroute:Total number of fetched objects 201
route.report_postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
route.report_postroute:AAE_INFO-618: Total number of nets in the design is 203,  7.9 percent of the nets selected for SI analysis
route.report_postroute:End delay calculation. (MEM=3078.25 CPU=0:00:00.0 REAL=0:00:00.0)
route.report_postroute:End delay calculation (fullDC). (MEM=3078.25 CPU=0:00:00.0 REAL=0:00:00.0)
postroute:**INFO: flowCheckPoint #5 GlobalDetailRoute
postroute:** INFO Cleaning up Glitch Interface
postroute:**Info: (IMPSP-2055): Transparent Filler Flow is ON !
postroute:
postroute:**Info: (IMPSP-2075): Transparent Filler is finished (1)!
postroute:
route.report_postroute:*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:01:56 mem=3076.5M)
route.report_postroute:** INFO: Initializing Glitch Interface
postroute:
postroute:Total 10667 restored filler insts, overlapped: 3, violated: 0,  3 are deleted!
postroute:
postroute:TransFiller Info: Number of restored fillers: 10667
postroute:                  Number of being kept:       10664
postroute:                  Keeping Rate:               99.972%
postroute:*INFO: Adding fillers to top-module.
postroute:*INFO:   Added 1 filler inst  (cell FILL4 / prefix FILLER).
postroute:*INFO:   Added 2 filler insts (cell FILL2 / prefix FILLER).
postroute:*INFO:   Added 90 filler insts (cell FILL1 / prefix FILLER).
postroute:*INFO: Total 93 filler insts added - prefix FILLER (CPU: 0:00:00.5).
postroute:For 93 new insts, 
postroute:Finished add_fillers (CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 3168.2MB)
postroute:-route_with_eco false                     # bool, default=false
postroute:-route_selected_net_only false            # bool, default=false
postroute:-route_with_timing_driven false           # bool, default=false
postroute:-route_with_si_driven false               # bool, default=false
postroute:Existing Dirty Nets : 3
postroute:New Signature Flow (saveAndSetNanoRouteOptions) ....
postroute:Reset Dirty Nets : 3
postroute:*** EcoRoute #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:36.0/0:01:59.6 (0.8), mem = 3168.2M
postroute:
postroute:route_global_detail
postroute:
postroute:#Start route_global_detail on Sat Feb 14 12:55:02 2026
postroute:#
postroute:#NanoRoute Version 25.11-s102_1 NR250730-0928/25_11-UB
postroute:#Skip comparing routing design signature in db-snapshot flow
postroute:#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
postroute:#Total number of routable nets = 193.
postroute:#Total number of nets in the design = 205.
postroute:#3 routable nets do not have any wires.
postroute:#190 routable nets have routed wires.
postroute:#3 nets will be global routed.
postroute:#5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
postroute:#Start routing data preparation on Sat Feb 14 12:55:02 2026
postroute:#
postroute:#Rebuild pin access data for design.
postroute:#WARNING (NRDB-1028) Some option affecting pin access calculation is set by the user. Pin access is to be recalculated. This incurs runtime.
postroute:#Initial pin access analysis.
route.report_postroute:** INFO: Initializing Glitch Interface
postroute:#Detail pin access analysis.
postroute:#Done pin access analysis.
postroute:# met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
postroute:# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
postroute:# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
postroute:# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
postroute:# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
postroute:#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1) top shield layer=5(met5)
postroute:#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
postroute:#pin_access_rlayer=2(met2) num_routing_layer=5 top_routing_layer=5 top_ripin_layer=5
postroute:#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
postroute:#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
postroute:#Processed 10/0 dirty instances, 2/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(7 insts marked dirty, reset pre-exisiting dirty flag on 2 insts, 0 nets marked need extraction)
postroute:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3179.66 (MB), peak = 3457.74 (MB)
postroute:#Regenerating Ggrids automatically.
postroute:#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
postroute:#Using automatically generated G-grids.
postroute:#Done routing data preparation.
postroute:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3189.44 (MB), peak = 3457.74 (MB)
postroute:#Found 0 nets for post-route si or timing fixing.
postroute:#
postroute:#Finished routing data preparation on Sat Feb 14 12:55:03 2026
postroute:#
postroute:#Cpu time = 00:00:00
postroute:#Elapsed time = 00:00:00
postroute:#Increased memory = 18.21 (MB)
postroute:#Total memory = 3189.44 (MB)
postroute:#Peak memory = 3457.74 (MB)
postroute:#
postroute:#
postroute:#Start global routing on Sat Feb 14 12:55:03 2026
postroute:#
postroute:#
postroute:#Start global routing initialization on Sat Feb 14 12:55:03 2026
postroute:#
postroute:#Number of eco nets is 3
postroute:#
postroute:#Start global routing data preparation on Sat Feb 14 12:55:03 2026
postroute:#
postroute:#Start routing resource analysis on Sat Feb 14 12:55:03 2026
postroute:#
postroute:#Routing resource analysis is done on Sat Feb 14 12:55:03 2026
postroute:#
postroute:#  Resource Analysis:
postroute:#
postroute:#               Routing  #Avail      #Track     #Total     %Gcell
postroute:#  Layer      Direction   Track     Blocked      Gcell    Blocked
postroute:#  --------------------------------------------------------------
postroute:#  met1           H        2521         308       15651     0.05%
postroute:#  met2           V        1893         336       15651     0.00%
postroute:#  met3           H        1947         170       15651     0.00%
postroute:#  met4           V        1388         280       15651     0.00%
postroute:#  met5           H         234         121       15651    12.40%
postroute:#  --------------------------------------------------------------
postroute:#  Total                   7984      16.96%       78255     2.49%
postroute:#
postroute:#  5 nets (2.44%) with 1 preferred extra spacing.
postroute:#
postroute:#
postroute:#
postroute:#Global routing data preparation is done on Sat Feb 14 12:55:03 2026
postroute:#
postroute:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3190.91 (MB), peak = 3457.74 (MB)
postroute:#
postroute:#
postroute:#Global routing initialization is done on Sat Feb 14 12:55:03 2026
postroute:#
postroute:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3190.91 (MB), peak = 3457.74 (MB)
postroute:#
postroute:#start global routing iteration 1...
postroute:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3192.49 (MB), peak = 3457.74 (MB)
postroute:#
postroute:#start global routing iteration 2...
postroute:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3192.49 (MB), peak = 3457.74 (MB)
postroute:#
postroute:#
postroute:#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
postroute:#Total number of routable nets = 193.
postroute:#Total number of nets in the design = 205.
postroute:#
postroute:#193 routable nets have routed wires.
postroute:#5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
postroute:#
postroute:#Routed nets constraints summary:
postroute:#-----------------------------
postroute:#        Rules   Unconstrained  
postroute:#-----------------------------
postroute:#      Default               3  
postroute:#-----------------------------
postroute:#        Total               3  
postroute:#-----------------------------
postroute:#
postroute:#Routing constraints summary of the whole design:
postroute:#------------------------------------------------
postroute:#        Rules   Pref Extra Space   Unconstrained  
postroute:#------------------------------------------------
postroute:#      Default                  5             188  
postroute:#------------------------------------------------
postroute:#        Total                  5             188  
postroute:#------------------------------------------------
postroute:#
postroute:#
postroute:#  Congestion Analysis: (blocked Gcells are excluded)
postroute:#
postroute:#                 OverCon          
postroute:#                  #Gcell    %Gcell
postroute:#     Layer           (1)   OverCon  Flow/Cap
postroute:#  ----------------------------------------------
postroute:#  met1          0(0.00%)   (0.00%)     0.11  
postroute:#  met2          0(0.00%)   (0.00%)     0.15  
postroute:#  met3          0(0.00%)   (0.00%)     0.08  
postroute:#  met4          0(0.00%)   (0.00%)     0.00  
postroute:#  met5          0(0.00%)   (0.00%)     0.00  
postroute:#  ----------------------------------------------
postroute:#     Total      0(0.00%)   (0.00%)
postroute:#
postroute:#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
postroute:#  Overflow after GR: 0.00% H + 0.00% V
postroute:#
postroute:#Complete Global Routing.
postroute:#Total number of nets with non-default rule or having extra spacing = 5
postroute:#
postroute:#  Routing Statistics
postroute:#
postroute:#-------------+-----------+-----+
postroute:#  Layer      | Length(um)| Vias|
postroute:#-------------+-----------+-----+
postroute:#  poly ( 0H) |          0|    0|
postroute:#  met1 ( 1H) |       5604|  516|
postroute:#  met2 ( 2V) |      10766|  191|
postroute:#  met3 ( 3H) |       3092|   32|
postroute:#  met4 ( 4V) |        450|    4|
postroute:#  met5 ( 5H) |         53|    0|
postroute:#-------------+-----------+-----+
postroute:#  Total      |      19966|  743|
postroute:#-------------+-----------+-----+
postroute:#
postroute:# Total half perimeter of net bounding box: 20135 um.
postroute:#Max overcon = 0 track.
postroute:#Total overcon = 0.00%.
postroute:#Worst layer Gcell overcon rate = 0.00%.
postroute:#
postroute:#Global routing statistics:
postroute:#Cpu time = 00:00:00
postroute:#Elapsed time = 00:00:00
postroute:#Increased memory = 3.39 (MB)
postroute:#Total memory = 3192.83 (MB)
postroute:#Peak memory = 3457.74 (MB)
postroute:#
postroute:#Finished global routing on Sat Feb 14 12:55:03 2026
postroute:#
postroute:#
postroute:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3191.56 (MB), peak = 3457.74 (MB)
postroute:#Start Track Assignment.
postroute:#Done with 0 horizontal wires in 5 hboxes and 0 vertical wires in 4 hboxes.
postroute:#Done with 0 horizontal wires in 5 hboxes and 0 vertical wires in 4 hboxes.
postroute:#Complete Track Assignment.
postroute:#Total number of nets with non-default rule or having extra spacing = 5
postroute:#
postroute:#  Routing Statistics
postroute:#
postroute:#-------------+-----------+-----+
postroute:#  Layer      | Length(um)| Vias|
postroute:#-------------+-----------+-----+
postroute:#  poly ( 0H) |          0|    0|
postroute:#  met1 ( 1H) |       5604|  516|
postroute:#  met2 ( 2V) |      10766|  191|
postroute:#  met3 ( 3H) |       3092|   32|
postroute:#  met4 ( 4V) |        450|    4|
postroute:#  met5 ( 5H) |         53|    0|
postroute:#-------------+-----------+-----+
postroute:#  Total      |      19966|  743|
postroute:#-------------+-----------+-----+
postroute:#
postroute:# Total half perimeter of net bounding box: 20135 um.
postroute:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3191.74 (MB), peak = 3457.74 (MB)
postroute:#
postroute:#number of short segments in preferred routing layers
postroute:#	
postroute:#	
postroute:#
postroute:#Routing data preparation, pin analysis, global routing and track assignment statistics:
postroute:#Cpu time = 00:00:00
postroute:#Elapsed time = 00:00:00
postroute:#Increased memory = 20.51 (MB)
postroute:#Total memory = 3191.74 (MB)
postroute:#Peak memory = 3457.74 (MB)
postroute:#
postroute:#Start Detail Routing..
postroute:#start initial detail routing ...
postroute:# ECO: 0.00% of the total area was rechecked for DRC, and 0.24% required routing.
postroute:#   number of violations = 0
postroute:#7 out of 10941 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.0%.
postroute:#0.00% of the total area is being checked for drcs
postroute:#0.0% of the total area was checked
postroute:#   number of violations = 0
postroute:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3197.58 (MB), peak = 3457.74 (MB)
postroute:#Complete Detail Routing.
postroute:#Total number of nets with non-default rule or having extra spacing = 5
postroute:#
postroute:#  Routing Statistics
postroute:#
postroute:#-------------+-----------+-----+
postroute:#  Layer      | Length(um)| Vias|
postroute:#-------------+-----------+-----+
postroute:#  poly ( 0H) |          0|    0|
postroute:#  met1 ( 1H) |       5595|  518|
postroute:#  met2 ( 2V) |      10765|  194|
postroute:#  met3 ( 3H) |       3100|   32|
postroute:#  met4 ( 4V) |        450|    4|
postroute:#  met5 ( 5H) |         53|    0|
postroute:#-------------+-----------+-----+
postroute:#  Total      |      19965|  748|
postroute:#-------------+-----------+-----+
postroute:#
postroute:# Total half perimeter of net bounding box: 20135 um.
postroute:#Total number of DRC violations = 0
postroute:#Total number of process antenna violations = 0
postroute:#Total number of net violated process antenna rule = 0
postroute:#Cpu time = 00:00:00
postroute:#Elapsed time = 00:00:00
postroute:#Increased memory = 6.25 (MB)
postroute:#Total memory = 3197.99 (MB)
postroute:#Peak memory = 3457.74 (MB)
postroute:#
postroute:#start routing for process antenna violation fix ...
postroute:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3197.99 (MB), peak = 3457.74 (MB)
postroute:#
postroute:#Total number of nets with non-default rule or having extra spacing = 5
postroute:#
postroute:#  Routing Statistics
postroute:#
postroute:#-------------+-----------+-----+
postroute:#  Layer      | Length(um)| Vias|
postroute:#-------------+-----------+-----+
postroute:#  poly ( 0H) |          0|    0|
postroute:#  met1 ( 1H) |       5595|  518|
postroute:#  met2 ( 2V) |      10765|  194|
postroute:#  met3 ( 3H) |       3100|   32|
postroute:#  met4 ( 4V) |        450|    4|
postroute:#  met5 ( 5H) |         53|    0|
postroute:#-------------+-----------+-----+
postroute:#  Total      |      19965|  748|
postroute:#-------------+-----------+-----+
postroute:#
postroute:# Total half perimeter of net bounding box: 20135 um.
postroute:#Total number of DRC violations = 0
postroute:#Total number of process antenna violations = 0
postroute:#Total number of net violated process antenna rule = 0
postroute:#
postroute:#
postroute:#Total number of nets with non-default rule or having extra spacing = 5
postroute:#
postroute:#  Routing Statistics
postroute:#
postroute:#-------------+-----------+-----+
postroute:#  Layer      | Length(um)| Vias|
postroute:#-------------+-----------+-----+
postroute:#  poly ( 0H) |          0|    0|
postroute:#  met1 ( 1H) |       5595|  518|
postroute:#  met2 ( 2V) |      10765|  194|
postroute:#  met3 ( 3H) |       3100|   32|
postroute:#  met4 ( 4V) |        450|    4|
postroute:#  met5 ( 5H) |         53|    0|
postroute:#-------------+-----------+-----+
postroute:#  Total      |      19965|  748|
postroute:#-------------+-----------+-----+
postroute:#
postroute:# Total half perimeter of net bounding box: 20135 um.
postroute:#Total number of DRC violations = 0
postroute:#Total number of process antenna violations = 0
postroute:#Total number of net violated process antenna rule = 0
postroute:#
postroute:#
postroute:#Start Post Route wire spreading..
postroute:#
postroute:#Start data preparation for wire spreading...
postroute:#
postroute:#Data preparation is done on Sat Feb 14 12:55:03 2026
postroute:#
postroute:#
postroute:#Start Post Route Wire Spread.
postroute:#Done with 2 horizontal wires in 9 hboxes and 9 vertical wires in 7 hboxes.
postroute:#Complete Post Route Wire Spread.
postroute:#
postroute:#Total number of nets with non-default rule or having extra spacing = 5
postroute:#
postroute:#  Routing Statistics
postroute:#
postroute:#-------------+-----------+-----+
postroute:#  Layer      | Length(um)| Vias|
postroute:#-------------+-----------+-----+
postroute:#  poly ( 0H) |          0|    0|
postroute:#  met1 ( 1H) |       5595|  518|
postroute:#  met2 ( 2V) |      10766|  194|
postroute:#  met3 ( 3H) |       3100|   32|
postroute:#  met4 ( 4V) |        450|    4|
postroute:#  met5 ( 5H) |         53|    0|
postroute:#-------------+-----------+-----+
postroute:#  Total      |      19966|  748|
postroute:#-------------+-----------+-----+
postroute:#
postroute:# Total half perimeter of net bounding box: 20135 um.
postroute:#   number of violations = 0
postroute:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3198.22 (MB), peak = 3457.74 (MB)
postroute:#CELL_VIEW counter_16bit,init has no DRC violation.
postroute:#Total number of DRC violations = 0
postroute:#Total number of process antenna violations = 0
postroute:#Total number of net violated process antenna rule = 0
postroute:#Post Route wire spread is done.
postroute:#Total number of nets with non-default rule or having extra spacing = 5
postroute:#
postroute:#  Routing Statistics
postroute:#
postroute:#-------------+-----------+-----+
postroute:#  Layer      | Length(um)| Vias|
postroute:#-------------+-----------+-----+
postroute:#  poly ( 0H) |          0|    0|
postroute:#  met1 ( 1H) |       5595|  518|
postroute:#  met2 ( 2V) |      10766|  194|
postroute:#  met3 ( 3H) |       3100|   32|
postroute:#  met4 ( 4V) |        450|    4|
postroute:#  met5 ( 5H) |         53|    0|
postroute:#-------------+-----------+-----+
postroute:#  Total      |      19966|  748|
postroute:#-------------+-----------+-----+
postroute:#
postroute:# Total half perimeter of net bounding box: 20135 um.
postroute:#route_detail Statistics:
postroute:#Cpu time = 00:00:00
postroute:#Elapsed time = 00:00:00
postroute:#Increased memory = 6.48 (MB)
postroute:#Total memory = 3198.22 (MB)
postroute:#Peak memory = 3457.74 (MB)
postroute:#
postroute:#route_global_detail statistics:
postroute:#Cpu time = 00:00:01
postroute:#Elapsed time = 00:00:01
postroute:#Increased memory = -33.71 (MB)
postroute:#Total memory = 3135.07 (MB)
postroute:#Peak memory = 3457.74 (MB)
postroute:#Number of warnings = 1
postroute:#Total number of warnings = 14
postroute:#Number of fails = 0
postroute:#Total number of fails = 0
postroute:#Complete route_global_detail on Sat Feb 14 12:55:03 2026
postroute:#
postroute:#
postroute:#  Scalability Statistics
postroute:#
postroute:#----------------------------+---------+-------------+------------+
postroute:#  route_global_detail       | cpu time| elapsed time| scalability|
postroute:#----------------------------+---------+-------------+------------+
postroute:#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
postroute:#  Post Callback             | 00:00:00|     00:00:00|         1.0|
postroute:#  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
postroute:#  DB Import                 | 00:00:00|     00:00:00|         1.0|
postroute:#  DB Export                 | 00:00:00|     00:00:00|         1.0|
postroute:#  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
postroute:#  Data Preparation          | 00:00:00|     00:00:00|         1.0|
postroute:#  Global Routing            | 00:00:00|     00:00:00|         1.0|
postroute:#  Track Assignment          | 00:00:00|     00:00:00|         1.0|
postroute:#  Detail Routing            | 00:00:00|     00:00:00|         1.0|
postroute:#  Antenna Fixing            | 00:00:00|     00:00:00|         1.0|
postroute:#  Post Route Wire Spreading | 00:00:00|     00:00:00|         1.0|
postroute:#  Entire Command            | 00:00:01|     00:00:01|         1.0|
postroute:#----------------------------+---------+-------------+------------+
postroute:#
route.report_postroute:
route.report_postroute:OptSummary:
route.report_postroute:
route.report_postroute:------------------------------------------------------------------
route.report_postroute:         time_design Summary
route.report_postroute:------------------------------------------------------------------
route.report_postroute:
route.report_postroute:Setup views included:
route.report_postroute: tt_v1.8_25C_Nominal_25_func 
route.report_postroute:
route.report_postroute:+--------------------+---------+---------+---------+
route.report_postroute:|     Setup mode     |   all   | reg2reg | default |
route.report_postroute:+--------------------+---------+---------+---------+
route.report_postroute:|           WNS (ns):| -0.092  | -0.092  |  0.076  |
route.report_postroute:|           TNS (ns):| -0.862  | -0.862  |  0.000  |
route.report_postroute:|    Violating Paths:|   14    |   14    |    0    |
route.report_postroute:|          All Paths:|   32    |   16    |   32    |
route.report_postroute:+--------------------+---------+---------+---------+
route.report_postroute:|tt_v1.8_25C_Nominal_25_func
route.report_postroute:|                    | -0.092  | -0.092  |  0.076  |
route.report_postroute:|                    | -0.862  | -0.862  |  0.000  |
route.report_postroute:|                    |   14    |   14    |    0    |
route.report_postroute:|                    |   32    |   16    |   32    |
route.report_postroute:+--------------------+---------+---------+---------+
route.report_postroute:
route.report_postroute:+----------------+-------------------------------+------------------+
postroute:*** EcoRoute #1 [finish] (opt_design #1) : cpu/real = 0:00:00.8/0:00:00.9 (1.0), totSession cpu/real = 0:01:36.8/0:02:00.5 (0.8), mem = 3136.0M
route.report_postroute:|                |              Real             |       Total      |
route.report_postroute:|    DRVs        +------------------+------------+------------------|
route.report_postroute:|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
route.report_postroute:+----------------+------------------+------------+------------------+
route.report_postroute:|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
route.report_postroute:|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
route.report_postroute:|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
postroute:**opt_design ... cpu = 0:00:29, real = 0:00:51, mem = 3135.3M, totSessionCpu=0:01:37 **
route.report_postroute:|   max_length   |      0 (0)       |     0      |      0 (0)       |
route.report_postroute:+----------------+------------------+------------+------------------+
route.report_postroute:
route.report_postroute:Density: 0.217%
route.report_postroute:       (100.000% with Fillers)
route.report_postroute:------------------------------------------------------------------
postroute:New Signature Flow (restoreNanoRouteOptions) ....
route.report_postroute:Reported timing to dir debug
route.report_postroute:Total CPU time: 1.25 sec
route.report_postroute:Total Real time: 2.0 sec
route.report_postroute:Total Memory Usage: 3077.371094 Mbytes
route.report_postroute:Reset AAE Options
route.report_postroute:*** time_design #2 [finish] () : cpu/real = 0:00:01.3/0:00:02.4 (0.5), totSession cpu/real = 0:01:56.5/0:02:00.5 (1.0), mem = 3077.4M
route.report_postroute:@flow 5: #- Reports that describe timing health
route.report_postroute:@@flow 6: report_timing_summary -checks {setup drv} > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]setup.analysis_summary.rpt]
route.report_postroute:@@flow 7: report_timing_summary -checks {setup drv} -expand_views > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]setup.view_summary.rpt]
route.report_postroute:The -expand_views option of report_timing_summary does not provide additional information when running a single-mode/single-corner analysis. You can use this option in multi-mode/multi-corner analysis to generate a view-by-view summary.  This option will be ignored.
route.report_postroute:@@flow 8: report_timing_summary -checks {setup drv} -expand_views -expand_clocks launch_capture  > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]setup.group_summary.rpt]
route.report_postroute:The -expand_views option of report_timing_summary does not provide additional information when running a single-mode/single-corner analysis. You can use this option in multi-mode/multi-corner analysis to generate a view-by-view summary.  This option will be ignored.
route.report_postroute:@@flow 9: report_constraint -late -all_violators -drv_violation_type {max_capacitance max_transition max_fanout} > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]setup.all_violators.rpt]
route.report_postroute:@@flow 10: set_metric -name timing.setup.type -value gba
route.report_postroute:@@flow 11: set_metric -name timing.drv.report_file -value [file join [get_db flow_report_name] [get_db flow_report_prefix]setup.all_violators.rpt]
route.report_postroute:#@ End verbose flow_step report_late_summary_innovus
postroute:**INFO: flowCheckPoint #6 PostEcoSummary
postroute:#Extract in post route mode
postroute:#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
postroute:#Fast data preparation for tQuantus.
postroute:#Start routing data preparation on Sat Feb 14 12:55:04 2026
postroute:#
postroute:# met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
postroute:# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
postroute:# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
postroute:# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
postroute:# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
postroute:#Regenerating Ggrids automatically.
postroute:#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
postroute:#Using automatically generated G-grids.
postroute:#Done routing data preparation.
postroute:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3140.52 (MB), peak = 3457.74 (MB)
postroute:#Start routing data preparation on Sat Feb 14 12:55:04 2026
postroute:#
postroute:#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1) top shield layer=5(met5)
postroute:#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
postroute:#pin_access_rlayer=2(met2) num_routing_layer=5 top_routing_layer=5 top_ripin_layer=5
postroute:#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
postroute:#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
postroute:#Regenerating Ggrids automatically.
postroute:#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
postroute:#Using automatically generated G-grids.
postroute:#Done routing data preparation.
postroute:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3154.05 (MB), peak = 3457.74 (MB)
postroute:#
postroute:#Start tQuantus RC extraction...
postroute:#Start building rc corner(s)...
postroute:#Number of RC Corner = 1
postroute:#Corner Nominal_25C /nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile 25.000000 (real) 
postroute:#(i=5, n=5 1000)
postroute:#metal1 -> met1 (1)
postroute:#metal2 -> met2 (2)
postroute:#metal3 -> met3 (3)
postroute:#metal4 -> met4 (4)
postroute:#metal5 -> met5 (5)
postroute:#SADV-On
postroute:# Corner(s) : 
postroute:#Nominal_25C [25.00]
postroute:# Corner id: 0
postroute:# Layout Scale: 1.000000
postroute:# Has Metal Fill model: yes
postroute:# Temperature was set
postroute:# Temperature : 25.000000
postroute:# Ref. Temp   : 25.000000
postroute:#SADV-Off
postroute:#
postroute:#layer[5] tech width 1600 != ict width 800.0
postroute:#
postroute:#layer[5] tech spc 1600 != ict spc 800.0
postroute:#total pattern=35 [5, 90]
postroute:#Reading previously stored rc_model file ( /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/libs/misc/rc_model.bin ) ...
postroute:#found CAPMODEL /nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile by matching corner name
postroute:#found RESMODEL /nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile 25.000000 by matching corner name
postroute:#CCE Version read = IQuantus/TQuantus 24.1.0-s290
postroute:#number model r/c [1,1] [5,90] read
postroute:#0 rcmodel(s) requires rebuild
postroute:#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3155.02 (MB), peak = 3457.74 (MB)
postroute:#Finish check_net_pin_list step Enter extract
postroute:#Start init net ripin tree building
postroute:#Finish init net ripin tree building
postroute:#Cpu time = 00:00:00
postroute:#Elapsed time = 00:00:00
postroute:#Increased memory = 0.00 (MB)
postroute:#Total memory = 3155.02 (MB)
postroute:#Peak memory = 3457.74 (MB)
postroute:#begin processing metal fill model file
postroute:#end processing metal fill model file
postroute:#Length limit = 200 pitches
postroute:#opt mode = 2
postroute:#Finish check_net_pin_list step Fix net pin list
postroute:#Start generate extraction boxes.
postroute:#
postroute:#Extract using 30 x 30 Hboxes
postroute:#5x6 initial hboxes
postroute:#Use area based hbox pruning.
postroute:#0/0 hboxes pruned.
postroute:#Complete generating extraction boxes.
postroute:#Extract 18 hboxes with single thread on machine with  Xeon 2.80GHz 56320KB Cache 88CPU...
postroute:#Process 0 special clock nets for rc extraction
postroute:#Total 193 nets were built. 144 nodes added to break long wires. 0 net(s) have incomplete routes.
postroute:#Start inst blockage merging.
route.report_postroute:UM: Running setup category ...
route.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route.report_postroute:UM:           9.53             10         -0.862 ns         -0.092 ns  report_late_summary_innovus
postroute:#Run Statistics for Extraction:
postroute:#   Cpu time = 00:00:05, elapsed time = 00:00:05 .
postroute:#   Increased memory =    66.41 (MB), total memory =  3221.42 (MB), peak memory =  3457.74 (MB)
postroute:#Register nets and terms for rcdb /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/nr0_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1hEpRY5.rcdb.d
postroute:#Finish registering nets and terms for rcdb.
postroute:#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3162.34 (MB), peak = 3457.74 (MB)
postroute:#RC Statistics: 853 Res, 515 Ground Cap, 93 XCap (Edge to Edge)
postroute:#WARNING (NREX-102) Net UNCONNECTED8 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED3 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED6 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED7 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED2 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED5 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED0 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED1 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net UNCONNECTED4 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net VDD is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#WARNING (NREX-102) Net VSS is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
postroute:#RC V/H edge ratio: 0.74, Avg V/H Edge Length: 14556.78 (498), Avg L-Edge Length: 10514.07 (238)
postroute:#Nets and terms are pre-registered for rcdb /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/nr0_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1hEpRY5.rcdb.d.
postroute:#Start writing RC data.
postroute:#Finish writing RC data
postroute:#Finish writing rcdb with 1056 nodes, 863 edges, and 206 xcaps
postroute:#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3160.27 (MB), peak = 3457.74 (MB)
postroute:Restoring parasitic data from file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/nr0_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1hEpRY5.rcdb.d' ...
postroute:Reading RCDB with compressed RC data.
postroute:Reading RCDB with compressed RC data.
postroute:Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3160.340M)
postroute:Following multi-corner parasitics specified:
postroute:	/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/nr0_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1hEpRY5.rcdb.d (rcdb)
postroute:Reading RCDB with compressed RC data.
postroute:		Cell counter_16bit has rcdb /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/nr0_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1hEpRY5.rcdb.d specified
postroute:Cell counter_16bit, hinst 
postroute:Reading RCDB with compressed RC data.
postroute:Done read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3160.312M)
postroute:#
postroute:#Restore RCDB.
postroute:#
postroute:#Complete tQuantus RC extraction.
postroute:#Cpu time = 00:00:05
postroute:#Elapsed time = 00:00:06
postroute:#Increased memory = 6.25 (MB)
postroute:#Total memory = 3160.31 (MB)
postroute:#Peak memory = 3457.74 (MB)
postroute:#
postroute:#144 inserted nodes are removed
postroute:#Restored 0 tie nets, 0 tie snets, 0 partial nets
postroute:#Start Design Signature (0)
postroute:#Finish Inst Signature in MT(1226745)
postroute:#Finish Net Signature in MT(59626910)
postroute:#Finish SNet Signature in MT (109225989)
postroute:#Run time and memory report for RC extraction:
postroute:#RC extraction running on  Xeon 2.80GHz 56320KB Cache 88CPU.
postroute:#Run Statistics for snet signature:
postroute:#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
postroute:#   Increased memory =     0.00 (MB), total memory =  3142.70 (MB), peak memory =  3457.74 (MB)
postroute:#Run Statistics for Net Final Signature:
postroute:#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
postroute:#   Increased memory =     0.00 (MB), total memory =  3142.70 (MB), peak memory =  3457.74 (MB)
postroute:#Run Statistics for Net launch:
postroute:#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
postroute:#   Increased memory =     0.00 (MB), total memory =  3142.70 (MB), peak memory =  3457.74 (MB)
postroute:#Run Statistics for Net init_dbsNet_slist:
postroute:#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
postroute:#   Increased memory =     0.00 (MB), total memory =  3142.70 (MB), peak memory =  3457.74 (MB)
postroute:#Run Statistics for net signature:
postroute:#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
postroute:#   Increased memory =     0.00 (MB), total memory =  3142.70 (MB), peak memory =  3457.74 (MB)
postroute:#Run Statistics for inst signature:
postroute:#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
postroute:#   Increased memory =    -0.72 (MB), total memory =  3142.70 (MB), peak memory =  3457.74 (MB)
postroute:**opt_design ... cpu = 0:00:35, real = 0:00:57, mem = 3142.7M, totSessionCpu=0:01:43 **
postroute:Starting delay calculation for Setup views
postroute:AAE_INFO: opIsDesignInPostRouteState() is 1
postroute:AAE_INFO: resetNetProps viewIdx 0 
postroute:Starting SI iteration 1 using Infinite Timing Windows
postroute:#################################################################################
postroute:# Design Stage: PostRoute
postroute:# Design Name: counter_16bit
postroute:# Design Mode: 130nm
postroute:# Analysis Mode: MMMC OCV 
postroute:# Parasitics Mode: SPEF/RCDB 
postroute:# Signoff Settings: SI On 
postroute:#################################################################################
postroute:AAE_INFO: 1 threads acquired from CTE.
postroute:Start delay calculation (fullDC) (1 T). (MEM=3122.7)
postroute:Initializing multi-corner resistance tables ...
postroute:Reading RCDB with compressed RC data.
postroute:Total number of fetched objects 203
postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postroute:AAE_INFO-618: Total number of nets in the design is 205,  100.0 percent of the nets selected for SI analysis
postroute:End delay calculation. (MEM=3136.77 CPU=0:00:00.1 REAL=0:00:00.0)
postroute:End delay calculation (fullDC). (MEM=3136.77 CPU=0:00:00.2 REAL=0:00:00.0)
postroute:Save waveform /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/.AAE_Z2NmvB/.AAE_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1/waveform.data...
postroute:Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3136.7M)
postroute:Add other clocks and setupCteToAAEClockMapping during iter 1
postroute:Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3136.7M)
postroute:Starting SI iteration 2
postroute:Start delay calculation (fullDC) (1 T). (MEM=3139.06)
postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Skipped = 6. 
postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Analyzed = 203. 
postroute:Total number of fetched objects 203
postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postroute:AAE_INFO-618: Total number of nets in the design is 205,  7.8 percent of the nets selected for SI analysis
postroute:End delay calculation. (MEM=3140.98 CPU=0:00:00.0 REAL=0:00:00.0)
postroute:End delay calculation (fullDC). (MEM=3140.98 CPU=0:00:00.0 REAL=0:00:00.0)
postroute:*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:43 mem=3140.4M)
postroute:** INFO: Initializing Glitch Interface
postroute:
postroute:OptSummary:
postroute:
postroute:------------------------------------------------------------------
postroute:       Post-ecoRoute Summary
postroute:------------------------------------------------------------------
postroute:
postroute:Setup views included:
postroute: tt_v1.8_25C_Nominal_25_func 
postroute:
postroute:+--------------------+---------+---------+---------+
postroute:|     Setup mode     |   all   | reg2reg | default |
postroute:+--------------------+---------+---------+---------+
postroute:|           WNS (ns):| -0.092  | -0.092  |  0.076  |
postroute:|           TNS (ns):| -0.862  | -0.862  |  0.000  |
postroute:|    Violating Paths:|   14    |   14    |    0    |
postroute:|          All Paths:|   32    |   16    |   32    |
postroute:+--------------------+---------+---------+---------+
postroute:
postroute:+----------------+-------------------------------+------------------+
postroute:|                |              Real             |       Total      |
postroute:|    DRVs        +------------------+------------+------------------|
postroute:|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
postroute:+----------------+------------------+------------+------------------+
postroute:|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
postroute:|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
postroute:|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
postroute:|   max_length   |      0 (0)       |     0      |      0 (0)       |
postroute:+----------------+------------------+------------+------------------+
postroute:
postroute:Density: 0.219%
postroute:       (100.000% with Fillers)
postroute:------------------------------------------------------------------
postroute:**opt_design ... cpu = 0:00:36, real = 0:00:58, mem = 3142.7M, totSessionCpu=0:01:44 **
postroute:Executing marking Critical Nets1
postroute:** INFO: Initializing Glitch Interface
postroute:** INFO: Initializing Glitch Cache
postroute:**INFO: flowCheckPoint #7 OptimizationRecovery
postroute:*** Timing NOT met, worst failing slack is -0.092
postroute:*** Check timing (0:00:00.0)
postroute:Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
postroute:GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
postroute:Info: 1 clock net  excluded from IPO operation.
postroute:*** TnsOpt #2 [begin] (opt_design #1) : totSession cpu/real = 0:01:43.8/0:02:07.7 (0.8), mem = 3142.7M
postroute:*info: 1 clock net excluded
postroute:#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
postroute:** GigaOpt Optimizer WNS Slack -0.092 TNS Slack -0.862 Density 100.00
postroute:OptDebug: Start of Optimizer TNS Pass:
postroute:+----------+------+------+
postroute:|Path Group|   WNS|   TNS|
postroute:+----------+------+------+
postroute:|default   | 0.076| 0.000|
postroute:|reg2reg   |-0.092|-0.862|
postroute:|HEPG      |-0.092|-0.862|
postroute:|All Paths |-0.092|-0.862|
postroute:+----------+------+------+
postroute:
postroute:Active Path Group: reg2reg  
postroute:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
postroute:|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
postroute:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
postroute:|  -0.092|   -0.092|  -0.862|   -0.862|  100.00%|   0:00:00.0| 3147.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[15]/D  |
postroute:|  -0.092|   -0.092|  -0.862|   -0.862|  100.00%|   0:00:00.0| 3148.8M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[15]/D  |
postroute:+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
postroute:
postroute:*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=3148.8M) ***
postroute:**INFO: Triggering setup slack recovery due to forced setting
postroute:
postroute:*** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=3148.8M) ***
postroute:OptDebug: End of Optimizer TNS Pass:
postroute:+----------+------+------+
postroute:|Path Group|   WNS|   TNS|
postroute:+----------+------+------+
postroute:|default   | 0.076| 0.000|
postroute:|reg2reg   |-0.092|-0.862|
postroute:|HEPG      |-0.092|-0.862|
postroute:|All Paths |-0.092|-0.862|
postroute:+----------+------+------+
postroute:
postroute:OptDebug: End of Setup Fixing:
postroute:+----------+------+------+
postroute:|Path Group|   WNS|   TNS|
postroute:+----------+------+------+
postroute:|default   | 0.076| 0.000|
postroute:|reg2reg   |-0.092|-0.862|
postroute:|HEPG      |-0.092|-0.862|
postroute:|All Paths |-0.092|-0.862|
postroute:+----------+------+------+
postroute:
postroute:Bottom Preferred Layer:
postroute:+-------------+------------+----------+
postroute:|    Layer    |    CLK     |   Rule   |
postroute:+-------------+------------+----------+
postroute:| met3 (z=3)  |          1 | default  |
postroute:+-------------+------------+----------+
postroute:Via Pillar Rule:
postroute:    None
postroute:
postroute:*** Finish Post Route Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=3148.8M) ***
postroute:*** TnsOpt #2 [finish] (opt_design #1) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:01:44.7/0:02:08.7 (0.8), mem = 3139.3M
postroute:End: GigaOpt Optimization in post-eco TNS mode
postroute:Running postRoute recovery in postEcoRoute mode
postroute:**opt_design ... cpu = 0:00:37, real = 0:01:00, mem = 3139.3M, totSessionCpu=0:01:45 **
postroute:** INFO: Initializing Glitch Interface
postroute:Checking setup slack degradation ...
postroute:Checking DRV degradation...
postroute:**INFO: Skipping DRV recovery as drv did not degrade beyond margin
postroute:GigaOpt Hold Optimizer is used
postroute:GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -recovery -evaluateHoldTiming
route.report_postroute:#@ Begin verbose flow_step report_late_paths
route.report_postroute:@flow 2: #- Reports that show detailed timing with Graph Based Analysis (GBA)
route.report_postroute:@@flow 3: report_timing -max_paths 5   -nworst 1 -path_type endpoint        > [file join [get_db flow_report_directory] [get_db flow_report_name] setup.endpoint.rpt]
route.report_postroute:@@flow 4: report_timing -max_paths 1   -nworst 1 -path_type full_clock -net > [file join [get_db flow_report_directory] [get_db flow_report_name] setup.worst.rpt]
route.report_postroute:@@flow 5: report_timing -max_paths 500 -nworst 1 -path_type full_clock      > [file join [get_db flow_report_directory] [get_db flow_report_name] setup.gba.rpt]
route.report_postroute:@flow 6: if {![get_feature report_pba]} {
route.report_postroute:@flow 7:
route.report_postroute:@flow 8:     #- Reports that show detailed timing with Path Based Analysis (PBA)
route.report_postroute:@flow 9: if {[is_flow -quiet -inside flow:sta]} {...}
route.report_postroute:@flow 12: }
route.report_postroute:#@ End verbose flow_step report_late_paths
postroute:Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:45 mem=3143.5M ***
postroute:*** BuildHoldData #3 [begin] (opt_design #1) : totSession cpu/real = 0:01:45.3/0:02:09.4 (0.8), mem = 3143.5M
postroute:Saving timing graph ...
postroute:Done save timing graph
postroute:Latch borrow mode reset to max_borrow
postroute:OPTC: user 20.0 (reset)
postroute:Starting delay calculation for Hold views
postroute:AAE_INFO: opIsDesignInPostRouteState() is 1
postroute:AAE_INFO: resetNetProps viewIdx 0 
postroute:Starting SI iteration 1 using Infinite Timing Windows
postroute:#################################################################################
postroute:# Design Stage: PostRoute
postroute:# Design Name: counter_16bit
postroute:# Design Mode: 130nm
postroute:# Analysis Mode: MMMC OCV 
postroute:# Parasitics Mode: SPEF/RCDB 
postroute:# Signoff Settings: SI On 
postroute:#################################################################################
postroute:AAE_INFO: 1 threads acquired from CTE.
postroute:Start delay calculation (fullDC) (1 T). (MEM=3162.86)
postroute:Total number of fetched objects 203
postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postroute:AAE_INFO-618: Total number of nets in the design is 205,  100.0 percent of the nets selected for SI analysis
postroute:End delay calculation. (MEM=3177.74 CPU=0:00:00.1 REAL=0:00:00.0)
postroute:End delay calculation (fullDC). (MEM=3177.74 CPU=0:00:00.1 REAL=0:00:00.0)
postroute:Save waveform /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/.AAE_Z2NmvB/.AAE_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1/waveform.data...
postroute:Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3177.7M)
postroute:Add other clocks and setupCteToAAEClockMapping during iter 1
postroute:Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3177.7M)
postroute:
postroute:Executing IPO callback for view pruning ..
postroute:Starting SI iteration 2
postroute:Start delay calculation (fullDC) (1 T). (MEM=3146.83)
postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Skipped = 6. 
postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Analyzed = 203. 
postroute:Total number of fetched objects 203
postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postroute:AAE_INFO-618: Total number of nets in the design is 205,  0.0 percent of the nets selected for SI analysis
postroute:End delay calculation. (MEM=3148.61 CPU=0:00:00.0 REAL=0:00:00.0)
postroute:End delay calculation (fullDC). (MEM=3148.61 CPU=0:00:00.0 REAL=0:00:00.0)
postroute:*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:46 mem=3143.8M)
postroute:Done building cte hold timing graph (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:01:46 mem=3143.8M ***
postroute:OPTC: m4 20.0 50.0 [ 50.0 20.0 50.0 ]
postroute:OPTC: view 50.0 [ 0.0500 ]
postroute:Restoring timing graph ...
postroute:AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
postroute:Done restore timing graph
postroute:Done building cte setup timing graph (fixHold) cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:01:47 mem=3265.3M ***
route.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route.report_postroute:UM:           8.34              7                                      report_late_paths
postroute:Setting latch borrow mode to budget during optimization.
postroute:**INFO: total 0 insts, 0 nets marked don't touch
postroute:**INFO: total 0 insts, 0 nets marked don't touch
postroute:**INFO: total 0 insts, 0 nets marked don't touch DB property
postroute:**INFO: total 0 insts, 0 nets unmarked don't touch
postroute:*** BuildHoldData #3 [finish] (opt_design #1) : cpu/real = 0:00:02.2/0:00:02.4 (0.9), totSession cpu/real = 0:01:47.5/0:02:11.7 (0.8), mem = 3190.3M
postroute:** INFO Cleaning up Glitch Interface
postroute:Finish postRoute recovery in postEcoRoute mode (cpu=0:00:03, real=0:00:03, mem=3190.56M, totSessionCpu=0:01:48).
postroute:**opt_design ... cpu = 0:00:40, real = 0:01:03, mem = 3190.6M, totSessionCpu=0:01:48 **
postroute:
postroute:Latch borrow mode reset to max_borrow
postroute:**INFO: flowCheckPoint #8 FinalSummary
postroute:OPTC: user 20.0 (reset)
postroute:Reported timing to dir debug
postroute:**opt_design ... cpu = 0:00:40, real = 0:01:03, mem = 3195.8M, totSessionCpu=0:01:48 **
postroute:Saving timing graph ...
postroute:Done save timing graph
postroute:Starting delay calculation for Hold views
postroute:AAE_INFO: opIsDesignInPostRouteState() is 1
postroute:AAE_INFO: resetNetProps viewIdx 0 
postroute:Starting SI iteration 1 using Infinite Timing Windows
postroute:#################################################################################
postroute:# Design Stage: PostRoute
postroute:# Design Name: counter_16bit
postroute:# Design Mode: 130nm
postroute:# Analysis Mode: MMMC OCV 
postroute:# Parasitics Mode: SPEF/RCDB 
postroute:# Signoff Settings: SI On 
postroute:#################################################################################
postroute:AAE_INFO: 1 threads acquired from CTE.
postroute:Start delay calculation (fullDC) (1 T). (MEM=3176.39)
postroute:Total number of fetched objects 203
postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postroute:AAE_INFO-618: Total number of nets in the design is 205,  100.0 percent of the nets selected for SI analysis
postroute:End delay calculation. (MEM=3191.19 CPU=0:00:00.1 REAL=0:00:01.0)
postroute:End delay calculation (fullDC). (MEM=3191.19 CPU=0:00:00.1 REAL=0:00:01.0)
postroute:Save waveform /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/.AAE_Z2NmvB/.AAE_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1/waveform.data...
postroute:Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3191.1M)
postroute:Add other clocks and setupCteToAAEClockMapping during iter 1
postroute:Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3191.1M)
postroute:Starting SI iteration 2
postroute:Start delay calculation (fullDC) (1 T). (MEM=3149.61)
postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Skipped = 6. 
postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Analyzed = 203. 
postroute:Total number of fetched objects 203
postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postroute:AAE_INFO-618: Total number of nets in the design is 205,  0.0 percent of the nets selected for SI analysis
postroute:End delay calculation. (MEM=3151.67 CPU=0:00:00.0 REAL=0:00:00.0)
postroute:End delay calculation (fullDC). (MEM=3151.67 CPU=0:00:00.0 REAL=0:00:00.0)
postroute:*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:49 mem=3148.1M)
postroute:Restoring timing graph ...
postroute:AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
postroute:Done restore timing graph
postroute:** INFO: Initializing Glitch Interface
postroute:** INFO: Initializing Glitch Interface
postroute:
postroute:OptSummary:
postroute:
postroute:------------------------------------------------------------------
postroute:     opt_design Final SI Timing Summary
postroute:------------------------------------------------------------------
postroute:
postroute:Setup views included:
postroute: tt_v1.8_25C_Nominal_25_func 
postroute:Hold views included:
postroute: tt_v1.8_25C_Nominal_25_func
postroute:
postroute:+--------------------+---------+---------+---------+
postroute:|     Setup mode     |   all   | reg2reg | default |
postroute:+--------------------+---------+---------+---------+
postroute:|           WNS (ns):| -0.092  | -0.092  |  0.076  |
postroute:|           TNS (ns):| -0.862  | -0.862  |  0.000  |
postroute:|    Violating Paths:|   14    |   14    |    0    |
postroute:|          All Paths:|   32    |   16    |   32    |
postroute:+--------------------+---------+---------+---------+
postroute:
postroute:+--------------------+---------+---------+---------+
postroute:|     Hold mode      |   all   | reg2reg | default |
postroute:+--------------------+---------+---------+---------+
postroute:|           WNS (ns):|  0.078  |  0.106  |  0.078  |
postroute:|           TNS (ns):|  0.000  |  0.000  |  0.000  |
postroute:|    Violating Paths:|    0    |    0    |    0    |
postroute:|          All Paths:|   32    |   16    |   32    |
postroute:+--------------------+---------+---------+---------+
postroute:
postroute:+----------------+-------------------------------+------------------+
postroute:|                |              Real             |       Total      |
postroute:|    DRVs        +------------------+------------+------------------|
postroute:|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
postroute:+----------------+------------------+------------+------------------+
postroute:|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
postroute:|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
postroute:|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
postroute:|   max_length   |      0 (0)       |     0      |      0 (0)       |
postroute:+----------------+------------------+------------+------------------+
postroute:
postroute:Density: 0.219%
postroute:       (100.000% with Fillers)
postroute:------------------------------------------------------------------
postroute:Begin: Collecting metrics
postroute: ---------------------------------------------------------------------------------------------------------------------- 
postroute:| Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
postroute:|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
postroute:|--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
postroute:| initial_summary    |    -0.092 |   -0.092 |           |       -1 |        0.22 | 0:00:04  |        3071 |    0 |   0 |
postroute:| ccopt_pro          |           |          |           |          |             | 0:00:02  |        3101 |      |     |
postroute:| drv_eco_fixing     |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:01  |        3088 |    0 |   0 |
postroute:| wns_fixing         |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:02  |        3116 |      |     |
postroute:| tns_fixing         |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:01  |        3112 |      |     |
postroute:| initial_summary_2  |    -0.092 |   -0.092 |           |       -1 |        0.22 | 0:00:02  |        3167 |    0 |   0 |
postroute:| hold_fixing        |           |          |           |          |             | 0:00:01  |        3169 |      |     |
postroute:| route_type_fixing  |           |          |           |          |             | 0:00:00  |        3169 |      |     |
postroute:| pre_route_summary  |    -0.092 |   -0.092 |           |       -1 |        0.22 | 0:00:01  |        3171 |    0 |   0 |
postroute:| eco_route          |           |          |           |          |             | 0:00:01  |        3135 |      |     |
postroute:| post_route_summary |    -0.092 |   -0.092 |           |       -1 |        0.22 | 0:00:01  |        3143 |    0 |   0 |
postroute:| tns_eco_fixing     |    -0.092 |   -0.092 |        -1 |       -1 |      100.00 | 0:00:02  |        3149 |      |     |
postroute:| initial_summary_3  |    -0.092 |   -0.092 |           |       -1 |             | 0:00:02  |        3190 |      |     |
postroute:| final_summary      |    -0.092 |   -0.092 |           |       -1 |        0.22 | 0:00:05  |        3193 |    0 |   0 |
postroute: ---------------------------------------------------------------------------------------------------------------------- 
postroute:End: Collecting metrics
postroute:**opt_design ... cpu = 0:00:42, real = 0:01:08, mem = 3192.7M, totSessionCpu=0:01:50 **
postroute: ReSet Options after AAE Based Opt flow 
postroute:*** Finished opt_design ***
postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:*                                                                   final
postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:*                                                                   opt_design_postroute
route.report_postroute:#@ Begin verbose flow_step report_clock_timing
route.report_postroute:@flow 2: #- Reports that check clock implementation
route.report_postroute:@@flow 3: report_clock_timing -type summary > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]clock.summary.rpt]
route.report_postroute:@@flow 4: report_clock_timing -type latency > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]clock.latency.rpt]
route.report_postroute:@@flow 5: report_clock_timing -type skew    > [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]clock.skew.rpt]
route.report_postroute:#@ End verbose flow_step report_clock_timing
route.report_postroute:UM: Running clock category ...
route.report_postroute:Updating ideal nets and annotations...
route.report_postroute:Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
route.report_postroute:Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
route.report_postroute:No differences between SDC and CTS ideal net status found.
route.report_postroute:Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.early...
route.report_postroute:Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
route.report_postroute:Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
route.report_postroute:Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
route.report_postroute:
route.report_postroute:Clock DAG stats:
route.report_postroute:================
route.report_postroute:
route.report_postroute:-------------------------------------------------------
route.report_postroute:Cell type                 Count    Area     Capacitance
route.report_postroute:-------------------------------------------------------
route.report_postroute:Buffers                     0      0.000       0.000
route.report_postroute:Inverters                   0      0.000       0.000
route.report_postroute:Integrated Clock Gates      0      0.000       0.000
route.report_postroute:Discrete Clock Gates        0      0.000       0.000
route.report_postroute:Clock Logic                 0      0.000       0.000
route.report_postroute:All                         0      0.000       0.000
route.report_postroute:-------------------------------------------------------
route.report_postroute:
route.report_postroute:Clock DAG miscellaneous counts:
route.report_postroute:===============================
route.report_postroute:
route.report_postroute:------------------------------
route.report_postroute:Type                     Count
route.report_postroute:------------------------------
route.report_postroute:Roots                      1
route.report_postroute:Preserved Ports            0
route.report_postroute:Multiple Clock Inputs      0
route.report_postroute:------------------------------
route.report_postroute:
route.report_postroute:
route.report_postroute:Clock DAG sink counts:
route.report_postroute:======================
route.report_postroute:
route.report_postroute:-------------------------
route.report_postroute:Sink type           Count
route.report_postroute:-------------------------
route.report_postroute:Regular              16
route.report_postroute:Enable Latch          0
route.report_postroute:Load Capacitance      0
route.report_postroute:Antenna Diode         0
route.report_postroute:Node Sink             0
route.report_postroute:Port                  0
route.report_postroute:Total                16
route.report_postroute:-------------------------
route.report_postroute:
route.report_postroute:
route.report_postroute:Clock DAG wire lengths:
route.report_postroute:=======================
route.report_postroute:
route.report_postroute:--------------------
route.report_postroute:Type     Wire Length
route.report_postroute:--------------------
route.report_postroute:Top          0.000
route.report_postroute:Trunk        0.000
route.report_postroute:Leaf       278.385
route.report_postroute:Total      278.385
route.report_postroute:--------------------
route.report_postroute:
route.report_postroute:
route.report_postroute:Clock DAG hp wire lengths:
route.report_postroute:==========================
route.report_postroute:
route.report_postroute:-----------------------
route.report_postroute:Type     hp Wire Length
route.report_postroute:-----------------------
route.report_postroute:Top           0.000
route.report_postroute:Trunk         0.000
route.report_postroute:Leaf        171.120
route.report_postroute:Total       171.120
route.report_postroute:-----------------------
route.report_postroute:
route.report_postroute:
route.report_postroute:Clock DAG capacitances:
route.report_postroute:=======================
route.report_postroute:
route.report_postroute:--------------------------------
route.report_postroute:Type     Gate     Wire     Total
route.report_postroute:--------------------------------
route.report_postroute:Top      0.000    0.000    0.000
route.report_postroute:Trunk    0.000    0.000    0.000
route.report_postroute:Leaf     0.064    0.047    0.110
route.report_postroute:Total    0.064    0.047    0.110
route.report_postroute:--------------------------------
route.report_postroute:
route.report_postroute:
route.report_postroute:Clock DAG sink capacitances:
route.report_postroute:============================
route.report_postroute:
route.report_postroute:-----------------------------------------------
route.report_postroute:Total    Average    Std. Dev.    Min      Max
route.report_postroute:-----------------------------------------------
route.report_postroute:0.030     0.002       0.000      0.002    0.002
route.report_postroute:-----------------------------------------------
route.report_postroute:
route.report_postroute:
route.report_postroute:Clock DAG net violations:
route.report_postroute:=========================
route.report_postroute:
route.report_postroute:None
route.report_postroute:
route.report_postroute:
route.report_postroute:Clock DAG primary half-corner transition distribution:
route.report_postroute:======================================================
route.report_postroute:
route.report_postroute:--------------------------------------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
route.report_postroute:--------------------------------------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:Leaf        0.150       1       0.005       0.000      0.005    0.005    {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}         -
route.report_postroute:--------------------------------------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:
route.report_postroute:
route.report_postroute:
route.report_postroute:Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.
route.report_postroute:
route.report_postroute:Clock Tree Summary:
route.report_postroute:===================
route.report_postroute:
route.report_postroute:---------------------------------------------------------------------------------------------------------------------
route.report_postroute:Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
route.report_postroute:Name        Gates              Clock  Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
route.report_postroute:                               Cells  Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
route.report_postroute:                                                                (Ohms)                                
route.report_postroute:---------------------------------------------------------------------------------------------------------------------
route.report_postroute:core_clock    0     0     0      0       0        16    180.36    1039.06      0.000    0.047  0.064  clk
route.report_postroute:---------------------------------------------------------------------------------------------------------------------
route.report_postroute:
route.report_postroute:Clock Sink Summary:
route.report_postroute:===================
route.report_postroute:
route.report_postroute:-------------------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
route.report_postroute:Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
route.report_postroute:                                                                                                          Pins    Sinks   Sinks       
route.report_postroute:-------------------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:core_clock       0             0             0            0           0          0        16        0       0       0         0         0
route.report_postroute:-------------------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:
route.report_postroute:Summary across all clock trees:
route.report_postroute:===============================
route.report_postroute:
route.report_postroute:------------------------------------------------------------------------------------------------------------
route.report_postroute:Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
route.report_postroute:Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
route.report_postroute:                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
route.report_postroute:                                                                        (Ohms)                         
route.report_postroute:------------------------------------------------------------------------------------------------------------
route.report_postroute:  0     0     0      0       0         0        16      16     180.360    103.906      0.000    0.047  0.064
route.report_postroute:------------------------------------------------------------------------------------------------------------
route.report_postroute:
route.report_postroute:Clock Sink Summary across all clock trees:
route.report_postroute:==========================================
route.report_postroute:
route.report_postroute:-------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
route.report_postroute:exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
route.report_postroute:                                                                                              Pins    Sinks   Sinks       
route.report_postroute:-------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:     0             0             0            0           0          0        16        0       0       0         0         0
route.report_postroute:-------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:
route.report_postroute:Physical metrics across all clock trees:
route.report_postroute:========================================
route.report_postroute:
route.report_postroute:-----------------------------------------------------------------------
route.report_postroute:Metric                               Minimum  Average  Maximum  Std.dev
route.report_postroute:-----------------------------------------------------------------------
route.report_postroute:Source-sink routed net length (um)   180.360  180.360  180.360   0.000
route.report_postroute:Source-sink manhattan distance (um)  171.120  171.120  171.120   0.000
route.report_postroute:Source-sink resistance (Ohm)         103.906  103.906  103.906   0.000
route.report_postroute:-----------------------------------------------------------------------
route.report_postroute:
route.report_postroute:Transition distribution for half-corner tt_v1.8_25C_Nominal_25:both.late:
route.report_postroute:=========================================================================
route.report_postroute:
route.report_postroute:--------------------------------------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
route.report_postroute:--------------------------------------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:Leaf        0.150       1       0.005       0.000      0.005    0.005    {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}         -
route.report_postroute:--------------------------------------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:
route.report_postroute:Count of violations across all clock trees:
route.report_postroute:===========================================
route.report_postroute:
route.report_postroute:---------------------------------------------------------------------------------------
route.report_postroute:Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
route.report_postroute:Name        violations         violations        violations    violations    violations
route.report_postroute:---------------------------------------------------------------------------------------
route.report_postroute:core_clock          0                 0               0             0            0
route.report_postroute:---------------------------------------------------------------------------------------
route.report_postroute:Total               0                 0               0             0            0
route.report_postroute:---------------------------------------------------------------------------------------
route.report_postroute:
route.report_postroute:Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.
route.report_postroute:
route.report_postroute:Found a total of 0 clock tree pins with max capacitance violations.
route.report_postroute:Found a total of 0 clock tree nets with max resistance violations.
route.report_postroute:Found a total of 0 clock tree nets with max length violations.
route.report_postroute:Found a total of 0 clock tree nets with max fanout violations.
route.report_postroute:Found a total of 0 clock tree pins with a slew violation.
route.report_postroute:
route.report_postroute:Clock Timing Summary:
route.report_postroute:=====================
route.report_postroute:
route.report_postroute:Target and measured clock slews (in ns):
route.report_postroute:
route.report_postroute:--------------------------------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:Clock tree  Timing Corner                      Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
route.report_postroute:                                               Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
route.report_postroute:--------------------------------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:core_clock  tt_v1.8_25C_Nominal_25:both.early     0.005          0.005           -              -        ignored          -      ignored          -
route.report_postroute:core_clock  tt_v1.8_25C_Nominal_25:both.late      0.005          0.005           -              -        explicit      100.000   explicit      100.000
route.report_postroute:--------------------------------------------------------------------------------------------------------------------------------------------------------
route.report_postroute:
route.report_postroute:* - indicates that target was not met.
route.report_postroute:
route.report_postroute:auto extracted - target was extracted from SDC.
route.report_postroute:auto computed - target was computed when balancing trees.
route.report_postroute:
route.report_postroute:Total Transition Slacks Summary:
route.report_postroute:================================
route.report_postroute:
route.report_postroute:-------------------------------------------------------------------------------------------------
route.report_postroute:Total       Total Leaf    Total        Total Leaf    Mean        Median      Std.Dev     Worst
route.report_postroute:Overslew    Overslew      Underslew    Underslew     Overslew    Overslew    Overslew    Overslew
route.report_postroute:-------------------------------------------------------------------------------------------------
route.report_postroute: 0.000        0.000        -0.145        -0.145       0.000       0.000       0.000       0.000
route.report_postroute:-------------------------------------------------------------------------------------------------
route.report_postroute:
route.report_postroute:Transition times measured in the half-corner tt_v1.8_25C_Nominal_25:both.late
route.report_postroute:
route.report_postroute:Top Underslews:
route.report_postroute:
route.report_postroute:------------------------------
route.report_postroute:Driving node    Underslew (ns)
route.report_postroute:------------------------------
route.report_postroute:core_clock          -0.145
route.report_postroute:------------------------------
route.report_postroute:
route.report_postroute:
route.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route.report_postroute:UM:            8.2              8                                      report_clock_timing
postroute:Info: final physical memory for 2 CRR processes is 1067.54MB.
postroute:Info: Summary of CRR changes:
postroute:      - Timing transform commits:       0
postroute:Info: Destroy the CCOpt slew target map.
postroute:
postroute:*** Summary of all messages that are not suppressed in this session:
postroute:Severity  ID               Count  Summary                                  
postroute:WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
postroute:WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
postroute:WARNING   IMPCCOPT-2427        2  The cts_target_maximum_transition_time %...
postroute:WARNING   NREX-102            12  Net %s is not extracted due to %s. The r...
postroute:*** Message Summary: 16 warning(s), 0 error(s)
postroute:
postroute:*** opt_design #1 [finish] () : cpu/real = 0:00:42.7/0:01:16.3 (0.6), totSession cpu/real = 0:01:50.4/0:02:25.9 (0.8), mem = 3193.4M
postroute:#@ End verbose flow_step implementation.postroute.run_opt_postroute
route.report_postroute:#@ Begin verbose flow_step report_power_innovus
route.report_postroute:@@flow 2: report_power -no_wrap -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]power.all.rpt]
route.report_postroute:
route.report_postroute:Power Net Detected:
route.report_postroute:        Voltage	    Name
route.report_postroute:             0V	    VSS
route.report_postroute:           1.8V	    VDD
route.report_postroute:             0V	    VSS
route.report_postroute:           1.8V	    VDD
route.report_postroute:Using Power View tt_v1.8_25C_Nominal_25_func
route.report_postroute:.
route.report_postroute:Load RC corner of view tt_v1.8_25C_Nominal_25_func
route.report_postroute:
route.report_postroute:Begin Power Analysis
route.report_postroute:
route.report_postroute:             0V	    VSS
route.report_postroute:           1.8V	    VDD
route.report_postroute:
route.report_postroute:Begin Processing Timing Library for Power Calculation
route.report_postroute:
route.report_postroute:Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3129.02MB/6293.11MB/3129.02MB)
route.report_postroute:
route.report_postroute:
route.report_postroute:
route.report_postroute:Begin Processing Power Net/Grid for Power Calculation
route.report_postroute:
route.report_postroute:Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3129.02MB/6293.11MB/3129.02MB)
route.report_postroute:
route.report_postroute:Begin Processing Timing Window Data for Power Calculation
route.report_postroute:
route.report_postroute:core_clock(1000MHz) CK: assigning clock core_clock to net clk
route.report_postroute:Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3129.02MB/6293.11MB/3129.02MB)
route.report_postroute:
route.report_postroute:Begin Processing User Attributes
route.report_postroute:
route.report_postroute:Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3129.02MB/6293.11MB/3129.02MB)
route.report_postroute:
route.report_postroute:Begin Processing Signal Activity
route.report_postroute:
route.report_postroute:
route.report_postroute:Starting Levelizing
route.report_postroute:2026-Feb-14 12:55:29 (2026-Feb-14 17:55:29 GMT)
route.report_postroute:2026-Feb-14 12:55:29 (2026-Feb-14 17:55:29 GMT): 10%
route.report_postroute:2026-Feb-14 12:55:29 (2026-Feb-14 17:55:29 GMT): 20%
route.report_postroute:2026-Feb-14 12:55:29 (2026-Feb-14 17:55:29 GMT): 30%
route.report_postroute:2026-Feb-14 12:55:29 (2026-Feb-14 17:55:29 GMT): 40%
route.report_postroute:2026-Feb-14 12:55:29 (2026-Feb-14 17:55:29 GMT): 50%
route.report_postroute:2026-Feb-14 12:55:29 (2026-Feb-14 17:55:29 GMT): 60%
route.report_postroute:2026-Feb-14 12:55:29 (2026-Feb-14 17:55:29 GMT): 70%
route.report_postroute:2026-Feb-14 12:55:29 (2026-Feb-14 17:55:29 GMT): 80%
route.report_postroute:2026-Feb-14 12:55:29 (2026-Feb-14 17:55:29 GMT): 90%
route.report_postroute:
route.report_postroute:Finished Levelizing
route.report_postroute:2026-Feb-14 12:55:29 (2026-Feb-14 17:55:29 GMT)
route.report_postroute:
route.report_postroute:Starting Activity Propagation
route.report_postroute:2026-Feb-14 12:55:29 (2026-Feb-14 17:55:29 GMT)
route.report_postroute:** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
route.report_postroute:Use 'set_default_switching_activity -input_activity' command to change the default activity value.
route.report_postroute:
route.report_postroute:2026-Feb-14 12:55:29 (2026-Feb-14 17:55:29 GMT): 10%
route.report_postroute:2026-Feb-14 12:55:29 (2026-Feb-14 17:55:29 GMT): 20%
route.report_postroute:
route.report_postroute:Finished Activity Propagation
route.report_postroute:2026-Feb-14 12:55:29 (2026-Feb-14 17:55:29 GMT)
route.report_postroute:Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3129.27MB/6293.11MB/3129.27MB)
route.report_postroute:
route.report_postroute:Begin Power Computation
route.report_postroute:
route.report_postroute:      ----------------------------------------------------------
route.report_postroute:      # of cell(s) missing both power/leakage table: 0
route.report_postroute:      # of cell(s) missing power table: 0
route.report_postroute:      # of cell(s) missing leakage table: 0
route.report_postroute:      ----------------------------------------------------------
route.report_postroute:
route.report_postroute:
route.report_postroute:
route.report_postroute:Starting Calculating power
route.report_postroute:2026-Feb-14 12:55:29 (2026-Feb-14 17:55:29 GMT)
route.report_postroute: ... Calculating switching power
route.report_postroute:2026-Feb-14 12:55:29 (2026-Feb-14 17:55:29 GMT): 10%
route.report_postroute:2026-Feb-14 12:55:29 (2026-Feb-14 17:55:29 GMT): 20%
route.report_postroute:2026-Feb-14 12:55:29 (2026-Feb-14 17:55:29 GMT): 30%
route.report_postroute:2026-Feb-14 12:55:29 (2026-Feb-14 17:55:29 GMT): 40%
route.report_postroute:2026-Feb-14 12:55:29 (2026-Feb-14 17:55:29 GMT): 50%
route.report_postroute: ... Calculating internal and leakage power
route.report_postroute:2026-Feb-14 12:55:29 (2026-Feb-14 17:55:29 GMT): 60%
route.report_postroute:2026-Feb-14 12:55:29 (2026-Feb-14 17:55:29 GMT): 70%
route.report_postroute:2026-Feb-14 12:55:29 (2026-Feb-14 17:55:29 GMT): 80%
route.report_postroute:2026-Feb-14 12:55:29 (2026-Feb-14 17:55:29 GMT): 90%
route.report_postroute:
route.report_postroute:Finished Calculating power
route.report_postroute:2026-Feb-14 12:55:29 (2026-Feb-14 17:55:29 GMT)
route.report_postroute:      # of MSMV cell(s) missing power_level: 0
route.report_postroute:Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3130.07MB/6293.11MB/3130.07MB)
route.report_postroute:
route.report_postroute:Begin Processing User Attributes
route.report_postroute:
route.report_postroute:Begin Processing set_power
route.report_postroute:Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
route.report_postroute:mem(process/total/peak)=3130.07MB/6293.11MB/3130.07MB)
route.report_postroute:Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3130.07MB/6293.11MB/3130.07MB)
route.report_postroute:
route.report_postroute:Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3130.07MB/6293.11MB/3130.07MB)
route.report_postroute:
route.report_postroute:Begin Boundary Leakage Calculation
route.report_postroute:Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
route.report_postroute:mem(process/total/peak)=3130.20MB/6293.11MB/3130.20MB)
route.report_postroute:Begin Static Power Report Generation
route.report_postroute:*
route.report_postroute:
route.report_postroute:
route.report_postroute:
route.report_postroute:Total Power
route.report_postroute:-----------------------------------------------------------------------------------------
route.report_postroute:Total Internal Power:        1.35142914 	   53.1531%
route.report_postroute:Total Switching Power:       1.19097798 	   46.8424%
route.report_postroute:Total Leakage Power:         0.00011361 	    0.0045%
route.report_postroute:Total Power:                 2.54252072
route.report_postroute:-----------------------------------------------------------------------------------------
route.report_postroute:** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design
route.report_postroute:
route.report_postroute:Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
route.report_postroute:mem(process/total/peak)=3130.93MB/6293.11MB/3130.93MB)
route.report_postroute:
route.report_postroute:
route.report_postroute:Output file is reports/route/power.all.rpt
route.report_postroute:#@ End verbose flow_step report_power_innovus
route.report_postroute:UM: Running power category ...
postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:          50.51             84         -0.862 ns         -0.092 ns  run_opt_postroute
route.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route.report_postroute:UM:           8.28              7                                      report_power_innovus
postroute:#@ Begin verbose flow_step implementation.postroute.remove_blockages_halos
postroute:@flow 2: apply {{} {
postroute:    delete_place_halo -all_blocks
postroute:    delete_obj [get_db place_blockages]
postroute:    delete_route_blockages -type all
postroute:    delete_route_halo -all_blocks
postroute:  }}
postroute:**WARN: (IMPFP-6001):	NO matching routing blockage found. Nothing deleted. 
postroute:#@ End verbose flow_step implementation.postroute.remove_blockages_halos
route.report_postroute:#@ Begin verbose flow_step report_route_drc
route.report_postroute:@flow 2: #- Reports that check signal routing
route.report_postroute:@flow 3: if {[is_flow -inside flow:report_floorplan]} {...
route.report_postroute:@flow 5: } else {
route.report_postroute:@@flow 6: check_drc -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]route.drc.rpt]
route.report_postroute:#-check_same_via_cell true               # bool, default=false, user setting
route.report_postroute:#-report reports/route/route.drc.rpt     # string, default="", user setting
route.report_postroute: *** Starting Verify DRC (MEM: 3143.9) ***
route.report_postroute:
route.report_postroute:  VERIFY DRC ...... Starting Verification
route.report_postroute:  VERIFY DRC ...... Initializing
route.report_postroute:  VERIFY DRC ...... Deleting Existing Violations
route.report_postroute:  VERIFY DRC ...... Creating Sub-Areas
route.report_postroute:  VERIFY DRC ...... Using new threading
postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:           8.16              7                                      remove_blockages_halos
route.report_postroute:  VERIFY DRC ...... Sub-Area: {0.000 0.000 172.480 188.160} 1 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {172.480 0.000 344.960 188.160} 2 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {344.960 0.000 517.440 188.160} 3 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {517.440 0.000 689.920 188.160} 4 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {689.920 0.000 862.400 188.160} 5 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {862.400 0.000 1025.800 188.160} 6 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {0.000 188.160 172.480 376.320} 7 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {172.480 188.160 344.960 376.320} 8 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {344.960 188.160 517.440 376.320} 9 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {517.440 188.160 689.920 376.320} 10 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {689.920 188.160 862.400 376.320} 11 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {862.400 188.160 1025.800 376.320} 12 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {0.000 376.320 172.480 564.480} 13 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {172.480 376.320 344.960 564.480} 14 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {344.960 376.320 517.440 564.480} 15 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {517.440 376.320 689.920 564.480} 16 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {689.920 376.320 862.400 564.480} 17 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {862.400 376.320 1025.800 564.480} 18 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {0.000 564.480 172.480 752.640} 19 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {172.480 564.480 344.960 752.640} 20 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {344.960 564.480 517.440 752.640} 21 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {517.440 564.480 689.920 752.640} 22 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {689.920 564.480 862.400 752.640} 23 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {862.400 564.480 1025.800 752.640} 24 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {0.000 752.640 172.480 940.800} 25 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {172.480 752.640 344.960 940.800} 26 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {344.960 752.640 517.440 940.800} 27 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {517.440 752.640 689.920 940.800} 28 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {689.920 752.640 862.400 940.800} 29 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {862.400 752.640 1025.800 940.800} 30 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {0.000 940.800 172.480 1128.960} 31 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {172.480 940.800 344.960 1128.960} 32 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {344.960 940.800 517.440 1128.960} 33 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {517.440 940.800 689.920 1128.960} 34 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {689.920 940.800 862.400 1128.960} 35 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {862.400 940.800 1025.800 1128.960} 36 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {0.000 1128.960 172.480 1301.800} 37 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {172.480 1128.960 344.960 1301.800} 38 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {344.960 1128.960 517.440 1301.800} 39 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {517.440 1128.960 689.920 1301.800} 40 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {689.920 1128.960 862.400 1301.800} 41 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
route.report_postroute:  VERIFY DRC ...... Sub-Area: {862.400 1128.960 1025.800 1301.800} 42 of 42
route.report_postroute:  VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
route.report_postroute:
route.report_postroute:  Verification Complete : 0 Viols.
route.report_postroute:
route.report_postroute: *** End Verify DRC (CPU TIME: 0:00:00.5  ELAPSED TIME: 0:00:03.0  MEM: 0.8M) ***
route.report_postroute:
route.report_postroute:@@flow 7: check_connectivity -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]route.open.rpt]
route.report_postroute:VERIFY_CONNECTIVITY use new engine.
route.report_postroute:
route.report_postroute:******** Start: VERIFY CONNECTIVITY ********
route.report_postroute:Start Time: Sat Feb 14 12:55:40 2026
route.report_postroute:
route.report_postroute:Design Name: counter_16bit
route.report_postroute:Database Units: 1000
route.report_postroute:Design Boundary: (0.0000, 0.0000) (1025.8000, 1301.8000)
route.report_postroute:Error Limit = 1000; Warning Limit = 50
route.report_postroute:Check all nets
route.report_postroute:
route.report_postroute:Begin Summary 
route.report_postroute:  Found no problems or warnings.
route.report_postroute:End Summary
route.report_postroute:
route.report_postroute:End Time: Sat Feb 14 12:55:40 2026
route.report_postroute:Time Elapsed: 0:00:00.0
route.report_postroute:
route.report_postroute:******** End: VERIFY CONNECTIVITY ********
route.report_postroute:  Verification Complete : 0 Viols.  0 Wrngs.
route.report_postroute:  (CPU Time: 0:00:00.1  MEM: 0.430M)
route.report_postroute:
route.report_postroute:@flow 8: }
route.report_postroute:@@flow 9: set_metric -name check.drc.report_file -value [file join [get_db flow_report_name] [get_db flow_report_prefix]route.drc.rpt]
route.report_postroute:#@ End verbose flow_step report_route_drc
route.report_postroute:UM: Running route category ...
route.report_postroute:UM: No route DRC markers present ... skipping
route.report_postroute:UM: No route DRC markers present ... skipping
route.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route.report_postroute:UM:           8.85             10                                      report_route_drc
postroute:#@ Begin verbose flow_step implementation.postroute.fix_antenna
postroute:@flow 2: apply {{} {
postroute:    delete_markers
postroute:    check_antenna
postroute:    set antennaMList [get_db markers]
postroute:    set antenna_iter 0
postroute:    set max_antenna_iter 4
postroute:    while { ([llength $antennaMList] > 0) && ($antenna_iter < $max_antenna_iter) } {
postroute:      puts "Found [llength $antennaMList] antenna markers. Starting route_eco to fix antennas (iteration $antenna_iter)"
postroute:      route_global_detail
postroute:      delete_markers
postroute:      check_antenna
postroute:      set antennaMList [get_db markers]
postroute:      incr antenna_iter
postroute:    }
postroute:    puts "Antenna fixing completed after $antenna_iter iterations. Remaining antennas are [llength $antennaMList]."
postroute:  }}
postroute:Deleted 0 marker(s)
postroute: *** Starting Verify Antenna (MEM: 3278.2) ***
postroute:
postroute:Report File: counter_16bit.verify_antenna.rpt
postroute:  VERIFY Antenna ...... Starting Verification
postroute:  VERIFY Antenna ...... Using new threading
postroute:Verification Complete: 0 Violations
postroute: *** End Verify Antenna (CPU: 0:00:00.0  ELAPSED TIME: 0:00:00.0  MEM: -36.9M) ***
postroute:
postroute:******* DONE VERIFY ANTENNA ********
postroute:Antenna fixing completed after 0 iterations. Remaining antennas are 0.
postroute:#@ End verbose flow_step implementation.postroute.fix_antenna
postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:           8.21              8                                      fix_antenna
route.report_postroute:#@ Begin verbose flow_step report_route_density
route.report_postroute:@@flow 2: check_metal_density -report [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]route.metal_density.rpt]
route.report_postroute:
route.report_postroute:******** Start: VERIFY DENSITY ********
route.report_postroute:**WARN: (IMPVMD-31):	Minimum window density for layer "met1" is missing. Using default value 20.0.
route.report_postroute:**WARN: (IMPVMD-32):	Maximum window density for layer "met1" is missing. Using default value 80.0.
route.report_postroute:**WARN: (IMPVMD-33):	Window size (width) for layer "met1" is missing. Using default value 100.
route.report_postroute:**WARN: (IMPVMD-34):	Window size (height) for layer "met1" is missing. Using default value 100.
route.report_postroute:**WARN: (IMPVMD-35):	Window step (horizontal) for layer "met1" is missing. Using default value 50.
route.report_postroute:**WARN: (IMPVMD-36):	Window step (vertical) for layer "met1" is missing. Using default value 50.
route.report_postroute:**WARN: (IMPVMD-31):	Minimum window density for layer "met2" is missing. Using default value 20.0.
route.report_postroute:**WARN: (IMPVMD-32):	Maximum window density for layer "met2" is missing. Using default value 80.0.
route.report_postroute:**WARN: (IMPVMD-33):	Window size (width) for layer "met2" is missing. Using default value 100.
route.report_postroute:**WARN: (IMPVMD-34):	Window size (height) for layer "met2" is missing. Using default value 100.
route.report_postroute:**WARN: (IMPVMD-35):	Window step (horizontal) for layer "met2" is missing. Using default value 50.
route.report_postroute:**WARN: (IMPVMD-36):	Window step (vertical) for layer "met2" is missing. Using default value 50.
route.report_postroute:**WARN: (IMPVMD-31):	Minimum window density for layer "met3" is missing. Using default value 20.0.
route.report_postroute:**WARN: (IMPVMD-32):	Maximum window density for layer "met3" is missing. Using default value 80.0.
route.report_postroute:**WARN: (IMPVMD-33):	Window size (width) for layer "met3" is missing. Using default value 100.
route.report_postroute:**WARN: (IMPVMD-34):	Window size (height) for layer "met3" is missing. Using default value 100.
route.report_postroute:**WARN: (IMPVMD-35):	Window step (horizontal) for layer "met3" is missing. Using default value 50.
route.report_postroute:**WARN: (IMPVMD-36):	Window step (vertical) for layer "met3" is missing. Using default value 50.
route.report_postroute:**WARN: (IMPVMD-31):	Minimum window density for layer "met4" is missing. Using default value 20.0.
route.report_postroute:**WARN: (IMPVMD-32):	Maximum window density for layer "met4" is missing. Using default value 80.0.
route.report_postroute:**WARN: (IMPVMD-33):	Window size (width) for layer "met4" is missing. Using default value 100.
route.report_postroute:**WARN: (IMPVMD-34):	Window size (height) for layer "met4" is missing. Using default value 100.
route.report_postroute:**WARN: (IMPVMD-35):	Window step (horizontal) for layer "met4" is missing. Using default value 50.
route.report_postroute:**WARN: (IMPVMD-36):	Window step (vertical) for layer "met4" is missing. Using default value 50.
route.report_postroute:**WARN: (IMPVMD-31):	Minimum window density for layer "met5" is missing. Using default value 20.0.
route.report_postroute:**WARN: (IMPVMD-32):	Maximum window density for layer "met5" is missing. Using default value 80.0.
route.report_postroute:**WARN: (IMPVMD-33):	Window size (width) for layer "met5" is missing. Using default value 100.
route.report_postroute:**WARN: (IMPVMD-34):	Window size (height) for layer "met5" is missing. Using default value 100.
route.report_postroute:**WARN: (IMPVMD-35):	Window step (horizontal) for layer "met5" is missing. Using default value 50.
route.report_postroute:**WARN: (IMPVMD-36):	Window step (vertical) for layer "met5" is missing. Using default value 50.
route.report_postroute:Density calculation ...... Slot :   1 of   2
route.report_postroute:Density calculation ...... Slot :   2 of   2
route.report_postroute:
route.report_postroute:Densities of non-overlapping windows have been saved in FE DB.
route.report_postroute:
route.report_postroute:A total of 2600 density violation(s).
route.report_postroute:Windows < Min. Density = 2600
route.report_postroute:Windows > Max. Density = 0
route.report_postroute:Windows < Min. Union. Density = 0
route.report_postroute:Windows > Max. Union. Density = 0
route.report_postroute:
route.report_postroute:******** End: VERIFY DENSITY ********
route.report_postroute:VMD: elapsed time: 0.00
route.report_postroute:     (CPU Time: 0:00:00.1  MEM: 0.758M)
route.report_postroute:
route.report_postroute:@@flow 3: check_cut_density -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]route.cut_density.rpt]
route.report_postroute:
route.report_postroute:******** Start: VERIFY CUT DENSITY ********
route.report_postroute:**WARN: (IMPVMD-84):	Maximum window density for layer "mcon" is missing. Using default value 30.0.
route.report_postroute:**WARN: (IMPVMD-83):	Minimum window density for layer "mcon" is missing. Using default value 0.000000.
route.report_postroute:**WARN: (IMPVMD-85):	Window size (width) for layer "mcon" is missing. Using default value 10.
route.report_postroute:**WARN: (IMPVMD-86):	Window size (height) for layer "mcon" is missing. Using default value 10.
route.report_postroute:**WARN: (IMPVMD-87):	Window step (horizontal) for layer "mcon" is missing. Using default value 5.
route.report_postroute:**WARN: (IMPVMD-88):	Window step (vertical) for layer "mcon" is missing. Using default value 5.
route.report_postroute:**WARN: (IMPVMD-84):	Maximum window density for layer "via" is missing. Using default value 30.0.
route.report_postroute:**WARN: (IMPVMD-83):	Minimum window density for layer "via" is missing. Using default value 0.045000.
route.report_postroute:**WARN: (IMPVMD-85):	Window size (width) for layer "via" is missing. Using default value 10.
route.report_postroute:**WARN: (IMPVMD-86):	Window size (height) for layer "via" is missing. Using default value 10.
route.report_postroute:**WARN: (IMPVMD-87):	Window step (horizontal) for layer "via" is missing. Using default value 5.
route.report_postroute:**WARN: (IMPVMD-88):	Window step (vertical) for layer "via" is missing. Using default value 5.
route.report_postroute:**WARN: (IMPVMD-84):	Maximum window density for layer "via2" is missing. Using default value 30.0.
route.report_postroute:**WARN: (IMPVMD-83):	Minimum window density for layer "via2" is missing. Using default value 0.080000.
route.report_postroute:**WARN: (IMPVMD-85):	Window size (width) for layer "via2" is missing. Using default value 10.
route.report_postroute:**WARN: (IMPVMD-86):	Window size (height) for layer "via2" is missing. Using default value 10.
route.report_postroute:**WARN: (IMPVMD-87):	Window step (horizontal) for layer "via2" is missing. Using default value 5.
route.report_postroute:**WARN: (IMPVMD-88):	Window step (vertical) for layer "via2" is missing. Using default value 5.
route.report_postroute:**WARN: (IMPVMD-84):	Maximum window density for layer "via3" is missing. Using default value 30.0.
route.report_postroute:**WARN: (IMPVMD-83):	Minimum window density for layer "via3" is missing. Using default value 0.080000.
route.report_postroute:**WARN: (IMPVMD-85):	Window size (width) for layer "via3" is missing. Using default value 10.
route.report_postroute:**WARN: (IMPVMD-86):	Window size (height) for layer "via3" is missing. Using default value 10.
route.report_postroute:**WARN: (IMPVMD-87):	Window step (horizontal) for layer "via3" is missing. Using default value 5.
route.report_postroute:**WARN: (IMPVMD-88):	Window step (vertical) for layer "via3" is missing. Using default value 5.
route.report_postroute:**WARN: (IMPVMD-84):	Maximum window density for layer "via4" is missing. Using default value 30.0.
route.report_postroute:**WARN: (IMPVMD-83):	Minimum window density for layer "via4" is missing. Using default value 1.280000.
route.report_postroute:**WARN: (IMPVMD-85):	Window size (width) for layer "via4" is missing. Using default value 10.
route.report_postroute:**WARN: (IMPVMD-86):	Window size (height) for layer "via4" is missing. Using default value 10.
route.report_postroute:**WARN: (IMPVMD-87):	Window step (horizontal) for layer "via4" is missing. Using default value 5.
route.report_postroute:**WARN: (IMPVMD-88):	Window step (vertical) for layer "via4" is missing. Using default value 5.
route.report_postroute:***
route.report_postroute:
route.report_postroute:A total of 132103 density violation(s).
route.report_postroute:Windows < Min. Density = 132103
route.report_postroute:Windows > Max. Density = 0
route.report_postroute:Windows < Min. Union. Density = 0
route.report_postroute:Windows > Max. Union. Density = 0
route.report_postroute:
route.report_postroute:******** End: VERIFY CUT DENSITY ********
route.report_postroute:VCD: elapsed time: 1.00
route.report_postroute:     (CPU Time: 0:00:00.6  MEM: 2.051M)
route.report_postroute:
route.report_postroute:#@ End verbose flow_step report_route_density
route.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route.report_postroute:UM:           8.87              8                                      report_route_density
postroute:#@ Begin verbose flow_step implementation.postroute.fix_drc
postroute:@flow 2: apply {{} {
postroute:    delete_markers
postroute:    check_drc -limit 100000
postroute:    set drcMList [get_db markers]
postroute:    set drc_iter 0
postroute:    set max_drc_iter 4
postroute:    while { ([llength $drcMList] > 0) && ($drc_iter < $max_drc_iter) } {
postroute:      puts "Found [llength $drcMList] DRC markers. Starting route_eco to fix DRCs (iteration $drc_iter)"
postroute:      route_eco -fix_drc
postroute:      delete_markers
postroute:      check_drc -limit 100000
postroute:      set drcMList [get_db markers]
postroute:      incr drc_iter
postroute:    }
postroute:    puts "DRC fixing completed after $drc_iter iterations. Remaining DRCs are [llength $drcMList]."
postroute:    if { ([llength $drcMList] > 0) } {
postroute:      delete_routes -regular_wire_with_drc
postroute:      route_global_detail
postroute:      check_drc -limit 100000
postroute:      set drcMList [get_db markers]
postroute:      puts "Last round of DRC fixing completed after $drc_iter iterations. Remaining DRCs are [llength $drcMList]."
postroute:    }
postroute:  }}
postroute:Deleted 0 marker(s)
postroute:#-limit 100000                           # int, default=100000, user setting
postroute:#-check_same_via_cell true               # bool, default=false, user setting
postroute: *** Starting Verify DRC (MEM: 3281.7) ***
postroute:
postroute:  VERIFY DRC ...... Starting Verification
postroute:  VERIFY DRC ...... Initializing
postroute:  VERIFY DRC ...... Sub-Area: {0.000 0.000 172.480 188.160} 1 of 42
postroute:  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {172.480 0.000 344.960 188.160} 2 of 42
postroute:  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {344.960 0.000 517.440 188.160} 3 of 42
postroute:  VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {517.440 0.000 689.920 188.160} 4 of 42
postroute:  VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {689.920 0.000 862.400 188.160} 5 of 42
postroute:  VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {862.400 0.000 1025.800 188.160} 6 of 42
postroute:  VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {0.000 188.160 172.480 376.320} 7 of 42
postroute:  VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {172.480 188.160 344.960 376.320} 8 of 42
postroute:  VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {344.960 188.160 517.440 376.320} 9 of 42
postroute:  VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {517.440 188.160 689.920 376.320} 10 of 42
postroute:  VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {689.920 188.160 862.400 376.320} 11 of 42
postroute:  VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {862.400 188.160 1025.800 376.320} 12 of 42
postroute:  VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {0.000 376.320 172.480 564.480} 13 of 42
postroute:  VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {172.480 376.320 344.960 564.480} 14 of 42
postroute:  VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {344.960 376.320 517.440 564.480} 15 of 42
postroute:  VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {517.440 376.320 689.920 564.480} 16 of 42
postroute:  VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {689.920 376.320 862.400 564.480} 17 of 42
postroute:  VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {862.400 376.320 1025.800 564.480} 18 of 42
postroute:  VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {0.000 564.480 172.480 752.640} 19 of 42
postroute:  VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {172.480 564.480 344.960 752.640} 20 of 42
postroute:  VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {344.960 564.480 517.440 752.640} 21 of 42
postroute:  VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {517.440 564.480 689.920 752.640} 22 of 42
postroute:  VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {689.920 564.480 862.400 752.640} 23 of 42
postroute:  VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {862.400 564.480 1025.800 752.640} 24 of 42
postroute:  VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {0.000 752.640 172.480 940.800} 25 of 42
postroute:  VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {172.480 752.640 344.960 940.800} 26 of 42
postroute:  VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {344.960 752.640 517.440 940.800} 27 of 42
postroute:  VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {517.440 752.640 689.920 940.800} 28 of 42
postroute:  VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {689.920 752.640 862.400 940.800} 29 of 42
postroute:  VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {862.400 752.640 1025.800 940.800} 30 of 42
postroute:  VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {0.000 940.800 172.480 1128.960} 31 of 42
postroute:  VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {172.480 940.800 344.960 1128.960} 32 of 42
postroute:  VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {344.960 940.800 517.440 1128.960} 33 of 42
postroute:  VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {517.440 940.800 689.920 1128.960} 34 of 42
postroute:  VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {689.920 940.800 862.400 1128.960} 35 of 42
postroute:  VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {862.400 940.800 1025.800 1128.960} 36 of 42
postroute:  VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {0.000 1128.960 172.480 1301.800} 37 of 42
postroute:  VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {172.480 1128.960 344.960 1301.800} 38 of 42
postroute:  VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {344.960 1128.960 517.440 1301.800} 39 of 42
postroute:  VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {517.440 1128.960 689.920 1301.800} 40 of 42
postroute:  VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {689.920 1128.960 862.400 1301.800} 41 of 42
postroute:  VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
postroute:  VERIFY DRC ...... Sub-Area: {862.400 1128.960 1025.800 1301.800} 42 of 42
postroute:  VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
postroute:
postroute:  Verification Complete : 0 Viols.
postroute:
postroute: *** End Verify DRC (CPU TIME: 0:00:00.5  ELAPSED TIME: 0:00:01.0  MEM: 0.7M) ***
postroute:
postroute:DRC fixing completed after 0 iterations. Remaining DRCs are 0.
postroute:#@ End verbose flow_step implementation.postroute.fix_drc
postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:            8.7              9                                      fix_drc
route.report_postroute:#@ Begin verbose flow_step report_finish
route.report_postroute:#@ End verbose flow_step report_finish
route.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
route.report_postroute:UM:           8.23              8                                      report_finish
postroute:#@ Begin verbose flow_step implementation.postroute.block_finish
postroute:@flow 2: apply {{} {
postroute:    #- Make sure flow_report_name is reset from any reports executed during the flow
postroute:    set_db flow_report_name [get_db [lindex [get_db flow_hier_path] end] .name]
postroute:    #- Set DB for handoff to Innovus
postroute:    if {[is_flow -inside flow:syn_opt]} {
postroute:      set_db flow_write_db_common true
postroute:    }
postroute:  
postroute:    #- Set value for SPEF output file generation
postroute:    if {[get_db flow_branch] ne ""} {
postroute:      set out_dir [file join [get_db flow_db_directory] [get_db flow_branch]_[get_db flow_report_name]]
postroute:    } else {
postroute:      set out_dir [file join [get_db flow_db_directory] [get_db flow_report_name]]
postroute:    }
postroute:    set_db flow_spef_directory $out_dir
postroute:  
postroute:    #- Store non-default root attributes to metrics
postroute:    catch {report_obj -tcl} flow_root_config
postroute:    if {[dict exists $flow_root_config root:/]} {
postroute:      set flow_root_config [dict get $flow_root_config root:/]
postroute:    } elseif {[dict exists $flow_root_config root:]} {
postroute:      set flow_root_config [dict get $flow_root_config root:]
postroute:    } else {
postroute:    }
postroute:    foreach key [dict keys $flow_root_config] {
postroute:      if {[string length [dict get $flow_root_config $key]] > 200} {
postroute:        dict set flow_root_config $key "\[long value truncated\]"
postroute:      }
postroute:    }
postroute:    set_metric -name flow.root_config -value $flow_root_config
postroute:  }}
postroute:#@ End verbose flow_step implementation.postroute.block_finish
postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:           8.37              8                                      block_finish
postroute:The in-memory database contained RC information but was not saved. To save 
postroute:the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
postroute:so it should only be saved when it is really desired.
postroute:#% Begin save design ... (date=02/14 12:56:06, mem=3261.9M)
postroute:% Begin Save ccopt configuration ... (date=02/14 12:56:06, mem=3261.9M)
postroute:% End Save ccopt configuration ... (date=02/14 12:56:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=3262.4M, current mem=3262.4M)
postroute:% Begin Save netlist data ... (date=02/14 12:56:06, mem=3262.4M)
postroute:Writing Binary DB to /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3/counter_16bit.v.bin in single-threaded mode...
postroute:% End Save netlist data ... (date=02/14 12:56:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=3262.4M, current mem=3262.4M)
postroute:Saving symbol-table file ...
postroute:Saving congestion map file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3/counter_16bit.route.congmap.gz ...
postroute:% Begin Save AAE data ... (date=02/14 12:56:06, mem=3262.9M)
postroute:Saving AAE Data ...
postroute:% End Save AAE data ... (date=02/14 12:56:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=3262.9M, current mem=3262.9M)
postroute:Saving /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/scheduling_file.cts in /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3.dat/scheduling_file.cts
postroute:Saving preference file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3/gui.pref.tcl ...
route.report_postroute:
route.report_postroute:Program version = 25.11-s102_1
route.report_postroute:Working directory = /nethome/dkhalil8/InnovateECE/RTL2GDS/design
route.report_postroute:Databases directory = /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs
route.report_postroute:Starting time = Feb 14, 2026 12:53:48
route.report_postroute:Ending time = Feb 14, 2026 12:56:06
route.report_postroute:
route.report_postroute:Run Flow Summary
route.report_postroute:---------------------
route.report_postroute:
route.report_postroute:Steps run:  report_start init_innovus.init_innovus_yaml init_innovus.init_innovus_user report_check_design report_area_innovus report_early_summary_innovus report_early_paths report_late_summary_innovus report_late_paths report_clock_timing report_power_innovus report_route_drc report_route_density report_finish
route.report_postroute:
route.report_postroute:Step status:
route.report_postroute:     report_start                           success
route.report_postroute:     init_innovus.init_innovus_yaml         success
route.report_postroute:     init_innovus.init_innovus_user         success
route.report_postroute:     report_check_design                    success
route.report_postroute:     report_area_innovus                    success
route.report_postroute:     report_early_summary_innovus           success
route.report_postroute:     report_early_paths                     success
route.report_postroute:     report_late_summary_innovus            success
route.report_postroute:     report_late_paths                      success
route.report_postroute:     report_clock_timing                    success
route.report_postroute:     report_power_innovus                   success
route.report_postroute:     report_route_drc                       success
route.report_postroute:     report_route_density                   success
route.report_postroute:     report_finish                          success
route.report_postroute:
route.report_postroute: ---------------------------------------------------------------------------------------------------- 
route.report_postroute:| Snapshot    | flow.cputime (s) | flow.realtime (s) | timing.setup.tns (ns) | timing.setup.wns (ns) |
route.report_postroute:|-------------+------------------+-------------------+-----------------------+-----------------------|
route.report_postroute:| syn_generic | 0:02:19          | 0:02:35           |                    -5 |                -0.413 |
route.report_postroute:| syn_map     | 0:01:50          | 0:02:01           |                    -4 |                -0.297 |
route.report_postroute:| syn_opt     | 0:02:07          | 0:02:17           |                    -3 |                -0.233 |
route.report_postroute:| floorplan   | 0:02:25          | 0:02:31           |                       |                       |
route.report_postroute:| prects      | 0:03:54          | 0:04:44           |                    -1 |                -0.086 |
route.report_postroute:| cts         | 0:03:47          | 0:04:31           |                    -1 |                -0.098 |
route.report_postroute:| postcts     | 0:01:29          | 0:01:33           |                    -1 |                -0.095 |
route.report_postroute:| route       | 0:03:02          | 0:03:06           |                    -1 |                -0.092 |
route.report_postroute: ---------------------------------------------------------------------------------------------------- 
route.report_postroute:*** Message Summary: 234 warning(s), 1 error(s)
route.report_postroute:
route.report_postroute:
route.report_postroute:*** Memory Usage v#1 (Current mem = 3126.477M, initial mem = 948.539M) ***
route.report_postroute:--- Ending "Innovus" (totcpu=0:02:57, real=0:03:06, mem=3126.5M) ---
postroute:Saving mode setting ...
postroute:Saving root attributes to be loaded post write_db ...
postroute:**WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
postroute:Saving global file ...
postroute:Saving root attributes to be loaded previous write_db ...
postroute:% Begin Save floorplan data ... (date=02/14 12:56:08, mem=3259.7M)
postroute:Saving floorplan file ...
postroute:Convert 0 swires and 0 svias from compressed groups
postroute:% End Save floorplan data ... (date=02/14 12:56:08, total cpu=0:00:00.1, real=0:00:01.0, peak res=3260.3M, current mem=3260.3M)
postroute:Saving PG file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3/counter_16bit.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:56:09 2026)
postroute:*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3260.3M) ***
postroute:*info - save blackBox cells to lef file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3/counter_16bit.bbox.lef
postroute:Saving Drc markers ...
postroute:... No Drc file written since there is no markers found.
postroute:% Begin Save placement data ... (date=02/14 12:56:09, mem=3260.3M)
postroute:** Saving stdCellPlacement_binary (version# 2) ...
postroute:Save Adaptive View Pruning View Names to Binary file
postroute:% End Save placement data ... (date=02/14 12:56:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=3260.9M, current mem=3260.9M)
route.report_postroute:
postroute:% Begin Save routing data ... (date=02/14 12:56:09, mem=3260.9M)
postroute:Saving route file ...
postroute:*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3261.9M) ***
postroute:% End Save routing data ... (date=02/14 12:56:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=3261.0M, current mem=3261.0M)
postroute:Saving property file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3/counter_16bit.prop
postroute:*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3264.2M) ***
postroute:#Saving pin access data to file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3/counter_16bit.apa ...
postroute:#
postroute:Saving preRoute extracted patterns in file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3/counter_16bit.techData.gz' ...
postroute:Saving preRoute extraction data in directory '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3/extraction/' ...
postroute:% Begin Save power constraints data ... (date=02/14 12:56:10, mem=3264.2M)
postroute:% End Save power constraints data ... (date=02/14 12:56:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=3264.2M, current mem=3264.2M)
postroute:**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
postroute:**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
postroute:Generated self-contained design postroute.enc_3
postroute:#% End save design ... (date=02/14 12:56:10, total cpu=0:00:03.4, real=0:00:04.0, peak res=3264.9M, current mem=3264.9M)
postroute:
postroute:*** Summary of all messages that are not suppressed in this session:
postroute:Severity  ID               Count  Summary                                  
postroute:WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
postroute:WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
postroute:*** Message Summary: 3 warning(s), 0 error(s)
postroute:
postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:*                                                                   write_db
  report_postroute @ innovus: report_start -> report_finish returned successfully but encountered errors
    log file:
      logs/route.report_postroute.log3
    error summary:
      Severity  ID         Count  Step                 Where             Summary
      ERROR     CHKCTS-24  1      report_check_design  .body_tcl line 2  Insufficient number of clock gating cells for clock_tree %s and power_domain %s. Have cells: %s.

Waiting for flows to return... (1 running)
* flow_current @ innovus: implementation.postroute.block_start -> implementation.postroute.innovus_to_quantus
postroute:#@ Begin verbose flow_step implementation.postroute.write_output_files
postroute:@@flow 2: write_stream -merge [get_flow_config std_cells]/gds/sky130_scl_9T.gds ./output/[get_db designs .name].gds
postroute:Parse flat map file 'streamOut.map'
postroute:Merge file: ../SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/gds/sky130_scl_9T.gds has version number: 5
postroute:Writing GDSII file ...
postroute:	****** db unit per micron = 1000 ******
postroute:	****** output gds2 file unit per micron = 1000 ******
postroute:	****** unit scaling factor = 1 ******
postroute:Output for instance
postroute:Output for bump
postroute:Convert 0 swires and 0 svias from compressed groups
postroute:Convert 0 swires and 0 svias from compressed groups
postroute:Scanning GDS file ../SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/gds/sky130_scl_9T.gds to register cell name ......
postroute:Output for physical terminals
postroute:Output for logical terminals
postroute:Output for regular nets
postroute:Output for special nets and metal fills
postroute:Output for via structure generation total number 22
postroute:Statistics for GDS generated (version 5)
postroute:----------------------------------------
postroute:Stream Out Layer Mapping Information:
postroute:GDS Layer Number          GDS Layer Name
postroute:----------------------------------------
postroute:    107                             COMP
postroute:    108                          DIEAREA
postroute:    100                             met5
postroute:    98                              met5
postroute:    97                              met5
postroute:    95                              met5
postroute:    94                              met5
postroute:    93                              met5
postroute:    92                              met5
postroute:    91                              via4
postroute:    90                              via4
postroute:    99                              met5
postroute:    89                              via4
postroute:    88                              via4
postroute:    101                             met5
postroute:    87                              via4
postroute:    96                              met5
postroute:    86                              via4
postroute:    85                              via4
postroute:    79                              met4
postroute:    77                              met4
postroute:    76                              met4
postroute:    74                              met4
postroute:    73                              met4
postroute:    72                              met4
postroute:    32                              met2
postroute:    31                              met2
postroute:    58                              met3
postroute:    30                              met2
postroute:    29                              met2
postroute:    55                              met3
postroute:    28                               via
postroute:    1                               mcon
postroute:    27                               via
postroute:    25                               via
postroute:    16                              met1
postroute:    33                              met2
postroute:    23                               via
postroute:    14                              met1
postroute:    17                              met1
postroute:    3                               mcon
postroute:    53                              met3
postroute:    4                               mcon
postroute:    15                              met1
postroute:    5                               mcon
postroute:    51                              met3
postroute:    2                               mcon
postroute:    12                              met1
postroute:    6                               mcon
postroute:    56                              met3
postroute:    7                               mcon
postroute:    8                               met1
postroute:    34                              met2
postroute:    9                               met1
postroute:    26                               via
postroute:    36                              met2
postroute:    10                              met1
postroute:    37                              met2
postroute:    11                              met1
postroute:    24                               via
postroute:    38                              met2
postroute:    22                               via
postroute:    49                              via2
postroute:    13                              met1
postroute:    35                              met2
postroute:    43                              via2
postroute:    70                              via3
postroute:    59                              met3
postroute:    45                              via2
postroute:    46                              via2
postroute:    57                              met3
postroute:    47                              via2
postroute:    48                              via2
postroute:    50                              met3
postroute:    52                              met3
postroute:    44                              via2
postroute:    54                              met3
postroute:    64                              via3
postroute:    75                              met4
postroute:    65                              via3
postroute:    80                              met4
postroute:    66                              via3
postroute:    67                              via3
postroute:    78                              met4
postroute:    68                              via3
postroute:    69                              via3
postroute:    71                              met4
postroute:    105                             met5
postroute:    104                             met5
postroute:    103                             met5
postroute:    102                             met5
postroute:    84                              met4
postroute:    83                              met4
postroute:    82                              met4
postroute:    42                              met2
postroute:    41                              met2
postroute:    40                              met2
postroute:    39                              met2
postroute:    63                              met3
postroute:    61                              met3
postroute:    18                              met1
postroute:    19                              met1
postroute:    20                              met1
postroute:    21                              met1
postroute:    60                              met3
postroute:    62                              met3
postroute:    81                              met4
postroute:
postroute:
postroute:Stream Out Information Processed for GDS version 5:
postroute:Units: 1000 DBU
postroute:
postroute:Object                             Count
postroute:----------------------------------------
postroute:Instances                          10941
postroute:
postroute:Ports/Pins                            19
postroute:    metal layer met2                   6
postroute:    metal layer met3                   5
postroute:    metal layer met4                   4
postroute:    metal layer met5                   4
postroute:
postroute:Nets                                1358
postroute:    metal layer met1                 371
postroute:    metal layer met2                 742
postroute:    metal layer met3                 209
postroute:    metal layer met4                  32
postroute:    metal layer met5                   4
postroute:
postroute:    Via Instances                    748
postroute:
postroute:Special Nets                        1020
postroute:    metal layer met1                 903
postroute:    metal layer met4                  53
postroute:    metal layer met5                  64
postroute:
postroute:    Via Instances                  20617
postroute:
postroute:Metal Fills                            0
postroute:
postroute:    Via Instances                      0
postroute:
postroute:Metal FillOPCs                         0
postroute:
postroute:    Via Instances                      0
postroute:
postroute:Metal FillDRCs                         0
postroute:
postroute:    Via Instances                      0
postroute:
postroute:Text                                 214
postroute:    metal layer met1                  80
postroute:    metal layer met2                  99
postroute:    metal layer met3                  20
postroute:    metal layer met4                   7
postroute:    metal layer met5                   8
postroute:
postroute:
postroute:Blockages                              0
postroute:
postroute:
postroute:Custom Text                            0
postroute:
postroute:
postroute:Custom Box                             0
postroute:
postroute:Trim Metal                             0
postroute:
postroute:Merging GDS file ../SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/gds/sky130_scl_9T.gds ......
postroute:	****** Merge file: ../SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/gds/sky130_scl_9T.gds has version number: 5.
postroute:	****** Merge file: ../SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/gds/sky130_scl_9T.gds has units: 1000 per micron.
postroute:	****** unit scaling factor = 1 ******
postroute:######Streamout is finished!
postroute:@@flow 3: write_lef_abstract ./output/[get_db designs .name].lef
postroute:@@flow 4: redirect -variable views {report_analysis_views}
postroute:@flow 5: foreach {-> view} [regexp -all -inline {Analysis View:\s+(\S+)} $views] {
postroute:        set_analysis_view -dynamic $view -leakage $view -setup $view -hold $view
postroute:        write_timing_model ./output/[get_db designs .name]__${view}.lib -view $view -post_check
postroute:    }
postroute:The system is switching to MMMC mode. Existing timing, extraction and delay/sdf information from single mode will be reset. Please respecify spef for specific RC corners and/or sdf information for specific views.
postroute:Extraction setup Started for TopCell counter_16bit 
postroute:Initializing multi-corner RC extraction with 1 active RC Corners ...
postroute:Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
postroute:Completed (cpu: 0:00:00.0 real: 0:00:00.0)
postroute:Set Shrink Factor to 1.00000
postroute:Summary of Active RC-Corners : 
postroute: 
postroute: Analysis View: tt_v1.8_25C_Nominal_25_func
postroute:    RC-Corner Name        : Nominal_25C
postroute:    RC-Corner Index       : 0
postroute:    RC-Corner Temperature : 25 Celsius
postroute:    RC-Corner Cap Table   : ''
postroute:    RC-Corner PreRoute Res Factor         : 1
postroute:    RC-Corner PreRoute Cap Factor         : 1
postroute:    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
postroute:    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
postroute:    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
postroute:    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
postroute:    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
postroute:    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
postroute:    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
postroute:    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
postroute:    RC-Corner Technology file: '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/libs/mmmc/Nominal_25C/qrcTechFile'
postroute:set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
postroute:Reading timing constraints file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/.mmmcvjKFBm/modes/func/func.sdc' ...
postroute:Current (total cpu=0:02:37, real=0:03:18, peak res=3457.7M, current mem=3190.8M)
postroute:counter_16bit
postroute:INFO (CTE): Constraints read successfully.
postroute:Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3202.2M, current mem=3202.2M)
postroute:Current (total cpu=0:02:37, real=0:03:18, peak res=3457.7M, current mem=3202.2M)
postroute:Reading latency file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/.mmmcvjKFBm/views/tt_v1.8_25C_Nominal_25_func/latency.sdc' ...
postroute:Total number of combinational cells: 87
postroute:Total number of sequential cells: 19
postroute:Total number of tristate cells: 3
postroute:Total number of level shifter cells: 0
postroute:Total number of power gating cells: 0
postroute:Total number of isolation cells: 0
postroute:Total number of power switch cells: 0
postroute:Total number of pulse generator cells: 0
postroute:Total number of always on buffers: 0
postroute:Total number of retention cells: 0
postroute:Total number of physical cells: 0
postroute:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
postroute:Total number of usable buffers: 7
postroute:List of unusable buffers:
postroute:Total number of unusable buffers: 0
postroute:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
postroute:Total number of usable inverters: 9
postroute:List of unusable inverters:
postroute:Total number of unusable inverters: 0
postroute:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
postroute:Total number of identified usable delay cells: 4
postroute:List of identified unusable delay cells:
postroute:Total number of identified unusable delay cells: 0
postroute:AAE_INFO: opIsDesignInPostRouteState() is 1
postroute:AAE_INFO: resetNetProps viewIdx 0 
postroute:Starting SI iteration 1 using Infinite Timing Windows
postroute:#################################################################################
postroute:# Design Stage: PostRoute
postroute:# Design Name: counter_16bit
postroute:# Design Mode: 130nm
postroute:# Analysis Mode: MMMC OCV 
postroute:# Parasitics Mode: SPEF/RCDB 
postroute:# Signoff Settings: SI On 
postroute:#################################################################################
postroute:AAE_INFO: 1 threads acquired from CTE.
postroute:Start delay calculation (fullDC) (1 T). (MEM=3203.96)
postroute:Total number of fetched objects 203
postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postroute:AAE_INFO-618: Total number of nets in the design is 205,  100.0 percent of the nets selected for SI analysis
postroute:End delay calculation. (MEM=3218.78 CPU=0:00:00.1 REAL=0:00:00.0)
postroute:End delay calculation (fullDC). (MEM=3218.78 CPU=0:00:00.1 REAL=0:00:00.0)
postroute:Save waveform /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/.AAE_OS3KtD/.AAE_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1/waveform.data...
postroute:Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3218.7M)
postroute:Add other clocks and setupCteToAAEClockMapping during iter 1
postroute:Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3218.7M)
postroute:Starting SI iteration 2
postroute:Start delay calculation (fullDC) (1 T). (MEM=3209.95)
postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Skipped = 6. 
postroute:Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Analyzed = 203. 
postroute:Total number of fetched objects 203
postroute:AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
postroute:AAE_INFO-618: Total number of nets in the design is 205,  7.8 percent of the nets selected for SI analysis
postroute:End delay calculation. (MEM=3212.69 CPU=0:00:00.0 REAL=0:00:00.0)
postroute:End delay calculation (fullDC). (MEM=3212.69 CPU=0:00:00.0 REAL=0:00:00.0)
postroute:***********************************************************
postroute:* Valus version 25.11-s013_1                              *
postroute:* Copyright (c) Cadence Design Systems, Inc. 1996 - 2015. *
postroute:* All rights reserved.                                    *
postroute:***********************************************************
postroute:
postroute:Validating ./output/counter_16bit__tt_v1.8_25C_Nominal_25_func.lib ... 
postroute:
postroute:
postroute:
postroute: Info
postroute:        Number of Error Messages: 0
postroute:        Number of Warning Messages: 0
postroute:
postroute:--- Ending "Valus Library Validation Solution" ---
postroute:TAMODEL Cpu User Time =    2.2 sec
postroute:TAMODEL Memory Usage  =    0.0 MB
postroute:Ending "etm_extraction" (total cpu=0:00:02.8, real=0:00:04.0, peak res=3210.8M, current mem=3210.8M)
postroute:Ending "etm_generation" (total cpu=0:00:03.9, real=0:00:05.0, peak res=3210.8M, current mem=3184.4M)
postroute:#@ End verbose flow_step implementation.postroute.write_output_files
postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:          12.84             15                                      write_output_files
postroute:#@ Begin verbose flow_step implementation.postroute.write_output_screenshot
postroute:@flow 2: set inputstring [get_db flow_starting_db]
postroute:@flow 3: set stepname [lindex $inputstring [expr {[llength stepname]}]]
postroute:@flow 4: set filename [file tail $stepname]
postroute:@flow 5: set rootname [file rootname $filename]
postroute:@flow 6: set outfile "./output/screenshots/${rootname}.gif"
postroute:@flow 7: # Define the directory name
postroute:@flow 8: set dirName "output/screenshots"
postroute:@flow 10: # Check if the directory exists
postroute:@flow 11: if {![file exists $dirName]} {...
postroute:@flow 15: } else {
postroute:@flow 16: puts "Directory '$dirName' already exists."
postroute:Directory 'output/screenshots' already exists.
postroute:@flow 17: }
postroute:@@flow 18: write_to_gif $outfile
postroute:#@ End verbose flow_step implementation.postroute.write_output_screenshot
postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:           8.72              8                                      write_output_screenshot
postroute:#@ Begin verbose flow_step implementation.postroute.schedule_postroute_report_postroute
postroute:@@flow 2: schedule_flow -flow report_postroute -include_in_metrics
postroute:#@ End verbose flow_step implementation.postroute.schedule_postroute_report_postroute
postroute:#@ Begin verbose flow_step implementation.postroute.innovus_to_tempus
postroute:@flow 2: apply {{} {
postroute:    #- initialize sta analysis_views
postroute:    if {([get_feature -obj flow:sta setup_views] ne "") || ([get_feature -obj flow:sta hold_views] ne "")} {
postroute:      set cmd "set_analysis_view"
postroute:      if {[get_feature -obj flow:sta setup_views] ne ""} {
postroute:        set cmd "$cmd -setup [list [get_db analysis_views [get_feature -obj flow:sta setup_views]]]"
postroute:      } else {
postroute:        set cmd "$cmd -setup [list [get_db analysis_views -if .is_setup]]"
postroute:      }
postroute:      if {[get_feature -obj flow:sta hold_views] ne ""} {
postroute:        set cmd "$cmd -hold [list [get_db analysis_views [get_feature -obj flow:sta hold_views]]]"
postroute:      } else {
postroute:        set cmd "$cmd -hold [list [get_db analysis_views -if .is_hold]]"
postroute:      }
postroute:      eval "$cmd -leakage [get_db analysis_views -if .is_leakage] -dynamic [get_db analysis_views -if .is_dynamic]"
postroute:    }
postroute:    #- write design and library information
postroute:    if {[get_db flow_branch] ne ""} {
postroute:      set out_dir [file join [get_db flow_db_directory] [get_db flow_branch]_[get_db flow_report_name]]
postroute:    } else {
postroute:      set out_dir [file join [get_db flow_db_directory] [get_db flow_report_name]]
postroute:    }
postroute:    if {[llength [get_db -u rc_corners .cap_table_file]] > 0} {
postroute:      write_design -tempus -signoff_eco $out_dir
postroute:    } else {
postroute:      write_design -tempus $out_dir
postroute:    }
postroute:  
postroute:    #- write init_design sequence for STA flow
postroute:    set FH [open [file join $out_dir init_sta.tcl] w]
postroute:    puts $FH {#dataVar is dir where this script is found}
postroute:    puts $FH {set dataVar [file dirname [file normalize [info script]]]}
postroute:    if {![string is space [get_flow_config -quiet init_physical_files oa_ref_libs]]} {
postroute:      puts $FH "cd [get_db flow_startup_directory]"
postroute:    }
postroute:    puts $FH "source -quiet [file join  \$dataVar [get_db current_design .name].tempus_setup.tcl]"
postroute:    if {![string is space [get_flow_config -quiet init_physical_files oa_ref_libs]]} {
postroute:      puts $FH "cd \[get_db flow_working_directory\]"
postroute:    }
postroute:    puts $FH "set_db flow_report_name [get_db flow_report_name]"
postroute:    puts $FH "set_db flow_spef_directory [get_db flow_spef_directory]"
postroute:    close $FH
postroute:  }}
postroute:Writing Netlist "dbs/postroute/counter_16bit.v.gz" ...
postroute:No power domain defined, nothing done.
postroute:#@ End verbose flow_step implementation.postroute.innovus_to_tempus
postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:          15.34             15                                      innovus_to_tempus
postroute:#@ Begin verbose flow_step implementation.postroute.innovus_to_quantus
postroute:@flow 2: apply {{} {
postroute:    #- determine required rc_corners
postroute:    set setup_views {}
postroute:    set hold_views {}
postroute:    set leakage_views {}
postroute:    set dynamic_views {}
postroute:  
postroute:    if {([get_feature -obj flow:sta setup_views] ne "")} {
postroute:      lappend setup_views [get_feature -obj flow:sta setup_views]
postroute:    } else {
postroute:      lappend setup_views [get_db [get_db analysis_views -if .is_setup] .name]
postroute:    }
postroute:    if {([get_feature -obj flow:sta hold_views] ne "")} {
postroute:      lappend hold_views [get_feature -obj flow:sta hold_views]
postroute:    } else {
postroute:      lappend hold_views [get_db [get_db analysis_views -if .is_hold] .name]
postroute:    }
postroute:    if {([get_feature -obj flow:sta leakage_view] ne "")} {
postroute:      lappend leakage_views [get_feature -obj flow:sta leakage_view]
postroute:    } else {
postroute:      lappend leakage_views [get_db [get_db analysis_views -if .is_leakage] .name]
postroute:    }
postroute:    if {([get_feature -obj flow:sta dynamic_view] ne "")} {
postroute:      lappend dynamic_views [get_feature -obj flow:sta dynamic_view]
postroute:    } else {
postroute:      lappend dynamic_views [get_db [get_db analysis_views -if .is_dynamic] .name]
postroute:    }
postroute:  if {[get_feature report_static_ir]} {
postroute:      if {([get_feature -obj flow:ir_static setup_views] ne "")} {
postroute:        lappend setup_views [get_feature -obj flow:ir_static setup_views]
postroute:      } else {
postroute:        lappend setup_views [get_db [get_db analysis_views -if .is_setup] .name]
postroute:      }
postroute:      if {([get_feature -obj flow:ir_static hold_views] ne "")} {
postroute:        lappend hold_views [get_feature -obj flow:ir_static hold_views]
postroute:      } else {
postroute:        lappend hold_views [get_db [get_db analysis_views -if .is_hold] .name]
postroute:      }
postroute:      if {([get_feature -obj flow:ir_static leakage_view] ne "")} {
postroute:        lappend leakage_views [get_feature -obj flow:ir_static leakage_view]
postroute:      } else {
postroute:        lappend leakage_views [get_db [get_db analysis_views -if .is_leakage] .name]
postroute:      }
postroute:      if {([get_feature -obj flow:ir_static dynamic_view] ne "")} {
postroute:        lappend dynamic_views [get_feature -obj flow:ir_static dynamic_view]
postroute:      } else {
postroute:        lappend dynamic_views [get_db [get_db analysis_views -if .is_dynamic] .name]
postroute:      }
postroute:  }
postroute:  if {[get_feature report_dynamic_ir]} {
postroute:      if {([get_feature -obj flow:ir_dynamic setup_views] ne "")} {
postroute:        lappend setup_views [get_feature -obj flow:ir_dynamic setup_views]
postroute:      } else {
postroute:        lappend setup_views [get_db [get_db analysis_views -if .is_setup] .name]
postroute:      }
postroute:      if {([get_feature -obj flow:ir_dynamic hold_views] ne "")} {
postroute:        lappend hold_views [get_feature -obj flow:ir_dynamic hold_views]
postroute:      } else {
postroute:        lappend hold_views [get_db [get_db analysis_views -if .is_hold] .name]
postroute:      }
postroute:      if {([get_feature -obj flow:ir_dynamic leakage_view] ne "")} {
postroute:        lappend leakage_views [get_feature -obj flow:ir_dynamic leakage_view]
postroute:      } else {
postroute:        lappend leakage_views [get_db [get_db analysis_views -if .is_leakage] .name]
postroute:      }
postroute:      if {([get_feature -obj flow:ir_dynamic dynamic_view] ne "")} {
postroute:        lappend dynamic_views [get_feature -obj flow:ir_dynamic dynamic_view]
postroute:      } else {
postroute:        lappend dynamic_views [get_db [get_db analysis_views -if .is_dynamic] .name]
postroute:      }
postroute:  }
postroute:  
postroute:    #- create output location
postroute:    if {![file exists [get_db flow_spef_directory]]} {
postroute:      file mkdir [get_db flow_spef_directory]
postroute:    }
postroute:  
postroute:    #- write extraction command file
postroute:    set views [get_db -u analysis_views [join "$setup_views $hold_views $leakage_views $dynamic_views"]]
postroute:    set corners [lsort -u [concat [get_db -u $views .delay_corner.late_rc_corner]  [get_db -u $views .delay_corner.early_rc_corner]]]
postroute:  
postroute:    if {$corners ne ""} {
postroute:      write_extraction_spec -out_dir [get_db flow_spef_directory] -rc_corners $corners
postroute:    } else {
postroute:      write_extraction_spec -out_dir [get_db flow_spef_directory]
postroute:    }
postroute:    if {[get_db extract_rc_qrc_run_mode] eq "sequential"} {
postroute:      foreach file [glob -directory . qrc.cmd*] {
postroute:        file rename -force $file [file join [get_db flow_spef_directory] $file]
postroute:      }
postroute:    } else {
postroute:      file rename -force qrc.cmd [file join [get_db flow_spef_directory] qrc.cmd]
postroute:    }
postroute:  }}
postroute:Command file qrc.cmd for Quantus QRC extraction is generated in current directory.
postroute:#@ End verbose flow_step implementation.postroute.innovus_to_quantus
postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute:UM:           8.21              8                                      innovus_to_quantus
postroute:
postroute:Program version = 25.11-s102_1
postroute:Working directory = /nethome/dkhalil8/InnovateECE/RTL2GDS/design
postroute:Databases directory = /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs
postroute:Starting time = Feb 14, 2026 12:53:47
postroute:Ending time = Feb 14, 2026 12:57:07
postroute:
postroute:Run Flow Summary
postroute:---------------------
postroute:
postroute:Steps run:  implementation.postroute.block_start implementation.postroute.init_innovus.init_innovus_yaml implementation.postroute.init_innovus.init_innovus_user implementation.postroute.run_opt_postroute implementation.postroute.remove_blockages_halos implementation.postroute.fix_antenna implementation.postroute.fix_drc implementation.postroute.block_finish implementation.postroute.write_output_files implementation.postroute.write_output_screenshot implementation.postroute.schedule_postroute_report_postroute implementation.postroute.innovus_to_tempus implementation.postroute.innovus_to_quantus
postroute:
postroute:Step status:
postroute:     implementation.postroute.block_start                                 success
postroute:     implementation.postroute.init_innovus.init_innovus_yaml              success
postroute:     implementation.postroute.init_innovus.init_innovus_user              success
postroute:     implementation.postroute.run_opt_postroute                           success
postroute:     implementation.postroute.remove_blockages_halos                      success
postroute:     implementation.postroute.fix_antenna                                 success
postroute:     implementation.postroute.fix_drc                                     success
postroute:     implementation.postroute.block_finish                                success
postroute:     implementation.postroute.write_output_files                          success
postroute:     implementation.postroute.write_output_screenshot                     success
postroute:     implementation.postroute.schedule_postroute_report_postroute         success
postroute:     implementation.postroute.innovus_to_tempus                           success
postroute:     implementation.postroute.innovus_to_quantus                          success
postroute:
postroute: ---------------------------------------------------------------------------------------------------- 
postroute:| Snapshot    | flow.cputime (s) | flow.realtime (s) | timing.setup.tns (ns) | timing.setup.wns (ns) |
postroute:|-------------+------------------+-------------------+-----------------------+-----------------------|
postroute:| syn_generic | 0:02:19          | 0:02:35           |                    -5 |                -0.413 |
postroute:| syn_map     | 0:01:50          | 0:02:01           |                    -4 |                -0.297 |
postroute:| syn_opt     | 0:02:07          | 0:02:17           |                    -3 |                -0.233 |
postroute:| floorplan   | 0:02:25          | 0:02:31           |                       |                       |
postroute:| prects      | 0:03:54          | 0:04:44           |                    -1 |                -0.086 |
postroute:| cts         | 0:03:47          | 0:04:31           |                    -1 |                -0.098 |
postroute:| postcts     | 0:01:29          | 0:01:33           |                    -1 |                -0.095 |
postroute:| route       | 0:01:51          | 0:01:52           |                       |                       |
postroute:| postroute   | 0:03:10          | 0:03:47           |                    -1 |                -0.092 |
postroute: ---------------------------------------------------------------------------------------------------- 
postroute:*** Message Summary: 170 warning(s), 0 error(s)
postroute:
postroute:
postroute:*** Memory Usage v#1 (Current mem = 3393.961M, initial mem = 944.594M) ***
postroute:--- Ending "Innovus" (totcpu=0:03:23, real=0:04:06, mem=3394.0M) ---
postroute:
  flow_current @ innovus: implementation.postroute.block_start -> implementation.postroute.innovus_to_quantus returned successfully

Starting scheduled flows at 02-14 12:57:21...
* report_postroute @ innovus: report_start -> report_finish
Waiting for flows to return... (1 running)
* report_postroute @ innovus: report_start -> report_finish
postroute.report_postroute:
postroute.report_postroute:Cadence Innovus(TM) Implementation System.
postroute.report_postroute:Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.
postroute.report_postroute:
postroute.report_postroute:Version:	v25.11-s102_1, built Wed Aug 27 13:03:08 PDT 2025
postroute.report_postroute:Options:	-batch -stylus -log /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/postroute.report_postroute -disable_user_startup -execute if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid 00688cdc-bc98-4d91-8c48-7709f4e21606 previous_uuid {} top_dir /nethome/dkhalil8/InnovateECE/RTL2GDS/design flow_dir ./. status_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/postroute.report_postroute_3 metrics_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/postroute.report_postroute_3 run_tag {} db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3 counter_16bit {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 6 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} flow {flow flow:report_postroute tool innovus tool_options -disable_user_startup no_sync 0 sync 0 db {enc dbs/postroute.enc_3 counter_16bit {}} dir ./. branch {} caller_data {group 0 process_branch 6} include_in_metrics 1 parent_uuid 00688cdc-bc98-4d91-8c48-7709f4e21606 after {} defer 0 child_of {flow:flow_current flow:implementation flow:postroute} process_branch_trunk 1} flow_name flow:report_postroute first_step {tool innovus flow flow:report_postroute canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:postroute}} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options -disable_user_startup overwrite 0 last_step {tool innovus flow flow:report_postroute canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:postroute}} child_of {flow:flow_current flow:implementation flow:postroute} log_prefix /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/postroute.report_postroute}; run_flow -from {tool innovus flow flow:report_postroute canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:postroute}} -to {tool innovus flow flow:report_postroute canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:postroute}}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/postroute.report_postroute_3} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:report_postroute} branch {} flow_working_directory {./.} flow_starting_db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3 counter_16bit {}} {tool_options} {-disable_user_startup} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0 
postroute.report_postroute:Date:		Sat Feb 14 12:57:22 2026
postroute.report_postroute:Host:		ece-rschsrv.ece.gatech.edu (x86_64 w/Linux 4.18.0-553.89.1.el8_10.x86_64) (22cores*88cpus*Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 56320KB)
postroute.report_postroute:OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
postroute.report_postroute:
postroute.report_postroute:License:
postroute.report_postroute:		[12:57:22.185753] Configured Lic search path (25.01-s002): 5280@ece-winlic.ece.gatech.edu
postroute.report_postroute:
postroute.report_postroute:		invs	Innovus Implementation System	25.1	checkout succeeded
postroute.report_postroute:		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
postroute.report_postroute:
postroute.report_postroute:
postroute.report_postroute:Create and set the environment variable TMPDIR to /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_158996_cdd4634f-91f7-4e98-853e-b0f5164ad22a_ece-rschsrv.ece.gatech.edu_dkhalil8_2du9di.
postroute.report_postroute:
postroute.report_postroute:Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
postroute.report_postroute:[INFO] Loading Pegasus 24.14 fill procedures
postroute.report_postroute:Info: Process UID = 158996 / cdd4634f-91f7-4e98-853e-b0f5164ad22a / XcLpuIJSlG
postroute.report_postroute:
postroute.report_postroute:**INFO:  MMMC transition support version v31-84 
postroute.report_postroute:
postroute.report_postroute:#@ Processing -execute option
postroute.report_postroute:@innovus 1> if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid 00688cdc-bc98-4d91-8c48-7709f4e21606 previous_uuid {} top_dir /nethome/dkhalil8/InnovateECE/RTL2GDS/design flow_dir ./. status_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/postroute.report_postroute_3 metrics_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/postroute.report_postroute_3 run_tag {} db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3 counter_16bit {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 6 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} flow {flow flow:report_postroute tool innovus tool_options -disable_user_startup no_sync 0 sync 0 db {enc dbs/postroute.enc_3 counter_16bit {}} dir ./. branch {} caller_data {group 0 process_branch 6} include_in_metrics 1 parent_uuid 00688cdc-bc98-4d91-8c48-7709f4e21606 after {} defer 0 child_of {flow:flow_current flow:implementation flow:postroute} process_branch_trunk 1} flow_name flow:report_postroute first_step {tool innovus flow flow:report_postroute canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:postroute}} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options -disable_user_startup overwrite 0 last_step {tool innovus flow flow:report_postroute canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:postroute}} child_of {flow:flow_current flow:implementation flow:postroute} log_prefix /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/postroute.report_postroute}; run_flow -from {tool innovus flow flow:report_postroute canonical_path {.steps flow_step:report_start} step flow_step:report_start features {} str report_start child_of {flow:flow_current flow:implementation flow:postroute}} -to {tool innovus flow flow:report_postroute canonical_path {.steps flow_step:report_finish} step flow_step:report_finish features {} str report_finish child_of {flow:flow_current flow:implementation flow:postroute}}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/postroute.report_postroute_3} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:report_postroute} branch {} flow_working_directory {./.} flow_starting_db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3 counter_16bit {}} {tool_options} {-disable_user_startup} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0
postroute.report_postroute:init_flow summary:
postroute.report_postroute:  Flow script        : 
postroute.report_postroute:  YAML script        : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml
postroute.report_postroute:  Flow               : flow:report_postroute
postroute.report_postroute:  From               : report_start
postroute.report_postroute:  To                 : report_finish
postroute.report_postroute:  Top directory      : /nethome/dkhalil8/InnovateECE/RTL2GDS/design
postroute.report_postroute:  Working directory  : .
postroute.report_postroute:  Starting database  : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3
postroute.report_postroute:  Run tag            : 
postroute.report_postroute:  Branch name        : 
postroute.report_postroute:  Metrics file       : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/postroute.report_postroute_3
postroute.report_postroute:  Status file        : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/postroute.report_postroute_3
postroute.report_postroute:reading previous metrics...
postroute.report_postroute:Sourcing flow scripts...
postroute.report_postroute:Sourcing flow scripts done.
postroute.report_postroute:Begin steps for plugin point Cadence.plugin.flowkit.read_db.pre
postroute.report_postroute:#@ Begin verbose flow_step activate_views
postroute.report_postroute:@flow 2: apply {{} {
postroute.report_postroute:    set db [get_db flow_starting_db]
postroute.report_postroute:    set flow [lindex [get_db flow_hier_path] end]
postroute.report_postroute:    set setup_views [get_feature -obj $flow setup_views]
postroute.report_postroute:    set hold_views [get_feature -obj $flow hold_views]
postroute.report_postroute:    set leakage_view [get_feature -obj $flow leakage_view]
postroute.report_postroute:    set dynamic_view [get_feature -obj $flow dynamic_view]
postroute.report_postroute:  
postroute.report_postroute:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
postroute.report_postroute:      #- use read_db args for DB types and set_analysis_views for TCL
postroute.report_postroute:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
postroute.report_postroute:        set cmd "set_analysis_view"
postroute.report_postroute:        if {$setup_views ne ""} {
postroute.report_postroute:          append cmd " -setup [list $setup_views]"
postroute.report_postroute:        } else {
postroute.report_postroute:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
postroute.report_postroute:        }
postroute.report_postroute:        if {$hold_views ne ""} {
postroute.report_postroute:          append cmd " -hold [list $hold_views]"
postroute.report_postroute:        } else {
postroute.report_postroute:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
postroute.report_postroute:        }
postroute.report_postroute:        if {$leakage_view ne ""} {
postroute.report_postroute:          append cmd " -leakage [list $leakage_view]"
postroute.report_postroute:        } else {
postroute.report_postroute:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
postroute.report_postroute:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
postroute.report_postroute:          }
postroute.report_postroute:        }
postroute.report_postroute:        if {$dynamic_view ne ""} {
postroute.report_postroute:          append cmd " -dynamic [list $dynamic_view]"
postroute.report_postroute:        } else {
postroute.report_postroute:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
postroute.report_postroute:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
postroute.report_postroute:          }
postroute.report_postroute:        }
postroute.report_postroute:        eval $cmd
postroute.report_postroute:      } elseif {[llength [get_db analysis_views]] == 0} {
postroute.report_postroute:        set cmd "set_flowkit_read_db_args"
postroute.report_postroute:        if {$setup_views ne ""} {
postroute.report_postroute:          append cmd " -setup_views [list $setup_views]"
postroute.report_postroute:        }
postroute.report_postroute:        if {$hold_views ne ""} {
postroute.report_postroute:          append cmd " -hold_views [list $hold_views]"
postroute.report_postroute:        }
postroute.report_postroute:        if {$leakage_view ne ""} {
postroute.report_postroute:          append cmd " -leakage_view [list $leakage_view]"
postroute.report_postroute:        }
postroute.report_postroute:        if {$dynamic_view ne ""} {
postroute.report_postroute:          append cmd " -dynamic_view [list $dynamic_view]"
postroute.report_postroute:        }
postroute.report_postroute:        eval $cmd
postroute.report_postroute:      } else {
postroute.report_postroute:      }
postroute.report_postroute:    }
postroute.report_postroute:  }}
postroute.report_postroute:#@ End verbose flow_step activate_views
postroute.report_postroute:#@ Begin verbose flow_step init_mcpu
postroute.report_postroute:@flow 2: apply {{} {
postroute.report_postroute:    # Multi host/cpu attributes
postroute.report_postroute:    #-----------------------------------------------------------------------------
postroute.report_postroute:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
postroute.report_postroute:    # the specified dist script.  This connects the number of CPUs being reserved
postroute.report_postroute:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
postroute.report_postroute:    # a typical environment variable exported by distribution platforms and is
postroute.report_postroute:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
postroute.report_postroute:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
postroute.report_postroute:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
postroute.report_postroute:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
postroute.report_postroute:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
postroute.report_postroute:    } else {
postroute.report_postroute:      set max_cpus 1
postroute.report_postroute:    }
postroute.report_postroute:    switch -glob [get_db program_short_name] {
postroute.report_postroute:      default       {}
postroute.report_postroute:      joules*       -
postroute.report_postroute:      genus*        -
postroute.report_postroute:      innovus*      -
postroute.report_postroute:      tempus*       -
postroute.report_postroute:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
postroute.report_postroute:    }
postroute.report_postroute:if {[get_feature opt_signoff]} {
postroute.report_postroute:      if {[is_flow -inside flow:opt_signoff]} {
postroute.report_postroute:        set_multi_cpu_usage -verbose -remote_host 1
postroute.report_postroute:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
postroute.report_postroute:        set_distributed_hosts -local
postroute.report_postroute:      }
postroute.report_postroute:}
postroute.report_postroute:  }}
postroute.report_postroute:set_multi_cpu_usage -local_cpu 1
postroute.report_postroute:#@ End verbose flow_step init_mcpu
postroute.report_postroute:End steps for plugin point Cadence.plugin.flowkit.read_db.pre
postroute.report_postroute:#% Begin load design ... (date=02/14 12:57:57, mem=2180.6M)
postroute.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute.report_postroute:AAE_INFO: switching set_db delaycal_enable_si from false to true ...
postroute.report_postroute:AAE_INFO: The setting is changed from false to true in set_db delaycal_enable_si
postroute.report_postroute:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
postroute.report_postroute:##  Process: 130           (User Set)               
postroute.report_postroute:##     Node: (not set)                           
postroute.report_postroute:
postroute.report_postroute:##  Check design process and node:  
postroute.report_postroute:##  Design tech node is not set.
postroute.report_postroute:
postroute.report_postroute:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
postroute.report_postroute:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
postroute.report_postroute:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
postroute.report_postroute:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
postroute.report_postroute:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
postroute.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute.report_postroute:**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
postroute.report_postroute:Loading design 'counter_16bit' saved by 'Innovus' '25.11-s102_1' on 'Sat Feb 14 12:56:10 2026'.
postroute.report_postroute:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lib/sky130_tt_1.8_25_nldm.lib' ...
postroute.report_postroute:Read 109 cells in library 'sky130_tt_1.8_25' 
postroute.report_postroute:Reading tt_v1.8_25C timing library '/nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/sram_sky130/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib' ...
postroute.report_postroute:Read 1 cells in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib' 
postroute.report_postroute:
postroute.report_postroute:Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3/libs/lef/sky130_scl_9T.tlef ...
postroute.report_postroute:
postroute.report_postroute:Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3/libs/lef/sky130_scl_9T.lef ...
postroute.report_postroute:Set DBUPerIGU to M2 pitch 460.
postroute.report_postroute:
postroute.report_postroute:Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3/libs/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef ...
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-200' for more detail.
postroute.report_postroute:**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
postroute.report_postroute:To increase the message display limit, refer to the product command reference manual.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
postroute.report_postroute:Type 'man IMPLF-201' for more detail.
postroute.report_postroute:**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
postroute.report_postroute:To increase the message display limit, refer to the product command reference manual.
postroute.report_postroute:
postroute.report_postroute:##  Check design process and node:  
postroute.report_postroute:##  Design tech node is not set.
postroute.report_postroute:
postroute.report_postroute:Loading view definition file from /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3/viewDefinition.tcl
postroute.report_postroute:% Begin Load netlist data ... (date=02/14 12:58:00, mem=2198.1M)
postroute.report_postroute:*** Begin netlist parsing (mem=2198.1M) ***
postroute.report_postroute:Created 110 new cells from 2 timing libraries.
postroute.report_postroute:Reading netlist ...
postroute.report_postroute:Backslashed names will retain backslash and a trailing blank character.
postroute.report_postroute:Reading verilogBinary netlist '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3/counter_16bit.v.bin'
postroute.report_postroute:
postroute.report_postroute:*** Memory Usage v#1 (Current mem = 2205.480M, initial mem = 946.953M) ***
postroute.report_postroute:*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2205.5M) ***
postroute.report_postroute:% End Load netlist data ... (date=02/14 12:58:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=2206.0M, current mem=2206.0M)
postroute.report_postroute:Top level cell is counter_16bit.
postroute.report_postroute:Hooked 110 DB cells to tlib cells.
postroute.report_postroute:Starting recursive module instantiation check.
postroute.report_postroute:No recursion found.
postroute.report_postroute:Building hierarchical netlist for Cell counter_16bit ...
postroute.report_postroute:***** UseNewTieNetMode *****.
postroute.report_postroute:*** Netlist is unique.
postroute.report_postroute:** info: there are 119 modules.
postroute.report_postroute:** info: there are 184 stdCell insts.
postroute.report_postroute:** info: there are 184 stdCell insts with at least one signal pin.
postroute.report_postroute:
postroute.report_postroute:*** Memory Usage v#1 (Current mem = 2236.105M, initial mem = 946.953M) ***
postroute.report_postroute:*info: set bottom ioPad orient R0
postroute.report_postroute:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
postroute.report_postroute:Type 'man IMPFP-3961' for more detail.
postroute.report_postroute:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
postroute.report_postroute:Type 'man IMPFP-3961' for more detail.
postroute.report_postroute:Start create_tracks
postroute.report_postroute:Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
postroute.report_postroute:Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
postroute.report_postroute:Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
postroute.report_postroute:Loading preference file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3/gui.pref.tcl ...
postroute.report_postroute:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
postroute.report_postroute:##  Process: 130           (User Set)               
postroute.report_postroute:##     Node: (not set)                           
postroute.report_postroute:
postroute.report_postroute:##  Check design process and node:  
postroute.report_postroute:##  Design tech node is not set.
postroute.report_postroute:
postroute.report_postroute:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
postroute.report_postroute:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
postroute.report_postroute:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
postroute.report_postroute:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
postroute.report_postroute:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
postroute.report_postroute:Effort level <high> specified for tdgp_reg2reg_default path_group
postroute.report_postroute:Slack adjustment of -0 applied on tdgp_reg2reg_default path_group
postroute.report_postroute:**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
postroute.report_postroute:Change floorplan default-technical-site to 'CoreSite'.
postroute.report_postroute:*Info: initialize multi-corner CTS.
postroute.report_postroute:Total number of combinational cells: 87
postroute.report_postroute:Total number of sequential cells: 19
postroute.report_postroute:Total number of tristate cells: 3
postroute.report_postroute:Total number of level shifter cells: 0
postroute.report_postroute:Total number of power gating cells: 0
postroute.report_postroute:Total number of isolation cells: 0
postroute.report_postroute:Total number of power switch cells: 0
postroute.report_postroute:Total number of pulse generator cells: 0
postroute.report_postroute:Total number of always on buffers: 0
postroute.report_postroute:Total number of retention cells: 0
postroute.report_postroute:Total number of physical cells: 0
postroute.report_postroute:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
postroute.report_postroute:Total number of usable buffers: 7
postroute.report_postroute:List of unusable buffers:
postroute.report_postroute:Total number of unusable buffers: 0
postroute.report_postroute:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
postroute.report_postroute:Total number of usable inverters: 9
postroute.report_postroute:List of unusable inverters:
postroute.report_postroute:Total number of unusable inverters: 0
postroute.report_postroute:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
postroute.report_postroute:Total number of identified usable delay cells: 4
postroute.report_postroute:List of identified unusable delay cells:
postroute.report_postroute:Total number of identified unusable delay cells: 0
postroute.report_postroute:Reading floorplan file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3/counter_16bit.fp.gz (mem = 2544.9M).
postroute.report_postroute:% Begin Load floorplan data ... (date=02/14 12:58:02, mem=2545.6M)
postroute.report_postroute:*info: reset 205 existing net BottomPreferredLayer and AvoidDetour
postroute.report_postroute:Deleting old partition specification.
postroute.report_postroute:Set FPlanBox to (0 0 1025800 1301800)
postroute.report_postroute:**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
postroute.report_postroute:Type 'man IMPFP-3961' for more detail.
postroute.report_postroute:**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
postroute.report_postroute:Type 'man IMPFP-3961' for more detail.
postroute.report_postroute: ... processed partition successfully.
postroute.report_postroute:Reading binary special route file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3/counter_16bit.fp.spr.gz (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:56:08 2026, version: 1)
postroute.report_postroute:Ending "Read special route file" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2546.7M, current mem=2546.7M)
postroute.report_postroute:There are 1 nets with weight being set
postroute.report_postroute:There are 1 nets with bottomPreferredRoutingLayer being set
postroute.report_postroute:There are 4 nets with avoidDetour being set
postroute.report_postroute:Extracting standard cell pins and blockage ...... 
postroute.report_postroute:Pin and blockage extraction finished
postroute.report_postroute:Delete all existing relative floorplan constraints.
postroute.report_postroute:% End Load floorplan data ... (date=02/14 12:58:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=2548.0M, current mem=2547.9M)
postroute.report_postroute:Reading congestion map file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3/counter_16bit.route.congmap.gz ...
postroute.report_postroute:% Begin Load SymbolTable ... (date=02/14 12:58:02, mem=2547.9M)
postroute.report_postroute:Suppress "**WARN ..." messages.
postroute.report_postroute:Un-suppress "**WARN ..." messages.
postroute.report_postroute:% End Load SymbolTable ... (date=02/14 12:58:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=2550.4M, current mem=2550.4M)
postroute.report_postroute:Loading place ...
postroute.report_postroute:% Begin Load placement data ... (date=02/14 12:58:02, mem=2550.4M)
postroute.report_postroute:Reading placement file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3/counter_16bit.place.gz.
postroute.report_postroute:** Reading stdCellPlacement_binary (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:56:09 2026, version# 2) ...
postroute.report_postroute:Read Views for adaptive view pruning ...
postroute.report_postroute:Read 0 views from Binary DB for adaptive view pruning
postroute.report_postroute:*** applyConnectGlobalNets disabled.
postroute.report_postroute:*** Completed restorePlace (cpu=0:00:00.0 real=0:00:01.0 mem=2551.9M) ***
postroute.report_postroute:Total net length = 1.959e+04 (8.521e+03 1.106e+04) (ext = 1.229e+04)
postroute.report_postroute:% End Load placement data ... (date=02/14 12:58:03, total cpu=0:00:00.1, real=0:00:01.0, peak res=2552.3M, current mem=2551.9M)
postroute.report_postroute:Reading PG file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3/counter_16bit.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on       Sat Feb 14 12:56:09 2026)
postroute.report_postroute:*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2552.2M) ***
postroute.report_postroute:% Begin Load routing data ... (date=02/14 12:58:03, mem=2552.2M)
postroute.report_postroute:Reading routing file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3/counter_16bit.route.gz.
postroute.report_postroute:Reading Innovus routing data (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:56:09 2026 Format: 23.1) ...
postroute.report_postroute:*** Total 205 nets are successfully restored.
postroute.report_postroute:*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2553.4M) ***
postroute.report_postroute:% End Load routing data ... (date=02/14 12:58:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=2553.4M, current mem=2552.5M)
postroute.report_postroute:TAT_INFO: ::restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
postroute.report_postroute:Reading property file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3/counter_16bit.prop
postroute.report_postroute:*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2555.5M) ***
postroute.report_postroute:Reading dirtyarea snapshot file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3/counter_16bit.db.da.gz (Create by Innovus v25.11-s102_1 on Sat Feb 14 12:56:09 2026, version: 8).
postroute.report_postroute:Change floorplan default-technical-site to 'CoreSite'.
postroute.report_postroute:Loading preRoute extraction data from directory '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3/extraction/' ...
postroute.report_postroute:Extraction setup Started for TopCell counter_16bit 
postroute.report_postroute:Initializing multi-corner RC extraction with 1 active RC Corners ...
postroute.report_postroute:Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
postroute.report_postroute:Generating auto layer map file.
postroute.report_postroute:Loading preRoute extracted patterns from file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3/counter_16bit.techData.gz' ...
postroute.report_postroute:Completed (cpu: 0:00:00.3 real: 0:00:00.0)
postroute.report_postroute:Set Shrink Factor to 1.00000
postroute.report_postroute:Summary of Active RC-Corners : 
postroute.report_postroute: 
postroute.report_postroute: Analysis View: tt_v1.8_25C_Nominal_25_func
postroute.report_postroute:    RC-Corner Name        : Nominal_25C
postroute.report_postroute:    RC-Corner Index       : 0
postroute.report_postroute:    RC-Corner Temperature : 25 Celsius
postroute.report_postroute:    RC-Corner Cap Table   : ''
postroute.report_postroute:    RC-Corner PreRoute Res Factor         : 1
postroute.report_postroute:    RC-Corner PreRoute Cap Factor         : 1
postroute.report_postroute:    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
postroute.report_postroute:    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
postroute.report_postroute:    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
postroute.report_postroute:    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
postroute.report_postroute:    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
postroute.report_postroute:    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
postroute.report_postroute:    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
postroute.report_postroute:    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
postroute.report_postroute:    RC-Corner Technology file: '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3/libs/mmmc/Nominal_25C/qrcTechFile'
postroute.report_postroute:Initializing multi-corner resistance tables ...
postroute.report_postroute:Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
postroute.report_postroute:Start generating vias ..
postroute.report_postroute:#Skip building auto via since it is not turned on.
postroute.report_postroute:Extracting standard cell pins and blockage ...... 
postroute.report_postroute:Pin and blockage extraction finished
postroute.report_postroute:Via generation completed.
postroute.report_postroute:% Begin Load power constraints ... (date=02/14 12:58:04, mem=2572.7M)
postroute.report_postroute:source /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3/counter_16bit_power_constraints.tcl
postroute.report_postroute:'set_default_switching_activity' finished successfully.
postroute.report_postroute:% End Load power constraints ... (date=02/14 12:58:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=2594.5M, current mem=2594.5M)
postroute.report_postroute:% Begin load AAE data ... (date=02/14 12:58:04, mem=2611.6M)
postroute.report_postroute:**WARN: (IMPESI-3505):	set_db delaycal_eng_enablePrePlacedFlow false (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
postroute.report_postroute:AAE DB initialization (MEM=2626.566406 CPU=0:00:00.0 REAL=0:00:00.0) 
postroute.report_postroute:% End load AAE data ... (date=02/14 12:58:05, total cpu=0:00:00.6, real=0:00:01.0, peak res=2626.6M, current mem=2626.6M)
postroute.report_postroute:Restoring CCOpt config...
postroute.report_postroute:  Extracting original clock gating for core_clock...
postroute.report_postroute:    clock_tree core_clock contains 16 sinks and 0 clock gates.
postroute.report_postroute:  Extracting original clock gating for core_clock done.
postroute.report_postroute:  The skew group core_clock/func was created. It contains 16 sinks and 1 sources.
postroute.report_postroute:  The skew group core_clock/func was created. It contains 16 sinks and 1 sources.
postroute.report_postroute:Restoring CCOpt config done.
postroute.report_postroute:Total number of combinational cells: 87
postroute.report_postroute:Total number of sequential cells: 19
postroute.report_postroute:Total number of tristate cells: 3
postroute.report_postroute:Total number of level shifter cells: 0
postroute.report_postroute:Total number of power gating cells: 0
postroute.report_postroute:Total number of isolation cells: 0
postroute.report_postroute:Total number of power switch cells: 0
postroute.report_postroute:Total number of pulse generator cells: 0
postroute.report_postroute:Total number of always on buffers: 0
postroute.report_postroute:Total number of retention cells: 0
postroute.report_postroute:Total number of physical cells: 0
postroute.report_postroute:List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
postroute.report_postroute:Total number of usable buffers: 7
postroute.report_postroute:List of unusable buffers:
postroute.report_postroute:Total number of unusable buffers: 0
postroute.report_postroute:List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
postroute.report_postroute:Total number of usable inverters: 9
postroute.report_postroute:List of unusable inverters:
postroute.report_postroute:Total number of unusable inverters: 0
postroute.report_postroute:List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
postroute.report_postroute:Total number of identified usable delay cells: 4
postroute.report_postroute:List of identified unusable delay cells:
postroute.report_postroute:Total number of identified unusable delay cells: 0
postroute.report_postroute:**WARN: (IMPCTE-107):	The following globals have been obsoleted since version (null). They will be removed in the next release. 
postroute.report_postroute:timing_aocv_enable_gba_combine_launch_capture
postroute.report_postroute:timing_enable_backward_compatible_latch_thru_mt_mode
postroute.report_postroute:timing_enable_separate_device_slew_effect_sensitivities
postroute.report_postroute:#% End load design ... (date=02/14 12:58:05, total cpu=0:00:06.7, real=0:00:08.0, peak res=2642.1M, current mem=2630.5M)
postroute.report_postroute:
postroute.report_postroute:*** Summary of all messages that are not suppressed in this session:
postroute.report_postroute:Severity  ID               Count  Summary                                  
postroute.report_postroute:WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
postroute.report_postroute:WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
postroute.report_postroute:WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
postroute.report_postroute:WARNING   IMPDBTCL-321        15  The attribute '%s' still works but will ...
postroute.report_postroute:WARNING   IMPDB-6501           2  "set_db design_process_node" will be obs...
postroute.report_postroute:WARNING   IMPESI-3505          1  set_db delaycal_eng_%s (default=%s) will...
postroute.report_postroute:WARNING   IMPCTE-107           1  The following globals have been obsolete...
postroute.report_postroute:WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
postroute.report_postroute:*** Message Summary: 148 warning(s), 0 error(s)
postroute.report_postroute:
postroute.report_postroute:UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute.report_postroute:UM:*                                                                   read_db
postroute.report_postroute:Sourcing flow scripts...
postroute.report_postroute:Sourcing flow scripts done.
postroute.report_postroute:reading previous metrics...
postroute.report_postroute:Begin steps for plugin point Cadence.plugin.flowkit.read_db.post
postroute.report_postroute:#@ Begin verbose flow_step activate_views
postroute.report_postroute:@flow 2: apply {{} {
postroute.report_postroute:    set db [get_db flow_starting_db]
postroute.report_postroute:    set flow [lindex [get_db flow_hier_path] end]
postroute.report_postroute:    set setup_views [get_feature -obj $flow setup_views]
postroute.report_postroute:    set hold_views [get_feature -obj $flow hold_views]
postroute.report_postroute:    set leakage_view [get_feature -obj $flow leakage_view]
postroute.report_postroute:    set dynamic_view [get_feature -obj $flow dynamic_view]
postroute.report_postroute:  
postroute.report_postroute:    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
postroute.report_postroute:      #- use read_db args for DB types and set_analysis_views for TCL
postroute.report_postroute:      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
postroute.report_postroute:        set cmd "set_analysis_view"
postroute.report_postroute:        if {$setup_views ne ""} {
postroute.report_postroute:          append cmd " -setup [list $setup_views]"
postroute.report_postroute:        } else {
postroute.report_postroute:          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
postroute.report_postroute:        }
postroute.report_postroute:        if {$hold_views ne ""} {
postroute.report_postroute:          append cmd " -hold [list $hold_views]"
postroute.report_postroute:        } else {
postroute.report_postroute:          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
postroute.report_postroute:        }
postroute.report_postroute:        if {$leakage_view ne ""} {
postroute.report_postroute:          append cmd " -leakage [list $leakage_view]"
postroute.report_postroute:        } else {
postroute.report_postroute:          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
postroute.report_postroute:            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
postroute.report_postroute:          }
postroute.report_postroute:        }
postroute.report_postroute:        if {$dynamic_view ne ""} {
postroute.report_postroute:          append cmd " -dynamic [list $dynamic_view]"
postroute.report_postroute:        } else {
postroute.report_postroute:          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
postroute.report_postroute:            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
postroute.report_postroute:          }
postroute.report_postroute:        }
postroute.report_postroute:        eval $cmd
postroute.report_postroute:      } elseif {[llength [get_db analysis_views]] == 0} {
postroute.report_postroute:        set cmd "set_flowkit_read_db_args"
postroute.report_postroute:        if {$setup_views ne ""} {
postroute.report_postroute:          append cmd " -setup_views [list $setup_views]"
postroute.report_postroute:        }
postroute.report_postroute:        if {$hold_views ne ""} {
postroute.report_postroute:          append cmd " -hold_views [list $hold_views]"
postroute.report_postroute:        }
postroute.report_postroute:        if {$leakage_view ne ""} {
postroute.report_postroute:          append cmd " -leakage_view [list $leakage_view]"
postroute.report_postroute:        }
postroute.report_postroute:        if {$dynamic_view ne ""} {
postroute.report_postroute:          append cmd " -dynamic_view [list $dynamic_view]"
postroute.report_postroute:        }
postroute.report_postroute:        eval $cmd
postroute.report_postroute:      } else {
postroute.report_postroute:      }
postroute.report_postroute:    }
postroute.report_postroute:  }}
postroute.report_postroute:#@ End verbose flow_step activate_views
postroute.report_postroute:#@ Begin verbose flow_step init_mcpu
postroute.report_postroute:@flow 2: apply {{} {
postroute.report_postroute:    # Multi host/cpu attributes
postroute.report_postroute:    #-----------------------------------------------------------------------------
postroute.report_postroute:    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
postroute.report_postroute:    # the specified dist script.  This connects the number of CPUs being reserved
postroute.report_postroute:    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
postroute.report_postroute:    # a typical environment variable exported by distribution platforms and is
postroute.report_postroute:    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
postroute.report_postroute:    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
postroute.report_postroute:      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
postroute.report_postroute:    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
postroute.report_postroute:      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
postroute.report_postroute:    } else {
postroute.report_postroute:      set max_cpus 1
postroute.report_postroute:    }
postroute.report_postroute:    switch -glob [get_db program_short_name] {
postroute.report_postroute:      default       {}
postroute.report_postroute:      joules*       -
postroute.report_postroute:      genus*        -
postroute.report_postroute:      innovus*      -
postroute.report_postroute:      tempus*       -
postroute.report_postroute:      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
postroute.report_postroute:    }
postroute.report_postroute:if {[get_feature opt_signoff]} {
postroute.report_postroute:      if {[is_flow -inside flow:opt_signoff]} {
postroute.report_postroute:        set_multi_cpu_usage -verbose -remote_host 1
postroute.report_postroute:        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
postroute.report_postroute:        set_distributed_hosts -local
postroute.report_postroute:      }
postroute.report_postroute:}
postroute.report_postroute:  }}
postroute.report_postroute:set_multi_cpu_usage -local_cpu 1
postroute.report_postroute:#@ End verbose flow_step init_mcpu
postroute.report_postroute:End steps for plugin point Cadence.plugin.flowkit.read_db.post
postroute.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute.report_postroute:UM:*                                                                   init_flow
postroute.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute.report_postroute:UM:*                                                                   report_postroute
postroute.report_postroute:#@ Begin verbose flow_step report_start
postroute.report_postroute:#@ End verbose flow_step report_start
postroute.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute.report_postroute:UM:          46.58             49                                      report_start
postroute.report_postroute:#@ Begin verbose flow_step init_innovus.init_innovus_yaml
postroute.report_postroute:@flow 2: if {[get_feature report_lec]} {...}
postroute.report_postroute:@flow 8: # Design attributes  [get_db -category design]
postroute.report_postroute:@flow 9: #-------------------------------------------------------------------------------
postroute.report_postroute:@@flow 10: set_db design_process_node 130
postroute.report_postroute:**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
postroute.report_postroute:##  Process: 130           (User Set)               
postroute.report_postroute:##     Node: (not set)                           
postroute.report_postroute:
postroute.report_postroute:##  Check design process and node:  
postroute.report_postroute:##  Design tech node is not set.
postroute.report_postroute:
postroute.report_postroute:Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
postroute.report_postroute:	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
postroute.report_postroute:	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
postroute.report_postroute:	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
postroute.report_postroute:	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
postroute.report_postroute:@@flow 11: set_db design_top_routing_layer met5
postroute.report_postroute:@@flow 12: set_db design_bottom_routing_layer met1
postroute.report_postroute:@@flow 13: set_db design_flow_effort standard
postroute.report_postroute:@@flow 14: set_db design_power_effort none
postroute.report_postroute:@flow 16: # Timing attributes  [get_db -category timing && delaycalc]
postroute.report_postroute:@flow 17: #-------------------------------------------------------------------------------
postroute.report_postroute:@@flow 18: set_db timing_analysis_cppr           both
postroute.report_postroute:@@flow 19: set_db timing_analysis_type           ocv
postroute.report_postroute:@@flow 20: set_db timing_analysis_aocv 0
postroute.report_postroute:@@flow 21: set_db timing_analysis_socv 0
postroute.report_postroute:@flow 22: if {[get_feature report_pba]} {...}
postroute.report_postroute:@flow 26: # Extraction attributes  [get_db -category extract_rc]
postroute.report_postroute:@flow 27: #-------------------------------------------------------------------------------
postroute.report_postroute:@flow 28: if {[is_flow -after route.block_finish]} {
postroute.report_postroute:@@flow 29: set_db delaycal_enable_si           true
postroute.report_postroute:@@flow 30: set_db extract_rc_engine            post_route
postroute.report_postroute:@flow 31: }
postroute.report_postroute:@flow 33: # Tieoff attributes  [get_db -category add_tieoffs]
postroute.report_postroute:@flow 34: #-------------------------------------------------------------------------------
postroute.report_postroute:@@flow 35: set_db add_tieoffs_cells {TIEHI TIELO}
postroute.report_postroute:@flow 37: # Optimization attributes  [get_db -category opt]
postroute.report_postroute:@flow 38: #-------------------------------------------------------------------------------
postroute.report_postroute:@@flow 39: set_db opt_new_inst_prefix            "[get_db flow_report_name]_"
postroute.report_postroute:@@flow 40: set_db opt_leakage_to_dynamic_ratio 0.5
postroute.report_postroute:@flow 42: # Clock attributes  [get_db -category cts]
postroute.report_postroute:@flow 43: #-------------------------------------------------------------------------------
postroute.report_postroute:@@flow 44: set_db cts_target_skew auto
postroute.report_postroute:@@flow 45: set_db cts_target_max_transition_time_top 100
postroute.report_postroute:@@flow 46: set_db cts_target_max_transition_time_trunk 100
postroute.report_postroute:@@flow 47: set_db cts_target_max_transition_time_leaf 100
postroute.report_postroute:@@flow 49: set_db cts_buffer_cells {CLKBUFX2 CLKBUFX4 CLKBUFX8}
postroute.report_postroute:@@flow 50: set_db cts_inverter_cells {CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
postroute.report_postroute:@@flow 51: set_db cts_clock_gating_cells ICGX1
postroute.report_postroute:@@flow 52: set_db cts_logic_cells {CLKAND2X2 CLKXOR2X1 CLKMX2X2 CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
postroute.report_postroute:@flow 54: # Filler attributes  [get_db -category add_fillers]
postroute.report_postroute:@flow 55: #-------------------------------------------------------------------------------
postroute.report_postroute:@@flow 56: set_db add_fillers_cells {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
postroute.report_postroute:@flow 58: # Routing attributes  [get_db -category route]
postroute.report_postroute:@flow 59: #-------------------------------------------------------------------------------
postroute.report_postroute:#@ End verbose flow_step init_innovus.init_innovus_yaml
postroute.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute.report_postroute:UM:           8.72              8                                      init_innovus_yaml
postroute.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute.report_postroute:UM:*                                                                   init_innovus
postroute.report_postroute:#@ Begin verbose flow_step init_innovus.init_innovus_user
postroute.report_postroute:@flow 2: # Timing attributes  [get_db -category timing && delaycalc]
postroute.report_postroute:@flow 3: #-----------------------------------------------------------------------------
postroute.report_postroute:@flow 5: # Extraction attributes  [get_db -category extract_rc]
postroute.report_postroute:@flow 6: #-----------------------------------------------------------------------------
postroute.report_postroute:@flow 8: # Floorplan attributes  [get_db -category floorplan]
postroute.report_postroute:@flow 9: #-----------------------------------------------------------------------------
postroute.report_postroute:@@flow 10: set_db finish_floorplan_active_objs   [list macro soft_blockage core]
postroute.report_postroute:@flow 12: # Placement attributes  [get_db -category place]
postroute.report_postroute:@flow 13: #-----------------------------------------------------------------------------
postroute.report_postroute:@flow 15: # Optimization attributes  [get_db -category opt]
postroute.report_postroute:@flow 16: #-----------------------------------------------------------------------------
postroute.report_postroute:@flow 18: # Clock attributes  [get_db -category cts]
postroute.report_postroute:@flow 19: #-----------------------------------------------------------------------------
postroute.report_postroute:@flow 21: # Routing attributes  [get_db -category route]
postroute.report_postroute:@flow 22: #-----------------------------------------------------------------------------
postroute.report_postroute:#@ End verbose flow_step init_innovus.init_innovus_user
postroute.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute.report_postroute:UM:           7.62              8                                      init_innovus_user
postroute.report_postroute:#@ Begin verbose flow_step report_check_design
postroute.report_postroute:@flow 2: apply {{} {
postroute.report_postroute:    set check_list [list timing place opt]
postroute.report_postroute:    if {[join [dict values [get_db init_power_intent_files]]] ne {}} {
postroute.report_postroute:      lappend check_list power_intent
postroute.report_postroute:    }
postroute.report_postroute:    if {[is_flow -inside flow:report_postroute]} {
postroute.report_postroute:      check_design -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]check.design.tcl] -type [lappend check_list cts route]
postroute.report_postroute:    } elseif {[is_flow -inside flow:report_postcts]} {
postroute.report_postroute:      check_design -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]check.design.tcl] -type [lappend check_list cts]
postroute.report_postroute:    } else {
postroute.report_postroute:      check_design -out_file [file join [get_db flow_report_directory] [get_db flow_report_name] [get_db flow_report_prefix]check.design.tcl] -type $check_list
postroute.report_postroute:    }
postroute.report_postroute:  }}
postroute.report_postroute:Begin: Design checking
postroute.report_postroute:        Checking 'timing' category...
postroute.report_postroute:        No issues found during checks.
postroute.report_postroute:		(Real time: 0:00:00.0, Memory: 2817.8M)
postroute.report_postroute:
postroute.report_postroute:        Checking 'place' category...
postroute.report_postroute:        No issues found during checks.
postroute.report_postroute:		(Real time: 0:00:01.0, Memory: 2818.7M)
postroute.report_postroute:
postroute.report_postroute:        Checking 'opt' category...
postroute.report_postroute:        Messages issued during checks:
postroute.report_postroute:-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
postroute.report_postroute:| ID                | Severity  | Count       | Description                                                                                                                   |
postroute.report_postroute:-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
postroute.report_postroute:| IMPOPT-2908       | warning   | 1           | Maximum transition %.3f is too small compared to maximum transition threshold %.3f, this would result in excessive buffering. |
postroute.report_postroute:-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
postroute.report_postroute:		(Real time: 0:00:08.0, Memory: 2976.4M)
postroute.report_postroute:
postroute.report_postroute:        Checking 'cts' category...
postroute.report_postroute:        Messages issued during checks:
postroute.report_postroute:------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
postroute.report_postroute:| ID                | Severity  | Count       | Description                                                                                                                        |
postroute.report_postroute:------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
postroute.report_postroute:| CHKCTS-24         | error     | 1           | Insufficient number of clock gating cells for clock_tree %s and power_domain %s. Have cells: %s.                                   |
postroute.report_postroute:| CHKCTS-10         | warning   | 1           | Route type(s) %s used for trunk or top clock nets do not have a non-default rule (NDR) set.                                        |
postroute.report_postroute:| CHKCTS-16         | warning   | 2           | Preferred routing layers for route_type %s do not have similar RC characteristics. Mismatch found on layers: %s.                   |
postroute.report_postroute:| CHKCTS-4          | warning   | 1           | An auto generated scaled skew target of %s will be used for delay_corner %s and delay_type %s for skew_group %s.                   |
postroute.report_postroute:| CHKCTS-5          | warning   | 1           | CTS skew target must be set to a numeric value for the primary corner %s for skew_group %s.                                        |
postroute.report_postroute:| CHKCTS-60         | warning   | 2           | CTS maximum transition target %s is too high (maximum %s) for delay_corner %s and delay_type %s for clock_tree %s and net_type %s. |
postroute.report_postroute:------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
postroute.report_postroute:		(Real time: 0:00:01.0, Memory: 3001.5M)
postroute.report_postroute:
postroute.report_postroute:        Checking 'route' category...
postroute.report_postroute:        No issues found during checks.
postroute.report_postroute:		(Real time: 0:00:00.0, Memory: 3002.3M)
postroute.report_postroute:
postroute.report_postroute:**INFO: Identified 1 error(s) and 8 warning(s) during 'check_design -type {timing place opt cts route}'.
postroute.report_postroute:        The details of the error(s) and warning(s) can be found in report 'reports/postroute/check.design.tcl'
postroute.report_postroute:End: Design checking
postroute.report_postroute:#@ End verbose flow_step report_check_design
postroute.report_postroute:UM: Running design category ...
postroute.report_postroute:      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
postroute.report_postroute:UM:          18.55             18                                      report_check_design
