#######################################################################################
# log primitive debug message of FSDB dumping                                         #
# This is for R&D to analyze when there are issues happening when FSDB dump           #
#######################################################################################
ANF: vcsd_get_serial_mode_status('simv: undefined symbol: vcsd_get_serial_mode_status')
ANF: vcsd_enable_sva_success_callback('simv: undefined symbol: vcsd_enable_sva_success_callback')
ANF: vcsd_disable_sva_success_callback('simv: undefined symbol: vcsd_disable_sva_success_callback')
ANF: vcsd_get_power_scope_name('simv: undefined symbol: vcsd_get_power_scope_name')
ANF: vcsd_begin_no_value_var_info('simv: undefined symbol: vcsd_begin_no_value_var_info')
ANF: vcsd_end_no_value_var_info('simv: undefined symbol: vcsd_end_no_value_var_info')
ANF: vcsd_remove_xprop_merge_mode_callback('simv: undefined symbol: vcsd_remove_xprop_merge_mode_callback')
ANF: vhpi_get_cb_info('simv: undefined symbol: vhpi_get_cb_info')
ANF: vhpi_free_handle('simv: undefined symbol: vhpi_free_handle')
ANF: vhpi_fetch_vcsd_handle('simv: undefined symbol: vhpi_fetch_vcsd_handle')
ANF: vhpi_fetch_vpi_handle('simv: undefined symbol: vhpi_fetch_vpi_handle')
ANF: vhpi_has_verilog_parent('simv: undefined symbol: vhpi_has_verilog_parent')
ANF: vhpi_is_verilog_scope('simv: undefined symbol: vhpi_is_verilog_scope')
ANF: scsd_xprop_is_enabled('simv: undefined symbol: scsd_xprop_is_enabled')
ANF: scsd_xprop_sig_is_promoted('simv: undefined symbol: scsd_xprop_sig_is_promoted')
ANF: scsd_xprop_int_xvalue('simv: undefined symbol: scsd_xprop_int_xvalue')
ANF: scsd_xprop_bool_xvalue('simv: undefined symbol: scsd_xprop_bool_xvalue')
ANF: scsd_xprop_enum_xvalue('simv: undefined symbol: scsd_xprop_enum_xvalue')
ANF: scsd_xprop_register_merge_mode_cb('simv: undefined symbol: scsd_xprop_register_merge_mode_cb')
ANF: scsd_xprop_delete_merge_mode_cb('simv: undefined symbol: scsd_xprop_delete_merge_mode_cb')
ANF: scsd_xprop_get_merge_mode('simv: undefined symbol: scsd_xprop_get_merge_mode')
ANF: scsd_thread_get_info('simv: undefined symbol: scsd_thread_get_info')
ANF: scsd_thread_vc_init('simv: undefined symbol: scsd_thread_vc_init')
ANF: scsd_master_set_delta_sync_cbk('simv: undefined symbol: scsd_master_set_delta_sync_cbk')
ANF: scsd_fgp_get_fsdb_cores('simv: undefined symbol: scsd_fgp_get_fsdb_cores')
ANF: scsd_fgp_get_is_cpu_affinity_disabled('simv: undefined symbol: scsd_fgp_get_is_cpu_affinity_disabled')
ANF: vhdi_dt_get_type('simv: undefined symbol: vhdi_dt_get_type')
ANF: vhdi_dt_get_key('simv: undefined symbol: vhdi_dt_get_key')
ANF: vhdi_dt_get_vhdl_enum_info('simv: undefined symbol: vhdi_dt_get_vhdl_enum_info')
ANF: vhdi_dt_get_vhdl_physical_info('simv: undefined symbol: vhdi_dt_get_vhdl_physical_info')
ANF: vhdi_dt_get_vhdl_array_info('simv: undefined symbol: vhdi_dt_get_vhdl_array_info')
ANF: vhdi_dt_get_vhdl_record_info('simv: undefined symbol: vhdi_dt_get_vhdl_record_info')
ANF: vhdi_def_traverse_module('simv: undefined symbol: vhdi_def_traverse_module')
ANF: vhdi_def_traverse_scope('simv: undefined symbol: vhdi_def_traverse_scope')
ANF: vhdi_def_traverse_variable('simv: undefined symbol: vhdi_def_traverse_variable')
ANF: vhdi_def_get_module_id_by_vhpi('simv: undefined symbol: vhdi_def_get_module_id_by_vhpi')
ANF: vhdi_def_get_handle_by_module_id('simv: undefined symbol: vhdi_def_get_handle_by_module_id')
ANF: vhdi_def_get_variable_info_by_vhpi('simv: undefined symbol: vhdi_def_get_variable_info_by_vhpi')
ANF: vhdi_def_free('simv: undefined symbol: vhdi_def_free')
ANF: vhdi_ist_traverse_scope('simv: undefined symbol: vhdi_ist_traverse_scope')
ANF: vhdi_ist_traverse_variable('simv: undefined symbol: vhdi_ist_traverse_variable')
ANF: vhdi_ist_convert_by_vhpi('simv: undefined symbol: vhdi_ist_convert_by_vhpi')
ANF: vhdi_ist_clone('simv: undefined symbol: vhdi_ist_clone')
ANF: vhdi_ist_free('simv: undefined symbol: vhdi_ist_free')
ANF: vhdi_ist_hash_key('simv: undefined symbol: vhdi_ist_hash_key')
ANF: vhdi_ist_compare('simv: undefined symbol: vhdi_ist_compare')
ANF: vhdi_ist_get_value_addr('simv: undefined symbol: vhdi_ist_get_value_addr')
ANF: vhdi_set_scsd_callback('simv: undefined symbol: vhdi_set_scsd_callback')
ANF: vhdi_cbk_set_force_callback('simv: undefined symbol: vhdi_cbk_set_force_callback')
ANF: vhdi_trigger_init_force('simv: undefined symbol: vhdi_trigger_init_force')
ANF: vhdi_ist_check_scsd_callback('simv: undefined symbol: vhdi_ist_check_scsd_callback')
ANF: vhdi_ist_add_scsd_callback('simv: undefined symbol: vhdi_ist_add_scsd_callback')
ANF: vhdi_ist_remove_scsd_callback('simv: undefined symbol: vhdi_ist_remove_scsd_callback')
ANF: vhdi_ist_get_scsd_user_data('simv: undefined symbol: vhdi_ist_get_scsd_user_data')
ANF: vhdi_add_time_change_callback('simv: undefined symbol: vhdi_add_time_change_callback')
ANF: vhdi_get_real_value_by_value_addr('simv: undefined symbol: vhdi_get_real_value_by_value_addr')
ANF: vhdi_get_64_value_by_value_addr('simv: undefined symbol: vhdi_get_64_value_by_value_addr')
ANF: vhdi_xprop_inst_is_promoted('simv: undefined symbol: vhdi_xprop_inst_is_promoted')
ANF: vdi_ist_convert_by_vhdi('simv: undefined symbol: vdi_ist_convert_by_vhdi')
ANF: vhdi_ist_get_module_id('simv: undefined symbol: vhdi_ist_get_module_id')
ANF: vhdi_refine_foreign_scope_type('simv: undefined symbol: vhdi_refine_foreign_scope_type')
ANF: vhdi_flush_callback('simv: undefined symbol: vhdi_flush_callback')
ANF: vhdi_set_orig_name('simv: undefined symbol: vhdi_set_orig_name')
ANF: vhdi_set_dump_pt('simv: undefined symbol: vhdi_set_dump_pt')
ANF: vhdi_get_fsdb_option('simv: undefined symbol: vhdi_get_fsdb_option')
ANF: vhdi_fgp_get_mode('simv: undefined symbol: vhdi_fgp_get_mode')
ANF: vhdi_node_register_composite_var('simv: undefined symbol: vhdi_node_register_composite_var')
ANF: vhdi_node_analysis('simv: undefined symbol: vhdi_node_analysis')
ANF: vhdi_node_id('simv: undefined symbol: vhdi_node_id')
ANF: vhdi_node_ist_check_scsd_callback('simv: undefined symbol: vhdi_node_ist_check_scsd_callback')
ANF: vhdi_node_ist_add_scsd_callback('simv: undefined symbol: vhdi_node_ist_add_scsd_callback')
ANF: vhdi_node_ist_get_value_addr('simv: undefined symbol: vhdi_node_ist_get_value_addr')
ANF: vhdi_enc_def_traverse_module('simv: undefined symbol: vhdi_enc_def_traverse_module')
ANF: vhdi_enc_def_traverse_scope('simv: undefined symbol: vhdi_enc_def_traverse_scope')
ANF: vhdi_enc_def_traverse_variable('simv: undefined symbol: vhdi_enc_def_traverse_variable')
ANF: vhdi_enc_ist_traverse_scope('simv: undefined symbol: vhdi_enc_ist_traverse_scope')
ANF: vhdi_enc_ist_traverse_variable('simv: undefined symbol: vhdi_enc_ist_traverse_variable')
ANF: vhdi_enc_ist_get_module_id('simv: undefined symbol: vhdi_enc_ist_get_module_id')
ANF: vhdi_enc_def_get_handle_by_module_id('simv: undefined symbol: vhdi_enc_def_get_handle_by_module_id')
VCS compile option:
 option[0]: simv
 option[1]: +v2k
 option[2]: +neg_tchk
 option[3]: -cm_runsilent
 option[4]: -cm
 option[5]: line+cond+fsm+tgl
 option[6]: /usr/cad/synopsys/vcs/2022.06/linux64/bin/vcs1
 option[7]: -Mcc=gcc
 option[8]: -Mcplusplus=g++
 option[9]: -Masflags=
 option[10]: -Mcfl= -pipe -fPIC -O -I/usr/cad/synopsys/vcs/2022.06/include 
 option[11]: -Mxllcflags=
 option[12]: -Mxcflags= -pipe -fPIC -I/usr/cad/synopsys/vcs/2022.06/include
 option[13]: -Mldflags= -rdynamic 
 option[14]: -Mout=simv
 option[15]: -Mamsrun=
 option[16]: -Mvcsaceobjs=
 option[17]: -Mobjects= /usr/cad/synopsys/vcs/2022.06/linux64/lib/libvirsim.so /usr/cad/synopsys/vcs/2022.06/linux64/lib/liberrorinf.so /usr/cad/synopsys/vcs/2022.06/linux64/lib/libsnpsmalloc.so /usr/cad/synopsys/vcs/2022.06/linux64/lib/libvfs.so 
 option[18]: -Mexternalobj=
 option[19]: -Msaverestoreobj=/usr/cad/synopsys/vcs/2022.06/linux64/lib/vcs_save_restore_new.o
 option[20]: -Mcrt0=
 option[21]: -Mcrtn=
 option[22]: -Mcsrc=
 option[23]: -Mupdate
 option[24]: -Msyslibs=/usr/cad/synopsys/verdi/2022.06/share/PLI/VCS/LINUX64/pli.a -ldl 
 option[25]: -Xvcs_run_simv=1
 option[26]: -full64
 option[27]: -debug_access+all
 option[28]: +vpi
 option[29]: +vcsd1
 option[30]: +itf+/usr/cad/synopsys/vcs/2022.06/linux64/lib/vcsdp_lite.tab
 option[31]: +v2k
 option[32]: +neg_tchk
 option[33]: -Xnotice=1
 option[34]: -cm
 option[35]: line+cond+fsm+tgl
 option[36]: -picarchive
 option[37]: -P
 option[38]: /usr/cad/synopsys/verdi/2022.06/share/PLI/VCS/LINUX64/verdi.tab
 option[39]: -fsdb
 option[40]: -gen_obj
 option[41]: -f
 option[42]: sim_rtl.f
 option[43]: -load
 option[44]: /usr/cad/synopsys/verdi/2022.06/share/PLI/VCS/LINUX64/libnovas.so:FSDBDumpCmd
Chronologic Simulation VCS Release T-2022.06_Full64
Linux 3.10.0-1160.95.1.el7.x86_64 #1 SMP Mon Jul 24 13:59:37 UTC 2023 x86_64
CPU cores: 64
Limit information:
======================================
cputime		unlimited
filesize		unlimited
datasize		unlimited
stacksize		8193 kbytes
coredumpsize		0 kbytes
memoryuse		unlimited
vmemoryuse		unlimited
descriptors		4096
memorylocked		64 kbytes
maxproc		4096
======================================
(Special)Runtime environment variables:

Runtime environment variables:
REMOTEHOST=daisy
MANPATH=/usr/cad/synopsys/vcs/2022.06/doc/man:/usr/cad/synopsys/synthesis/cur/doc/syn/man
TMIARCH=RH_64
XDG_SESSION_ID=55878
HOSTNAME=ws24
SYNOPSYS_TMAX=/usr/cad/synopsys/tmax/cur
XLOCALEDIR=/usr/cad/synopsys/icc2/2021.06/etc/locale
UNAME=/bin/uname
SCRNAME=vcs
VCS_DEPTH=0
HOST=ws24
SHELL=/usr/bin/tcsh
TERM=xterm
MAKEFLAGS=
SSH_CLIENT=140.114.24.31 46764 22
PERL5LIB=/home/m111/m111061642/perl5/lib/perl5
DESIGNWARE_HOME=/usr/cadtool/cad/synopsys/dw_home/cur
CDS_LOAD_ENV=CSF
QTDIR=/usr/lib64/qt-3.3
HSP_GCC_VERSION=7.3.0
MGC_LOCATION_MAP=NO_MAP
QTINC=/usr/lib64/qt-3.3/include
PERL_MB_OPT=--install_base /home/m111/m111061642/perl5
SSH_TTY=/dev/pts/60
LC_ALL=C
SG_HTML_BROWSER=/usr/bin/mozilla
SNPS_VCS_INTERNAL_ROOT_PID=36191
SPAPI_AHDL_INCLUDE=/usr/cadtool/cad/synopsys/hspice/2020.03-sp2-2/hspice/include
QT_GRAPHICSSYSTEM_CHECKED=1
GROUP=m111
HSP_HOME=/usr/cadtool/cad/synopsys/hspice/2020.03-sp2-2/hspice
USER=m111061642
LD_LIBRARY_PATH=/usr/cad/synopsys/vcs/2022.06/lib:/usr/cad/synopsys/vcs/2022.06/linux64/lib::/usr/cad/synopsys/primetime/cur/amd64/syn/bin::/usr/cadence/IC/cur/tools/lib:/usr/cad/cadence/GENUS/GENUS_20.10.000/tools/lib/64bit:/usr/cad/cadence/GENUS/GENUS_20.10.000/tools/lib64:/usr/cad/cadence/GENUS/GENUS_20.10.000/tools/lib:/usr/cad/cadence/IC/IC_06.18.150/tools/lib:/usr/cad/cadence/EDI/cur//tools/tlfUtil/lib:/usr/cad/synopsys/verdi/2022.06/etc/lib/libstdc++/LINUX64/:/usr/cad/synopsys/verdi/2022.06/share/PLI/lib/LINUX64/:/usr/cad/synopsys/verdi/2022.06/share/PLI/VCS/LINUX64/:/usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64:/lib64:/usr/lib64:/usr/local/lib64:/usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/lib/64bit:/usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/lib64:/usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/lib:/usr/cad/cadence/INNOVUS/INNOVUS_20.10.000/tools/lib/64bit:/usr/cad/cadence/INNOVUS/INNOVUS_20.10.000/tools/lib64:/usr/cad/cadence/INNOVUS/INNOVUS_20.10.000/tools/lib:/lib64:/usr/lib64:/usr/local/lib64
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=01;05;37;41:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.Z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.jpg=01;35:*.jpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.axv=01;35:*.anx=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=01;36:*.au=01;36:*.flac=01;36:*.mid=01;36:*.midi=01;36:*.mka=01;36:*.mp3=01;36:*.mpc=01;36:*.ogg=01;36:*.ra=01;36:*.wav=01;36:*.axa=01;36:*.oga=01;36:*.spx=01;36:*.xspf=01;36:
SC_HLPPATH=/usr/cad/synopsys/laker/cur
SCRIPT_NAME=vcs
MAKE_TERMOUT=/dev/pts/60
VCS_MX_HOME_INTERNAL=1
HOSTTYPE=x86_64-linux
installdir=/usr/cadtool/cad/synopsys/hspice/2020.03-sp2-2/hspice
SNPS_VCS_CLANG_PATH=/usr/cad/synopsys/vcs/2022.06/linux64/clang
ENCOUNTER=/usr/cad/cadence/EDI/cur/tools/fe
MAKELEVEL=1
VCS_USER_OPTIONS=-full64 -R -debug_access+all +v2k +neg_tchk -notice -Mupdate -cm line+cond+fsm+tgl -f sim_rtl.f
CMIARCH=RH_64
OVA_UUM=0
MFLAGS=
VCS_MODE_FLAG=64
MAIL=/var/spool/mail/m111061642
PATH=.:/usr/cad/mentor/modelsim/cur/modeltech/bin:/usr/cadtool/synopsys/primewave/U-2023.03-SP1/bin/:/usr/cad/synopsys/icc2/2021.06/bin:/usr/bin/X11:/usr/cad/synopsys/primetime/cur/amd64/syn/bin:/usr/cadtool/cad/synopsys/spyglass/cur/SPYGLASS_HOME/bin:/usr/cadence/IC/cur/tools/dfII/bin:/usr/cadence/IC/cur/tools/dracula/bin:/usr/cadence/IC/cur/tools/bin:/usr/cad/synopsys/icc/cur/amd64/syn/bin:/usr/cad/cadence/GENUS/GENUS_20.10.000/tools/bin/64bit:/usr/cad/cadence/GENUS/GENUS_20.10.000/tools/bin:/usr/cad/synopsys/tmax/cur/bin:/usr/cad/cadence/IC/IC_06.18.150/tools/dfII/bin:/usr/cad/cadence/IC/IC_06.18.150/tools/dracula/bin:/usr/cad/cadence/IC/IC_06.18.150/tools/bin:/usr/cad/cadence/EDI/cur/tools/celtic/bin:/usr/cad/cadence/EDI/cur/tools/plato/bin:/usr/cad/cadence/EDI/cur/tools/dfII/bin:/usr/cad/cadence/EDI/cur/tools/fe/bin:/usr/cad/cadence/EDI/cur/tools/cdsdoc/bin:/usr/cad/cadence/EDI/cur/tools/bin:/usr/cad/cadence/EDI/cur//tools/tlfUtil/bin:/usr/bin/X11:/usr/cad/synopsys/coreConsultant/cur/bin:/usr/cad/synopsys/synthesis/cur/amd64/syn/bin:/usr/cad/synopsys/lc/cur/bin:/usr/cad/synopsys/verdi/2022.06/bin:/usr/cad/synopsys/vcs/2022.06/amd64/bin:/usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/bin/64bit:/usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/bin:/usr/cad/cadence/INNOVUS/INNOVUS_20.10.000/tools/bin/64bit:/usr/cad/cadence/INNOVUS/INNOVUS_20.10.000/tools/bin:/usr/cad/mentor/calibre/cur/bin:/usr/cad/synopsys/laker/cur/bin:/usr/cad/synopsys/customexplorer/cur/bin:/usr/cadtool/cad/synopsys/hspice/2020.03-sp2-2/hspice/bin:/usr/cadtool/cad/synopsys/hspice/2020.03-sp2-2/hspice/GNU/linux64/gcc/bin:/usr/cadtool/cad/synopsys/hspice/2020.03-sp2-2/hspice/linux64:/usr/bin:/usr/ucb/bin:/usr/cad/synopsys/hspice/2020.03-sp2-2/hspice/bin:/usr/lib64/qt-3.3/bin:/home/m111/m111061642/perl5/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:/usr/cadtool/cad/synopsys/dw_home/cur/bin
SNPS_VCS_INTERNAL_CURR_PID=36191
VERDI_HOME=/usr/cad/synopsys/verdi/2022.06
CALIBRE_HOME=/usr/cad/mentor/calibre/cur
PWD=/home/m111/m111061642/final/sim/vcs/non-linear_tb
VCS_HOME=/usr/cad/synopsys/vcs/2022.06
SNPS_VCS_INTERNAL_MEMPRELOAD_USE_LIBC=1
SNPS_INTERNAL_VCS_LINUX_OS=linux
EDITOR=/usr/bin/vim
Laker_TCL_ToolBox=1
OA_HOME=/usr/cad/cadence/IC/IC_06.18.150/oa_v22.60.047
SYNTHESIS=/usr/cad/synopsys/synthesis/cur
KDEDIRS=/usr
VMR_MODE_FLAG=64
CDSHOME=/usr/cad/cadence/IC/IC_06.18.150
VCS_CC=gcc
PRIMETIME=/usr/cad/synopsys/primetime/cur
LM_LICENSE_FILE=26585@lshc:26585@lstc:1717@lstc:5280@lshc:5280@lstc:
CDS_Netlisting_Mode=Analog
SYNOPSYS=/usr/cad/synopsys/icc/cur
VCS_ARG_ADDED_FOR_TMP=1
SNPS_VCS_TMPDIR=/tmp/vcs_20240617055659_36191
PERL_HOMEDIR=1
HSP_GCC=/usr/cadtool/cad/synopsys/hspice/2020.03-sp2-2/hspice/GNU/linux64/gcc/bin/gcc -m64 
SHLVL=3
HOME=/home/m111/m111061642
OSTYPE=linux
MGC_HOME=/usr/cad/mentor/modelsim/cur/modeltech
Laker_TCL_L3=1
CDS_AUTO_64BIT=NONE
SNPS_64=1
VCS_COM=/usr/cad/synopsys/vcs/2022.06/linux64/bin/vcs1
VENDOR=unknown
PERL_LOCAL_LIB_ROOT=/home/m111/m111061642/perl5
HSP_SIGMA_AMP=/usr/cadtool/cad/synopsys/hspice/2020.03-sp2-2/hspice/linux64/python/Omega/Omega
SNPS_PLATFORM=linux64
MGC_TMPDIR=/tmp
MACHTYPE=x86_64
LOGNAME=m111061642
QTLIB=/usr/lib64/qt-3.3/lib
MAKE_TERMERR=/dev/pts/60
SNPS_VCS_INTERNAL_ROOT_START_TIME=1718603819.291222924
SSH_CONNECTION=140.114.24.31 46764 140.114.24.120 22
mraarch=linux_64
LESSOPEN=||/usr/bin/lesspipe.sh %s
ARCH=linux64
SHLIB_PATH=/usr/cad/synopsys/verdi/2022.06/etc/lib/libstdc++/LINUX64/:/usr/cad/synopsys/verdi/2022.06/share/PLI/lib/LINUX64/:/usr/cad/synopsys/verdi/2022.06/share/PLI/VCS/LINUX64/:
sysc_uni_pwd=/home/m111/m111061642/final/sim/vcs/non-linear_tb
CDPL_HOME=/usr/cadtool/cad/synopsys/hspice/2020.03-sp2-2/hspice/cdpl
DISPLAY=localhost:13.0
XDG_RUNTIME_DIR=/run/user/34072
VCS_ARCH=linux64
QT_PLUGIN_PATH=/usr/lib64/kde4/plugins:/usr/lib/kde4/plugins
SYN_MAN_DIR=/usr/cad/synopsys/synthesis/cur/doc/syn/man
TOOL_HOME=/usr/cad/synopsys/vcs/2022.06/linux64
PERL_MM_OPT=INSTALL_BASE=/home/m111/m111061642/perl5
_=./simv
OLDPWD=/home/m111/m111061642/final/sim/vcs/non-linear_tb/simv.daidir/debug_dump/fsearch
VCS_PATHMAP_PRELOAD_DONE=1
VCS_EXEC_DONE=1
DVE=/usr/cad/synopsys/vcs/2022.06/gui/dve
SPECMAN_OUTPUT_TO_TTY=1
FLEXLM_BORROWFILE=/home/m111/m111061642/.ws24-borrow.txt
Runtime command line arguments:
argv[0]=simv
argv[1]=+v2k
argv[2]=+neg_tchk
argv[3]=-cm_runsilent
argv[4]=-cm
argv[5]=line+cond+fsm+tgl
267 profile - 100
          CPU/Mem usage: 0.100 sys,  0.310 user,  294.94M mem
268 Elapsed time:    0:00:02    Mon Jun 17 13:57:06 2024
269 User CPU time used: 0 seconds
270 System CPU time used: 0 seconds
271 pliAppInit
272 [SC]Init: MemoryConsumed=0.00MB ElapsedTime=0hour 0min. 0sec.
273 FSDB_GATE is set.
274 FSDB_RTL is set.
275 FSDB_ALIAS_ARRAY_ELEM is set to 4294967295.
276 Enable Parallel Dumping.
277 pliAppMiscSet: New Sim Round
278 pliEntryInit
279 LIBSSCORE=found /usr/cad/synopsys/verdi/2022.06/share/PLI/lib/LINUXAMD64/libsscore_vcs202206.so through $NOVAS_HOME setting.
280 FSDB Dumper for VCS, Release Verdi_T-2022.06, Linux x86_64/64bit, 05/29/2022
281 (C) 1996 - 2022 by Synopsys, Inc.
282 sps_call_fsdbDumpfile_main at 0 : softmax_tb.v(48)
283 argv[0]: (softmax.fsdb)
284 *Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
285 *Verdi* : Create FSDB file 'softmax.fsdb'
286 [spi_vcs_vd_ppi_create_root]: no upf option
287 compile option from '/home/m111/m111061642/final/sim/vcs/non-linear_tb/simv.daidir/vcs_rebuild'.
288   "vcs '-full64' '-R' '-debug_access+all' '+v2k' '+neg_tchk' '-notice' '-Mupdate' '-cm' 'line+cond+fsm+tgl' '-f' 'sim_rtl.f' 2>&1"
289 DVDI_is_vir_unload_enabled is enable
290 FSDB_VCS_ENABLE_NATIVE_VC is enable
291 sps_call_fsdbDumpvars_vd_main at 0 : softmax_tb.v(49)
292 argv[0]: (+mda)
293 argv[1]: (+all)
294 *Verdi* : Begin traversing the scopes, layer (0).
295 *Verdi* : Enable +all and +mda dumping.
296 *Verdi* : End of traversing.
297 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.120 sys,  0.320 user,  395.56M mem
                   incr: 0.000 sys,  0.010 user,  8.93M mem
                   accu: 0.000 sys,  0.010 user,  8.93M mem
              accu incr: 0.000 sys,  0.010 user,  8.93M mem

          Count usage: 1452 var,  1448 idcode,  92 callback
                 incr: 1452 var,  1448 idcode,  92 callback
                 accu: 1452 var,  1448 idcode,  92 callback
            accu incr: 1452 var,  1448 idcode,  92 callback
298 Elapsed time:    0:00:02    Mon Jun 17 13:57:06 2024
299 User CPU time used: 0 seconds
300 System CPU time used: 0 seconds
301 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.120 sys,  0.320 user,  396.61M mem
                   incr: 0.000 sys,  0.000 user,  1.05M mem
                   accu: 0.000 sys,  0.010 user,  9.98M mem
              accu incr: 0.000 sys,  0.000 user,  1.05M mem

          Count usage: 1452 var,  1448 idcode,  92 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 1452 var,  1448 idcode,  92 callback
            accu incr: 0 var,  0 idcode,  0 callback
302 Elapsed time:    0:00:02    Mon Jun 17 13:57:06 2024
303 User CPU time used: 0 seconds
304 System CPU time used: 0 seconds
305 sps_call_fsdbDumpMDA_vd_main at 0 : softmax_tb.v(50)
306 *Verdi* : Begin traversing the MDAs, layer (0).
307 *Verdi* : Enable +mda and +packedmda dumping.
308 *Verdi* : End of traversing the MDAs.
309 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.120 sys,  0.320 user,  396.61M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.000 sys,  0.000 user,  0.00M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 2796 var,  1448 idcode,  92 callback
                 incr: 1344 var,  0 idcode,  0 callback
                 accu: 1344 var,  0 idcode,  0 callback
            accu incr: 1344 var,  0 idcode,  0 callback
310 Elapsed time:    0:00:02    Mon Jun 17 13:57:06 2024
311 User CPU time used: 0 seconds
312 System CPU time used: 0 seconds
313 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.120 sys,  0.320 user,  396.61M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.000 sys,  0.000 user,  0.00M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 2796 var,  1448 idcode,  92 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 1344 var,  0 idcode,  0 callback
            accu incr: 0 var,  0 idcode,  0 callback
314 Elapsed time:    0:00:02    Mon Jun 17 13:57:06 2024
315 User CPU time used: 0 seconds
316 System CPU time used: 0 seconds
317 sps_call_fsdbDumpfile_main at 0 : layernorm_tb.v(63)
318 argv[0]: (layernorm.fsdb)
319 *Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
320 *Verdi* : Create FSDB file 'layernorm.fsdb'
321 sps_call_fsdbDumpvars_vd_main at 0 : layernorm_tb.v(64)
322 argv[0]: (+mda)
323 argv[1]: (+all)
324 *Verdi* : Begin traversing the scopes, layer (0).
325 *Verdi* : Enable +all and +mda dumping.
326 *Verdi* : End of traversing.
327 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.130 sys,  0.320 user,  406.15M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.000 sys,  0.000 user,  0.00M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 4248 var,  1448 idcode,  92 callback
                 incr: 1452 var,  0 idcode,  0 callback
                 accu: 1452 var,  0 idcode,  0 callback
            accu incr: 1452 var,  0 idcode,  0 callback
328 Elapsed time:    0:00:02    Mon Jun 17 13:57:06 2024
329 User CPU time used: 0 seconds
330 System CPU time used: 0 seconds
331 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.130 sys,  0.320 user,  406.15M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.000 sys,  0.000 user,  0.00M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 4248 var,  1448 idcode,  92 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 1452 var,  0 idcode,  0 callback
            accu incr: 0 var,  0 idcode,  0 callback
332 Elapsed time:    0:00:02    Mon Jun 17 13:57:06 2024
333 User CPU time used: 0 seconds
334 System CPU time used: 0 seconds
335 sps_call_fsdbDumpMDA_vd_main at 0 : layernorm_tb.v(65)
336 *Verdi* : Begin traversing the MDAs, layer (0).
337 *Verdi* : Enable +mda and +packedmda dumping.
338 *Verdi* : End of traversing the MDAs.
339 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.130 sys,  0.320 user,  406.15M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.000 sys,  0.000 user,  0.00M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 5592 var,  1448 idcode,  92 callback
                 incr: 1344 var,  0 idcode,  0 callback
                 accu: 1344 var,  0 idcode,  0 callback
            accu incr: 1344 var,  0 idcode,  0 callback
340 Elapsed time:    0:00:02    Mon Jun 17 13:57:06 2024
341 User CPU time used: 0 seconds
342 System CPU time used: 0 seconds
343 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.130 sys,  0.320 user,  406.15M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.000 sys,  0.000 user,  0.00M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 5592 var,  1448 idcode,  92 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 1344 var,  0 idcode,  0 callback
            accu incr: 0 var,  0 idcode,  0 callback
344 Elapsed time:    0:00:02    Mon Jun 17 13:57:06 2024
345 User CPU time used: 0 seconds
346 System CPU time used: 0 seconds
347 sps_call_fsdbDumpfile_main at 0 : GELU_tb.v(52)
348 argv[0]: (GELU.fsdb)
349 *Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
350 *Verdi* : Create FSDB file 'GELU.fsdb'
351 sps_call_fsdbDumpvars_vd_main at 0 : GELU_tb.v(53)
352 argv[0]: (+mda)
353 argv[1]: (+all)
354 *Verdi* : Begin traversing the scopes, layer (0).
355 *Verdi* : Enable +all and +mda dumping.
356 *Verdi* : End of traversing.
357 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.140 sys,  0.320 user,  415.63M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.000 sys,  0.000 user,  0.00M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 7044 var,  1448 idcode,  92 callback
                 incr: 1452 var,  0 idcode,  0 callback
                 accu: 1452 var,  0 idcode,  0 callback
            accu incr: 1452 var,  0 idcode,  0 callback
358 Elapsed time:    0:00:02    Mon Jun 17 13:57:06 2024
359 User CPU time used: 0 seconds
360 System CPU time used: 0 seconds
361 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.140 sys,  0.320 user,  415.63M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.000 sys,  0.000 user,  0.00M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 7044 var,  1448 idcode,  92 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 1452 var,  0 idcode,  0 callback
            accu incr: 0 var,  0 idcode,  0 callback
362 Elapsed time:    0:00:02    Mon Jun 17 13:57:06 2024
363 User CPU time used: 0 seconds
364 System CPU time used: 0 seconds
365 sps_call_fsdbDumpMDA_vd_main at 0 : GELU_tb.v(54)
366 *Verdi* : Begin traversing the MDAs, layer (0).
367 *Verdi* : Enable +mda and +packedmda dumping.
368 *Verdi* : End of traversing the MDAs.
369 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.140 sys,  0.320 user,  415.63M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.000 sys,  0.000 user,  0.00M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 8388 var,  1448 idcode,  92 callback
                 incr: 1344 var,  0 idcode,  0 callback
                 accu: 1344 var,  0 idcode,  0 callback
            accu incr: 1344 var,  0 idcode,  0 callback
370 Elapsed time:    0:00:02    Mon Jun 17 13:57:06 2024
371 User CPU time used: 0 seconds
372 System CPU time used: 0 seconds
373 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.140 sys,  0.320 user,  415.63M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.000 sys,  0.000 user,  0.00M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 8388 var,  1448 idcode,  92 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 1344 var,  0 idcode,  0 callback
            accu incr: 0 var,  0 idcode,  0 callback
374 Elapsed time:    0:00:02    Mon Jun 17 13:57:06 2024
375 User CPU time used: 0 seconds
376 System CPU time used: 0 seconds
377 End of simulation at 648000
378 Memory usage: 415.629 M
379 Maximum resident set size: 96 MB
380 Hard page faults: 1
381 Soft page faults: 36827
382 Elapsed time:    0:00:02    Mon Jun 17 13:57:06 2024
383 User CPU time used: 0 seconds
384 System CPU time used: 0 seconds
385 Begin FSDB profile info:
386 FSDB Writer : bc1(404) bcn(16936) mtf/stf(0/0)
FSDB Writer elapsed time : flush(0.009044) io wait(0.000000) theadpool wait(0.000000)
FSDB Writer cpu time : MT Compression : 0
387 End FSDB profile info
388 FSDB closed. Name: softmax.fsdb Size: 19673
389 Begin FSDB profile info:
390 FSDB Writer : bc1(0) bcn(0) mtf/stf(0/0)
FSDB Writer elapsed time : flush(0.009049) io wait(0.000000) theadpool wait(0.000000)
FSDB Writer cpu time : MT Compression : 0
391 End FSDB profile info
392 FSDB closed. Name: layernorm.fsdb Size: 8039
393 Begin FSDB profile info:
394 FSDB Writer : bc1(0) bcn(0) mtf/stf(0/0)
FSDB Writer elapsed time : flush(0.010168) io wait(0.000000) theadpool wait(0.000000)
FSDB Writer cpu time : MT Compression : 0
395 End FSDB profile info
396 FSDB closed. Name: GELU.fsdb Size: 8040
397 Parallel profile     - ProducerThread:1 ConsumerThread:1 Buffer:64MB
398                      - BlockUsed:1 Acquire:9369 BufferUsed:150711
399                      - Flush:10 Expand:0 ProducerWait:0 ConsumerWait:0
400                      - MainProducerTime:0.500560856 TotalConsumerTime:0.000000000
401                      - ElapsedTime:0.287474000
402 Producer   0 profile - BlockUsed:1 Acquire:9369 BufferUsed:150711
403 Consumer   0 profile - Affinity:-1 CPUTime:0.000000000 LifeTime:0.000000000 (-nan%)
404                      - BlockUsed:1 Acquire:9369 BufferUsed:150711
405 SimExit
406 Elapsed time:    0:00:02    Mon Jun 17 13:57:06 2024
407 User CPU time used: 0 seconds
408 System CPU time used: 0 seconds
409 Sim process exit
