0.6
2018.3
Dec  7 2018
00:33:28
D:/C/Arch/lab2/lab2.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/C/Arch/lab2/lab2.srcs/sim_1/new/adder_4bits_tb.v,1649492012,verilog,,,,adder_4bits_tb,,,,,,,,
D:/C/Arch/lab2/lab2.srcs/sources_1/new/adder_1bit.v,1649491681,verilog,,D:/C/Arch/lab2/lab2.srcs/sources_1/new/adder_4bits.v,,adder_1bit,,,,,,,,
D:/C/Arch/lab2/lab2.srcs/sources_1/new/adder_4bits.v,1649491777,verilog,,D:/C/Arch/lab2/lab2.srcs/sim_1/new/adder_4bits_tb.v,,adder_4bits,,,,,,,,
