<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>hw_sysctl.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="$relpath/search.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_43e0a1f539e00dcfa1a6bc4d4fee4fc2.html">home</a></li><li class="navelem"><a class="el" href="dir_d26bb414aba2a739a17a951773e327d6.html">a0132186</a></li><li class="navelem"><a class="el" href="dir_9f3bad8e5a55c4d1825b401d5a9f35dc.html">c2000ware_pkg</a></li><li class="navelem"><a class="el" href="dir_27453ec920d360b1f6c7ec772e615a12.html">c2000ware</a></li><li class="navelem"><a class="el" href="dir_5f4e8bd3e5a73b27aadd0970b5e586a7.html">repos</a></li><li class="navelem"><a class="el" href="dir_dea4bd4104ea005eb86ecf61737adca8.html">driverlib_repo</a></li><li class="navelem"><a class="el" href="dir_19363b2b615adbde80397d1d9b3202fa.html">src</a></li><li class="navelem"><a class="el" href="dir_6c3e131e6cd3721a69dd4fa87b217d34.html">f2837xd</a></li><li class="navelem"><a class="el" href="dir_ba6256a329bd843384f114ca1f680000.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_sysctl.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__sysctl_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// FILE:    hw_sysctl.h</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// TITLE:   Definitions for the SYSCTL registers.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">// $TI Release:  $</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// $Release Date:  $</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// $Copyright:  $</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef HW_SYSCTL_H</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HW_SYSCTL_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">// The following are defines for the SYSCTL register offsets</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00021"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a597f1993d4a4819f8d5887639bb8640a">   21</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_DEVCFGLOCK1      0x0U         // Lock bit for CPUSELx</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// registers</span></div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a8114c61992a3a08fd857c0b6f5d017fe">   23</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_PARTIDL          0x8U         // Lower 32-bit of Device PART</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Identification Number</span></div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a2e57e4d1177f0056b78fa9265152bb82">   25</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_PARTIDH          0xAU         // Upper 32-bit of Device PART</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Identification Number</span></div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a335e61def0b4fc79e790ad530684382f">   27</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_REVID            0xCU         // Device Revision Number</span></div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a941809ef44b4763761e14c6c096b50fd">   28</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_O_DC0              0x10U        // Device Capability: Device</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Information</span></div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a0a7eb7fba4d5e047045c8e9d8293efd3">   30</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_DC1              0x12U        // Device Capability: Processing</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Block Customization</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a1ec5cf8da913c0d32c88870d9f334972">   32</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_DC2              0x14U        // Device Capability: EMIF</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Customization</span></div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a97335932d1acd63ccd8d20fca82e9e7b">   34</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_DC3              0x16U        // Device Capability: Peripheral</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Customization</span></div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a0f6b5db63fe4aa27b6f7854c8d84ce38">   36</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_DC4              0x18U        // Device Capability: Peripheral</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Customization</span></div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a79280a7c14ebfff18174d2ea1c1aaec6">   38</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_DC5              0x1AU        // Device Capability: Peripheral</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Customization</span></div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aeb80705ea05cba7efb6f49286a6679ea">   40</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_DC6              0x1CU        // Device Capability: Peripheral</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Customization</span></div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a7dff9671cc53d7bd4be03ba5ec4ad3ae">   42</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_DC7              0x1EU        // Device Capability: Peripheral</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Customization</span></div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a6facfe3eaeaedaa10a403691ca9cc252">   44</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_DC8              0x20U        // Device Capability: Peripheral</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Customization</span></div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ab8e58654773bf8bd21e3e05595c94913">   46</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_DC9              0x22U        // Device Capability: Peripheral</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Customization</span></div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aab2293996ae5bd092768531c4f6bbe92">   48</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_DC10             0x24U        // Device Capability: Peripheral</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Customization</span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ab421a6185aadc671ce21b00d56e5048d">   50</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_DC11             0x26U        // Device Capability: Peripheral</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Customization</span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a9f2894724ec5fd63e40807e32bd0b722">   52</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_DC12             0x28U        // Device Capability: Peripheral</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Customization</span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a6d4dd78c91068ce8feb294d10f543f48">   54</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_DC13             0x2AU        // Device Capability: Peripheral</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Customization</span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a1b1b2a02ff0205ae6339b35979f6acf1">   56</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_DC14             0x2CU        // Device Capability: Analog</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Modules Customization</span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a2c0dc3f01ac188ed0aa059d33a13da46">   58</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_DC15             0x2EU        // Device Capability: Analog</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Modules Customization</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a31526f2d4cc6e972835b127ab4130aa2">   60</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_DC17             0x32U        // Device Capability: Analog</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Modules Customization</span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a65b6f8bfaee33f6e23173cff080f88b8">   62</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_DC18             0x34U        // Device Capability: CPU1 Lx</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// SRAM Customization</span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a83e977c5a51bd8c07a77188d014c5983">   64</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_DC19             0x36U        // Device Capability: CPU2 Lx</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// SRAM Customization</span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a7a0716efe59e59af8582eb067a534535">   66</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_DC20             0x38U        // Device Capability: GSx SRAM</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Customization</span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a7d2e09cab006e3acd212e04dd6d0e7ee">   68</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_PERCNF1          0x60U        // Peripheral Configuration</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register</span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a0c0759b208c562b123c3569bb49fee7e">   70</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_FUSEERR          0x74U        // e-Fuse error Status register</span></div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a17ce29972ed9145b9b099fd9c74566e4">   71</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_O_SOFTPRES0        0x82U        // Processing Block Software</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Reset register</span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#abf805774df7647ce6585fedbd640fdda">   73</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_SOFTPRES1        0x84U        // EMIF Software Reset register</span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a4f8265940b49bfad4c8df117208842f8">   74</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_O_SOFTPRES2        0x86U        // Peripheral Software Reset</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register</span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a3f4614aaaa3883c8df8b055156f60daf">   76</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_SOFTPRES3        0x88U        // Peripheral Software Reset</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a96c4afa7b06481684698d0e8fe39e3f6">   78</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_SOFTPRES4        0x8AU        // Peripheral Software Reset</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register</span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a7b2190cae5f1afc656b783c33dd1e143">   80</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_SOFTPRES6        0x8EU        // Peripheral Software Reset</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a3423610fa4bca363c4fa61ff9636a28a">   82</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_SOFTPRES7        0x90U        // Peripheral Software Reset</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register</span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a9a704466d14fa2ac81e4055f8c67a815">   84</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_SOFTPRES8        0x92U        // Peripheral Software Reset</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register</span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a44e038538ce426a2f32413efe05967ff">   86</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_SOFTPRES9        0x94U        // Peripheral Software Reset</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register</span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#acb5965e9bda3993ee868a451c68485ff">   88</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_SOFTPRES11       0x98U        // Peripheral Software Reset</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register</span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ae8e51038ed777342aa620638032c11d1">   90</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_SOFTPRES13       0x9CU        // Peripheral Software Reset</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register</span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a03d506a995360cc1a08ea9f755db4620">   92</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_SOFTPRES14       0x9EU        // Peripheral Software Reset</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register</span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a4e8db93b2ea231c58558af6d16515753">   94</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_SOFTPRES16       0xA2U        // Peripheral Software Reset</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register</span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a8af13bf802f2979e861800d73b00be5e">   96</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_CPUSEL0          0xD6U        // CPU Select register for</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// common peripherals</span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a6b82f95f3addb0ba114f3c78d5852b44">   98</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_CPUSEL1          0xD8U        // CPU Select register for</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// common peripherals</span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ae88772b8b9fa922ee1a0c7ce835fa8e0">  100</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_CPUSEL2          0xDAU        // CPU Select register for</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// common peripherals</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a13425313f6b0d3551fa626bbd13cea67">  102</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_CPUSEL4          0xDEU        // CPU Select register for</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// common peripherals</span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ad2f7394af0345203f6c0aaf1932a055e">  104</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_CPUSEL5          0xE0U        // CPU Select register for</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// common peripherals</span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a2f2a07080eca6e6b0c3af94097c9e81a">  106</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_CPUSEL6          0xE2U        // CPU Select register for</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// common peripherals</span></div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a4223a247463ad9253059c9f3852d4a52">  108</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_CPUSEL7          0xE4U        // CPU Select register for</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// common peripherals</span></div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a28646658485550844596f55357baa4c4">  110</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_CPUSEL8          0xE6U        // CPU Select register for</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// common peripherals</span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ac3271ff89e510d660caaebcad577f573">  112</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_CPUSEL9          0xE8U        // CPU Select register for</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// common peripherals</span></div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ac0e6653a3b2d8e66fc3b1f887c7b3db5">  114</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_CPUSEL11         0xECU        // CPU Select register for</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// common peripherals</span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a4b108d86b8186755b83017799b526a6b">  116</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_CPUSEL12         0xEEU        // CPU Select register for</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// common peripherals</span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a215918ec7b1492b08ddd3cd23470fea8">  118</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_CPUSEL14         0xF2U        // CPU Select register for</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// common peripherals</span></div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aad026345c946959645e4b8b98346b35a">  120</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_CPU2RESCTL       0x122U       // CPU2 Reset Control Register</span></div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a5783cc1722f9f9f9213895c945a1380e">  121</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_O_RSTSTAT          0x124U       // Reset Status register for</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// secondary C28x CPUs</span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a8a67411ccbe20229bd3ffeb8af83c209">  123</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_LPMSTAT          0x125U       // LPM Status Register for</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// secondary C28x CPUs</span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aa7be556590d9fea43f0479802a4e8342">  125</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_SYSDBGCTL        0x12CU       // System Debug Control register</span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a8a2b4bb74187b609ced1facde6a9a4f3">  126</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_O_CLKSEM           0x0U         // Clock Control Semaphore</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ac659d4e1924cdc83c7c2a2fbe16958ba">  128</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_CLKCFGLOCK1      0x2U         // Lock bit for CLKCFG registers</span></div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ad8123e3b07eaabd0245c935641b962cc">  129</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_O_CLKSRCCTL1       0x8U         // Clock Source Control</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register-1</span></div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aa395f07d014c6d105fa87c29f57bbe5f">  131</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_CLKSRCCTL2       0xAU         // Clock Source Control</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register-2</span></div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a1cca96c03d20bf0da9ef7b324069510b">  133</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_CLKSRCCTL3       0xCU         // Clock Source Control</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register-3</span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a45838ef951b9680756190a5051c25abb">  135</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_SYSPLLCTL1       0xEU         // SYSPLL Control register-1</span></div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a40ae4ca137be58686b5b09120c61513f">  136</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_O_SYSPLLMULT       0x14U        // SYSPLL Multiplier register</span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aa3192ab2406ea7ef5e951584d772d075">  137</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_O_SYSPLLSTS        0x16U        // SYSPLL Status register</span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aca41079ef486e9c198accacf8b4bd572">  138</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_O_AUXPLLCTL1       0x18U        // AUXPLL Control register-1</span></div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a3da4cfb3a30159f4c5198a0de87546b5">  139</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_O_AUXPLLMULT       0x1EU        // AUXPLL Multiplier register</span></div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#afea182333f6d3706807f5207b59c4f36">  140</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_O_AUXPLLSTS        0x20U        // AUXPLL Status register</span></div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a41023d369e4707b617963ad86d7369b1">  141</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_O_SYSCLKDIVSEL     0x22U        // System Clock Divider Select</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register</span></div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a3cce067badbd5ab455c779df74a556ac">  143</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_AUXCLKDIVSEL     0x24U        // Auxillary Clock Divider</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Select register</span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ae704c96ba0e1ea957089c0d590148465">  145</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_PERCLKDIVSEL     0x26U        // Peripheral Clock Divider</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Selet register</span></div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ae2540f58b316009ab2567c6799c6f363">  147</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_XCLKOUTDIVSEL    0x28U        // XCLKOUT Divider Select</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register</span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a0e048de08fbf7937fd9ac3648131d611">  149</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_LOSPCP           0x2CU        // Low Speed Clock Source</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Prescalar</span></div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a06c1350f2bad3b33c28a00f4d9c048de">  151</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_MCDCR            0x2EU        // Missing Clock Detect Control</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a15df714044bff35c0d6a21dd4b3e24e9">  153</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_X1CNT            0x30U        // 10-bit Counter on X1 Clock</span></div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a2a7f6963c1946e9b411f7314875c4320">  154</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_O_CPUSYSLOCK1      0x0U         // Lock bit for CPUSYS registers</span></div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#acdec06b381a271489a60981b0a737e83">  155</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_O_HIBBOOTMODE      0x6U         // HIB Boot Mode Register</span></div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ac8f93acd19e34b0d82a9dc5ff4528623">  156</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_O_IORESTOREADDR    0x8U         // IORestore() routine Address</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ad0344c04fb1a4e642a9bc6588de3f189">  158</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_PIEVERRADDR      0xAU         // PIE Vector Fetch Error</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Address register</span></div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a6f3e50eb03708d5a8f32c3a2afad54a8">  160</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_PCLKCR0          0x22U        // Peripheral Clock Gating</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Registers</span></div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a882795a4636ad85510d07c5baef0b994">  162</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_PCLKCR1          0x24U        // Peripheral Clock Gating</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Registers</span></div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ac3ebc1413e356a2e04b0e68fb405e79f">  164</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_PCLKCR2          0x26U        // Peripheral Clock Gating</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Registers</span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ac924d59a84d02d3864d7cd2dc2b409e6">  166</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_PCLKCR3          0x28U        // Peripheral Clock Gating</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Registers</span></div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a1fd0181f9e869352578f9f3244e66361">  168</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_PCLKCR4          0x2AU        // Peripheral Clock Gating</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Registers</span></div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a54a9359695869c72c46514af37d9b6e6">  170</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_PCLKCR6          0x2EU        // Peripheral Clock Gating</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Registers</span></div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a00f31088eb7c02266e844d37c7cb6253">  172</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_PCLKCR7          0x30U        // Peripheral Clock Gating</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Registers</span></div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a582da45a2d3cc716be1597960b43e1ab">  174</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_PCLKCR8          0x32U        // Peripheral Clock Gating</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Registers</span></div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a8f383691655c8a8a34bf0eb7c7f0bc28">  176</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_PCLKCR9          0x34U        // Peripheral Clock Gating</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Registers</span></div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a1c8bbe9387b3d82dd36f5d983e018c90">  178</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_PCLKCR10         0x36U        // Peripheral Clock Gating</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Registers</span></div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a8cdc66f8cd00d137bae2e6a065ef19fc">  180</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_PCLKCR11         0x38U        // Peripheral Clock Gating</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Registers</span></div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a6e4256015f98079ca93a0a5339befbb5">  182</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_PCLKCR12         0x3AU        // Peripheral Clock Gating</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Registers</span></div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a32501a38dc32c34f32f7cd5679c7afc2">  184</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_PCLKCR13         0x3CU        // Peripheral Clock Gating</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Registers</span></div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a478371014960f608fd2f189a297a01f9">  186</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_PCLKCR14         0x3EU        // Peripheral Clock Gating</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Registers</span></div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a5b4dba3393f4808be1a9987ccd449900">  188</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_PCLKCR16         0x42U        // Peripheral Clock Gating</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Registers</span></div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a8cd0b9997d67ea15c6437c40a38c50fd">  190</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_SECMSEL          0x74U        // Secondary Master Select</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register for common peripherals:</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                                               <span class="comment">// Selects between CLA &amp; DMA</span></div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a3d4713fbb2359e019409243698044855">  193</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_LPMCR            0x76U        // LPM Control Register</span></div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ae6243ede120f097d78fe92da1d5ee5e7">  194</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_O_GPIOLPMSEL0      0x78U        // GPIO LPM Wakeup select</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// registers</span></div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#abb77955e4dbeb4f44c5cd31dfa13718b">  196</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_GPIOLPMSEL1      0x7AU        // GPIO LPM Wakeup select</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// registers</span></div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#af0f43ee0fa1c80fb13417301765b7f55">  198</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_TMR2CLKCTL       0x7CU        // Timer2 Clock Measurement</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// functionality control register</span></div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ae170989a7f1704e634daecab9a87b44e">  200</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_RESC             0x80U        // Reset Cause register</span></div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a5d527fcf7b1cf97ae822191ff31b713e">  201</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_O_SCSR             0x22U        // System Control &amp; Status</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a48e200819a43615e2a439cadb4f27dca">  203</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_WDCNTR           0x23U        // Watchdog Counter Register</span></div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ae4c4b1f725c02fccc6ec65b039289af7">  204</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_O_WDKEY            0x25U        // Watchdog Reset Key Register</span></div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a9b344f9d414e67441a4b699b962e710e">  205</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_O_WDCR             0x29U        // Watchdog Control Register</span></div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a22a17afedc3e538c4e8b4638343b2b85">  206</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_O_WDWCR            0x2AU        // Watchdog Windowed Control</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ad9c43f03cf22c24ce42800d3f98c05d1">  208</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_CLA1TASKSRCSELLOCK  0x0U         // CLA1 Task Trigger Source</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Select Lock Register</span></div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a968d983693cdaa9e339de2bf734a1b3f">  210</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_DMACHSRCSELLOCK  0x4U         // DMA Channel Triger Source</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Select Lock Register</span></div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ae11f9b235995481f2c45ca7c3a86a87e">  212</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_CLA1TASKSRCSEL1  0x6U         // CLA1 Task Trigger Source</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Select Register-1</span></div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a7bf8033d44c752256d88e25fd2c6271f">  214</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_CLA1TASKSRCSEL2  0x8U         // CLA1 Task Trigger Source</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Select Register-2</span></div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aa3379fc1723d11197045dace0dac2390">  216</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_DMACHSRCSEL1     0x16U        // DMA Channel Trigger Source</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Select Register-1</span></div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#abc5d4d3a106562ac943104c27a1cc3bc">  218</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_DMACHSRCSEL2     0x18U        // DMA Channel Trigger Source</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Select Register-2</span></div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a25bd47a942aba4cef97818cf5aa13f03">  220</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_SYNCSELECT       0x0U         // Sync Input and Output Select</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a920bca944f32a7cccf94ea49fcd90c2b">  222</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_ADCSOCOUTSELECT  0x2U         // External ADC (Off Chip) SOC</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Select Register</span></div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a753285380387f3ff818e1927c3d8acb2">  224</a></span>&#160;<span class="preprocessor">#define SYSCTL_O_SYNCSOCLOCK      0x4U         // SYNCSEL and EXTADCSOC Select</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Lock register</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">// The following are defines for the bit fields in the DEVCFGLOCK1 register</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a1c59593aa2db5c6d84c442f302f034d1">  232</a></span>&#160;<span class="preprocessor">#define SYSCTL_DEVCFGLOCK1_CPUSEL0  0x1U         // Lock bit for CPUSEL0 register</span></div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a1814a7547e1cca823b72b32285bcf725">  233</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DEVCFGLOCK1_CPUSEL1  0x2U         // Lock bit for CPUSEL1 register</span></div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a6f0b8b490a7d51a8b9b8528f890c4817">  234</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DEVCFGLOCK1_CPUSEL2  0x4U         // Lock bit for CPUSEL2 register</span></div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a97dae1eeec601f5fc440956b0aaff60d">  235</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DEVCFGLOCK1_CPUSEL3  0x8U         // Lock bit for CPUSEL3 register</span></div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ab721db2f6dba185ad415744c352b47bb">  236</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DEVCFGLOCK1_CPUSEL4  0x10U        // Lock bit for CPUSEL4 register</span></div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#af2f3dd1d487c0ceb60974d4525e8f15d">  237</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DEVCFGLOCK1_CPUSEL5  0x20U        // Lock bit for CPUSEL5 register</span></div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ac36849570ee6cbece18627771adcbf3c">  238</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DEVCFGLOCK1_CPUSEL6  0x40U        // Lock bit for CPUSEL6 register</span></div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#af604283d22fdbc7c599fba4b34d85dac">  239</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DEVCFGLOCK1_CPUSEL7  0x80U        // Lock bit for CPUSEL7 register</span></div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aae9322588e5393cea5b4b636897fa453">  240</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DEVCFGLOCK1_CPUSEL8  0x100U       // Lock bit for CPUSEL8 register</span></div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a4b269a95555c1481d871033997871924">  241</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DEVCFGLOCK1_CPUSEL9  0x200U       // Lock bit for CPUSEL9 register</span></div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a98c43fb004758bd60d47fa321f298e13">  242</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DEVCFGLOCK1_CPUSEL10  0x400U       // Lock bit for CPUSEL10</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register</span></div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a1cbcb331d5be8ab805c575159130a643">  244</a></span>&#160;<span class="preprocessor">#define SYSCTL_DEVCFGLOCK1_CPUSEL11  0x800U       // Lock bit for CPUSEL11</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register</span></div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a3ef7b76d3396cab8d56234bf83c5c9aa">  246</a></span>&#160;<span class="preprocessor">#define SYSCTL_DEVCFGLOCK1_CPUSEL12  0x1000U      // Lock bit for CPUSEL12</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register</span></div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a42294410764813ad574cfd0d4d81b146">  248</a></span>&#160;<span class="preprocessor">#define SYSCTL_DEVCFGLOCK1_CPUSEL13  0x2000U      // Lock bit for CPUSEL13</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register</span></div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a4173f41a29319afa267c162d07a25236">  250</a></span>&#160;<span class="preprocessor">#define SYSCTL_DEVCFGLOCK1_CPUSEL14  0x4000U      // Lock bit for CPUSEL14</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">// The following are defines for the bit fields in the PARTIDL register</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aa3c254b2d5c93964fc550715ef37f36f">  258</a></span>&#160;<span class="preprocessor">#define SYSCTL_PARTIDL_QUAL_S     6U</span></div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a65c4a2ebdf26b45bcf25e251f885215e">  259</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PARTIDL_QUAL_M     0xC0U        // Qualification Status</span></div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a33648420c863f55e342cb004ebbf7275">  260</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PARTIDL_PIN_COUNT_S  8U</span></div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aa35492a2b01deb18c86e9d3df8052a0d">  261</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PARTIDL_PIN_COUNT_M  0x700U       // Device Pin Count</span></div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a697f0d47d66b2048086d7ad655c29db4">  262</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PARTIDL_INSTASPIN_S  13U</span></div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a074059e3614b5bcbcd134a238fd10bca">  263</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PARTIDL_INSTASPIN_M  0x6000U      // Motorware feature set</span></div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a5b2e9e6bd30ddcaa8f2ecf4e2e9e5067">  264</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PARTIDL_FLASH_SIZE_S  16U</span></div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ae1f24879ac59eecfae518f687bcd1d4f">  265</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PARTIDL_FLASH_SIZE_M  0xFF0000U    // Flash size in KB</span></div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ab9dbf3bda63315e32135e55d82197320">  266</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PARTIDL_PARTID_FORMAT_REVISION_S  28U</span></div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aac42c2c29aa9f482b9d4bfd1a2a874f6">  267</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PARTIDL_PARTID_FORMAT_REVISION_M  0xF0000000U  // Revision of the PARTID format</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">// The following are defines for the bit fields in the PARTIDH register</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a575559b158855d769441670d1338ccf8">  274</a></span>&#160;<span class="preprocessor">#define SYSCTL_PARTIDH_FAMILY_S   8U</span></div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a6661e9d26e86481dc8a5a3e97d9031bf">  275</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PARTIDH_FAMILY_M   0xFF00U      // Device family</span></div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a7769d2430dce8b4ae8597c96054b474b">  276</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PARTIDH_PARTNO_S   16U</span></div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ad5c6e46de1690c07f216e4dae3fe5806">  277</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PARTIDH_PARTNO_M   0xFF0000U    // Device part number</span></div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aee38a22371574401615923be5e913d0c">  278</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PARTIDH_DEVICE_CLASS_ID_S  24U</span></div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ad03c01d99b1d814a09d6bc0203806093">  279</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PARTIDH_DEVICE_CLASS_ID_M  0xFF000000U  // Device class ID</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">// The following are defines for the bit fields in the DC0 register</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a5f8d76ab72648d5857e73662ed1e9a65">  286</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SINGLE_CORE    0x1U         // Single Core vs Dual Core</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">// The following are defines for the bit fields in the DC1 register</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ab9905af71fa398634d3e01c49399038c">  293</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_CPU1_FPU_TMU   0x1U         // CPU1&#39;s FPU1+TMU1</span></div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a5c5d075127931a63eb69b2325f4bef13">  294</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC1_CPU2_FPU_TMU   0x2U         // CPU2&#39;s FPU2+TMU2</span></div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a1617706cfd29722076a5a675391803d0">  295</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC1_CPU1_VCU       0x4U         // CPU1&#39;s VCU</span></div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a8bf07bc28c3e6073a6d17e2420cf006a">  296</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC1_CPU2_VCU       0x8U         // CPU2&#39;s VCU</span></div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a2f98a9fe1a4c1d773b1fa5cc3e0e01bc">  297</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC1_CPU1_CLA1      0x40U        // CPU1.CLA1</span></div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a5a17ed045558602fa4e5d5c0932d7245">  298</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC1_CPU2_CLA1      0x100U       // CPU2.CLA1</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">// The following are defines for the bit fields in the DC2 register</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a882dbb2c1b18c206597b57ff339488d1">  305</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_EMIF1          0x1U         // EMIF1</span></div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#af826948959821e827a906a0b31676736">  306</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC2_EMIF2          0x2U         // EMIF2</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">// The following are defines for the bit fields in the DC3 register</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a870500ac91b2dcc21b2077fe0449a068">  313</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_EPWM1          0x1U         // EPWM1</span></div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a87fdb9a545dfdbea16d1c94347e56006">  314</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_EPWM2          0x2U         // EPWM2</span></div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aed5abe9e4aacf372a687bf1604e79c69">  315</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_EPWM3          0x4U         // EPWM3</span></div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a4cdb68c01009cd635e8ef1a01eb0ee7f">  316</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_EPWM4          0x8U         // EPWM4</span></div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ac20f6d275e908f689d83e549a77b2de0">  317</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_EPWM5          0x10U        // EPWM5</span></div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ae26f77fce4ff3b1c1df0d1f35b206e9a">  318</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_EPWM6          0x20U        // EPWM6</span></div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a2ec2945a049fed6e2d09b9f96a03ad3f">  319</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_EPWM7          0x40U        // EPWM7</span></div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#adfe2ceecd5c14f0a67a5da3db70a5e65">  320</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_EPWM8          0x80U        // EPWM8</span></div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a60a122f724c6a86c873370de9ad1eb1f">  321</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_EPWM9          0x100U       // EPWM9</span></div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a2b7b663ae92a14be4ae92c18bcb63dda">  322</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_EPWM10         0x200U       // EPWM10</span></div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aafc3056e8b5dd79e9256269e87ebc988">  323</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_EPWM11         0x400U       // EPWM11</span></div>
<div class="line"><a name="l00324"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aecaa2044810b3e39a90a09de642b08c6">  324</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_EPWM12         0x800U       // EPWM12</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">// The following are defines for the bit fields in the DC4 register</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00331"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a030c83dfc723d32938c4eac80aeaf39a">  331</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC4_ECAP1          0x1U         // ECAP1</span></div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aee354048f62e07f6fb7bdee063623c69">  332</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC4_ECAP2          0x2U         // ECAP2</span></div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a04faf609c6749aad4f51f41886185471">  333</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC4_ECAP3          0x4U         // ECAP3</span></div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#abfd6c42b29e8f87b13a95e35506bd6bc">  334</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC4_ECAP4          0x8U         // ECAP4</span></div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a165a33a2d72e9e1f8ce60229973458b6">  335</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC4_ECAP5          0x10U        // ECAP5</span></div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ac956c23166e4b76426fdf13f4ff9563b">  336</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC4_ECAP6          0x20U        // ECAP6</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">// The following are defines for the bit fields in the DC5 register</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aebc1f8756c18d7241d6889b1475ad736">  343</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC5_EQEP1          0x1U         // EQEP1</span></div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a9c48faadf8429930ec399fc259e72d72">  344</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC5_EQEP2          0x2U         // EQEP2</span></div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a91fddc77668d3d0d54654330acfbc294">  345</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC5_EQEP3          0x4U         // EQEP3</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">// The following are defines for the bit fields in the DC6 register</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a2988ecc81c255e0a18462163083bc212">  352</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC6_CLB1           0x1U         // CLB1</span></div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a31dcdd48e690005b1297bc3a7f0ed0db">  353</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC6_CLB2           0x2U         // CLB2</span></div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a9063bd03a21ffed409ba13cf1e3dbe11">  354</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC6_CLB3           0x4U         // CLB3</span></div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a37add0abe5d97f38cad43ea052251876">  355</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC6_CLB4           0x8U         // CLB4</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">// The following are defines for the bit fields in the DC7 register</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a47fa0a54b6b455d324106fb22e70b076">  362</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_SD1            0x1U         // SD1</span></div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a4f161a130caf3c7156208a01cbbfa691">  363</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC7_SD2            0x2U         // SD2</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">// The following are defines for the bit fields in the DC8 register</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a3a5da6b7c9d614b175cf4e5d54899fd0">  370</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_SCI_A          0x1U         // SCI_A</span></div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ac67f624d96fa277c3533d67d772dfde9">  371</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC8_SCI_B          0x2U         // SCI_B</span></div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a1151aac66ebf607334ecea13d7dc8e01">  372</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC8_SCI_C          0x4U         // SCI_C</span></div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a94d81bc77ef7885175c27edf0715802d">  373</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC8_SCI_D          0x8U         // SCI_D</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">// The following are defines for the bit fields in the DC9 register</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a715c719fd13121f96e603338a02daf93">  380</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC9_SPI_A          0x1U         // SPI_A</span></div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ae71fbf59afe3a06fcb6486ba875394c2">  381</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC9_SPI_B          0x2U         // SPI_B</span></div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a09a5b175a71179f6775efdf2f38e5519">  382</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC9_SPI_C          0x4U         // SPI_C</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">// The following are defines for the bit fields in the DC10 register</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00389"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a32d27ea959e6a84e21b6348995df11d2">  389</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC10_I2C_A         0x1U         // I2C_A</span></div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a1264541fff5c16a7344fc20b7952384c">  390</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC10_I2C_B         0x2U         // I2C_B</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">// The following are defines for the bit fields in the DC11 register</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a941dd5189705af08e430c4d9815c70db">  397</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC11_CAN_A         0x1U         // CAN_A</span></div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a1cbe9b002fdad6a96e727bc36662810e">  398</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC11_CAN_B         0x2U         // CAN_B</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">// The following are defines for the bit fields in the DC12 register</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a9f814236aaaa8396fb9dda2d57f1a924">  405</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC12_MCBSP_A       0x1U         // McBSP_A</span></div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ada10412a688c85024ca06d6967a04b2e">  406</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC12_MCBSP_B       0x2U         // McBSP_B</span></div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a9677d9be71f5a1cb0b80b3263eb580e3">  407</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC12_USB_A_S       16U</span></div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a8fbb36bc8b7e33c5271fb724b5fd409c">  408</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC12_USB_A_M       0x30000U     // Decides the capability of the</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// USB_A Module</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">// The following are defines for the bit fields in the DC13 register</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ad538755bc2358f65d576a9a8e5040b51">  416</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC13_UPP_A         0x1U         // uPP_A</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">// The following are defines for the bit fields in the DC14 register</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00423"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a2769615bcaa0d4ff16119dda9a03fbb0">  423</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC14_ADC_A         0x1U         // ADC_A</span></div>
<div class="line"><a name="l00424"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aa4ed24ea102284e5cf5849d32f0141b3">  424</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC14_ADC_B         0x2U         // ADC_B</span></div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a8eedda5571f4131228d934dc300529e5">  425</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC14_ADC_C         0x4U         // ADC_C</span></div>
<div class="line"><a name="l00426"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ad85dc3c8069ab04bd6d419d51533794e">  426</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC14_ADC_D         0x8U         // ADC_D</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">// The following are defines for the bit fields in the DC15 register</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00433"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a5dc4c3c34251d8fe42f46699ab0aeeb4">  433</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC15_CMPSS1        0x1U         // CMPSS1</span></div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#af50c6565214a0f682e69d3c5380ae04b">  434</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC15_CMPSS2        0x2U         // CMPSS2</span></div>
<div class="line"><a name="l00435"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a93c2ced4843a40b5c4ffca71d16060ff">  435</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC15_CMPSS3        0x4U         // CMPSS3</span></div>
<div class="line"><a name="l00436"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a93326f995718dddab5c660fadb7c6f4a">  436</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC15_CMPSS4        0x8U         // CMPSS4</span></div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a3820fcf6282bb8e33a9d90c83640ca18">  437</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC15_CMPSS5        0x10U        // CMPSS5</span></div>
<div class="line"><a name="l00438"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a2ac3d342b295d0675fc00f75395a88c2">  438</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC15_CMPSS6        0x20U        // CMPSS6</span></div>
<div class="line"><a name="l00439"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aadf8ee102ac37be857d0b27f5583d509">  439</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC15_CMPSS7        0x40U        // CMPSS7</span></div>
<div class="line"><a name="l00440"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a40434c619652221bfb97eb85fb12b795">  440</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC15_CMPSS8        0x80U        // CMPSS8</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">// The following are defines for the bit fields in the DC17 register</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00447"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a2c5eeb4ca194d5bf84b7929e9b4f3fb0">  447</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC17_DAC_A         0x10000U     // Buffered-DAC_A</span></div>
<div class="line"><a name="l00448"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#af1c3033514f1270cb79708899896c4af">  448</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC17_DAC_B         0x20000U     // Buffered-DAC_B</span></div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a0a18e0a7db97e6c08e25e12be2be0bfa">  449</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC17_DAC_C         0x40000U     // Buffered-DAC_C</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">// The following are defines for the bit fields in the DC18 register</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00456"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a5c97c7a73d959127641cb7ab4b8aaa81">  456</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC18_LS0_1         0x1U         // LS0_1</span></div>
<div class="line"><a name="l00457"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ab0be9bfd8af0d7b4d90ce4bdb94398c2">  457</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC18_LS1_1         0x2U         // LS1_1</span></div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a20363cd2006f2c0979551a6c6a65a9c9">  458</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC18_LS2_1         0x4U         // LS2_1</span></div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a9172fde8ea69ac6fa506a467f8554931">  459</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC18_LS3_1         0x8U         // LS3_1</span></div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a8037004caf2c6a72cd901bad848c0137">  460</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC18_LS4_1         0x10U        // LS4_1</span></div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a3bafc4b200faa7715c0e9a1013fdab8b">  461</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC18_LS5_1         0x20U        // LS5_1</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">// The following are defines for the bit fields in the DC19 register</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00468"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aa0f697c2f08ad41455fd7d002f1d2027">  468</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC19_LS0_2         0x1U         // LS0_2</span></div>
<div class="line"><a name="l00469"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a3c5d257ccb2a91d968a2cd0f60599678">  469</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC19_LS1_2         0x2U         // LS1_2</span></div>
<div class="line"><a name="l00470"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a56bf72022d917ecfc3e2920bf0f3c1ed">  470</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC19_LS2_2         0x4U         // LS2_2</span></div>
<div class="line"><a name="l00471"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a1bf6e2c846143d98ae3dec68699d975e">  471</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC19_LS3_2         0x8U         // LS3_2</span></div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ab607d29bbb4dcc66bfb5f7aa425aef60">  472</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC19_LS4_2         0x10U        // LS4_2</span></div>
<div class="line"><a name="l00473"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a42a08e68f5a59e6e6ddcff7b2d19597b">  473</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC19_LS5_2         0x20U        // LS5_2</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">// The following are defines for the bit fields in the DC20 register</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a62616c90cc51da194a245a5896a707bd">  480</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC20_GS0           0x1U         // GS0</span></div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a61c8d5d77124da9fafe622f8a8d3458c">  481</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC20_GS1           0x2U         // GS1</span></div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ac20cd3ed17cfbfc943ff0cba86c5e78f">  482</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC20_GS2           0x4U         // GS2</span></div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a709f82db09e240489c2a6271e12ffa2a">  483</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC20_GS3           0x8U         // GS3</span></div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a59492157043190b96a4c44d5cc6ae47f">  484</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC20_GS4           0x10U        // GS4</span></div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#adc273b21b963a43e36c3ef8f64325227">  485</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC20_GS5           0x20U        // GS5</span></div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ab46aef08877d39002125895a37de1da7">  486</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC20_GS6           0x40U        // GS6</span></div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a1fd9abe41875bd9a6e02bf6f0b54da72">  487</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC20_GS7           0x80U        // GS7</span></div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ade3f94da7cc88190104070ac4a259896">  488</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC20_GS8           0x100U       // GS8</span></div>
<div class="line"><a name="l00489"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a43a640130e9e1dd295a81a62058b6e4f">  489</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC20_GS9           0x200U       // GS9</span></div>
<div class="line"><a name="l00490"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a6ef2220ba752d941bbbb612e14c73238">  490</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC20_GS10          0x400U       // GS10</span></div>
<div class="line"><a name="l00491"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a551967bca270eb0b9788956ee6cb927c">  491</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC20_GS11          0x800U       // GS11</span></div>
<div class="line"><a name="l00492"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a45cf410de38add42865ed1eee7d10efe">  492</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC20_GS12          0x1000U      // GS12</span></div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#af839349fddcb55a8258f8e4dd94a7d31">  493</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC20_GS13          0x2000U      // GS13</span></div>
<div class="line"><a name="l00494"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ae45d4414b9b692eedc956b853e66a45d">  494</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC20_GS14          0x4000U      // GS14</span></div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a0c4a15bd1011a21d2d65dc6c3719edfe">  495</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC20_GS15          0x8000U      // GS15</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">// The following are defines for the bit fields in the PERCNF1 register</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a68710133a9d2f6d14e7da10a5aaf6f49">  502</a></span>&#160;<span class="preprocessor">#define SYSCTL_PERCNF1_ADC_A_MODE  0x1U         // ADC_A mode setting bit</span></div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a02f2dedf77d3ba395485758c157f22bf">  503</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PERCNF1_ADC_B_MODE  0x2U         // ADC_B mode setting bit</span></div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a510b301734587bb8472a8000c02f6ac6">  504</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PERCNF1_ADC_C_MODE  0x4U         // ADC_C mode setting bit</span></div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#acc73ce084aa2a72c3ff6586ca8e0b1a1">  505</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PERCNF1_ADC_D_MODE  0x8U         // ADC_D mode setting bit</span></div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aa2f90d1110c76db44fb829b4ce25339b">  506</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PERCNF1_USB_A_PHY  0x10000U     // USB_A_PHY</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">// The following are defines for the bit fields in the FUSEERR register</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00513"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#afb7144089f754e8ae27cdecbaeb77473">  513</a></span>&#160;<span class="preprocessor">#define SYSCTL_FUSEERR_ALERR_S    0U</span></div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a6ec481c33cb7f07bf24d940a33956025">  514</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_FUSEERR_ALERR_M    0x1FU        // Efuse Autoload Error Status</span></div>
<div class="line"><a name="l00515"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aab80189a12ae5dca22feef515764abbb">  515</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_FUSEERR_ERR        0x20U        // Efuse Self Test Error Status</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">// The following are defines for the bit fields in the SOFTPRES0 register</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a30abeed0151749c7805f0f09904ffe78">  522</a></span>&#160;<span class="preprocessor">#define SYSCTL_SOFTPRES0_CPU1_CLA1  0x1U         // CPU1_CLA1 software reset bit</span></div>
<div class="line"><a name="l00523"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aa1720e1b55708131c7ad8a65af653021">  523</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SOFTPRES0_CPU2_CLA1  0x4U         // CPU2_CLA1 software reset bit</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">// The following are defines for the bit fields in the SOFTPRES1 register</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a97a096360dbe19db280336562193d664">  530</a></span>&#160;<span class="preprocessor">#define SYSCTL_SOFTPRES1_EMIF1    0x1U         // EMIF1 software reset bit</span></div>
<div class="line"><a name="l00531"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a381f9834c2a5b7a28d768ad7405485b2">  531</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SOFTPRES1_EMIF2    0x2U         // EMIF2 software reset bit</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">// The following are defines for the bit fields in the SOFTPRES2 register</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a698bcb06062f44a387d169b5eb38b03c">  538</a></span>&#160;<span class="preprocessor">#define SYSCTL_SOFTPRES2_EPWM1    0x1U         // EPWM1 software reset bit</span></div>
<div class="line"><a name="l00539"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a59dbf2be1fb042875c370d30dc6de9b4">  539</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SOFTPRES2_EPWM2    0x2U         // EPWM2 software reset bit</span></div>
<div class="line"><a name="l00540"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a37a4072d9ff3098326c974d5caea1839">  540</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SOFTPRES2_EPWM3    0x4U         // EPWM3 software reset bit</span></div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a78a1c712f0cf4115d27b89c9e1c8c637">  541</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SOFTPRES2_EPWM4    0x8U         // EPWM4 software reset bit</span></div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a4b4f055c2503b826de33462b1c1783ac">  542</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SOFTPRES2_EPWM5    0x10U        // EPWM5 software reset bit</span></div>
<div class="line"><a name="l00543"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a69cec9048105edd1dd68415d5a65eaa7">  543</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SOFTPRES2_EPWM6    0x20U        // EPWM6 software reset bit</span></div>
<div class="line"><a name="l00544"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a34bb7bb90f8c05b7063d2a58d7d3428a">  544</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SOFTPRES2_EPWM7    0x40U        // EPWM7 software reset bit</span></div>
<div class="line"><a name="l00545"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a5044fdd9a7e63fa73a52ab4956099a38">  545</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SOFTPRES2_EPWM8    0x80U        // EPWM8 software reset bit</span></div>
<div class="line"><a name="l00546"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ae0315ebfd9bedab53807f29325d9657b">  546</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SOFTPRES2_EPWM9    0x100U       // EPWM9 software reset bit</span></div>
<div class="line"><a name="l00547"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ab8c06451c76b84eb309846d392867479">  547</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SOFTPRES2_EPWM10   0x200U       // EPWM10 software reset bit</span></div>
<div class="line"><a name="l00548"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a32063016bfca1fa90ae2d7f31f75f5b2">  548</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SOFTPRES2_EPWM11   0x400U       // EPWM11 software reset bit</span></div>
<div class="line"><a name="l00549"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aea737e5e63a2264df5a4bfc3006463ee">  549</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SOFTPRES2_EPWM12   0x800U       // EPWM12 software reset bit</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">// The following are defines for the bit fields in the SOFTPRES3 register</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00556"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aa55b759f3cb97e4ef845b2380b7ff10e">  556</a></span>&#160;<span class="preprocessor">#define SYSCTL_SOFTPRES3_ECAP1    0x1U         // ECAP1 software reset bit</span></div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a77fa30bc5e59ed044a780c80ba69a722">  557</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SOFTPRES3_ECAP2    0x2U         // ECAP2 software reset bit</span></div>
<div class="line"><a name="l00558"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#afc15c3be7a1b1239346bfeb55f4dd4c0">  558</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SOFTPRES3_ECAP3    0x4U         // ECAP3 software reset bit</span></div>
<div class="line"><a name="l00559"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ae3f2989a9c7ab0037658c55c84e8302b">  559</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SOFTPRES3_ECAP4    0x8U         // ECAP4 software reset bit</span></div>
<div class="line"><a name="l00560"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a9299ed2679c97ada5c084724cc9282bd">  560</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SOFTPRES3_ECAP5    0x10U        // ECAP5 software reset bit</span></div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a03ac713776e70b5678dac10329d297b8">  561</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SOFTPRES3_ECAP6    0x20U        // ECAP6 software reset bit</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">// The following are defines for the bit fields in the SOFTPRES4 register</span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a2fdc28c050ec8a5b30171ed8f932b49a">  568</a></span>&#160;<span class="preprocessor">#define SYSCTL_SOFTPRES4_EQEP1    0x1U         // EQEP1 software reset bit</span></div>
<div class="line"><a name="l00569"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a25f48bccdf3598607803f09874468f7c">  569</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SOFTPRES4_EQEP2    0x2U         // EQEP2 software reset bit</span></div>
<div class="line"><a name="l00570"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a504125eb8e436b33dd81803fc4b948ca">  570</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SOFTPRES4_EQEP3    0x4U         // EQEP3 software reset bit</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">// The following are defines for the bit fields in the SOFTPRES6 register</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a90a5c5dd54082a300dcf81505889b54a">  577</a></span>&#160;<span class="preprocessor">#define SYSCTL_SOFTPRES6_SD1      0x1U         // SD1 software reset bit</span></div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#acd9649189819a510abf38c23b897af68">  578</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SOFTPRES6_SD2      0x2U         // SD2 software reset bit</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">// The following are defines for the bit fields in the SOFTPRES7 register</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00585"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ab949ca1c64a963b8830c0deda01d7c00">  585</a></span>&#160;<span class="preprocessor">#define SYSCTL_SOFTPRES7_SCI_A    0x1U         // SCI_A software reset bit</span></div>
<div class="line"><a name="l00586"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a0eb6091d3693fb25e16ccb545859f889">  586</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SOFTPRES7_SCI_B    0x2U         // SCI_B software reset bit</span></div>
<div class="line"><a name="l00587"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aee1a104e5332822690ed5bd98dfe6070">  587</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SOFTPRES7_SCI_C    0x4U         // SCI_C software reset bit</span></div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a6b7f12cf3031905c04df3fca99a813e6">  588</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SOFTPRES7_SCI_D    0x8U         // SCI_D software reset bit</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">// The following are defines for the bit fields in the SOFTPRES8 register</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00595"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ab9907fc808dd6d5cb529bc36b12d7d98">  595</a></span>&#160;<span class="preprocessor">#define SYSCTL_SOFTPRES8_SPI_A    0x1U         // SPI_A software reset bit</span></div>
<div class="line"><a name="l00596"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ad1987e3ff259e2d8bd2e437a8820c318">  596</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SOFTPRES8_SPI_B    0x2U         // SPI_B software reset bit</span></div>
<div class="line"><a name="l00597"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a1f47742d689bfc8039646809d2b35406">  597</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SOFTPRES8_SPI_C    0x4U         // SPI_C software reset bit</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">// The following are defines for the bit fields in the SOFTPRES9 register</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00604"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a4b77b7153e91af0e2b6685c4867ae81a">  604</a></span>&#160;<span class="preprocessor">#define SYSCTL_SOFTPRES9_I2C_A    0x1U         // I2C_A software reset bit</span></div>
<div class="line"><a name="l00605"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#abfbca898927957fa8931bed68af8ade8">  605</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SOFTPRES9_I2C_B    0x2U         // I2C_B software reset bit</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment">// The following are defines for the bit fields in the SOFTPRES11 register</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00612"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ab41c421db11feced6c8f771444d25512">  612</a></span>&#160;<span class="preprocessor">#define SYSCTL_SOFTPRES11_MCBSP_A  0x1U         // McBSP_A software reset bit</span></div>
<div class="line"><a name="l00613"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a2fd5d41cb56b4de0e84fd2668f5fbe46">  613</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SOFTPRES11_MCBSP_B  0x2U         // McBSP_B software reset bit</span></div>
<div class="line"><a name="l00614"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a528a99e8374741fdd11abeede4550b50">  614</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SOFTPRES11_USB_A   0x10000U     // USB_A software reset bit</span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">// The following are defines for the bit fields in the SOFTPRES13 register</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a53d5c8c2ff9279cc2a4d11711618889f">  621</a></span>&#160;<span class="preprocessor">#define SYSCTL_SOFTPRES13_ADC_A   0x1U         // ADC_A software reset bit</span></div>
<div class="line"><a name="l00622"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a05858d8b2664ed4fc240d864d643e0b9">  622</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SOFTPRES13_ADC_B   0x2U         // ADC_B software reset bit</span></div>
<div class="line"><a name="l00623"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a7cf045bf530ddbd437723fc7da42a73c">  623</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SOFTPRES13_ADC_C   0x4U         // ADC_C software reset bit</span></div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a6d8efaab6e44d41914422de549483a59">  624</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SOFTPRES13_ADC_D   0x8U         // ADC_D software reset bit</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">// The following are defines for the bit fields in the SOFTPRES14 register</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00631"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aa15c7281e11ce549e2085ddd541f517a">  631</a></span>&#160;<span class="preprocessor">#define SYSCTL_SOFTPRES14_CMPSS1  0x1U         // CMPSS1 software reset bit</span></div>
<div class="line"><a name="l00632"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#abb4a128129c2081d82079a66c1738721">  632</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SOFTPRES14_CMPSS2  0x2U         // CMPSS2 software reset bit</span></div>
<div class="line"><a name="l00633"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a965f71fbc02b51b28c33bfcde3ed5c2f">  633</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SOFTPRES14_CMPSS3  0x4U         // CMPSS3 software reset bit</span></div>
<div class="line"><a name="l00634"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aedfe93e68ae2f4c920a81eab4758bf80">  634</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SOFTPRES14_CMPSS4  0x8U         // CMPSS4 software reset bit</span></div>
<div class="line"><a name="l00635"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a33d79a288c4f893d5efff48dccb96739">  635</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SOFTPRES14_CMPSS5  0x10U        // CMPSS5 software reset bit</span></div>
<div class="line"><a name="l00636"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a08ea2e89aa6caf65f00220e27e8e6ea0">  636</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SOFTPRES14_CMPSS6  0x20U        // CMPSS6 software reset bit</span></div>
<div class="line"><a name="l00637"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a370c5a290e1fcff1ab1e0f2bdc72737e">  637</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SOFTPRES14_CMPSS7  0x40U        // CMPSS7 software reset bit</span></div>
<div class="line"><a name="l00638"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aaf48651a5bd5eb774a3f6cda74cac0d8">  638</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SOFTPRES14_CMPSS8  0x80U        // CMPSS8 software reset bit</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">// The following are defines for the bit fields in the SOFTPRES16 register</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00645"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a4b3c9e09a92d531f1332f8baefcd98ee">  645</a></span>&#160;<span class="preprocessor">#define SYSCTL_SOFTPRES16_DAC_A   0x10000U     // Buffered_DAC_A software reset</span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// bit</span></div>
<div class="line"><a name="l00647"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a073ddd06484f3453923442015e3b5362">  647</a></span>&#160;<span class="preprocessor">#define SYSCTL_SOFTPRES16_DAC_B   0x20000U     // Buffered_DAC_B software reset</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// bit</span></div>
<div class="line"><a name="l00649"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a70eacce9661683ac185eae2ed5ec25bb">  649</a></span>&#160;<span class="preprocessor">#define SYSCTL_SOFTPRES16_DAC_C   0x40000U     // Buffered_DAC_C software reset</span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// bit</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment">// The following are defines for the bit fields in the CPUSEL0 register</span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00657"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a923f27800a8dcc4bdb135a466571bb18">  657</a></span>&#160;<span class="preprocessor">#define SYSCTL_CPUSEL0_EPWM1      0x1U         // EPWM1 CPU select bit</span></div>
<div class="line"><a name="l00658"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a8090a5ffba06e3eef41488de64b09009">  658</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSEL0_EPWM2      0x2U         // EPWM2 CPU select bit</span></div>
<div class="line"><a name="l00659"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ac321f12b030cffc219e23eb2f5e8e1ea">  659</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSEL0_EPWM3      0x4U         // EPWM3 CPU select bit</span></div>
<div class="line"><a name="l00660"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a8c32c6960e9d23fc5eca2b2b5e33abed">  660</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSEL0_EPWM4      0x8U         // EPWM4 CPU select bit</span></div>
<div class="line"><a name="l00661"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a99fbc70c7fac736ce5732dbab30804c5">  661</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSEL0_EPWM5      0x10U        // EPWM5 CPU select bit</span></div>
<div class="line"><a name="l00662"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a3dc91ffe55898edac65c197e94244e17">  662</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSEL0_EPWM6      0x20U        // EPWM6 CPU select bit</span></div>
<div class="line"><a name="l00663"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ab4bc6b5620784b647dfd20d65b339fd3">  663</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSEL0_EPWM7      0x40U        // EPWM7 CPU select bit</span></div>
<div class="line"><a name="l00664"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#af75e6393d0c35af287c790d4a8a252c6">  664</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSEL0_EPWM8      0x80U        // EPWM8 CPU select bit</span></div>
<div class="line"><a name="l00665"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#abbc2b9f471ac06bf80d697f603730dbe">  665</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSEL0_EPWM9      0x100U       // EPWM9 CPU select bit</span></div>
<div class="line"><a name="l00666"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#af03c4ff585b8a467bd27eb9a95328368">  666</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSEL0_EPWM10     0x200U       // EPWM10 CPU select bit</span></div>
<div class="line"><a name="l00667"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a00ac3e7aa013800ed46a93c4ac1b07dc">  667</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSEL0_EPWM11     0x400U       // EPWM11 CPU select bit</span></div>
<div class="line"><a name="l00668"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ac2bbd22770b293bf2dd59a9d88234cf1">  668</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSEL0_EPWM12     0x800U       // EPWM12 CPU select bit</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment">// The following are defines for the bit fields in the CPUSEL1 register</span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00675"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aa09760cc031f56c9c2824a19d2306a67">  675</a></span>&#160;<span class="preprocessor">#define SYSCTL_CPUSEL1_ECAP1      0x1U         // ECAP1 CPU select bit</span></div>
<div class="line"><a name="l00676"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a343c15cd786f39971b2ec2d334428533">  676</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSEL1_ECAP2      0x2U         // ECAP2 CPU select bit</span></div>
<div class="line"><a name="l00677"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a25ce441c9434672d2a2d46c4a05c753b">  677</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSEL1_ECAP3      0x4U         // ECAP3 CPU select bit</span></div>
<div class="line"><a name="l00678"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ad103a2c322654b82fd5eb82dc0044b09">  678</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSEL1_ECAP4      0x8U         // ECAP4 CPU select bit</span></div>
<div class="line"><a name="l00679"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a382bb1bef3813e81001e4150d0547a2a">  679</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSEL1_ECAP5      0x10U        // ECAP5 CPU select bit</span></div>
<div class="line"><a name="l00680"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a7f1acbdc0a4314d86b605918e9d26701">  680</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSEL1_ECAP6      0x20U        // ECAP6 CPU select bit</span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment">// The following are defines for the bit fields in the CPUSEL2 register</span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00687"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a467242f039a44ed6850566c92effddad">  687</a></span>&#160;<span class="preprocessor">#define SYSCTL_CPUSEL2_EQEP1      0x1U         // EQEP1 CPU select bit</span></div>
<div class="line"><a name="l00688"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ac2f17925a106e738ba4ecd8a80f5b654">  688</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSEL2_EQEP2      0x2U         // EQEP2 CPU select bit</span></div>
<div class="line"><a name="l00689"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a09db076ba190ab5ee5d0ac63d53ecd34">  689</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSEL2_EQEP3      0x4U         // EQEP3 CPU select bit</span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment">// The following are defines for the bit fields in the CPUSEL4 register</span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00696"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a9eb206a64b27d99196b983a6187cfdd4">  696</a></span>&#160;<span class="preprocessor">#define SYSCTL_CPUSEL4_SD1        0x1U         // SD1 CPU select bit</span></div>
<div class="line"><a name="l00697"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aa676810da407c924c414715465ba1dd4">  697</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSEL4_SD2        0x2U         // SD2 CPU select bit</span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment">// The following are defines for the bit fields in the CPUSEL5 register</span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00704"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a0d3e8fcdee135b1bf2465a0a2c577675">  704</a></span>&#160;<span class="preprocessor">#define SYSCTL_CPUSEL5_SCI_A      0x1U         // SCI_A CPU select bit</span></div>
<div class="line"><a name="l00705"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a1a3655e0fe48404cc5da337ea6f98452">  705</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSEL5_SCI_B      0x2U         // SCI_B CPU select bit</span></div>
<div class="line"><a name="l00706"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#adef7a909282f0303bc523175cadb7fc1">  706</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSEL5_SCI_C      0x4U         // SCI_C CPU select bit</span></div>
<div class="line"><a name="l00707"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#af3e78cc46110eb2ddb75e1be34c13607">  707</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSEL5_SCI_D      0x8U         // SCI_D CPU select bit</span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment">// The following are defines for the bit fields in the CPUSEL6 register</span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00714"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a8b0eec19a1bb7067530a4be978617dab">  714</a></span>&#160;<span class="preprocessor">#define SYSCTL_CPUSEL6_SPI_A      0x1U         // SPI_A CPU select bit</span></div>
<div class="line"><a name="l00715"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#afb562b21ad46826159aa57979309ef9e">  715</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSEL6_SPI_B      0x2U         // SPI_B CPU select bit</span></div>
<div class="line"><a name="l00716"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a028ef05cb2cb240788d4229d0fd43533">  716</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSEL6_SPI_C      0x4U         // SPI_C CPU select bit</span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment">// The following are defines for the bit fields in the CPUSEL7 register</span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00723"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a7ab0a0743f2f0ffcb0c184f191172a8d">  723</a></span>&#160;<span class="preprocessor">#define SYSCTL_CPUSEL7_I2C_A      0x1U         // I2C_A CPU select bit</span></div>
<div class="line"><a name="l00724"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a6831b5b2f1c5fdb26ceae3c538b4bb72">  724</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSEL7_I2C_B      0x2U         // I2C_B CPU select bit</span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">// The following are defines for the bit fields in the CPUSEL8 register</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00731"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a55ed37881a15959876c6101c4a40a1ad">  731</a></span>&#160;<span class="preprocessor">#define SYSCTL_CPUSEL8_CAN_A      0x1U         // CAN_A CPU select bit</span></div>
<div class="line"><a name="l00732"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a6ad8931c4bbda106c68dd968ef1ed284">  732</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSEL8_CAN_B      0x2U         // CAN_B CPU select bit</span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment">// The following are defines for the bit fields in the CPUSEL9 register</span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00739"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a48873313b8ba1e89400f3f6e96db2b76">  739</a></span>&#160;<span class="preprocessor">#define SYSCTL_CPUSEL9_MCBSP_A    0x1U         // McBSP_A CPU select bit</span></div>
<div class="line"><a name="l00740"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#acf831bff6694c5c95ebdc06e91062dfc">  740</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSEL9_MCBSP_B    0x2U         // McBSP_B CPU select bit</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment">// The following are defines for the bit fields in the CPUSEL11 register</span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00747"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ae74a50557eb2049089fd679d8c8119f3">  747</a></span>&#160;<span class="preprocessor">#define SYSCTL_CPUSEL11_ADC_A     0x1U         // ADC_A CPU select bit</span></div>
<div class="line"><a name="l00748"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ace7c95526b0dc4d6f8db7042a31a7515">  748</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSEL11_ADC_B     0x2U         // ADC_B CPU select bit</span></div>
<div class="line"><a name="l00749"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a03d08406571c7a66109bf21aa91f8139">  749</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSEL11_ADC_C     0x4U         // ADC_C CPU select bit</span></div>
<div class="line"><a name="l00750"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a148cbb7b401623e71bd146b93b366e14">  750</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSEL11_ADC_D     0x8U         // ADC_D CPU select bit</span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment">// The following are defines for the bit fields in the CPUSEL12 register</span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00757"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#af435018e52b8f59b82f41aeed3047631">  757</a></span>&#160;<span class="preprocessor">#define SYSCTL_CPUSEL12_CMPSS1    0x1U         // CMPSS1 CPU select bit</span></div>
<div class="line"><a name="l00758"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a73dd84ef5a891563c89d81c56b5b0f62">  758</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSEL12_CMPSS2    0x2U         // CMPSS2 CPU select bit</span></div>
<div class="line"><a name="l00759"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a700d9606b0f608e14d9630ddef7c7bbc">  759</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSEL12_CMPSS3    0x4U         // CMPSS3 CPU select bit</span></div>
<div class="line"><a name="l00760"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a1c3001eeccb2d187b8d269fb6325f1df">  760</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSEL12_CMPSS4    0x8U         // CMPSS4 CPU select bit</span></div>
<div class="line"><a name="l00761"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a8ca4117cd1d10f96e78456690453f79a">  761</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSEL12_CMPSS5    0x10U        // CMPSS5 CPU select bit</span></div>
<div class="line"><a name="l00762"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a6899afd091156b8f58899e1338674cfb">  762</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSEL12_CMPSS6    0x20U        // CMPSS6 CPU select bit</span></div>
<div class="line"><a name="l00763"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a4e3fd004a24df2aa8e4573f9e031fcc5">  763</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSEL12_CMPSS7    0x40U        // CMPSS7 CPU select bit</span></div>
<div class="line"><a name="l00764"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a0a0a01cf0649c2f5752c5445220a2640">  764</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSEL12_CMPSS8    0x80U        // CMPSS8 CPU select bit</span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment">// The following are defines for the bit fields in the CPUSEL14 register</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00771"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a43518734920498f9bc259821105882b9">  771</a></span>&#160;<span class="preprocessor">#define SYSCTL_CPUSEL14_DAC_A     0x10000U     // Buffered_DAC_A CPU select bit</span></div>
<div class="line"><a name="l00772"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a48b4bbb4f7223260cde1a4f7842ad346">  772</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSEL14_DAC_B     0x20000U     // Buffered_DAC_B CPU select bit</span></div>
<div class="line"><a name="l00773"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a46178f306958cb38c7fa8f3f17b17c25">  773</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSEL14_DAC_C     0x40000U     // Buffered_DAC_C CPU select bit</span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment">// The following are defines for the bit fields in the CPU2RESCTL register</span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00780"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a99051370a162c0f713b3ad5c599a5a34">  780</a></span>&#160;<span class="preprocessor">#define SYSCTL_CPU2RESCTL_RESET   0x1U         // CPU2 Reset Control bit</span></div>
<div class="line"><a name="l00781"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aaa93061069767e04846f8aaf4d229370">  781</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPU2RESCTL_KEY_S   16U</span></div>
<div class="line"><a name="l00782"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a0b89aaec633c34e8e2867946053656d4">  782</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPU2RESCTL_KEY_M   0xFFFF0000U  // Key Qualifier for writes to</span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// this register</span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;</div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment">// The following are defines for the bit fields in the RSTSTAT register</span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00790"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a53f4b83e19a4fec4194f716784923cbd">  790</a></span>&#160;<span class="preprocessor">#define SYSCTL_RSTSTAT_CPU2RES    0x1U         // CPU2 Reset Status bit</span></div>
<div class="line"><a name="l00791"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a6e203cee59da131d00203cbd90354d22">  791</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RSTSTAT_CPU2NMIWDRST  0x2U         // Indicates whether a</span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// CPU2.NMIWD reset was issued to CPU2</span></div>
<div class="line"><a name="l00793"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a064957f6973e09012bb762281c1bf412">  793</a></span>&#160;<span class="preprocessor">#define SYSCTL_RSTSTAT_CPU2HWBISTRST0  0x4U         // Indicates whether a HWBIST</span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// reset was issued to CPU2</span></div>
<div class="line"><a name="l00795"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a7e24b5e22353518dada78b8f1a0740cb">  795</a></span>&#160;<span class="preprocessor">#define SYSCTL_RSTSTAT_CPU2HWBISTRST1  0x8U         // Indicates whether a HWBIST</span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// reset was issued to CPU2</span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;</div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment">// The following are defines for the bit fields in the LPMSTAT register</span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00803"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ac7f027ee85a06f7e08a8fd341da72767">  803</a></span>&#160;<span class="preprocessor">#define SYSCTL_LPMSTAT_CPU2LPMSTAT_S  0U</span></div>
<div class="line"><a name="l00804"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ac85fe062929f6dbd82fac0746d32bfe7">  804</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_LPMSTAT_CPU2LPMSTAT_M  0x3U         // CPU2 LPM Status</span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSDBGCTL register</span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00811"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a719f7206f2fe9ca996f35b2327a8842a">  811</a></span>&#160;<span class="preprocessor">#define SYSCTL_SYSDBGCTL_BIT_0    0x1U         // Used in PLL startup. Only</span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// reset by POR.</span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;</div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment">// The following are defines for the bit fields in the CLKSEM register</span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00819"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a239d1e4dff7dc0ed298f9ca18f113108">  819</a></span>&#160;<span class="preprocessor">#define SYSCTL_CLKSEM_SEM_S       0U</span></div>
<div class="line"><a name="l00820"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a66021443c79439ecb7bd4f7777c1f747">  820</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CLKSEM_SEM_M       0x3U         // Semaphore for CLKCFG</span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Ownership by CPU1 or CPU2</span></div>
<div class="line"><a name="l00822"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a8076480eab868f5debc744d472502cae">  822</a></span>&#160;<span class="preprocessor">#define SYSCTL_CLKSEM_KEY_S       16U</span></div>
<div class="line"><a name="l00823"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a5a8c1e18e56eddc428fed8b0fe7d8762">  823</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CLKSEM_KEY_M       0xFFFF0000U  // Key Qualifier for writes to</span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// this register</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;</div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="comment">// The following are defines for the bit fields in the CLKCFGLOCK1 register</span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00831"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aac7b791e43046e2d50d5b9d17c8f5c95">  831</a></span>&#160;<span class="preprocessor">#define SYSCTL_CLKCFGLOCK1_CLKSRCCTL1  0x1U         // Lock bit for CLKSRCCTL1</span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register</span></div>
<div class="line"><a name="l00833"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a5487714c10cd6d1595eb9e5642c594bc">  833</a></span>&#160;<span class="preprocessor">#define SYSCTL_CLKCFGLOCK1_CLKSRCCTL2  0x2U         // Lock bit for CLKSRCCTL2</span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register</span></div>
<div class="line"><a name="l00835"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aeb0d8973c85d3568f9efeb78ebfef0ca">  835</a></span>&#160;<span class="preprocessor">#define SYSCTL_CLKCFGLOCK1_CLKSRCCTL3  0x4U         // Lock bit for CLKSRCCTL3</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register</span></div>
<div class="line"><a name="l00837"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a8e378f8d83a44c6fe37c4d8ec1d02084">  837</a></span>&#160;<span class="preprocessor">#define SYSCTL_CLKCFGLOCK1_SYSPLLCTL1  0x8U         // Lock bit for SYSPLLCTL1</span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register</span></div>
<div class="line"><a name="l00839"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a8dc26411a589c96e04752551bb203b97">  839</a></span>&#160;<span class="preprocessor">#define SYSCTL_CLKCFGLOCK1_SYSPLLCTL2  0x10U        // Lock bit for SYSPLLCTL2</span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register</span></div>
<div class="line"><a name="l00841"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a8bc3298a4a3d6fbe6135c85920d16666">  841</a></span>&#160;<span class="preprocessor">#define SYSCTL_CLKCFGLOCK1_SYSPLLCTL3  0x20U        // Lock bit for SYSPLLCTL3</span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register</span></div>
<div class="line"><a name="l00843"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a64ac3e1a3a4dd6ba5db220ebdc7b4c5d">  843</a></span>&#160;<span class="preprocessor">#define SYSCTL_CLKCFGLOCK1_SYSPLLMULT  0x40U        // Lock bit for SYSPLLMULT</span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register</span></div>
<div class="line"><a name="l00845"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aae34745c65f57fa1bdd039bfcf36937a">  845</a></span>&#160;<span class="preprocessor">#define SYSCTL_CLKCFGLOCK1_AUXPLLCTL1  0x80U        // Lock bit for AUXPLLCTL1</span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register</span></div>
<div class="line"><a name="l00847"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a0b3734f024a0e07a4de027b29419ed4f">  847</a></span>&#160;<span class="preprocessor">#define SYSCTL_CLKCFGLOCK1_AUXPLLMULT  0x400U       // Lock bit for AUXPLLMULT</span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register</span></div>
<div class="line"><a name="l00849"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a68ce3f904acbd402ce01db3df6ee1125">  849</a></span>&#160;<span class="preprocessor">#define SYSCTL_CLKCFGLOCK1_SYSCLKDIVSEL  0x800U       // Lock bit for SYSCLKDIVSEL</span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register</span></div>
<div class="line"><a name="l00851"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a3be819f26e560e6296a4e255e1102851">  851</a></span>&#160;<span class="preprocessor">#define SYSCTL_CLKCFGLOCK1_AUXCLKDIVSEL  0x1000U      // Lock bit for AUXCLKDIVSEL</span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register</span></div>
<div class="line"><a name="l00853"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a526c616e00d8d5d7a304f1516936fcee">  853</a></span>&#160;<span class="preprocessor">#define SYSCTL_CLKCFGLOCK1_PERCLKDIVSEL  0x2000U      // Lock bit for PERCLKDIVSEL</span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register</span></div>
<div class="line"><a name="l00855"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#af8d2e935c58524b58e7cfd0563d6b95f">  855</a></span>&#160;<span class="preprocessor">#define SYSCTL_CLKCFGLOCK1_LOSPCP  0x8000U      // Lock bit for LOSPCP register</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment">// The following are defines for the bit fields in the CLKSRCCTL1 register</span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00862"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a0e205b69304635241ebeeb937207a41a">  862</a></span>&#160;<span class="preprocessor">#define SYSCTL_CLKSRCCTL1_OSCCLKSRCSEL_S  0U</span></div>
<div class="line"><a name="l00863"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a57ace1b3be0fa1a042c5c094a13d29af">  863</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CLKSRCCTL1_OSCCLKSRCSEL_M  0x3U         // OSCCLK Source Select Bit</span></div>
<div class="line"><a name="l00864"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a7758b7dbaa3fb656845127f071654f62">  864</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CLKSRCCTL1_INTOSC2OFF  0x8U         // Internal Oscillator 2 Off Bit</span></div>
<div class="line"><a name="l00865"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aa2c65b81ee4da30e6ee434eefc483fc2">  865</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CLKSRCCTL1_XTALOFF  0x10U        // Crystal (External) Oscillator</span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Off Bit</span></div>
<div class="line"><a name="l00867"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a7224608b10452a934b5a1c0d478295f7">  867</a></span>&#160;<span class="preprocessor">#define SYSCTL_CLKSRCCTL1_WDHALTI  0x20U        // Watchdog HALT Mode Ignore Bit</span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment">// The following are defines for the bit fields in the CLKSRCCTL2 register</span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00874"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a5bfd4c4c9b0f8869816b917385bd91c9">  874</a></span>&#160;<span class="preprocessor">#define SYSCTL_CLKSRCCTL2_AUXOSCCLKSRCSEL_S  0U</span></div>
<div class="line"><a name="l00875"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aa390865b9b4b99d6867d8254c3c2b2f4">  875</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CLKSRCCTL2_AUXOSCCLKSRCSEL_M  0x3U         // AUXOSCCLK Source Select Bit</span></div>
<div class="line"><a name="l00876"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a7430a39cf309a122796ddc1c319234fa">  876</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CLKSRCCTL2_CANABCLKSEL_S  2U</span></div>
<div class="line"><a name="l00877"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aea23232d90189e045df1c86818cfcf7b">  877</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CLKSRCCTL2_CANABCLKSEL_M  0xCU         // CANA Bit Clock Source Select</span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Bit</span></div>
<div class="line"><a name="l00879"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a9f0a0dd128e0a39061e38a5ce933e75a">  879</a></span>&#160;<span class="preprocessor">#define SYSCTL_CLKSRCCTL2_CANBBCLKSEL_S  4U</span></div>
<div class="line"><a name="l00880"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a8da3ba688c3cec331f4bd03069ecd5dd">  880</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CLKSRCCTL2_CANBBCLKSEL_M  0x30U        // CANB Bit Clock Source Select</span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Bit</span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;</div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment">// The following are defines for the bit fields in the CLKSRCCTL3 register</span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00888"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a77550ce4111bd1c9f89d76d5a5e67f10">  888</a></span>&#160;<span class="preprocessor">#define SYSCTL_CLKSRCCTL3_XCLKOUTSEL_S  0U</span></div>
<div class="line"><a name="l00889"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ab2e09e2a15f66a0cac39f42b692d01d2">  889</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CLKSRCCTL3_XCLKOUTSEL_M  0x7U         // XCLKOUT Source Select Bit</span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSPLLCTL1 register</span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00896"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a3077a893b3805960d3a63d64bdd1cdeb">  896</a></span>&#160;<span class="preprocessor">#define SYSCTL_SYSPLLCTL1_PLLEN   0x1U         // SYSPLL enable/disable bit</span></div>
<div class="line"><a name="l00897"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a3338549d8ebbb0142e47baf202d993aa">  897</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SYSPLLCTL1_PLLCLKEN  0x2U         // SYSPLL bypassed or included</span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// in the PLLSYSCLK path</span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;</div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSPLLMULT register</span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00905"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a11f994d424606fd8a88a07ce5f3f75aa">  905</a></span>&#160;<span class="preprocessor">#define SYSCTL_SYSPLLMULT_IMULT_S  0U</span></div>
<div class="line"><a name="l00906"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a98fd3bbb8c3c2355e7fd46df16d7fa0d">  906</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SYSPLLMULT_IMULT_M  0x7FU        // SYSPLL Integer Multiplier</span></div>
<div class="line"><a name="l00907"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a9aee22e38404b8493ec4202e195d1ac0">  907</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SYSPLLMULT_FMULT_S  8U</span></div>
<div class="line"><a name="l00908"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a4d835fee959db002bcabefc836870fec">  908</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SYSPLLMULT_FMULT_M  0x300U       // SYSPLL Fractional Multiplier</span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSPLLSTS register</span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00915"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a72c8a23b5db2e0ccbe17feac1fb5b8cf">  915</a></span>&#160;<span class="preprocessor">#define SYSCTL_SYSPLLSTS_LOCKS    0x1U         // SYSPLL Lock Status Bit</span></div>
<div class="line"><a name="l00916"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a73e760a5910ff4929215a3018a08f150">  916</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SYSPLLSTS_SLIPS    0x2U         // SYSPLL Slip Status Bit</span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment">// The following are defines for the bit fields in the AUXPLLCTL1 register</span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00923"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a1c33aaeedcaf6811c17d120df2cf068f">  923</a></span>&#160;<span class="preprocessor">#define SYSCTL_AUXPLLCTL1_PLLEN   0x1U         // AUXPLL enable/disable bit</span></div>
<div class="line"><a name="l00924"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#acab38e5c309dbafc775344a38416518b">  924</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_AUXPLLCTL1_PLLCLKEN  0x2U         // AUXPLL bypassed or included</span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// in the AUXPLLCLK path</span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;</div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment">// The following are defines for the bit fields in the AUXPLLMULT register</span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00932"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ab391bf8d9394dc0f02e058ecc2c50c85">  932</a></span>&#160;<span class="preprocessor">#define SYSCTL_AUXPLLMULT_IMULT_S  0U</span></div>
<div class="line"><a name="l00933"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a3e127a8254789b4e7ff4cc7626122553">  933</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_AUXPLLMULT_IMULT_M  0x7FU        // AUXPLL Integer Multiplier</span></div>
<div class="line"><a name="l00934"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ae32f6dae34416e549265dd991e7cb7d0">  934</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_AUXPLLMULT_FMULT_S  8U</span></div>
<div class="line"><a name="l00935"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ab8099935d55904e78552a5d1f292361e">  935</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_AUXPLLMULT_FMULT_M  0x300U       // AUXPLL Fractional Multiplier</span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="comment">// The following are defines for the bit fields in the AUXPLLSTS register</span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00942"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a5cb7e63eb036b29429220deb0287b459">  942</a></span>&#160;<span class="preprocessor">#define SYSCTL_AUXPLLSTS_LOCKS    0x1U         // AUXPLL Lock Status Bit</span></div>
<div class="line"><a name="l00943"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a12d21b61f3415ec5a2c881de9ca15fbe">  943</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_AUXPLLSTS_SLIPS    0x2U         // AUXPLL Slip Status Bit</span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCLKDIVSEL register</span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00950"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aff8c5944131e40612567979db9555c01">  950</a></span>&#160;<span class="preprocessor">#define SYSCTL_SYSCLKDIVSEL_PLLSYSCLKDIV_S  0U</span></div>
<div class="line"><a name="l00951"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aee083aa9a759a07756f9bf47d12fbd31">  951</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SYSCLKDIVSEL_PLLSYSCLKDIV_M  0x3FU        // PLLSYSCLK Divide Select</span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment">// The following are defines for the bit fields in the AUXCLKDIVSEL register</span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00958"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a82e942d9f391a4cca2ed1252dbb55389">  958</a></span>&#160;<span class="preprocessor">#define SYSCTL_AUXCLKDIVSEL_AUXPLLDIV_S  0U</span></div>
<div class="line"><a name="l00959"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a6913e5fcfdfa552cc3d40dc5eea0cea7">  959</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_AUXCLKDIVSEL_AUXPLLDIV_M  0x3U         // AUXPLLCLK Divide Select</span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="comment">// The following are defines for the bit fields in the PERCLKDIVSEL register</span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00966"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a480b3e1b3323da68e6aa147c96b45cb5">  966</a></span>&#160;<span class="preprocessor">#define SYSCTL_PERCLKDIVSEL_EPWMCLKDIV_S  0U</span></div>
<div class="line"><a name="l00967"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a8f475ac631c78c756c75926ac6475b51">  967</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PERCLKDIVSEL_EPWMCLKDIV_M  0x3U         // EPWM Clock Divide Select</span></div>
<div class="line"><a name="l00968"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#af2528099afe99b03dd26a1bc11a4f900">  968</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PERCLKDIVSEL_EMIF1CLKDIV  0x10U        // EMIF1  Clock Divide Select</span></div>
<div class="line"><a name="l00969"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a867946acb5d40da21660e1ee638f9a39">  969</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PERCLKDIVSEL_EMIF2CLKDIV  0x40U        // EMIF2 Clock Divide Select</span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="comment">// The following are defines for the bit fields in the XCLKOUTDIVSEL register</span></div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00976"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a084c282bc6e9da649072e8f0b241957a">  976</a></span>&#160;<span class="preprocessor">#define SYSCTL_XCLKOUTDIVSEL_XCLKOUTDIV_S  0U</span></div>
<div class="line"><a name="l00977"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a3830f93d7f40a42e06b211b1b585be6e">  977</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_XCLKOUTDIVSEL_XCLKOUTDIV_M  0x3U         // XCLKOUT Divide Select</span></div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="comment">// The following are defines for the bit fields in the LOSPCP register</span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00984"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a330e6840779118cefcb2f550b28de1b2">  984</a></span>&#160;<span class="preprocessor">#define SYSCTL_LOSPCP_LSPCLKDIV_S  0U</span></div>
<div class="line"><a name="l00985"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#abb9482a982cc818ee741e16d777648d8">  985</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_LOSPCP_LSPCLKDIV_M  0x7U         // LSPCLK Divide Select</span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment">// The following are defines for the bit fields in the MCDCR register</span></div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00992"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#af16f51d7acfc5c083a1e9a87f9bd80e7">  992</a></span>&#160;<span class="preprocessor">#define SYSCTL_MCDCR_MCLKSTS      0x1U         // Missing Clock Status Bit</span></div>
<div class="line"><a name="l00993"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#afb74653e56e56e8416eedb8e3b5e505d">  993</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_MCDCR_MCLKCLR      0x2U         // Missing Clock Clear Bit</span></div>
<div class="line"><a name="l00994"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#abe8277aad44585f25b2c1ad6068542f3">  994</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_MCDCR_MCLKOFF      0x4U         // Missing Clock Detect Off Bit</span></div>
<div class="line"><a name="l00995"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#afd485e4e5821fbaf7701c8f5797977da">  995</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_MCDCR_OSCOFF       0x8U         // Oscillator Clock Off Bit</span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment">// The following are defines for the bit fields in the X1CNT register</span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01002"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a8fe3cdc2f137c884f5097af4b6034832"> 1002</a></span>&#160;<span class="preprocessor">#define SYSCTL_X1CNT_X1CNT_S      0U</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a73837e34bff97274dca82ba889cb9006"> 1003</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_X1CNT_X1CNT_M      0x3FFU       // X1 Counter</span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="comment">// The following are defines for the bit fields in the CPUSYSLOCK1 register</span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01010"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aea34dd8b54f20be8e1e22b5fe8cd4e9d"> 1010</a></span>&#160;<span class="preprocessor">#define SYSCTL_CPUSYSLOCK1_HIBBOOTMODE  0x1U         // Lock bit for HIBBOOTMODE</span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register</span></div>
<div class="line"><a name="l01012"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ae3dd7ac78f3c2f6b02734834f7ff81bb"> 1012</a></span>&#160;<span class="preprocessor">#define SYSCTL_CPUSYSLOCK1_IORESTOREADDR  0x2U         // Lock bit for IORESTOREADDR</span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l01014"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a81392210d419f44e79ad8e001b909404"> 1014</a></span>&#160;<span class="preprocessor">#define SYSCTL_CPUSYSLOCK1_PIEVERRADDR  0x4U         // Lock bit for PIEVERRADDR</span></div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l01016"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aad1e63e11d66cee93fd77ae3104a179a"> 1016</a></span>&#160;<span class="preprocessor">#define SYSCTL_CPUSYSLOCK1_PCLKCR0  0x8U         // Lock bit for PCLKCR0 Register</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a2b278edaf80e6c7205954c7d5f7c0914"> 1017</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSYSLOCK1_PCLKCR1  0x10U        // Lock bit for PCLKCR1 Register</span></div>
<div class="line"><a name="l01018"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a0b50d9deb7f053bea0123af782dea44d"> 1018</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSYSLOCK1_PCLKCR2  0x20U        // Lock bit for PCLKCR2 Register</span></div>
<div class="line"><a name="l01019"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ada73f39ee9894ff191cff37484697912"> 1019</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSYSLOCK1_PCLKCR3  0x40U        // Lock bit for PCLKCR3 Register</span></div>
<div class="line"><a name="l01020"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ad80131c38ad64303b0bf43701156bcf4"> 1020</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSYSLOCK1_PCLKCR4  0x80U        // Lock bit for PCLKCR4 Register</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a020b95e837bc8a1f8d5db8d7a8062c4b"> 1021</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSYSLOCK1_PCLKCR5  0x100U       // Lock bit for PCLKCR5 Register</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a0d44c9d74e1f43424832d59051146be0"> 1022</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSYSLOCK1_PCLKCR6  0x200U       // Lock bit for PCLKCR6 Register</span></div>
<div class="line"><a name="l01023"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#abeeedb05eab295f7768950f0a7426582"> 1023</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSYSLOCK1_PCLKCR7  0x400U       // Lock bit for PCLKCR7 Register</span></div>
<div class="line"><a name="l01024"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ab497998c18a57e918890391c3fd02d9d"> 1024</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSYSLOCK1_PCLKCR8  0x800U       // Lock bit for PCLKCR8 Register</span></div>
<div class="line"><a name="l01025"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ae094daec69e8a6fcc53f901351c2b6ce"> 1025</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSYSLOCK1_PCLKCR9  0x1000U      // Lock bit for PCLKCR9 Register</span></div>
<div class="line"><a name="l01026"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ada60e240205e5aeb243bb7fdf94db00c"> 1026</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSYSLOCK1_PCLKCR10  0x2000U      // Lock bit for PCLKCR10</span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l01028"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ae2be98b04ce2f6e3c39dfbb44ccd5c11"> 1028</a></span>&#160;<span class="preprocessor">#define SYSCTL_CPUSYSLOCK1_PCLKCR11  0x4000U      // Lock bit for PCLKCR11</span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l01030"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a0420e19670304e3d233a7a2dadc4aece"> 1030</a></span>&#160;<span class="preprocessor">#define SYSCTL_CPUSYSLOCK1_PCLKCR12  0x8000U      // Lock bit for PCLKCR12</span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l01032"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a3ec0c0c59a18ed59987324bec0102c78"> 1032</a></span>&#160;<span class="preprocessor">#define SYSCTL_CPUSYSLOCK1_PCLKCR13  0x10000U     // Lock bit for PCLKCR13</span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l01034"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a49893e27eedd67ed7cee084fd255cda9"> 1034</a></span>&#160;<span class="preprocessor">#define SYSCTL_CPUSYSLOCK1_PCLKCR14  0x20000U     // Lock bit for PCLKCR14</span></div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l01036"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#af171ccbb74d2cf4e625ebd7ba4a8b7ee"> 1036</a></span>&#160;<span class="preprocessor">#define SYSCTL_CPUSYSLOCK1_PCLKCR15  0x40000U     // Lock bit for PCLKCR15</span></div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l01038"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a7822c8d30616c79b9ddc303f6d46b69a"> 1038</a></span>&#160;<span class="preprocessor">#define SYSCTL_CPUSYSLOCK1_PCLKCR16  0x80000U     // Lock bit for PCLKCR16</span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l01040"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#addae8fdce54dc31a50675044297ec937"> 1040</a></span>&#160;<span class="preprocessor">#define SYSCTL_CPUSYSLOCK1_SECMSEL  0x100000U    // Lock bit for SECMSEL Register</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a1941fc6a4d7d63e1f41203aaee9676ea"> 1041</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSYSLOCK1_LPMCR  0x200000U    // Lock bit for LPMCR Register</span></div>
<div class="line"><a name="l01042"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a7750724fe1ad9293850e3f28a5fbbf60"> 1042</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CPUSYSLOCK1_GPIOLPMSEL0  0x400000U    // Lock bit for GPIOLPMSEL0</span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l01044"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aa95e1746bbc051e6716b55ea06746136"> 1044</a></span>&#160;<span class="preprocessor">#define SYSCTL_CPUSYSLOCK1_GPIOLPMSEL1  0x800000U    // Lock bit for GPIOLPMSEL1</span></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;</div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="comment">// The following are defines for the bit fields in the IORESTOREADDR register</span></div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01052"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a0039e3f9cf61615b61c57feffda812af"> 1052</a></span>&#160;<span class="preprocessor">#define SYSCTL_IORESTOREADDR_ADDR_S  0U</span></div>
<div class="line"><a name="l01053"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a676bf2d984e2bde9fe3fbc0c00bbde26"> 1053</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_IORESTOREADDR_ADDR_M  0x3FFFFFU    // restoreIO() routine address</span></div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="comment">// The following are defines for the bit fields in the PIEVERRADDR register</span></div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01060"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a759df04b343637ff2f51b11a206a6129"> 1060</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIEVERRADDR_ADDR_S  0U</span></div>
<div class="line"><a name="l01061"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aa73997e8a6cdfbc4275b722babda426c"> 1061</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PIEVERRADDR_ADDR_M  0x3FFFFFU    // PIE Vector Fetch Error</span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Handler Routine Address</span></div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;</div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="comment">// The following are defines for the bit fields in the PCLKCR0 register</span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01069"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a89812a1c66ae3c3eb86b140f79d3e982"> 1069</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCLKCR0_CLA1       0x1U         // CLA1 Clock Enable Bit</span></div>
<div class="line"><a name="l01070"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ad7cf25bdb1d40b876cca1420c4f7fa47"> 1070</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR0_DMA        0x4U         // DMA Clock Enable bit</span></div>
<div class="line"><a name="l01071"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a14546bb131365954a91174fcd75d964a"> 1071</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR0_CPUTIMER0  0x8U         // CPUTIMER0 Clock Enable bit</span></div>
<div class="line"><a name="l01072"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a3c273a2a30c92162be460478d4e16f04"> 1072</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR0_CPUTIMER1  0x10U        // CPUTIMER1 Clock Enable bit</span></div>
<div class="line"><a name="l01073"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a22ebd865b51fe896e3e622b1b5348a11"> 1073</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR0_CPUTIMER2  0x20U        // CPUTIMER2 Clock Enable bit</span></div>
<div class="line"><a name="l01074"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a88117afa64df00319a8d2368afdeaade"> 1074</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR0_HRPWM      0x10000U     // HRPWM Clock Enable Bit</span></div>
<div class="line"><a name="l01075"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#abebb86463ed0a66f8d6f22921edc1fcf"> 1075</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR0_TBCLKSYNC  0x40000U     // EPWM Time Base Clock sync</span></div>
<div class="line"><a name="l01076"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a9407c58dfad8a44b89463ad12961126d"> 1076</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR0_GTBCLKSYNC  0x80000U     // EPWM Time Base Clock Global</span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// sync</span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;</div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="comment">// The following are defines for the bit fields in the PCLKCR1 register</span></div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01084"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a409bb5ed84ed20299db87aef6868e232"> 1084</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCLKCR1_EMIF1      0x1U         // EMIF1 Clock Enable bit</span></div>
<div class="line"><a name="l01085"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#af23912a85a7da679d0b3ce1a2fb87901"> 1085</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR1_EMIF2      0x2U         // EMIF2 Clock Enable bit</span></div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="comment">// The following are defines for the bit fields in the PCLKCR2 register</span></div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01092"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ac59472a74c38f138009d5bf5d0f0aad0"> 1092</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCLKCR2_EPWM1      0x1U         // EPWM1 Clock Enable bit</span></div>
<div class="line"><a name="l01093"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a5d15a6f29de612e375a6773f64b70517"> 1093</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR2_EPWM2      0x2U         // EPWM2 Clock Enable bit</span></div>
<div class="line"><a name="l01094"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a9e655d17b1dcb332725d36efdc14c7ad"> 1094</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR2_EPWM3      0x4U         // EPWM3 Clock Enable bit</span></div>
<div class="line"><a name="l01095"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ae21288c5310e4f0efc03123ed89c40a8"> 1095</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR2_EPWM4      0x8U         // EPWM4 Clock Enable bit</span></div>
<div class="line"><a name="l01096"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a0da9c2f1c3cc1ef3a1fb3697b312a00d"> 1096</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR2_EPWM5      0x10U        // EPWM5 Clock Enable bit</span></div>
<div class="line"><a name="l01097"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#af0a885a6eccfa46cb0f3e23d4ba18eab"> 1097</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR2_EPWM6      0x20U        // EPWM6 Clock Enable bit</span></div>
<div class="line"><a name="l01098"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a4776246de4a349755357e1f9d0f4d528"> 1098</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR2_EPWM7      0x40U        // EPWM7 Clock Enable bit</span></div>
<div class="line"><a name="l01099"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a7982db5cb6a915bbc8792ec0b4fd62f8"> 1099</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR2_EPWM8      0x80U        // EPWM8 Clock Enable bit</span></div>
<div class="line"><a name="l01100"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a1980a73418464c6591200232ae76b3b7"> 1100</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR2_EPWM9      0x100U       // EPWM9 Clock Enable bit</span></div>
<div class="line"><a name="l01101"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a87c9dbf52c1021551b89e777333df1f4"> 1101</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR2_EPWM10     0x200U       // EPWM10 Clock Enable bit</span></div>
<div class="line"><a name="l01102"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a49ac1d04171c138dd7e1820a9db52399"> 1102</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR2_EPWM11     0x400U       // EPWM11 Clock Enable bit</span></div>
<div class="line"><a name="l01103"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a0b8139a8d3a4c672c75106c55aa26b94"> 1103</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR2_EPWM12     0x800U       // EPWM12 Clock Enable bit</span></div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="comment">// The following are defines for the bit fields in the PCLKCR3 register</span></div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01110"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aff9941a697a6034af8caa38a1d05c5d7"> 1110</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCLKCR3_ECAP1      0x1U         // ECAP1 Clock Enable bit</span></div>
<div class="line"><a name="l01111"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a7dc021cf4c133fb9b69c7bb7af497ec9"> 1111</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR3_ECAP2      0x2U         // ECAP2 Clock Enable bit</span></div>
<div class="line"><a name="l01112"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a2b60dcc4092b0e5028c072c1e55d22bb"> 1112</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR3_ECAP3      0x4U         // ECAP3 Clock Enable bit</span></div>
<div class="line"><a name="l01113"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a8a18351148ad516934fd3287d6c931c6"> 1113</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR3_ECAP4      0x8U         // ECAP4 Clock Enable bit</span></div>
<div class="line"><a name="l01114"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a471d03b0b267485a3a83d80b719cbf89"> 1114</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR3_ECAP5      0x10U        // ECAP5 Clock Enable bit</span></div>
<div class="line"><a name="l01115"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aca8829de858f9de819579ca3eb98adc9"> 1115</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR3_ECAP6      0x20U        // ECAP6 Clock Enable bit</span></div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="comment">// The following are defines for the bit fields in the PCLKCR4 register</span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01122"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a187963af9a5c41e559890790dc7d32ae"> 1122</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCLKCR4_EQEP1      0x1U         // EQEP1 Clock Enable bit</span></div>
<div class="line"><a name="l01123"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a300614444435bc6a9636df4ccc64fa00"> 1123</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR4_EQEP2      0x2U         // EQEP2 Clock Enable bit</span></div>
<div class="line"><a name="l01124"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aaa8f5649b3701831b2532fdaf4987aed"> 1124</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR4_EQEP3      0x4U         // EQEP3 Clock Enable bit</span></div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="comment">// The following are defines for the bit fields in the PCLKCR6 register</span></div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01131"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aa0609b19b0e71780890e93d5f0fc4438"> 1131</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCLKCR6_SD1        0x1U         // SD1 Clock Enable bit</span></div>
<div class="line"><a name="l01132"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a74582c1aac0d995cc73a0f1a0ccf4508"> 1132</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR6_SD2        0x2U         // SD2 Clock Enable bit</span></div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="comment">// The following are defines for the bit fields in the PCLKCR7 register</span></div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01139"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#af500d25ed99bb2af42df58808a19b26c"> 1139</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCLKCR7_SCI_A      0x1U         // SCI_A Clock Enable bit</span></div>
<div class="line"><a name="l01140"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a0007e22fe197ca6466029b3086e2a28e"> 1140</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR7_SCI_B      0x2U         // SCI_B Clock Enable bit</span></div>
<div class="line"><a name="l01141"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a63c9875251f33832d482fc9127b22d7f"> 1141</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR7_SCI_C      0x4U         // SCI_C Clock Enable bit</span></div>
<div class="line"><a name="l01142"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a1c4de525694f8b3f7289d8cbacc756c8"> 1142</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR7_SCI_D      0x8U         // SCI_D Clock Enable bit</span></div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="comment">// The following are defines for the bit fields in the PCLKCR8 register</span></div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01149"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a0bdcf8fdc20a83d54c79f424f524e6ac"> 1149</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCLKCR8_SPI_A      0x1U         // SPI_A Clock Enable bit</span></div>
<div class="line"><a name="l01150"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ae2f73f9979e8adfd43c7b5b275f6b254"> 1150</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR8_SPI_B      0x2U         // SPI_B Clock Enable bit</span></div>
<div class="line"><a name="l01151"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a3dab54c45e88dbaa405912f3741d03b2"> 1151</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR8_SPI_C      0x4U         // SPI_C Clock Enable bit</span></div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="comment">// The following are defines for the bit fields in the PCLKCR9 register</span></div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01158"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a1b91bb773e73db8749148096bee08c0a"> 1158</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCLKCR9_I2C_A      0x1U         // I2C_A Clock Enable bit</span></div>
<div class="line"><a name="l01159"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a97ce374f6e833ac0597358015f9c73dd"> 1159</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR9_I2C_B      0x2U         // I2C_B Clock Enable bit</span></div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="comment">// The following are defines for the bit fields in the PCLKCR10 register</span></div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01166"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a0d1d8386519478fe8b107954782818d3"> 1166</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCLKCR10_CAN_A     0x1U         // CAN_A Clock Enable bit</span></div>
<div class="line"><a name="l01167"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aebea0dcd5e7b7c7e46a768586df69b71"> 1167</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR10_CAN_B     0x2U         // CAN_B Clock Enable bit</span></div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="comment">// The following are defines for the bit fields in the PCLKCR11 register</span></div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01174"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aecd510c91e6468493c52abdbb7b6e0c6"> 1174</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCLKCR11_MCBSP_A   0x1U         // McBSP_A Clock Enable bit</span></div>
<div class="line"><a name="l01175"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a0ff0fa379a73ffc71d2a2c36b4f909eb"> 1175</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR11_MCBSP_B   0x2U         // McBSP_B Clock Enable bit</span></div>
<div class="line"><a name="l01176"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ac4b9d9e2b15e58f63b90a08460391669"> 1176</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR11_USB_A     0x10000U     // USB_A Clock Enable bit</span></div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="comment">// The following are defines for the bit fields in the PCLKCR12 register</span></div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01183"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a5a23e9ae7adca8fbfe2ac3f5fd221ca9"> 1183</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCLKCR12_UPP_A     0x1U         // uPP_A Clock Enable bit</span></div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment">// The following are defines for the bit fields in the PCLKCR13 register</span></div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01190"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a751f45aa6892699a5f753b27d5b3f283"> 1190</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCLKCR13_ADC_A     0x1U         // ADC_A Clock Enable bit</span></div>
<div class="line"><a name="l01191"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a7e57172e6e74fe5a58ee94ea1ecce43f"> 1191</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR13_ADC_B     0x2U         // ADC_B Clock Enable bit</span></div>
<div class="line"><a name="l01192"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a116503f9d1d2f5f93df7cfab13a41352"> 1192</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR13_ADC_C     0x4U         // ADC_C Clock Enable bit</span></div>
<div class="line"><a name="l01193"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a465cd47a72c43b798b1d337c9380b92d"> 1193</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR13_ADC_D     0x8U         // ADC_D Clock Enable bit</span></div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="comment">// The following are defines for the bit fields in the PCLKCR14 register</span></div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01200"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a017444f1a468e6340610c1c0e85fbf73"> 1200</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCLKCR14_CMPSS1    0x1U         // CMPSS1 Clock Enable bit</span></div>
<div class="line"><a name="l01201"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a81be784d2617402babe1b5b849d83099"> 1201</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR14_CMPSS2    0x2U         // CMPSS2 Clock Enable bit</span></div>
<div class="line"><a name="l01202"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a9344c0c1830796afda08e9d75478271e"> 1202</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR14_CMPSS3    0x4U         // CMPSS3 Clock Enable bit</span></div>
<div class="line"><a name="l01203"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a5a6d773b2f163c75e1cbb95427f7df48"> 1203</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR14_CMPSS4    0x8U         // CMPSS4 Clock Enable bit</span></div>
<div class="line"><a name="l01204"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#abfdf84174a4de8d873152a7174de99f2"> 1204</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR14_CMPSS5    0x10U        // CMPSS5 Clock Enable bit</span></div>
<div class="line"><a name="l01205"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a2a28777f16b152a11eb721014ceb3725"> 1205</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR14_CMPSS6    0x20U        // CMPSS6 Clock Enable bit</span></div>
<div class="line"><a name="l01206"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#adac73c9bef5ee9f6a97f2033ad4f57a3"> 1206</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR14_CMPSS7    0x40U        // CMPSS7 Clock Enable bit</span></div>
<div class="line"><a name="l01207"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ad50eafbf4431ad8858876607e21149ff"> 1207</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PCLKCR14_CMPSS8    0x80U        // CMPSS8 Clock Enable bit</span></div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="comment">// The following are defines for the bit fields in the PCLKCR16 register</span></div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01214"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a49a67b35475c7586ed0a119e19de551c"> 1214</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCLKCR16_DAC_A     0x10000U     // Buffered_DAC_A Clock Enable</span></div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Bit</span></div>
<div class="line"><a name="l01216"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ad76cda83d104df50c151eab40c73e627"> 1216</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCLKCR16_DAC_B     0x20000U     // Buffered_DAC_B Clock Enable</span></div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Bit</span></div>
<div class="line"><a name="l01218"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a330d6116889d30a5f656ca2501e541b1"> 1218</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCLKCR16_DAC_C     0x40000U     // Buffered_DAC_C Clock Enable</span></div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Bit</span></div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;</div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="comment">// The following are defines for the bit fields in the SECMSEL register</span></div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01226"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ad8498277684c390a4cf725c0cae5230d"> 1226</a></span>&#160;<span class="preprocessor">#define SYSCTL_SECMSEL_PF1SEL_S   0U</span></div>
<div class="line"><a name="l01227"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a53114e6cc048a0004bacfbaa2ef65e3c"> 1227</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SECMSEL_PF1SEL_M   0x3U         // Secondary Master Select for</span></div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// VBUS32_1 Bridge</span></div>
<div class="line"><a name="l01229"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a2b56957dff7cea21747b762305ca47ac"> 1229</a></span>&#160;<span class="preprocessor">#define SYSCTL_SECMSEL_PF2SEL_S   2U</span></div>
<div class="line"><a name="l01230"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a16603103f6c54d7ed1f797100e21a5cc"> 1230</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SECMSEL_PF2SEL_M   0xCU         // Secondary Master Select for</span></div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// VBUS32_2 Bridge</span></div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;</div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="comment">// The following are defines for the bit fields in the LPMCR register</span></div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01238"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a62eda544f8dac9515159c88a231e7f4d"> 1238</a></span>&#160;<span class="preprocessor">#define SYSCTL_LPMCR_LPM_S        0U</span></div>
<div class="line"><a name="l01239"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ab27d0b194a528bbb0a1fd58218c4b575"> 1239</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_LPMCR_LPM_M        0x3U         // Low Power Mode setting</span></div>
<div class="line"><a name="l01240"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a7ecece4b9608d148353e6811599cb67b"> 1240</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_LPMCR_QUALSTDBY_S  2U</span></div>
<div class="line"><a name="l01241"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a29e8cf728e4d04c99f642b74b7b0b470"> 1241</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_LPMCR_QUALSTDBY_M  0xFCU        // STANDBY Wakeup Pin</span></div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Qualification Setting</span></div>
<div class="line"><a name="l01243"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a0c13699ac4f8f55786b63ccfea3fa482"> 1243</a></span>&#160;<span class="preprocessor">#define SYSCTL_LPMCR_WDINTE       0x8000U      // Enable for WDINT wakeup from</span></div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// STANDBY</span></div>
<div class="line"><a name="l01245"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a2ba5c74bd10d1d318f0fd3bcdfe7565d"> 1245</a></span>&#160;<span class="preprocessor">#define SYSCTL_LPMCR_M0M1MODE_S   16U</span></div>
<div class="line"><a name="l01246"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aa0ded7490d8b9d1af112645c65d68b43"> 1246</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_LPMCR_M0M1MODE_M   0x30000U     // Configuration for M0 and M1</span></div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// mode during HIB</span></div>
<div class="line"><a name="l01248"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a13dee7b762167aceb1d258d045f5e3e5"> 1248</a></span>&#160;<span class="preprocessor">#define SYSCTL_LPMCR_IOISODIS     0x80000000U  // IO Isolation Disable</span></div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="comment">// The following are defines for the bit fields in the GPIOLPMSEL0 register</span></div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01255"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a7c46f2c2fe422cf290596a6a820a7663"> 1255</a></span>&#160;<span class="preprocessor">#define SYSCTL_GPIOLPMSEL0_GPIO0  0x1U         // GPIO0 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01256"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a15a71986f4ac6ae830aecdcfc24ad4fc"> 1256</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL0_GPIO1  0x2U         // GPIO1 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01257"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#af5d8e7b14794b134499a01d044c1272a"> 1257</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL0_GPIO2  0x4U         // GPIO2 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01258"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a07acb3cf8d2ed188f3a234d59d4d43ba"> 1258</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL0_GPIO3  0x8U         // GPIO3 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01259"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#abdd3c28503bf6cff6db785bd269c22e7"> 1259</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL0_GPIO4  0x10U        // GPIO4 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01260"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a15184de4c0903a2e26617ef81c1cf730"> 1260</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL0_GPIO5  0x20U        // GPIO5 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01261"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a04311bc633241352deb965a5a8d242f2"> 1261</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL0_GPIO6  0x40U        // GPIO6 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01262"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a331cbe5de949c5e20f7e55cbf8fa399a"> 1262</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL0_GPIO7  0x80U        // GPIO7 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01263"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aaebfa641ae18f0ffbc05854453694cd1"> 1263</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL0_GPIO8  0x100U       // GPIO8 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01264"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a44a407a0126a4418754fc334fa7a6c7d"> 1264</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL0_GPIO9  0x200U       // GPIO9 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01265"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a806a6ada4c873d6e1e188f44c5af4399"> 1265</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL0_GPIO10  0x400U       // GPIO10 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01266"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a0d159056de9bc48bcde866015f63ef6a"> 1266</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL0_GPIO11  0x800U       // GPIO11 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01267"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ab4d97f02d6a7a83c3ca83f54e0eaca0f"> 1267</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL0_GPIO12  0x1000U      // GPIO12 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01268"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a827393a4b2a3156d8fd0a20384a17b5a"> 1268</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL0_GPIO13  0x2000U      // GPIO13 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01269"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a00d05c7424f06631e2f5d6b030712d3c"> 1269</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL0_GPIO14  0x4000U      // GPIO14 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01270"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a70738c18370d7ad254482553700de99c"> 1270</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL0_GPIO15  0x8000U      // GPIO15 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01271"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a8ea442f05130f4355ca03c0ec3c0e82b"> 1271</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL0_GPIO16  0x10000U     // GPIO16 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01272"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a50c053168e14dc547ddb891926b00f7d"> 1272</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL0_GPIO17  0x20000U     // GPIO17 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01273"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a9324ccc3bf275b64fc77fe9f7f075068"> 1273</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL0_GPIO18  0x40000U     // GPIO18 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01274"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#afd7346e3b918b8010109e7763894805c"> 1274</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL0_GPIO19  0x80000U     // GPIO19 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01275"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#afd739bebce61d3b5ae9dd51e8120545f"> 1275</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL0_GPIO20  0x100000U    // GPIO20 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01276"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aac6ed618a07a831c1406d374a65559d6"> 1276</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL0_GPIO21  0x200000U    // GPIO21 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01277"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#adf4055e216e0d0019175ba74eeda74e7"> 1277</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL0_GPIO22  0x400000U    // GPIO22 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01278"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a758be2d81b2542792c953d341e7fb842"> 1278</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL0_GPIO23  0x800000U    // GPIO23 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01279"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ad3fb619a2d963b949746abe366e2b677"> 1279</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL0_GPIO24  0x1000000U   // GPIO24 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01280"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aa2a76b1f4e3c95f0bacf15f8ed02ed7e"> 1280</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL0_GPIO25  0x2000000U   // GPIO25 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01281"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a4fa2f244699bf4a913f103648b534afc"> 1281</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL0_GPIO26  0x4000000U   // GPIO26 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01282"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a53dad76715a3862051dc6906e3bb0ae2"> 1282</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL0_GPIO27  0x8000000U   // GPIO27 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01283"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a35e8b1441b97390610487581280700b1"> 1283</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL0_GPIO28  0x10000000U  // GPIO28 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01284"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a12dfd50ad181d3fc4586c132941085a4"> 1284</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL0_GPIO29  0x20000000U  // GPIO29 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01285"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ae48193b80baf8259354d59d02f1c4b37"> 1285</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL0_GPIO30  0x40000000U  // GPIO30 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01286"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aebc94f89845d742ea23f95248988e1d8"> 1286</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL0_GPIO31  0x80000000U  // GPIO31 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="comment">// The following are defines for the bit fields in the GPIOLPMSEL1 register</span></div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01293"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a9f1f57d10aeb331db7a22b49490e223b"> 1293</a></span>&#160;<span class="preprocessor">#define SYSCTL_GPIOLPMSEL1_GPIO32  0x1U         // GPIO32 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01294"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a73d9f7258277870a54e8d9ec11248e40"> 1294</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL1_GPIO33  0x2U         // GPIO33 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01295"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aee81c747bd9ef0172e8e42e0cc1c0f97"> 1295</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL1_GPIO34  0x4U         // GPIO34 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01296"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a4665e968238c18a5dd435db28aad7048"> 1296</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL1_GPIO35  0x8U         // GPIO35 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01297"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a9ede08bd4055f5ec1170b41682e2da92"> 1297</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL1_GPIO36  0x10U        // GPIO36 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01298"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a703fbe5c6d45a2c51624ddca4816e339"> 1298</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL1_GPIO37  0x20U        // GPIO37 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01299"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a632d2b37df1a8e2bc13dd5ae5311d1f9"> 1299</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL1_GPIO38  0x40U        // GPIO38 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01300"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a48253a0247a7aef9a102db4e9e68efa7"> 1300</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL1_GPIO39  0x80U        // GPIO39 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01301"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#afe29267fbf96edd1ed5b213555608658"> 1301</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL1_GPIO40  0x100U       // GPIO40 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01302"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#acb873998a557f2ba46565a4d63eeefd6"> 1302</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL1_GPIO41  0x200U       // GPIO41 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01303"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#acba04cd6e69bfb39757ce240be17149f"> 1303</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL1_GPIO42  0x400U       // GPIO42 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01304"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ab2ae2721ad76d5356228c57425e5e924"> 1304</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL1_GPIO43  0x800U       // GPIO43 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01305"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ac1b826645a288e3c999a9bbc8329b1a3"> 1305</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL1_GPIO44  0x1000U      // GPIO44 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01306"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a74e2163c317ae2311a5fd95cbfd09ae9"> 1306</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL1_GPIO45  0x2000U      // GPIO45 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01307"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a28da1c760f591befa86776533677421a"> 1307</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL1_GPIO46  0x4000U      // GPIO46 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01308"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a2d8e54341bb64b964fdb2c844456b3e5"> 1308</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL1_GPIO47  0x8000U      // GPIO47 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01309"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a4d4938b4fb95a432aa082f257e553eff"> 1309</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL1_GPIO48  0x10000U     // GPIO48 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01310"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a67577820891329d6e8d64ac6a521e233"> 1310</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL1_GPIO49  0x20000U     // GPIO49 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01311"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ad385555a28edaa3d0b56203183b8ba85"> 1311</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL1_GPIO50  0x40000U     // GPIO50 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01312"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ae994be4fc0fa8dc216a2725e1670bb8a"> 1312</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL1_GPIO51  0x80000U     // GPIO51 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01313"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a244766a28ed9216ad8aab0ed2c0bb0cc"> 1313</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL1_GPIO52  0x100000U    // GPIO52 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01314"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ad35176960265c49a776db2b563712f7d"> 1314</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL1_GPIO53  0x200000U    // GPIO53 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01315"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aa4559f0c5c3add4339c00ba9c5675973"> 1315</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL1_GPIO54  0x400000U    // GPIO54 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01316"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ae05f7527312e92e71c2ea65300137460"> 1316</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL1_GPIO55  0x800000U    // GPIO55 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01317"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a3ed8dea2a90720c03885982ef5d3fdd2"> 1317</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL1_GPIO56  0x1000000U   // GPIO56 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01318"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a6b052fae67ab1acde2d02b8d91e1ca55"> 1318</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL1_GPIO57  0x2000000U   // GPIO57 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01319"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a0cc3e66a6332cc919c3cd757536de029"> 1319</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL1_GPIO58  0x4000000U   // GPIO58 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01320"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#abcd319f3e6714580dcd7090284b8d8fa"> 1320</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL1_GPIO59  0x8000000U   // GPIO59 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01321"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a35ea42b5570015d5673891e454d55dba"> 1321</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL1_GPIO60  0x10000000U  // GPIO60 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01322"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a0cdc17a719766bccf85e20a770b320d1"> 1322</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL1_GPIO61  0x20000000U  // GPIO61 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01323"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a3a7b89e35a3e23c173eb7ad3d1d769b7"> 1323</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL1_GPIO62  0x40000000U  // GPIO62 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01324"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ae55faec004dd4e0bd54165a0195a2177"> 1324</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOLPMSEL1_GPIO63  0x80000000U  // GPIO63 Enable for LPM Wakeup</span></div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="comment">// The following are defines for the bit fields in the TMR2CLKCTL register</span></div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01331"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ab13768bec7de90c612206cb4279a7ac0"> 1331</a></span>&#160;<span class="preprocessor">#define SYSCTL_TMR2CLKCTL_TMR2CLKSRCSEL_S  0U</span></div>
<div class="line"><a name="l01332"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a2015866830e499271d48cd4edbdfff12"> 1332</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_TMR2CLKCTL_TMR2CLKSRCSEL_M  0x7U         // CPU Timer 2 Clock Source</span></div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Select Bit</span></div>
<div class="line"><a name="l01334"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a76d7f251e7a4a9e5a9bb958fcd635aa6"> 1334</a></span>&#160;<span class="preprocessor">#define SYSCTL_TMR2CLKCTL_TMR2CLKPRESCALE_S  3U</span></div>
<div class="line"><a name="l01335"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a1024f958ac7255115fd81fbcd30a98c5"> 1335</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_TMR2CLKCTL_TMR2CLKPRESCALE_M  0x38U        // CPU Timer 2 Clock Pre-Scale</span></div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Value</span></div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;</div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="comment">// The following are defines for the bit fields in the RESC register</span></div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01343"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a3e84c488a026bab3831a04c55f3b7f27"> 1343</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_POR           0x1U         // POR Reset Cause Indication</span></div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Bit</span></div>
<div class="line"><a name="l01345"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a1c000bdac769d00b9d450bb4075a6e3b"> 1345</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_XRSN          0x2U         // XRSn Reset Cause Indication</span></div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Bit</span></div>
<div class="line"><a name="l01347"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a4a128cde5996f707ba7d87cea1f9951a"> 1347</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_WDRSN         0x4U         // WDRSn Reset Cause Indication</span></div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Bit</span></div>
<div class="line"><a name="l01349"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ac461cb7e43e277b3da1189c26fd36559"> 1349</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_NMIWDRSN      0x8U         // NMIWDRSn Reset Cause</span></div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Indication Bit</span></div>
<div class="line"><a name="l01351"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a799f448e652145810b959ca6f4377cdd"> 1351</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_HWBISTN       0x20U        // HWBISTn Reset Cause</span></div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Indication Bit</span></div>
<div class="line"><a name="l01353"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a5c15c6c3e0f34fc680df4b07385e7698"> 1353</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_HIBRESETN     0x40U        // HIBRESETn Reset Cause</span></div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Indication Bit</span></div>
<div class="line"><a name="l01355"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a7cfec0a1be00058bdf3c5a63ab928e80"> 1355</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_SCCRESETN     0x100U       // SCCRESETn Reset Cause</span></div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Indication Bit</span></div>
<div class="line"><a name="l01357"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a238208e81653f0f51524250a06483441"> 1357</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_XRSN_PIN_STATUS  0x40000000U  // XRSN Pin Status</span></div>
<div class="line"><a name="l01358"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a14b128a833a3ba71d5a96cc58b35b502"> 1358</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RESC_TRSTN_PIN_STATUS  0x80000000U  // TRSTn Status</span></div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="comment">// The following are defines for the bit fields in the SCSR register</span></div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01365"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a0bb6b280f44bb40f873184f6402a4d46"> 1365</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCSR_WDOVERRIDE    0x1U         // WD Override for WDDIS bit</span></div>
<div class="line"><a name="l01366"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a3b3d082cbdf10a72bf7ebd9791120826"> 1366</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCSR_WDENINT       0x2U         // WD Interrupt Enable</span></div>
<div class="line"><a name="l01367"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a51f4f86f976df3976098f41f7db96a1b"> 1367</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCSR_WDINTS        0x4U         // WD Interrupt Status</span></div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="comment">// The following are defines for the bit fields in the WDCNTR register</span></div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01374"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a3995a2ea8616bdbdebb446f41372e98e"> 1374</a></span>&#160;<span class="preprocessor">#define SYSCTL_WDCNTR_WDCNTR_S    0U</span></div>
<div class="line"><a name="l01375"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a79fefdc7f72a5bee04579c55d4ebbf77"> 1375</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_WDCNTR_WDCNTR_M    0xFFU        // WD Counter</span></div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="comment">// The following are defines for the bit fields in the WDKEY register</span></div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01382"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a04f3ed86d3dd65373fde2d5ce37d4450"> 1382</a></span>&#160;<span class="preprocessor">#define SYSCTL_WDKEY_WDKEY_S      0U</span></div>
<div class="line"><a name="l01383"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#af956c56ee439620b9abfd0bbfaf30908"> 1383</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_WDKEY_WDKEY_M      0xFFU        // WD KEY</span></div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="comment">// The following are defines for the bit fields in the WDCR register</span></div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01390"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a9dba8d44ad38080850aea3b759a9aea7"> 1390</a></span>&#160;<span class="preprocessor">#define SYSCTL_WDCR_WDPS_S        0U</span></div>
<div class="line"><a name="l01391"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a2ef9d6c59470f7a44272542897e444cd"> 1391</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_WDCR_WDPS_M        0x7U         // WD Clock Prescalar</span></div>
<div class="line"><a name="l01392"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aa5ac937866073a93ea3f098f5c725d75"> 1392</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_WDCR_WDCHK_S       3U</span></div>
<div class="line"><a name="l01393"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a704753f493703de98d054e1969e9a632"> 1393</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_WDCR_WDCHK_M       0x38U        // WD Check Bits</span></div>
<div class="line"><a name="l01394"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a633721d4497f10732c834304498ed057"> 1394</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_WDCR_WDDIS         0x40U        // WD Disable</span></div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="comment">// The following are defines for the bit fields in the WDWCR register</span></div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01401"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a7d29ac63838d8868ebec3a745f584134"> 1401</a></span>&#160;<span class="preprocessor">#define SYSCTL_WDWCR_MIN_S        0U</span></div>
<div class="line"><a name="l01402"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a1ac7742df02ae05c10d9e9954efba61d"> 1402</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_WDWCR_MIN_M        0xFFU        // WD Min Threshold setting for</span></div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Windowed Watchdog</span></div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;                                               <span class="comment">// functionality</span></div>
<div class="line"><a name="l01405"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aca24f9d3608fce9f089a32e175611556"> 1405</a></span>&#160;<span class="preprocessor">#define SYSCTL_WDWCR_FIRSTKEY     0x100U       // First Key Detect Flag</span></div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="comment">// The following are defines for the bit fields in the CLA1TASKSRCSELLOCK register</span></div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01412"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ac8d1bd5b614ae2ba4c9c2d396a316b1d"> 1412</a></span>&#160;<span class="preprocessor">#define SYSCTL_CLA1TASKSRCSELLOCK_CLA1TASKSRCSEL1  0x1U         // CLA1TASKSRCSEL1 Register Lock</span></div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// bit</span></div>
<div class="line"><a name="l01414"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a1bd592734087d125097efdb7ea4b8086"> 1414</a></span>&#160;<span class="preprocessor">#define SYSCTL_CLA1TASKSRCSELLOCK_CLA1TASKSRCSEL2  0x2U         // CLA1TASKSRCSEL2 Register Lock</span></div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// bit</span></div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;</div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="comment">// The following are defines for the bit fields in the DMACHSRCSELLOCK register</span></div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01422"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aa0effed3d318a8fe7549bbb5696ddf99"> 1422</a></span>&#160;<span class="preprocessor">#define SYSCTL_DMACHSRCSELLOCK_DMACHSRCSEL1  0x1U         // DMACHSRCSEL1 Register Lock</span></div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// bit</span></div>
<div class="line"><a name="l01424"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ae742e8502cce589143ac0456a9e983a5"> 1424</a></span>&#160;<span class="preprocessor">#define SYSCTL_DMACHSRCSELLOCK_DMACHSRCSEL2  0x2U         // DMACHSRCSEL2 Register Lock</span></div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// bit</span></div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;</div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="comment">// The following are defines for the bit fields in the CLA1TASKSRCSEL1 register</span></div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01432"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a08f5f75a126c245ffdd046f1cd09988c"> 1432</a></span>&#160;<span class="preprocessor">#define SYSCTL_CLA1TASKSRCSEL1_TASK1_S  0U</span></div>
<div class="line"><a name="l01433"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a82565bf9b01bde7939783e5ab118db37"> 1433</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CLA1TASKSRCSEL1_TASK1_M  0xFFU        // Selects the Trigger Source</span></div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for TASK1 of CLA1</span></div>
<div class="line"><a name="l01435"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a8dab392eafc84cbe866da9950ad7c244"> 1435</a></span>&#160;<span class="preprocessor">#define SYSCTL_CLA1TASKSRCSEL1_TASK2_S  8U</span></div>
<div class="line"><a name="l01436"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a08d90f02bcc746dd027acb07794a65ef"> 1436</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CLA1TASKSRCSEL1_TASK2_M  0xFF00U      // Selects the Trigger Source</span></div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for TASK2 of CLA1</span></div>
<div class="line"><a name="l01438"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#af71bddca226fd9bde1c0ee2cca4b3d2f"> 1438</a></span>&#160;<span class="preprocessor">#define SYSCTL_CLA1TASKSRCSEL1_TASK3_S  16U</span></div>
<div class="line"><a name="l01439"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ae66dd4fb5bb96771b9ca3dcfd17f8b42"> 1439</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CLA1TASKSRCSEL1_TASK3_M  0xFF0000U    // Selects the Trigger Source</span></div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for TASK3 of CLA1</span></div>
<div class="line"><a name="l01441"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a5a4c1acbf2eb3bbbec8909ebaf6c18be"> 1441</a></span>&#160;<span class="preprocessor">#define SYSCTL_CLA1TASKSRCSEL1_TASK4_S  24U</span></div>
<div class="line"><a name="l01442"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a0a696468e3568cc0bf5af317b4228ae2"> 1442</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CLA1TASKSRCSEL1_TASK4_M  0xFF000000U  // Selects the Trigger Source</span></div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for TASK4 of CLA1</span></div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;</div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="comment">// The following are defines for the bit fields in the CLA1TASKSRCSEL2 register</span></div>
<div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01450"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a9c72d39b25a7303ee9110136be93325d"> 1450</a></span>&#160;<span class="preprocessor">#define SYSCTL_CLA1TASKSRCSEL2_TASK5_S  0U</span></div>
<div class="line"><a name="l01451"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a10e15c7040b716691fe7c708d89fd9b3"> 1451</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CLA1TASKSRCSEL2_TASK5_M  0xFFU        // Selects the Trigger Source</span></div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for TASK5 of CLA1</span></div>
<div class="line"><a name="l01453"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a9f431ef2f93450dffc3678e0ca7c3ec9"> 1453</a></span>&#160;<span class="preprocessor">#define SYSCTL_CLA1TASKSRCSEL2_TASK6_S  8U</span></div>
<div class="line"><a name="l01454"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ae5aeb8c18dde7e687c22fb36e1c60948"> 1454</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CLA1TASKSRCSEL2_TASK6_M  0xFF00U      // Selects the Trigger Source</span></div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for TASK6 of CLA1</span></div>
<div class="line"><a name="l01456"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a98e858e24d4d7b1fe8358e7102178125"> 1456</a></span>&#160;<span class="preprocessor">#define SYSCTL_CLA1TASKSRCSEL2_TASK7_S  16U</span></div>
<div class="line"><a name="l01457"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ad2d00f897efab419473968135ef0b2ae"> 1457</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CLA1TASKSRCSEL2_TASK7_M  0xFF0000U    // Selects the Trigger Source</span></div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for TASK7 of CLA1</span></div>
<div class="line"><a name="l01459"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a4383375828c8a06bddf16c3d827bd494"> 1459</a></span>&#160;<span class="preprocessor">#define SYSCTL_CLA1TASKSRCSEL2_TASK8_S  24U</span></div>
<div class="line"><a name="l01460"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a101351e95165f4ad7fa70240e40789b2"> 1460</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_CLA1TASKSRCSEL2_TASK8_M  0xFF000000U  // Selects the Trigger Source</span></div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for TASK8 of CLA1</span></div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;</div>
<div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="comment">// The following are defines for the bit fields in the DMACHSRCSEL1 register</span></div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01468"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a921e95ed72a02333f51fa41c32b6e9e5"> 1468</a></span>&#160;<span class="preprocessor">#define SYSCTL_DMACHSRCSEL1_CH1_S  0U</span></div>
<div class="line"><a name="l01469"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#abb7246732e543a2b0dd2c4e2e5cef057"> 1469</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DMACHSRCSEL1_CH1_M  0xFFU        // Selects the Trigger and Sync</span></div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Source CH1 of DMA</span></div>
<div class="line"><a name="l01471"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a4822643752db80673aafa8832411d809"> 1471</a></span>&#160;<span class="preprocessor">#define SYSCTL_DMACHSRCSEL1_CH2_S  8U</span></div>
<div class="line"><a name="l01472"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a0662451f7d3e5d945eea0069f3cdd33b"> 1472</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DMACHSRCSEL1_CH2_M  0xFF00U      // Selects the Trigger and Sync</span></div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Source CH2 of DMA</span></div>
<div class="line"><a name="l01474"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a1bb5d7f9f8e48c5848ac94d8659db4b6"> 1474</a></span>&#160;<span class="preprocessor">#define SYSCTL_DMACHSRCSEL1_CH3_S  16U</span></div>
<div class="line"><a name="l01475"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ad0d9328db4ac739d02a53a7f93b8d49d"> 1475</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DMACHSRCSEL1_CH3_M  0xFF0000U    // Selects the Trigger and Sync</span></div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Source CH3 of DMA</span></div>
<div class="line"><a name="l01477"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a118fdc51d1fc5299a7151b0723213754"> 1477</a></span>&#160;<span class="preprocessor">#define SYSCTL_DMACHSRCSEL1_CH4_S  24U</span></div>
<div class="line"><a name="l01478"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a397b0304f8afbc3c6bbc5627d09fcb41"> 1478</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DMACHSRCSEL1_CH4_M  0xFF000000U  // Selects the Trigger and Sync</span></div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Source CH4 of DMA</span></div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;</div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="comment">// The following are defines for the bit fields in the DMACHSRCSEL2 register</span></div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01486"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a64c50c30e5e1f8eb48682a6578e47cf5"> 1486</a></span>&#160;<span class="preprocessor">#define SYSCTL_DMACHSRCSEL2_CH5_S  0U</span></div>
<div class="line"><a name="l01487"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a7bd517663d23b091a90a0734f2c193a8"> 1487</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DMACHSRCSEL2_CH5_M  0xFFU        // Selects the Trigger and Sync</span></div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Source CH5 of DMA</span></div>
<div class="line"><a name="l01489"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a1c9d6fcaecf32353c52d2a6358bfcd18"> 1489</a></span>&#160;<span class="preprocessor">#define SYSCTL_DMACHSRCSEL2_CH6_S  8U</span></div>
<div class="line"><a name="l01490"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a4f43329bc34e2024beedc3f9f4fedaa0"> 1490</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DMACHSRCSEL2_CH6_M  0xFF00U      // Selects the Trigger and Sync</span></div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Source CH6 of DMA</span></div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;</div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYNCSELECT register</span></div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01498"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a6b23614655671b4d9b28f70127fd2664"> 1498</a></span>&#160;<span class="preprocessor">#define SYSCTL_SYNCSELECT_EPWM4SYNCIN_S  0U</span></div>
<div class="line"><a name="l01499"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ac713b4ec5ce2e59fa827066bee6da423"> 1499</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SYNCSELECT_EPWM4SYNCIN_M  0x7U         // Selects Sync Input Source for</span></div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// EPWM4</span></div>
<div class="line"><a name="l01501"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a1387ca538971eb8f4b16804d740a86fa"> 1501</a></span>&#160;<span class="preprocessor">#define SYSCTL_SYNCSELECT_EPWM7SYNCIN_S  3U</span></div>
<div class="line"><a name="l01502"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ab2f18114e90a807f4a9dd0fcc88af33a"> 1502</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SYNCSELECT_EPWM7SYNCIN_M  0x38U        // Selects Sync Input Source for</span></div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// EPWM7</span></div>
<div class="line"><a name="l01504"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ae9cdd8c22f84ac79ad4bb38e0a8b1161"> 1504</a></span>&#160;<span class="preprocessor">#define SYSCTL_SYNCSELECT_EPWM10SYNCIN_S  6U</span></div>
<div class="line"><a name="l01505"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ae38eafe6a5476dc34fa934c91148e7cd"> 1505</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SYNCSELECT_EPWM10SYNCIN_M  0x1C0U       // Selects Sync Input Source for</span></div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// EPWM10</span></div>
<div class="line"><a name="l01507"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ae994178cef61b48818340e7001bb18ea"> 1507</a></span>&#160;<span class="preprocessor">#define SYSCTL_SYNCSELECT_ECAP1SYNCIN_S  9U</span></div>
<div class="line"><a name="l01508"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ae85f2c5fc09ddb091f1c33da773042e2"> 1508</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SYNCSELECT_ECAP1SYNCIN_M  0xE00U       // Selects Sync Input Source for</span></div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// ECAP1</span></div>
<div class="line"><a name="l01510"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a1cd2b6fa23579553fd3d06e00a933388"> 1510</a></span>&#160;<span class="preprocessor">#define SYSCTL_SYNCSELECT_ECAP4SYNCIN_S  12U</span></div>
<div class="line"><a name="l01511"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a95e17b462541e7115155e2b568e61ab7"> 1511</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SYNCSELECT_ECAP4SYNCIN_M  0x7000U      // Selects Sync Input Source for</span></div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// ECAP4</span></div>
<div class="line"><a name="l01513"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a25bc012e06b84dd2205ae9d4d998003d"> 1513</a></span>&#160;<span class="preprocessor">#define SYSCTL_SYNCSELECT_SYNCOUT_S  27U</span></div>
<div class="line"><a name="l01514"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a9022a39e76b03ef987c7339dd4740e4f"> 1514</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SYNCSELECT_SYNCOUT_M  0x18000000U  // Select Syncout Source</span></div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADCSOCOUTSELECT register</span></div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01521"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aeffa1af5c6216ae242e9a40ddcc204e0"> 1521</a></span>&#160;<span class="preprocessor">#define SYSCTL_ADCSOCOUTSELECT_PWM1SOCAEN  0x1U         // PWM1SOCAEN Enable for</span></div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// ADCSOCAO</span></div>
<div class="line"><a name="l01523"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aa4452c06467f94eb449286ae3b870147"> 1523</a></span>&#160;<span class="preprocessor">#define SYSCTL_ADCSOCOUTSELECT_PWM2SOCAEN  0x2U         // PWM2SOCAEN Enable for</span></div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// ADCSOCAO</span></div>
<div class="line"><a name="l01525"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ac875e5c8a2e14100f362830adc288803"> 1525</a></span>&#160;<span class="preprocessor">#define SYSCTL_ADCSOCOUTSELECT_PWM3SOCAEN  0x4U         // PWM3SOCAEN Enable for</span></div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// ADCSOCAO</span></div>
<div class="line"><a name="l01527"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a29107ba8c8c1280b0a331d3d775a0f01"> 1527</a></span>&#160;<span class="preprocessor">#define SYSCTL_ADCSOCOUTSELECT_PWM4SOCAEN  0x8U         // PWM4SOCAEN Enable for</span></div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// ADCSOCAO</span></div>
<div class="line"><a name="l01529"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a117e6a235e41d876b4b24bf30d1e8081"> 1529</a></span>&#160;<span class="preprocessor">#define SYSCTL_ADCSOCOUTSELECT_PWM5SOCAEN  0x10U        // PWM5SOCAEN Enable for</span></div>
<div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// ADCSOCAO</span></div>
<div class="line"><a name="l01531"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a3e4188c2ceb1e4d7aff5561269da08b3"> 1531</a></span>&#160;<span class="preprocessor">#define SYSCTL_ADCSOCOUTSELECT_PWM6SOCAEN  0x20U        // PWM6SOCAEN Enable for</span></div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// ADCSOCAO</span></div>
<div class="line"><a name="l01533"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a4ee74db7d1015e4a4c724e9286f808e2"> 1533</a></span>&#160;<span class="preprocessor">#define SYSCTL_ADCSOCOUTSELECT_PWM7SOCAEN  0x40U        // PWM7SOCAEN Enable for</span></div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// ADCSOCAO</span></div>
<div class="line"><a name="l01535"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#ab66d1d59a2f82fc018c496aae4458358"> 1535</a></span>&#160;<span class="preprocessor">#define SYSCTL_ADCSOCOUTSELECT_PWM8SOCAEN  0x80U        // PWM8SOCAEN Enable for</span></div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// ADCSOCAO</span></div>
<div class="line"><a name="l01537"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a2ecc66486851a6ae66c661090a375260"> 1537</a></span>&#160;<span class="preprocessor">#define SYSCTL_ADCSOCOUTSELECT_PWM9SOCAEN  0x100U       // PWM9SOCAEN Enable for</span></div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// ADCSOCAO</span></div>
<div class="line"><a name="l01539"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#af15e0ba649b7b6bb6de03b8831aa8026"> 1539</a></span>&#160;<span class="preprocessor">#define SYSCTL_ADCSOCOUTSELECT_PWM10SOCAEN  0x200U       // PWM10SOCAEN Enable for</span></div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// ADCSOCAO</span></div>
<div class="line"><a name="l01541"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a15bdbac357718742bc14c60d920df070"> 1541</a></span>&#160;<span class="preprocessor">#define SYSCTL_ADCSOCOUTSELECT_PWM11SOCAEN  0x400U       // PWM11SOCAEN Enable for</span></div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// ADCSOCAO</span></div>
<div class="line"><a name="l01543"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aa2be03fb294b7ec4889772b49a884e19"> 1543</a></span>&#160;<span class="preprocessor">#define SYSCTL_ADCSOCOUTSELECT_PWM12SOCAEN  0x800U       // PWM12SOCAEN Enable for</span></div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// ADCSOCAO</span></div>
<div class="line"><a name="l01545"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#afb3af7ad81353704f3b929930ae199f4"> 1545</a></span>&#160;<span class="preprocessor">#define SYSCTL_ADCSOCOUTSELECT_PWM1SOCBEN  0x10000U     // PWM1SOCBEN Enable for</span></div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// ADCSOCBO</span></div>
<div class="line"><a name="l01547"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a43bc1aa168449e6e25ebc1a2dd84317d"> 1547</a></span>&#160;<span class="preprocessor">#define SYSCTL_ADCSOCOUTSELECT_PWM2SOCBEN  0x20000U     // PWM2SOCBEN Enable for</span></div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// ADCSOCBO</span></div>
<div class="line"><a name="l01549"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a3a7d2a16799f72a4117bb658b5c59be0"> 1549</a></span>&#160;<span class="preprocessor">#define SYSCTL_ADCSOCOUTSELECT_PWM3SOCBEN  0x40000U     // PWM3SOCBEN Enable for</span></div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// ADCSOCBO</span></div>
<div class="line"><a name="l01551"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a9fb17d7a1103fd185be6cb14100ad3f1"> 1551</a></span>&#160;<span class="preprocessor">#define SYSCTL_ADCSOCOUTSELECT_PWM4SOCBEN  0x80000U     // PWM4SOCBEN Enable for</span></div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// ADCSOCBO</span></div>
<div class="line"><a name="l01553"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#acf2879804060c0939cd29678366b369f"> 1553</a></span>&#160;<span class="preprocessor">#define SYSCTL_ADCSOCOUTSELECT_PWM5SOCBEN  0x100000U    // PWM5SOCBEN Enable for</span></div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// ADCSOCBO</span></div>
<div class="line"><a name="l01555"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#aa9e6ed2a3e9240c69dfa14d65bc173c7"> 1555</a></span>&#160;<span class="preprocessor">#define SYSCTL_ADCSOCOUTSELECT_PWM6SOCBEN  0x200000U    // PWM6SOCBEN Enable for</span></div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// ADCSOCBO</span></div>
<div class="line"><a name="l01557"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#acb46cbfdf2e7ff6f313eb90ae0155a81"> 1557</a></span>&#160;<span class="preprocessor">#define SYSCTL_ADCSOCOUTSELECT_PWM7SOCBEN  0x400000U    // PWM7SOCBEN Enable for</span></div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// ADCSOCBO</span></div>
<div class="line"><a name="l01559"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a22421b7b0af195cfdb0c94c33feeaf4f"> 1559</a></span>&#160;<span class="preprocessor">#define SYSCTL_ADCSOCOUTSELECT_PWM8SOCBEN  0x800000U    // PWM8SOCBEN Enable for</span></div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// ADCSOCBO</span></div>
<div class="line"><a name="l01561"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a8851b10b56e61963cece4dd5666bd83b"> 1561</a></span>&#160;<span class="preprocessor">#define SYSCTL_ADCSOCOUTSELECT_PWM9SOCBEN  0x1000000U   // PWM9SOCBEN Enable for</span></div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// ADCSOCBO</span></div>
<div class="line"><a name="l01563"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a4da0426ad890284fce9b60448ba5a4fa"> 1563</a></span>&#160;<span class="preprocessor">#define SYSCTL_ADCSOCOUTSELECT_PWM10SOCBEN  0x2000000U   // PWM10SOCBEN Enable for</span></div>
<div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// ADCSOCBO</span></div>
<div class="line"><a name="l01565"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a892c60e4a1e3c5a63a87df2f166fb396"> 1565</a></span>&#160;<span class="preprocessor">#define SYSCTL_ADCSOCOUTSELECT_PWM11SOCBEN  0x4000000U   // PWM11SOCBEN Enable for</span></div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// ADCSOCBO</span></div>
<div class="line"><a name="l01567"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a86a4b52cefebff57f00e19af6abf9a4c"> 1567</a></span>&#160;<span class="preprocessor">#define SYSCTL_ADCSOCOUTSELECT_PWM12SOCBEN  0x8000000U   // PWM12SOCBEN Enable for</span></div>
<div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// ADCSOCBO</span></div>
<div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;</div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYNCSOCLOCK register</span></div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01575"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a490db4b750e26e1b03a6523c7a9596b9"> 1575</a></span>&#160;<span class="preprocessor">#define SYSCTL_SYNCSOCLOCK_SYNCSELECT  0x1U         // SYNCSEL Register Lock bit</span></div>
<div class="line"><a name="l01576"></a><span class="lineno"><a class="code" href="hw__sysctl_8h.html#a2443a7797b0a9155662ce0f6a12230f1"> 1576</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SYNCSOCLOCK_ADCSOCOUTSELECT  0x2U         // ADCSOCOUTSELECT Register Lock</span></div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// bit</span></div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1" /><small>
Copyright  2019, Texas Instruments Incorporated</small>
</body>
</html>
