// Seed: 4019329900
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  id_3(
      .id_0(1)
  );
  tri0 id_4 = 1;
endmodule
module module_1;
  logic [7:0] id_1;
  assign id_1[1] = id_1;
  tri0 id_2;
  tri  id_3;
  id_4(
      .id_0(1'd0), .id_1(1'b0), .id_2(id_2), .id_3(1)
  );
  module_0 modCall_1 (
      id_3,
      id_3
  );
  always @({1'b0{id_2 == id_2}} or 1) begin : LABEL_0
    id_4 = id_4;
  end
  tri1 id_5 = 1 + 1;
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  assign id_3 = 1;
endmodule
