============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 13 2024  10:39:24 am
  Module:                 proj_top
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (6954 ps) Late External Delay Assertion at pin out_fragment[0]
          Group: reg2out
     Startpoint: (R) u_extender/frag_parts_idx_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) out_fragment[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-      50                  
     Required Time:=    7950                  
      Launch Clock:-       0                  
         Data Path:-     996                  
             Slack:=    6954                  

Exceptions/Constraints:
  output_delay             2000            proj.sdc_line_17_32_1 

#--------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                     (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  u_extender/frag_parts_idx_reg[0]/clk  -       -       R     (arrival)         3754     0     0       0 
  u_extender/frag_parts_idx_reg[0]/q    (u)     clk->q  R     unmapped_d_flop      7     0   400     400 
  u_extender/mux_in_fragment_53_24/g3/z (u)     sel0->z F     unmapped_bmux11      3     0   297     697 
  u_extender/ctl_frag_part_58_23/g11/z  (u)     in_0->z R     unmapped_not         2     0    48     745 
  u_extender/ctl_frag_part_58_23/g1/z   (u)     in_1->z F     unmapped_nand2       1     0    52     798 
  u_extender/ctl_frag_part_58_23/g5/z   (u)     in_0->z R     unmapped_not         4     0    68     865 
  u_extender/mux_out_gfm_58_23/g4/z     (u)     sel0->z R     unmapped_mux8        1     0   131     996 
  out_fragment[0]                       -       -       R     (port)               -     -     0     996 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

