// Seed: 1825110336
module module_0;
  wire id_1;
  id_2 :
  assert property (@(negedge id_1 - 1 or -1) 1)
  else;
  wire id_3;
  always begin : LABEL_0
    id_2 <= 1;
  end
endmodule
module module_1 #(
    parameter id_2 = 32'd38,
    parameter id_4 = 32'd66
) (
    id_1,
    _id_2,
    id_3
);
  input wire id_3;
  inout wire _id_2;
  output wire id_1;
  wire _id_4;
  parameter id_5 = 1;
  wire id_6;
  parameter id_7 = -1 < 1 ** -1;
  module_0 modCall_1 ();
  assign id_2 = id_3;
  assign id_6 = !id_4;
  wire [id_4 : id_2  + ""] id_8;
endmodule
