{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 15 00:06:27 2020 " "Info: Processing started: Thu Oct 15 00:06:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_ANALYZE_DFFEA_LATCHES" "" "Info: Timing Analysis is analyzing one or more registers as latches" { { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[8\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[8\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[1\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[1\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[2\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[3\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[3\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[4\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[4\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[5\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[5\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[6\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[7\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[7\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more registers as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4/main.bdf" { { -160 -760 -592 -144 "CLK" "" } } } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst49~0 " "Info: Detected gated clock \"inst49~0\" as buffer" {  } { { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4/main.bdf" { { 256 -64 -16 320 "inst49" "" } } } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst49~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst41 " "Info: Detected gated clock \"inst41\" as buffer" {  } { { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4/main.bdf" { { -16 -104 -56 48 "inst41" "" } } } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Detected ripple clock \"lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[8\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst59 " "Info: Detected gated clock \"inst59\" as buffer" {  } { { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4/main.bdf" { { 432 -456 -392 480 "inst59" "" } } } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter5:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"lpm_counter5:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_r3i.tdf" "" { Text "F:/5 sem/SiFO/Laba4/db/cntr_r3i.tdf" 61 8 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter5:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter5:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"lpm_counter5:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_r3i.tdf" "" { Text "F:/5 sem/SiFO/Laba4/db/cntr_r3i.tdf" 61 8 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter5:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter5:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"lpm_counter5:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_r3i.tdf" "" { Text "F:/5 sem/SiFO/Laba4/db/cntr_r3i.tdf" 61 8 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter5:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[1\] register REGS:inst61\|lpm_dff1:inst24\|lpm_ff:lpm_ff_component\|dffs\[7\] 61.52 MHz 16.256 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 61.52 MHz between source register \"lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[1\]\" and destination register \"REGS:inst61\|lpm_dff1:inst24\|lpm_ff:lpm_ff_component\|dffs\[7\]\" (period= 16.256 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.768 ns + Longest register register " "Info: + Longest register to register delay is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG LCFF_X19_Y11_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y11_N23; Fanout = 2; REG Node = 'lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.579 ns) + CELL(0.228 ns) 0.807 ns lpm_mux2:inst56\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w1_n0_mux_dataout~0 2 COMB LCCOMB_X22_Y11_N18 46 " "Info: 2: + IC(0.579 ns) + CELL(0.228 ns) = 0.807 ns; Loc. = LCCOMB_X22_Y11_N18; Fanout = 46; COMB Node = 'lpm_mux2:inst56\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w1_n0_mux_dataout~0'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "F:/5 sem/SiFO/Laba4/db/mux_unc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.228 ns) 1.689 ns REGS:inst61\|lpm_decode0:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode52w\[3\]~0 3 COMB LCCOMB_X22_Y12_N0 9 " "Info: 3: + IC(0.654 ns) + CELL(0.228 ns) = 1.689 ns; Loc. = LCCOMB_X22_Y12_N0; Fanout = 9; COMB Node = 'REGS:inst61\|lpm_decode0:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode52w\[3\]~0'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~0 REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]~0 } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "F:/5 sem/SiFO/Laba4/db/decode_u7f.tdf" 35 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.746 ns) 2.768 ns REGS:inst61\|lpm_dff1:inst24\|lpm_ff:lpm_ff_component\|dffs\[7\] 4 REG LCFF_X21_Y12_N21 1 " "Info: 4: + IC(0.333 ns) + CELL(0.746 ns) = 2.768 ns; Loc. = LCFF_X21_Y12_N21; Fanout = 1; REG Node = 'REGS:inst61\|lpm_dff1:inst24\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]~0 REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.202 ns ( 43.42 % ) " "Info: Total cell delay = 1.202 ns ( 43.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 56.58 % ) " "Info: Total interconnect delay = 1.566 ns ( 56.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~0 REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]~0 REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] {} lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~0 {} REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]~0 {} REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.579ns 0.654ns 0.333ns } { 0.000ns 0.228ns 0.228ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.176 ns - Smallest " "Info: - Smallest clock skew is -5.176 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.481 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'CLK'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4/main.bdf" { { -160 -760 -592 -144 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 89 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 89; COMB Node = 'CLK~clkctrl'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4/main.bdf" { { -160 -760 -592 -144 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns REGS:inst61\|lpm_dff1:inst24\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG LCFF_X21_Y12_N21 1 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X21_Y12_N21; Fanout = 1; REG Node = 'REGS:inst61\|lpm_dff1:inst24\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { CLK~clkctrl REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLK CLK~clkctrl REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.657 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 7.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'CLK'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4/main.bdf" { { -160 -760 -592 -144 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.712 ns) 2.881 ns lpm_counter5:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[2\] 2 REG LCFF_X21_Y13_N21 18 " "Info: 2: + IC(1.315 ns) + CELL(0.712 ns) = 2.881 ns; Loc. = LCFF_X21_Y13_N21; Fanout = 18; REG Node = 'lpm_counter5:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[2\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.027 ns" { CLK lpm_counter5:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_r3i.tdf" "" { Text "F:/5 sem/SiFO/Laba4/db/cntr_r3i.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.228 ns) 4.145 ns inst41 3 COMB LCCOMB_X22_Y11_N26 2 " "Info: 3: + IC(1.036 ns) + CELL(0.228 ns) = 4.145 ns; Loc. = LCCOMB_X22_Y11_N26; Fanout = 2; COMB Node = 'inst41'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { lpm_counter5:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] inst41 } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4/main.bdf" { { -16 -104 -56 48 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.926 ns) + CELL(0.000 ns) 6.071 ns inst41~clkctrl 4 COMB CLKCTRL_G8 8 " "Info: 4: + IC(1.926 ns) + CELL(0.000 ns) = 6.071 ns; Loc. = CLKCTRL_G8; Fanout = 8; COMB Node = 'inst41~clkctrl'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.926 ns" { inst41 inst41~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4/main.bdf" { { -16 -104 -56 48 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.667 ns) 7.657 ns lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[1\] 5 REG LCFF_X19_Y11_N23 2 " "Info: 5: + IC(0.919 ns) + CELL(0.667 ns) = 7.657 ns; Loc. = LCFF_X19_Y11_N23; Fanout = 2; REG Node = 'lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { inst41~clkctrl lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.461 ns ( 32.14 % ) " "Info: Total cell delay = 2.461 ns ( 32.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.196 ns ( 67.86 % ) " "Info: Total interconnect delay = 5.196 ns ( 67.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "7.657 ns" { CLK lpm_counter5:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] inst41 inst41~clkctrl lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "7.657 ns" { CLK {} CLK~combout {} lpm_counter5:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] {} inst41 {} inst41~clkctrl {} lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.315ns 1.036ns 1.926ns 0.919ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.667ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLK CLK~clkctrl REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "7.657 ns" { CLK lpm_counter5:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] inst41 inst41~clkctrl lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "7.657 ns" { CLK {} CLK~combout {} lpm_counter5:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] {} inst41 {} inst41~clkctrl {} lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.315ns 1.036ns 1.926ns 0.919ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.667ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~0 REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]~0 REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] {} lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~0 {} REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]~0 {} REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.579ns 0.654ns 0.333ns } { 0.000ns 0.228ns 0.228ns 0.746ns } "" } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLK CLK~clkctrl REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "7.657 ns" { CLK lpm_counter5:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] inst41 inst41~clkctrl lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "7.657 ns" { CLK {} CLK~combout {} lpm_counter5:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] {} inst41 {} inst41~clkctrl {} lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.315ns 1.036ns 1.926ns 0.919ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.667ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lpm_counter5:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[2\] inst57 CLK 3.471 ns " "Info: Found hold time violation between source  pin or register \"lpm_counter5:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[2\]\" and destination pin or register \"inst57\" for clock \"CLK\" (Hold time is 3.471 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.477 ns + Largest " "Info: + Largest clock skew is 4.477 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.264 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 7.264 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'CLK'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4/main.bdf" { { -160 -760 -592 -144 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.712 ns) 2.881 ns lpm_counter5:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[2\] 2 REG LCFF_X21_Y13_N21 18 " "Info: 2: + IC(1.315 ns) + CELL(0.712 ns) = 2.881 ns; Loc. = LCFF_X21_Y13_N21; Fanout = 18; REG Node = 'lpm_counter5:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[2\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.027 ns" { CLK lpm_counter5:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_r3i.tdf" "" { Text "F:/5 sem/SiFO/Laba4/db/cntr_r3i.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.228 ns) 4.145 ns inst41 3 COMB LCCOMB_X22_Y11_N26 2 " "Info: 3: + IC(1.036 ns) + CELL(0.228 ns) = 4.145 ns; Loc. = LCCOMB_X22_Y11_N26; Fanout = 2; COMB Node = 'inst41'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { lpm_counter5:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] inst41 } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4/main.bdf" { { -16 -104 -56 48 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.761 ns) 5.629 ns lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[8\] 4 REG LCFF_X23_Y10_N17 2 " "Info: 4: + IC(0.723 ns) + CELL(0.761 ns) = 5.629 ns; Loc. = LCFF_X23_Y10_N17; Fanout = 2; REG Node = 'lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { inst41 lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.225 ns) 6.427 ns inst59 5 COMB LCCOMB_X22_Y11_N30 2 " "Info: 5: + IC(0.573 ns) + CELL(0.225 ns) = 6.427 ns; Loc. = LCCOMB_X22_Y11_N30; Fanout = 2; COMB Node = 'inst59'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.798 ns" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8] inst59 } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4/main.bdf" { { 432 -456 -392 480 "inst59" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.618 ns) 7.264 ns inst57 6 REG LCFF_X22_Y11_N5 58 " "Info: 6: + IC(0.219 ns) + CELL(0.618 ns) = 7.264 ns; Loc. = LCFF_X22_Y11_N5; Fanout = 58; REG Node = 'inst57'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { inst59 inst57 } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4/main.bdf" { { 416 -344 -280 496 "inst57" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.398 ns ( 46.78 % ) " "Info: Total cell delay = 3.398 ns ( 46.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.866 ns ( 53.22 % ) " "Info: Total interconnect delay = 3.866 ns ( 53.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "7.264 ns" { CLK lpm_counter5:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] inst41 lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8] inst59 inst57 } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "7.264 ns" { CLK {} CLK~combout {} lpm_counter5:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] {} inst41 {} lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8] {} inst59 {} inst57 {} } { 0.000ns 0.000ns 1.315ns 1.036ns 0.723ns 0.573ns 0.219ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.761ns 0.225ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.787 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 2.787 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'CLK'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4/main.bdf" { { -160 -760 -592 -144 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.618 ns) 2.787 ns lpm_counter5:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[2\] 2 REG LCFF_X21_Y13_N21 18 " "Info: 2: + IC(1.315 ns) + CELL(0.618 ns) = 2.787 ns; Loc. = LCFF_X21_Y13_N21; Fanout = 18; REG Node = 'lpm_counter5:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[2\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.933 ns" { CLK lpm_counter5:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_r3i.tdf" "" { Text "F:/5 sem/SiFO/Laba4/db/cntr_r3i.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 52.82 % ) " "Info: Total cell delay = 1.472 ns ( 52.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.315 ns ( 47.18 % ) " "Info: Total interconnect delay = 1.315 ns ( 47.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.787 ns" { CLK lpm_counter5:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.787 ns" { CLK {} CLK~combout {} lpm_counter5:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.315ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "7.264 ns" { CLK lpm_counter5:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] inst41 lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8] inst59 inst57 } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "7.264 ns" { CLK {} CLK~combout {} lpm_counter5:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] {} inst41 {} lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8] {} inst59 {} inst57 {} } { 0.000ns 0.000ns 1.315ns 1.036ns 0.723ns 0.573ns 0.219ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.761ns 0.225ns 0.618ns } "" } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.787 ns" { CLK lpm_counter5:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.787 ns" { CLK {} CLK~combout {} lpm_counter5:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.315ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_r3i.tdf" "" { Text "F:/5 sem/SiFO/Laba4/db/cntr_r3i.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.061 ns - Shortest register register " "Info: - Shortest register to register delay is 1.061 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter5:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[2\] 1 REG LCFF_X21_Y13_N21 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y13_N21; Fanout = 18; REG Node = 'lpm_counter5:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[2\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter5:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_r3i.tdf" "" { Text "F:/5 sem/SiFO/Laba4/db/cntr_r3i.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.595 ns) + CELL(0.053 ns) 0.648 ns inst59 2 COMB LCCOMB_X22_Y11_N30 2 " "Info: 2: + IC(0.595 ns) + CELL(0.053 ns) = 0.648 ns; Loc. = LCCOMB_X22_Y11_N30; Fanout = 2; COMB Node = 'inst59'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { lpm_counter5:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] inst59 } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4/main.bdf" { { 432 -456 -392 480 "inst59" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 0.906 ns inst57~0 3 COMB LCCOMB_X22_Y11_N4 1 " "Info: 3: + IC(0.205 ns) + CELL(0.053 ns) = 0.906 ns; Loc. = LCCOMB_X22_Y11_N4; Fanout = 1; COMB Node = 'inst57~0'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { inst59 inst57~0 } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4/main.bdf" { { 416 -344 -280 496 "inst57" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.061 ns inst57 4 REG LCFF_X22_Y11_N5 58 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.061 ns; Loc. = LCFF_X22_Y11_N5; Fanout = 58; REG Node = 'inst57'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst57~0 inst57 } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4/main.bdf" { { 416 -344 -280 496 "inst57" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.261 ns ( 24.60 % ) " "Info: Total cell delay = 0.261 ns ( 24.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.800 ns ( 75.40 % ) " "Info: Total interconnect delay = 0.800 ns ( 75.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { lpm_counter5:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] inst59 inst57~0 inst57 } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "1.061 ns" { lpm_counter5:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] {} inst59 {} inst57~0 {} inst57 {} } { 0.000ns 0.595ns 0.205ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4/main.bdf" { { 416 -344 -280 496 "inst57" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "7.264 ns" { CLK lpm_counter5:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] inst41 lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8] inst59 inst57 } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "7.264 ns" { CLK {} CLK~combout {} lpm_counter5:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] {} inst41 {} lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8] {} inst59 {} inst57 {} } { 0.000ns 0.000ns 1.315ns 1.036ns 0.723ns 0.573ns 0.219ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.761ns 0.225ns 0.618ns } "" } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.787 ns" { CLK lpm_counter5:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.787 ns" { CLK {} CLK~combout {} lpm_counter5:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.315ns } { 0.000ns 0.854ns 0.618ns } "" } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { lpm_counter5:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] inst59 inst57~0 inst57 } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "1.061 ns" { lpm_counter5:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] {} inst59 {} inst57~0 {} inst57 {} } { 0.000ns 0.595ns 0.205ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK regs_out\[3\] lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[2\] 15.667 ns register " "Info: tco from clock \"CLK\" to destination pin \"regs_out\[3\]\" through register \"lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[2\]\" is 15.667 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.657 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 7.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'CLK'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4/main.bdf" { { -160 -760 -592 -144 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.712 ns) 2.881 ns lpm_counter5:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[2\] 2 REG LCFF_X21_Y13_N21 18 " "Info: 2: + IC(1.315 ns) + CELL(0.712 ns) = 2.881 ns; Loc. = LCFF_X21_Y13_N21; Fanout = 18; REG Node = 'lpm_counter5:inst\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[2\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.027 ns" { CLK lpm_counter5:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_r3i.tdf" "" { Text "F:/5 sem/SiFO/Laba4/db/cntr_r3i.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.228 ns) 4.145 ns inst41 3 COMB LCCOMB_X22_Y11_N26 2 " "Info: 3: + IC(1.036 ns) + CELL(0.228 ns) = 4.145 ns; Loc. = LCCOMB_X22_Y11_N26; Fanout = 2; COMB Node = 'inst41'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { lpm_counter5:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] inst41 } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4/main.bdf" { { -16 -104 -56 48 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.926 ns) + CELL(0.000 ns) 6.071 ns inst41~clkctrl 4 COMB CLKCTRL_G8 8 " "Info: 4: + IC(1.926 ns) + CELL(0.000 ns) = 6.071 ns; Loc. = CLKCTRL_G8; Fanout = 8; COMB Node = 'inst41~clkctrl'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.926 ns" { inst41 inst41~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4/main.bdf" { { -16 -104 -56 48 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.667 ns) 7.657 ns lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[2\] 5 REG LCFF_X19_Y11_N17 2 " "Info: 5: + IC(0.919 ns) + CELL(0.667 ns) = 7.657 ns; Loc. = LCFF_X19_Y11_N17; Fanout = 2; REG Node = 'lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { inst41~clkctrl lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.461 ns ( 32.14 % ) " "Info: Total cell delay = 2.461 ns ( 32.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.196 ns ( 67.86 % ) " "Info: Total interconnect delay = 5.196 ns ( 67.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "7.657 ns" { CLK lpm_counter5:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] inst41 inst41~clkctrl lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "7.657 ns" { CLK {} CLK~combout {} lpm_counter5:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] {} inst41 {} inst41~clkctrl {} lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.315ns 1.036ns 1.926ns 0.919ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.667ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.916 ns + Longest register pin " "Info: + Longest register to pin delay is 7.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[2\] 1 REG LCFF_X19_Y11_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y11_N17; Fanout = 2; REG Node = 'lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.595 ns) + CELL(0.225 ns) 0.820 ns lpm_mux2:inst56\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w2_n0_mux_dataout~0 2 COMB LCCOMB_X22_Y11_N24 46 " "Info: 2: + IC(0.595 ns) + CELL(0.225 ns) = 0.820 ns; Loc. = LCCOMB_X22_Y11_N24; Fanout = 46; COMB Node = 'lpm_mux2:inst56\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w2_n0_mux_dataout~0'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.820 ns" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "F:/5 sem/SiFO/Laba4/db/mux_unc.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.578 ns) + CELL(0.272 ns) 2.670 ns REGS:inst61\|inst31\[3\]~37 3 COMB LCCOMB_X21_Y12_N14 1 " "Info: 3: + IC(1.578 ns) + CELL(0.272 ns) = 2.670 ns; Loc. = LCCOMB_X21_Y12_N14; Fanout = 1; COMB Node = 'REGS:inst61\|inst31\[3\]~37'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0 REGS:inst61|inst31[3]~37 } "NODE_NAME" } } { "REGS.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4/REGS.bdf" { { 816 1248 1296 848 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.272 ns) 3.915 ns REGS:inst61\|inst31\[3\]~38 4 COMB LCCOMB_X22_Y13_N8 1 " "Info: 4: + IC(0.973 ns) + CELL(0.272 ns) = 3.915 ns; Loc. = LCCOMB_X22_Y13_N8; Fanout = 1; COMB Node = 'REGS:inst61\|inst31\[3\]~38'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { REGS:inst61|inst31[3]~37 REGS:inst61|inst31[3]~38 } "NODE_NAME" } } { "REGS.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4/REGS.bdf" { { 816 1248 1296 848 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.847 ns) + CELL(2.154 ns) 7.916 ns regs_out\[3\] 5 PIN PIN_R1 0 " "Info: 5: + IC(1.847 ns) + CELL(2.154 ns) = 7.916 ns; Loc. = PIN_R1; Fanout = 0; PIN Node = 'regs_out\[3\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "4.001 ns" { REGS:inst61|inst31[3]~38 regs_out[3] } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4/main.bdf" { { 552 936 1112 568 "regs_out\[8..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.923 ns ( 36.93 % ) " "Info: Total cell delay = 2.923 ns ( 36.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.993 ns ( 63.07 % ) " "Info: Total interconnect delay = 4.993 ns ( 63.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "7.916 ns" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0 REGS:inst61|inst31[3]~37 REGS:inst61|inst31[3]~38 regs_out[3] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "7.916 ns" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] {} lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0 {} REGS:inst61|inst31[3]~37 {} REGS:inst61|inst31[3]~38 {} regs_out[3] {} } { 0.000ns 0.595ns 1.578ns 0.973ns 1.847ns } { 0.000ns 0.225ns 0.272ns 0.272ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "7.657 ns" { CLK lpm_counter5:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] inst41 inst41~clkctrl lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "7.657 ns" { CLK {} CLK~combout {} lpm_counter5:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] {} inst41 {} inst41~clkctrl {} lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.315ns 1.036ns 1.926ns 0.919ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.667ns } "" } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "7.916 ns" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0 REGS:inst61|inst31[3]~37 REGS:inst61|inst31[3]~38 regs_out[3] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "7.916 ns" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] {} lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0 {} REGS:inst61|inst31[3]~37 {} REGS:inst61|inst31[3]~38 {} regs_out[3] {} } { 0.000ns 0.595ns 1.578ns 0.973ns 1.847ns } { 0.000ns 0.225ns 0.272ns 0.272ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLK set 9.178 ns Longest " "Info: Longest tpd from source pin \"CLK\" to destination pin \"set\" is 9.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'CLK'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4/main.bdf" { { -160 -760 -592 -144 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.185 ns) + CELL(0.366 ns) 5.405 ns inst38~0 2 COMB LCCOMB_X22_Y11_N22 1 " "Info: 2: + IC(4.185 ns) + CELL(0.366 ns) = 5.405 ns; Loc. = LCCOMB_X22_Y11_N22; Fanout = 1; COMB Node = 'inst38~0'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "4.551 ns" { CLK inst38~0 } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4/main.bdf" { { 128 -616 -552 176 "inst38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.765 ns) + CELL(2.008 ns) 9.178 ns set 3 PIN PIN_B13 0 " "Info: 3: + IC(1.765 ns) + CELL(2.008 ns) = 9.178 ns; Loc. = PIN_B13; Fanout = 0; PIN Node = 'set'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "3.773 ns" { inst38~0 set } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4/main.bdf" { { 304 -456 -280 320 "set" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.228 ns ( 35.17 % ) " "Info: Total cell delay = 3.228 ns ( 35.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.950 ns ( 64.83 % ) " "Info: Total interconnect delay = 5.950 ns ( 64.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "9.178 ns" { CLK inst38~0 set } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "9.178 ns" { CLK {} CLK~combout {} inst38~0 {} set {} } { 0.000ns 0.000ns 4.185ns 1.765ns } { 0.000ns 0.854ns 0.366ns 2.008ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 15 00:06:27 2020 " "Info: Processing ended: Thu Oct 15 00:06:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
