--- a/arch/mips/include/asm/mach-ath79/ar71xx_regs.h
+++ b/arch/mips/include/asm/mach-ath79/ar71xx_regs.h
@@ -392,6 +392,7 @@
 #define QCA955X_PLL_DDR_CONFIG_REG		0x04
 #define QCA955X_PLL_CLK_CTRL_REG		0x08
 #define QCA955X_PLL_PCIE_CONFIG_REG		0x0c
+#define QCA955X_PLL_SWITCH_CLOCK_SPARE_REG	0x20
 #define QCA955X_PLL_ETH_XMII_CONTROL_REG	0x28
 #define QCA955X_PLL_ETH_SGMII_CONTROL_REG	0x48
 #define QCA955X_PLL_ETH_SGMII_SERDES_REG	0x4c
@@ -427,6 +428,8 @@
 #define QCA955X_PLL_CLK_CTRL_DDRCLK_FROM_DDRPLL		BIT(21)
 #define QCA955X_PLL_CLK_CTRL_AHBCLK_FROM_DDRPLL		BIT(24)
 
+#define QCA955X_PLL_SWITCH_CLOCK_SPARE_UART1_CLK_SEL	BIT(7)
+
 #define QCA955X_PLL_ETH_SGMII_SERDES_LOCK_DETECT	BIT(2)
 #define QCA955X_PLL_ETH_SGMII_SERDES_PLL_REFCLK		BIT(1)
 #define QCA955X_PLL_ETH_SGMII_SERDES_EN_PLL		BIT(0)
