// -----------------------------------------------------------------------------
//  Generated by Magillem, from Arteris IPD division
//  Version: 5.16.0 (20230705092541_5.16.0)
//  Date   : 2024-09-19 04:04:08
// -----------------------------------------------------------------------------
//  Verilog Register Bank
// -----------------------------------------------------------------------------
//  Component Name: Long_PRACH_Registers_L1
//  File Ref      : /nfs/site/disks/ceg_user_bkhantwa/ipxact/PP/csrgen_output/_workspace_mrv_gen_py_/xmlProject/_local_copy_Vendor_Library_Long_PRACH_Registers_L1_1.0.xml
//  Protocol      : AVALON
//  Wait State    : WS1_OUTPUT
// -----------------------------------------------------------------------------

module Long_PRACH_Registers_L1(

   // long_prach1_nco_ant1.lprach1_nco_ant1
   output reg [29:0] long_prach1_nco_ant1_lprach1_nco_ant1,
   // long_prach1_nco_ant2.lprach1_nco_ant2
   output reg [29:0] long_prach1_nco_ant2_lprach1_nco_ant2,
   // long_prach1_nco_ant3.lprach1_nco_ant3
   output reg [29:0] long_prach1_nco_ant3_lprach1_nco_ant3,
   // long_prach1_nco_ant4.lprach1_nco_ant4
   output reg [29:0] long_prach1_nco_ant4_lprach1_nco_ant4,
   // long_prach1_technology.l1_prach_technology
   output reg long_prach1_technology_l1_prach_technology,
   // long_prach1_cfg_index.lprach1_cfg_index
   output reg [15:0] long_prach1_cfg_index_lprach1_cfg_index,
   // long_prach1_nco_offset.lprach1_nco_offset
   output reg [31:0] long_prach1_nco_offset_lprach1_nco_offset,
   // long_prach1_gain_real.gain_real_l1
   output reg [15:0] long_prach1_gain_real_gain_real_l1,
   // long_prach1_gain_imag.gain_imag_l1
   output reg [15:0] long_prach1_gain_imag_gain_imag_l1,

   // Bus interface
   input wire clk,
   input wire reset,
   input wire [31:0] writedata,
   input wire read,
   input wire write,
   input wire [3:0] byteenable,
   output reg [31:0] readdata,
   output reg readdatavalid,
   input wire [5:0] address
);

wire reset_n = !reset;

// -----------------------------------------------------------------------------
// Protocol management
// -----------------------------------------------------------------------------

reg [31:0] rdata_comb;
always @(negedge reset_n, posedge clk)
   if (!reset_n) readdata[31:0] <= 32'h00000000; else readdata[31:0] <= rdata_comb[31:0];

// Read data is always valid the cycle after read transaction is asserted
always @(negedge reset_n, posedge clk)
   if (!reset_n) readdatavalid <= 1'b0; else readdatavalid <= read;

wire we = write;
wire re = read;
wire [5:0] addr = address[5:0];
wire [31:0] din = writedata[31:0];

// -----------------------------------------------------------------------------
// Write byte enables
// -----------------------------------------------------------------------------

// Register long_prach1_nco_ant1
wire [3:0] we_long_prach1_nco_ant1 = we & (addr[5:0] == 6'h00) ? byteenable[3:0] : {4{1'b0}};
// Register long_prach1_nco_ant2
wire [3:0] we_long_prach1_nco_ant2 = we & (addr[5:0] == 6'h04) ? byteenable[3:0] : {4{1'b0}};
// Register long_prach1_nco_ant3
wire [3:0] we_long_prach1_nco_ant3 = we & (addr[5:0] == 6'h08) ? byteenable[3:0] : {4{1'b0}};
// Register long_prach1_nco_ant4
wire [3:0] we_long_prach1_nco_ant4 = we & (addr[5:0] == 6'h0c) ? byteenable[3:0] : {4{1'b0}};
// Register long_prach1_technology
wire we_long_prach1_technology = we & (addr[5:0] == 6'h10) ? byteenable[0] : 1'b0;
// Register long_prach1_cfg_index
wire [1:0] we_long_prach1_cfg_index = we & (addr[5:0] == 6'h14) ? byteenable[1:0] : {2{1'b0}};
// Register long_prach1_nco_offset
wire [3:0] we_long_prach1_nco_offset = we & (addr[5:0] == 6'h18) ? byteenable[3:0] : {4{1'b0}};
// Register long_prach1_gain_real
wire [1:0] we_long_prach1_gain_real = we & (addr[5:0] == 6'h1c) ? byteenable[1:0] : {2{1'b0}};
// Register long_prach1_gain_imag
wire [1:0] we_long_prach1_gain_imag = we & (addr[5:0] == 6'h20) ? byteenable[1:0] : {2{1'b0}};

// -----------------------------------------------------------------------------
// Read byte enables
// -----------------------------------------------------------------------------

// -----------------------------------------------------------------------------
// Register long_prach1_nco_ant1 implementation
// -----------------------------------------------------------------------------

// long_prach1_nco_ant1_lprach1_nco_ant1
//    bitfield description: NCO for Ant1 value
//    customType          : RW
//    hwAccess            : RO
//    reset value         : 30'h19510000

always @(negedge reset_n, posedge clk)
   if (!reset_n) begin
      long_prach1_nco_ant1_lprach1_nco_ant1 <= 30'h19510000;
   end
   else begin
      if (we_long_prach1_nco_ant1[0]) begin
         long_prach1_nco_ant1_lprach1_nco_ant1[7:0] <= din[7:0];
      end
      if (we_long_prach1_nco_ant1[1]) begin
         long_prach1_nco_ant1_lprach1_nco_ant1[15:8] <= din[15:8];
      end
      if (we_long_prach1_nco_ant1[2]) begin
         long_prach1_nco_ant1_lprach1_nco_ant1[23:16] <= din[23:16];
      end
      if (we_long_prach1_nco_ant1[3]) begin
         long_prach1_nco_ant1_lprach1_nco_ant1[29:24] <= din[29:24];
      end
   end

// -----------------------------------------------------------------------------
// Register long_prach1_nco_ant2 implementation
// -----------------------------------------------------------------------------

// long_prach1_nco_ant2_lprach1_nco_ant2
//    bitfield description: NCO for Ant2 value
//    customType          : RW
//    hwAccess            : RO
//    reset value         : 30'h19510000

always @(negedge reset_n, posedge clk)
   if (!reset_n) begin
      long_prach1_nco_ant2_lprach1_nco_ant2 <= 30'h19510000;
   end
   else begin
      if (we_long_prach1_nco_ant2[0]) begin
         long_prach1_nco_ant2_lprach1_nco_ant2[7:0] <= din[7:0];
      end
      if (we_long_prach1_nco_ant2[1]) begin
         long_prach1_nco_ant2_lprach1_nco_ant2[15:8] <= din[15:8];
      end
      if (we_long_prach1_nco_ant2[2]) begin
         long_prach1_nco_ant2_lprach1_nco_ant2[23:16] <= din[23:16];
      end
      if (we_long_prach1_nco_ant2[3]) begin
         long_prach1_nco_ant2_lprach1_nco_ant2[29:24] <= din[29:24];
      end
   end

// -----------------------------------------------------------------------------
// Register long_prach1_nco_ant3 implementation
// -----------------------------------------------------------------------------

// long_prach1_nco_ant3_lprach1_nco_ant3
//    bitfield description: NCO for Ant3 value
//    customType          : RW
//    hwAccess            : RO
//    reset value         : 30'h19510000

always @(negedge reset_n, posedge clk)
   if (!reset_n) begin
      long_prach1_nco_ant3_lprach1_nco_ant3 <= 30'h19510000;
   end
   else begin
      if (we_long_prach1_nco_ant3[0]) begin
         long_prach1_nco_ant3_lprach1_nco_ant3[7:0] <= din[7:0];
      end
      if (we_long_prach1_nco_ant3[1]) begin
         long_prach1_nco_ant3_lprach1_nco_ant3[15:8] <= din[15:8];
      end
      if (we_long_prach1_nco_ant3[2]) begin
         long_prach1_nco_ant3_lprach1_nco_ant3[23:16] <= din[23:16];
      end
      if (we_long_prach1_nco_ant3[3]) begin
         long_prach1_nco_ant3_lprach1_nco_ant3[29:24] <= din[29:24];
      end
   end

// -----------------------------------------------------------------------------
// Register long_prach1_nco_ant4 implementation
// -----------------------------------------------------------------------------

// long_prach1_nco_ant4_lprach1_nco_ant4
//    bitfield description: NCO for Ant4 value
//    customType          : RW
//    hwAccess            : RO
//    reset value         : 30'h19510000

always @(negedge reset_n, posedge clk)
   if (!reset_n) begin
      long_prach1_nco_ant4_lprach1_nco_ant4 <= 30'h19510000;
   end
   else begin
      if (we_long_prach1_nco_ant4[0]) begin
         long_prach1_nco_ant4_lprach1_nco_ant4[7:0] <= din[7:0];
      end
      if (we_long_prach1_nco_ant4[1]) begin
         long_prach1_nco_ant4_lprach1_nco_ant4[15:8] <= din[15:8];
      end
      if (we_long_prach1_nco_ant4[2]) begin
         long_prach1_nco_ant4_lprach1_nco_ant4[23:16] <= din[23:16];
      end
      if (we_long_prach1_nco_ant4[3]) begin
         long_prach1_nco_ant4_lprach1_nco_ant4[29:24] <= din[29:24];
      end
   end

// -----------------------------------------------------------------------------
// Register long_prach1_technology implementation
// -----------------------------------------------------------------------------

// long_prach1_technology_l1_prach_technology
//    bitfield description: Selection between 4G and 5G
//    customType          : RW
//    hwAccess            : RO
//    reset value         : 1'h1

always @(negedge reset_n, posedge clk)
   if (!reset_n) begin
      long_prach1_technology_l1_prach_technology <= 1'h1;
   end
   else begin
      if (we_long_prach1_technology) begin
         long_prach1_technology_l1_prach_technology <= din[0];
      end
   end

// -----------------------------------------------------------------------------
// Register long_prach1_cfg_index implementation
// -----------------------------------------------------------------------------

// long_prach1_cfg_index_lprach1_cfg_index
//    bitfield description: PRACH Configuration Index
//    customType          : RW
//    hwAccess            : RO
//    reset value         : 16'h001b

always @(negedge reset_n, posedge clk)
   if (!reset_n) begin
      long_prach1_cfg_index_lprach1_cfg_index <= 16'h001b;
   end
   else begin
      if (we_long_prach1_cfg_index[0]) begin
         long_prach1_cfg_index_lprach1_cfg_index[7:0] <= din[7:0];
      end
      if (we_long_prach1_cfg_index[1]) begin
         long_prach1_cfg_index_lprach1_cfg_index[15:8] <= din[15:8];
      end
   end

// -----------------------------------------------------------------------------
// Register long_prach1_nco_offset implementation
// -----------------------------------------------------------------------------

// long_prach1_nco_offset_lprach1_nco_offset
//    bitfield description: NCO Constant Offset
//    customType          : RW
//    hwAccess            : RO
//    reset value         : 32'h00460000

always @(negedge reset_n, posedge clk)
   if (!reset_n) begin
      long_prach1_nco_offset_lprach1_nco_offset <= 32'h00460000;
   end
   else begin
      if (we_long_prach1_nco_offset[0]) begin
         long_prach1_nco_offset_lprach1_nco_offset[7:0] <= din[7:0];
      end
      if (we_long_prach1_nco_offset[1]) begin
         long_prach1_nco_offset_lprach1_nco_offset[15:8] <= din[15:8];
      end
      if (we_long_prach1_nco_offset[2]) begin
         long_prach1_nco_offset_lprach1_nco_offset[23:16] <= din[23:16];
      end
      if (we_long_prach1_nco_offset[3]) begin
         long_prach1_nco_offset_lprach1_nco_offset[31:24] <= din[31:24];
      end
   end

// -----------------------------------------------------------------------------
// Register long_prach1_gain_real implementation
// -----------------------------------------------------------------------------

// long_prach1_gain_real_gain_real_l1
//    bitfield description: Bit [15:0] - gain_real_l1
//    customType          : RW
//    hwAccess            : RO
//    reset value         : 16'h2000

always @(negedge reset_n, posedge clk)
   if (!reset_n) begin
      long_prach1_gain_real_gain_real_l1 <= 16'h4000;
   end
   else begin
      if (we_long_prach1_gain_real[0]) begin
         long_prach1_gain_real_gain_real_l1[7:0] <= din[7:0];
      end
      if (we_long_prach1_gain_real[1]) begin
         long_prach1_gain_real_gain_real_l1[15:8] <= din[15:8];
      end
   end

// -----------------------------------------------------------------------------
// Register long_prach1_gain_imag implementation
// -----------------------------------------------------------------------------

// long_prach1_gain_imag_gain_imag_l1
//    bitfield description: Bit [15:0] - gain_imag_l1
//    customType          : RW
//    hwAccess            : RO
//    reset value         : 16'h0000

always @(negedge reset_n, posedge clk)
   if (!reset_n) begin
      long_prach1_gain_imag_gain_imag_l1 <= 16'h0000;
   end
   else begin
      if (we_long_prach1_gain_imag[0]) begin
         long_prach1_gain_imag_gain_imag_l1[7:0] <= din[7:0];
      end
      if (we_long_prach1_gain_imag[1]) begin
         long_prach1_gain_imag_gain_imag_l1[15:8] <= din[15:8];
      end
   end

// -----------------------------------------------------------------------------
// Data read management
// -----------------------------------------------------------------------------

always @(*)
begin
   rdata_comb = 32'h00000000;
   if (re) begin
      case (addr)
         // Register long_prach1_nco_ant1: long_prach1_nco_ant1_lprach1_nco_ant1 (RW)
         6'h00: begin
            rdata_comb[29:0] = long_prach1_nco_ant1_lprach1_nco_ant1[29:0];
         end
         // Register long_prach1_nco_ant2: long_prach1_nco_ant2_lprach1_nco_ant2 (RW)
         6'h04: begin
            rdata_comb[29:0] = long_prach1_nco_ant2_lprach1_nco_ant2[29:0];
         end
         // Register long_prach1_nco_ant3: long_prach1_nco_ant3_lprach1_nco_ant3 (RW)
         6'h08: begin
            rdata_comb[29:0] = long_prach1_nco_ant3_lprach1_nco_ant3[29:0];
         end
         // Register long_prach1_nco_ant4: long_prach1_nco_ant4_lprach1_nco_ant4 (RW)
         6'h0c: begin
            rdata_comb[29:0] = long_prach1_nco_ant4_lprach1_nco_ant4[29:0];
         end
         // Register long_prach1_technology: long_prach1_technology_l1_prach_technology (RW)
         6'h10: begin
            rdata_comb[0] = long_prach1_technology_l1_prach_technology;
         end
         // Register long_prach1_cfg_index: long_prach1_cfg_index_lprach1_cfg_index (RW)
         6'h14: begin
            rdata_comb[15:0] = long_prach1_cfg_index_lprach1_cfg_index[15:0];
         end
         // Register long_prach1_nco_offset: long_prach1_nco_offset_lprach1_nco_offset (RW)
         6'h18: begin
            rdata_comb[31:0] = long_prach1_nco_offset_lprach1_nco_offset[31:0];
         end
         // Register long_prach1_gain_real: long_prach1_gain_real_gain_real_l1 (RW)
         6'h1c: begin
            rdata_comb[15:0] = long_prach1_gain_real_gain_real_l1[15:0];
         end
         // Register long_prach1_gain_imag: long_prach1_gain_imag_gain_imag_l1 (RW)
         6'h20: begin
            rdata_comb[15:0] = long_prach1_gain_imag_gain_imag_l1[15:0];
         end
         default: begin
            rdata_comb = 32'h00000000;
         end
      endcase
   end
end

endmodule