#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Sep  6 18:21:25 2018
# Process ID: 9144
# Current directory: C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.runs/synth_1
# Command line: vivado.exe -log Basys3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Basys3.tcl
# Log file: C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.runs/synth_1/Basys3.vds
# Journal file: C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Basys3.tcl -notrace
Command: synth_design -top Basys3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4404 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 356.828 ; gain = 98.430
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Basys3' [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:3]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/display.v:4]
INFO: [Synth 8-6155] done synthesizing module 'display' (1#1) [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/display.v:4]
INFO: [Synth 8-6157] synthesizing module 'memoria' [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/memoria.v:3]
INFO: [Synth 8-6155] done synthesizing module 'memoria' (2#1) [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/memoria.v:3]
INFO: [Synth 8-6157] synthesizing module 'cont_2' [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/cont_2.v:3]
WARNING: [Synth 8-324] index 2 out of range [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/cont_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cont_2' (3#1) [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/cont_2.v:3]
WARNING: [Synth 8-689] width (2) of port connection 'clock' does not match port width (1) of module 'cont_2' [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:33]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/clock_divider.v:3]
WARNING: [Synth 8-567] referenced signal 'clock_divide_max' should be on the sensitivity list [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/clock_divider.v:28]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (4#1) [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/clock_divider.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux' (5#1) [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'cont_1' [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/count_1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'cont_1' (6#1) [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/count_1.v:3]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/debouncer.v:3]
INFO: [Synth 8-6157] synthesizing module 'clock_enable' [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/debouncer.v:13]
INFO: [Synth 8-6155] done synthesizing module 'clock_enable' (7#1) [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/debouncer.v:13]
INFO: [Synth 8-6157] synthesizing module 'my_dff_en' [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/debouncer.v:25]
INFO: [Synth 8-6155] done synthesizing module 'my_dff_en' (8#1) [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/debouncer.v:25]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (9#1) [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/debouncer.v:3]
WARNING: [Synth 8-689] width (2) of port connection 'pb_1' does not match port width (1) of module 'debouncer' [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:45]
WARNING: [Synth 8-689] width (2) of port connection 'pb_out' does not match port width (1) of module 'debouncer' [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:45]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:47]
INFO: [Synth 8-6157] synthesizing module 'leds_mgmt_2' [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/leds_mgmt_2.v:3]
INFO: [Synth 8-6155] done synthesizing module 'leds_mgmt_2' (10#1) [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/leds_mgmt_2.v:3]
WARNING: [Synth 8-350] instance 'nolabel_line47' of module 'leds_mgmt_2' requires 2 connections, but only 0 given [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:47]
WARNING: [Synth 8-3848] Net JA in module/entity Basys3 does not have driver. [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:9]
WARNING: [Synth 8-3848] Net pb_1 in module/entity Basys3 does not have driver. [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:23]
WARNING: [Synth 8-3848] Net enable in module/entity Basys3 does not have driver. [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:18]
WARNING: [Synth 8-3848] Net speed in module/entity Basys3 does not have driver. [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Basys3' (11#1) [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:3]
WARNING: [Synth 8-3917] design Basys3 has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Basys3 has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Basys3 has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Basys3 has port an[0] driven by constant 0
WARNING: [Synth 8-3331] design clock_divider has unconnected port clk
WARNING: [Synth 8-3331] design Basys3 has unconnected port JA[7]
WARNING: [Synth 8-3331] design Basys3 has unconnected port JA[6]
WARNING: [Synth 8-3331] design Basys3 has unconnected port JA[5]
WARNING: [Synth 8-3331] design Basys3 has unconnected port JA[4]
WARNING: [Synth 8-3331] design Basys3 has unconnected port JA[3]
WARNING: [Synth 8-3331] design Basys3 has unconnected port JA[2]
WARNING: [Synth 8-3331] design Basys3 has unconnected port JA[1]
WARNING: [Synth 8-3331] design Basys3 has unconnected port JA[0]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[15]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[14]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[13]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[12]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[11]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[10]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[9]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[8]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[7]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[6]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[5]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[4]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[3]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[2]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[1]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[0]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[15]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[14]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[13]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[12]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[11]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[10]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[9]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[8]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[7]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[6]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[5]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[4]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[3]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[2]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[1]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[0]
WARNING: [Synth 8-3331] design Basys3 has unconnected port btnC
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 411.980 ; gain = 153.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin nuevo_clock:speed[1] to constant 0 [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:36]
WARNING: [Synth 8-3295] tying undriven pin nuevo_clock:speed[0] to constant 0 [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:36]
WARNING: [Synth 8-3295] tying undriven pin contador1:enable to constant 0 [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:42]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line45:pb_1 to constant 0 [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:45]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line47:bytes[7] to constant 0 [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:47]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line47:bytes[6] to constant 0 [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:47]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line47:bytes[5] to constant 0 [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:47]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line47:bytes[4] to constant 0 [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:47]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line47:bytes[3] to constant 0 [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:47]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line47:bytes[2] to constant 0 [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:47]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line47:bytes[1] to constant 0 [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:47]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line47:bytes[0] to constant 0 [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/Basys3.v:47]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 411.980 ; gain = 153.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 411.980 ; gain = 153.582
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc]
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/constrs_1/new/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 739.973 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 739.973 ; gain = 481.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 739.973 ; gain = 481.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 739.973 ; gain = 481.574
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "slow_clk_en" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'internal_clock_reg' [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/clock_divider.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'clock_divide_counter_reg' [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/clock_divider.v:29]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 739.973 ; gain = 481.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     27 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module display 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
Module cont_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   3 Input     27 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module cont_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clock_enable 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_dff_en 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module leds_mgmt_2 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element contador1/direccion_reg was removed.  [C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.srcs/sources_1/new/count_1.v:10]
INFO: [Synth 8-5545] ROM "nolabel_line45/u1/slow_clk_en" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design Basys3 has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Basys3 has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Basys3 has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Basys3 has port an[0] driven by constant 0
WARNING: [Synth 8-3331] design Basys3 has unconnected port JA[7]
WARNING: [Synth 8-3331] design Basys3 has unconnected port JA[6]
WARNING: [Synth 8-3331] design Basys3 has unconnected port JA[5]
WARNING: [Synth 8-3331] design Basys3 has unconnected port JA[4]
WARNING: [Synth 8-3331] design Basys3 has unconnected port JA[3]
WARNING: [Synth 8-3331] design Basys3 has unconnected port JA[2]
WARNING: [Synth 8-3331] design Basys3 has unconnected port JA[1]
WARNING: [Synth 8-3331] design Basys3 has unconnected port JA[0]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[15]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[14]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[13]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[12]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[11]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[10]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[9]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[8]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[7]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[6]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[5]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[4]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[3]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[2]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[1]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[0]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[15]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[14]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[13]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[12]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[11]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[10]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[9]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[8]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[7]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[6]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[5]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[4]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[3]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[2]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[1]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[0]
WARNING: [Synth 8-3331] design Basys3 has unconnected port btnC
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nolabel_line45/u1/counter_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nolabel_line45/u1/counter_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nolabel_line45/u1/counter_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nolabel_line45/u1/counter_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nolabel_line45/u1/counter_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nolabel_line45/u1/counter_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nolabel_line45/u1/counter_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nolabel_line45/u1/counter_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nolabel_line45/u1/counter_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nolabel_line45/u1/counter_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nolabel_line45/u1/counter_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nolabel_line45/u1/counter_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nolabel_line45/u1/counter_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nolabel_line45/u1/counter_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nolabel_line45/u1/counter_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nolabel_line45/u1/counter_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nolabel_line45/u1/counter_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nolabel_line45/u1/counter_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nolabel_line45/u1/counter_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nolabel_line45/u1/counter_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nolabel_line45/u1/counter_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nolabel_line45/u1/counter_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nolabel_line45/u1/counter_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nolabel_line45/u1/counter_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nolabel_line45/u1/counter_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nolabel_line45/u1/counter_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nolabel_line45/u1/counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line45/d1/Q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line45/d2/Q_reg )
WARNING: [Synth 8-3332] Sequential element (nuevo_clock/internal_clock_reg) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (nuevo_clock/clock_divide_counter_reg[26]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (nuevo_clock/clock_divide_counter_reg[25]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (nuevo_clock/clock_divide_counter_reg[24]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (nuevo_clock/clock_divide_counter_reg[23]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (nuevo_clock/clock_divide_counter_reg[22]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (nuevo_clock/clock_divide_counter_reg[21]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (nuevo_clock/clock_divide_counter_reg[20]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (nuevo_clock/clock_divide_counter_reg[19]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (nuevo_clock/clock_divide_counter_reg[18]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (nuevo_clock/clock_divide_counter_reg[17]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (nuevo_clock/clock_divide_counter_reg[16]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (nuevo_clock/clock_divide_counter_reg[15]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (nuevo_clock/clock_divide_counter_reg[14]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (nuevo_clock/clock_divide_counter_reg[13]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (nuevo_clock/clock_divide_counter_reg[12]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (nuevo_clock/clock_divide_counter_reg[11]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (nuevo_clock/clock_divide_counter_reg[10]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (nuevo_clock/clock_divide_counter_reg[9]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (nuevo_clock/clock_divide_counter_reg[8]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (nuevo_clock/clock_divide_counter_reg[7]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (nuevo_clock/clock_divide_counter_reg[6]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (nuevo_clock/clock_divide_counter_reg[5]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (nuevo_clock/clock_divide_counter_reg[4]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (nuevo_clock/clock_divide_counter_reg[3]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (nuevo_clock/clock_divide_counter_reg[2]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (nuevo_clock/clock_divide_counter_reg[1]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (nuevo_clock/clock_divide_counter_reg[0]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (nolabel_line45/d1/Q_reg) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (nolabel_line45/d2/Q_reg) is unused and will be removed from module Basys3.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 739.973 ; gain = 481.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|memoria     | mem        | 256x24        | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 739.973 ; gain = 481.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 739.973 ; gain = 481.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (contador2/d_reg[1]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (contador2/d_reg[0]) is unused and will be removed from module Basys3.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 748.371 ; gain = 489.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 748.371 ; gain = 489.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 748.371 ; gain = 489.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 748.371 ; gain = 489.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 748.371 ; gain = 489.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 748.371 ; gain = 489.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 748.371 ; gain = 489.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUF  |    11|
|2     |OBUFT |     8|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    19|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 748.371 ; gain = 489.973
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 80 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 748.371 ; gain = 161.980
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 748.371 ; gain = 489.973
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 159 Warnings, 10 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 762.977 ; gain = 517.348
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jlarr/Desktop/digitales/lab-digitales/exp2/lab2_digitales/lab2_digitales.runs/synth_1/Basys3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Basys3_utilization_synth.rpt -pb Basys3_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 762.977 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Sep  6 18:22:00 2018...
