0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/AESL_axi_master_gmem.v,1704898598,systemVerilog,,,,AESL_axi_master_gmem,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/AESL_axi_slave_BUS1.v,1704898598,systemVerilog,,,,AESL_axi_slave_BUS1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/csv_file_dump.svh,1704898598,verilog,,,,,,,,,,,,
C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/dataflow_monitor.sv,1704898598,systemVerilog,C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/nodf_module_interface.svh;C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/upc_loop_interface.svh,,C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/dump_file_agent.svh;C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/csv_file_dump.svh;C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/sample_agent.svh;C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/loop_sample_agent.svh;C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/sample_manager.svh;C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/nodf_module_interface.svh;C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/nodf_module_monitor.svh;C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/upc_loop_interface.svh;C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/dump_file_agent.svh,1704898598,verilog,,,,,,,,,,,,
C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/fifo_para.vh,1704898598,verilog,,,,,,,,,,,,
C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/ip/xil_defaultlib/matprod_fadd_32ns_32ns_32_4_full_dsp_1_ip.v,1704898610,systemVerilog,,,,matprod_fadd_32ns_32ns_32_4_full_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/ip/xil_defaultlib/matprod_fmul_32ns_32ns_32_2_max_dsp_1_ip.v,1704898613,systemVerilog,,,,matprod_fmul_32ns_32ns_32_2_max_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/loop_sample_agent.svh,1704898598,verilog,,,,,,,,,,,,
C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/matprod.autotb.v,1704898598,systemVerilog,,,C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/fifo_para.vh,apatb_matprod_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/matprod.v,1704898507,systemVerilog,,,,matprod,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/matprod_BUS1_s_axi.v,1704898507,systemVerilog,,,,matprod_BUS1_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/matprod_fadd_32ns_32ns_32_4_full_dsp_1.v,1704898506,systemVerilog,,,,matprod_fadd_32ns_32ns_32_4_full_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/matprod_flow_control_loop_pipe_sequential_init.v,1704898507,systemVerilog,,,,matprod_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/matprod_fmul_32ns_32ns_32_2_max_dsp_1.v,1704898506,systemVerilog,,,,matprod_fmul_32ns_32ns_32_2_max_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/matprod_gmem_m_axi.v,1704898507,systemVerilog,,,,matprod_gmem_m_axi;matprod_gmem_m_axi_fifo;matprod_gmem_m_axi_load;matprod_gmem_m_axi_mem;matprod_gmem_m_axi_read;matprod_gmem_m_axi_reg_slice;matprod_gmem_m_axi_srl;matprod_gmem_m_axi_store;matprod_gmem_m_axi_throttle;matprod_gmem_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/matprod_m1_buffer_RAM_AUTO_1R1W.v,1704898507,systemVerilog,,,,matprod_m1_buffer_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/matprod_mac_muladd_10s_10s_10ns_10_4_1.v,1704898507,systemVerilog,,,,matprod_mac_muladd_10s_10s_10ns_10_4_1;matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/matprod_mac_muladd_10s_10s_10s_10_4_1.v,1704898507,systemVerilog,,,,matprod_mac_muladd_10s_10s_10s_10_4_1;matprod_mac_muladd_10s_10s_10s_10_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/matprod_matprod_Pipeline_1.v,1704898505,systemVerilog,,,,matprod_matprod_Pipeline_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/matprod_matprod_Pipeline_2.v,1704898506,systemVerilog,,,,matprod_matprod_Pipeline_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/matprod_matprod_Pipeline_4.v,1704898506,systemVerilog,,,,matprod_matprod_Pipeline_4,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/matprod_matprod_Pipeline_VITIS_LOOP_26_1.v,1704898506,systemVerilog,,,,matprod_matprod_Pipeline_VITIS_LOOP_26_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/matprod_mul_32s_32s_32_1_1.v,1704898507,systemVerilog,,,,matprod_mul_32s_32s_32_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/nodf_module_interface.svh,1704898598,verilog,,,,nodf_module_intf,,,,,,,,
C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/nodf_module_monitor.svh,1704898598,verilog,,,,,,,,,,,,
C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/sample_agent.svh,1704898598,verilog,,,,,,,,,,,,
C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/sample_manager.svh,1704898598,verilog,,,,,,,,,,,,
C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/upc_loop_interface.svh,1704898598,verilog,,,,upc_loop_intf,,,,,,,,
C:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/upc_loop_monitor.svh,1704898598,verilog,,,,,,,,,,,,
