Source Block: oh/common/hdl/clock_divider.v@81:93@HdlStmAssign
 
   assign clkout90_div4_in = posedge90_match ? 1'b1 :
                             negedge90_match ? 1'b0 :
			                       clkout90_div4;
    
   assign clkout90_div2_in = negedge_match ? 1'b1 :
                             posedge_match ? 1'b0 :
			                     clkout90_div2;
   
    
   always @ (posedge clkin)
     clkout90_div4 <= clkout90_div4_in;


Diff Content:
- 86    assign clkout90_div2_in = negedge_match ? 1'b1 :
- 87                              posedge_match ? 1'b0 :
- 88 			                     clkout90_div2;

Clone Blocks:
