Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L fifo_generator_v13_1_4 -L xdma_v4_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot xdma_wrapper_behav xil_defaultlib.xdma_wrapper xil_defaultlib.glbl -log elaborate.log -dll 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'pci_exp_rxn' [C:/Users/zzz/Desktop/spinal_xdmaDemo/simWorkspace/xdma_wrapper/xsim/xdma_wrapper_xsim.srcs/sources_1/imports/job_1/xdma_wrapper.v:112]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'pci_exp_rxp' [C:/Users/zzz/Desktop/spinal_xdmaDemo/simWorkspace/xdma_wrapper/xsim/xdma_wrapper_xsim.srcs/sources_1/imports/job_1/xdma_wrapper.v:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'pci_exp_txn' [C:/Users/zzz/Desktop/spinal_xdmaDemo/simWorkspace/xdma_wrapper/xsim/xdma_wrapper_xsim.srcs/sources_1/imports/job_1/xdma_wrapper.v:114]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'pci_exp_txp' [C:/Users/zzz/Desktop/spinal_xdmaDemo/simWorkspace/xdma_wrapper/xsim/xdma_wrapper_xsim.srcs/sources_1/imports/job_1/xdma_wrapper.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_awaddr' [C:/Users/zzz/Desktop/spinal_xdmaDemo/simWorkspace/xdma_wrapper/xsim/xdma_wrapper_xsim.srcs/sources_1/imports/job_1/xdma_wrapper.v:124]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_wdata' [C:/Users/zzz/Desktop/spinal_xdmaDemo/simWorkspace/xdma_wrapper/xsim/xdma_wrapper_xsim.srcs/sources_1/imports/job_1/xdma_wrapper.v:134]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'm_axi_wstrb' [C:/Users/zzz/Desktop/spinal_xdmaDemo/simWorkspace/xdma_wrapper/xsim/xdma_wrapper_xsim.srcs/sources_1/imports/job_1/xdma_wrapper.v:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_araddr' [C:/Users/zzz/Desktop/spinal_xdmaDemo/simWorkspace/xdma_wrapper/xsim/xdma_wrapper_xsim.srcs/sources_1/imports/job_1/xdma_wrapper.v:143]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [C:/Users/zzz/Desktop/spinal_xdmaDemo/simWorkspace/xdma_wrapper/xsim/xdma_wrapper_xsim.srcs/sources_1/imports/job_1/xdma_wrapper.v:153]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'rbar_bar_size_sd' [C:/Users/zzz/Desktop/spinal_xdmaDemo/simWorkspace/xdma_wrapper/xsim/xdma_wrapper_xsim.gen/sources_1/ip/xdma_0/sim/xdma_0.sv:1564]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'rbar_function_number_sd' [C:/Users/zzz/Desktop/spinal_xdmaDemo/simWorkspace/xdma_wrapper/xsim/xdma_wrapper_xsim.gen/sources_1/ip/xdma_0/sim/xdma_0.sv:1565]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'cfg_function_status_sd' [C:/Users/zzz/Desktop/spinal_xdmaDemo/simWorkspace/xdma_wrapper/xsim/xdma_wrapper_xsim.gen/sources_1/ip/xdma_0/sim/xdma_0.sv:1575]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'cfg_max_payload_sd' [C:/Users/zzz/Desktop/spinal_xdmaDemo/simWorkspace/xdma_wrapper/xsim/xdma_wrapper_xsim.gen/sources_1/ip/xdma_0/sim/xdma_0.sv:1577]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 252 for port 'cfg_vf_flr_done' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45866]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 64 for port 'cfg_interrupt_msix_address' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:46257]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'm_axis_rq_tready' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44439]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'CFG_MSIEN_IN' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44746]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 4 for port 'cfg_flr_done' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44801]
WARNING: [VRFC 10-5021] port 'cfg_fc_vc_sel' is not connected on this instance [C:/Users/zzz/Desktop/spinal_xdmaDemo/simWorkspace/xdma_wrapper/xsim/xdma_wrapper_xsim.gen/sources_1/ip/xdma_0/sim/xdma_0.sv:230]
WARNING: [VRFC 10-3027] 'cfg_function_status' was previously declared with a different range [C:/Users/zzz/Desktop/spinal_xdmaDemo/simWorkspace/xdma_wrapper/xsim/xdma_wrapper_xsim.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3742]
WARNING: [VRFC 10-3027] 'cfg_max_payload' was previously declared with a different range [C:/Users/zzz/Desktop/spinal_xdmaDemo/simWorkspace/xdma_wrapper/xsim/xdma_wrapper_xsim.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3726]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42311]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42312]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42313]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42314]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42315]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42316]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42318]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42320]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42321]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42322]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42323]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42324]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42325]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42327]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42329]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42330]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42331]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42332]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42333]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42334]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42336]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42347]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42348]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42349]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42350]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42351]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42352]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42354]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42356]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42357]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42358]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42359]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42360]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42361]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42363]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42365]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42366]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42367]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42368]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42369]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42370]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42372]
WARNING: [VRFC 10-3705] select index 119 into 's_axis_cq_tuser' is out of bounds [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:28418]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_xdma_0_dma_cpl_sv
Compiling package xdma_v4_1_14.$unit_xdma_v4_1_vl_rfs_sv
Compiling module xil_defaultlib.dma_pcie_axis_rq_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_axis_cc_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_axis_rc_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_axis_cq_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_misc_output_if
Compiling module xil_defaultlib.dma_pcie_misc_input_if
Compiling module xil_defaultlib.dma_pcie_gic_if
Compiling module xil_defaultlib.dma_pcie_fabric_output_if
Compiling module xil_defaultlib.dma_pcie_fabric_input_if
Compiling module xil_defaultlib.dma_pcie_mi_4Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_16Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_2Bx2048_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_8Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpli_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpld_if
Compiling module xil_defaultlib.dma_pcie_dsc_in_if
Compiling module xil_defaultlib.dma_pcie_dsc_out_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx256_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx512_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx2048_32Bwe_ram_i...
Compiling module xil_defaultlib.dma_pcie_mi_64Bx1024_32Bwe_ram_i...
Compiling module xdma_v4_1_14.xdma_v4_1_14_GenericFIFOHead(BUF...
Compiling module xdma_v4_1_14.xdma_v4_1_14_GenericFIFOHead(BUF...
Compiling module xdma_v4_1_14.xdma_v4_1_14_GenericFIFOHead(BUF...
Compiling module xdma_v4_1_14.xdma_v4_1_14_GenericFIFOAsync(BU...
Compiling module xdma_v4_1_14.xdma_v4_1_14_GenericFIFOAsync(BU...
Compiling module xdma_v4_1_14.xdma_v4_1_14_GenericFIFOHead(BUF...
Compiling module xdma_v4_1_14.xdma_v4_1_14_GenericFIFO(BUF_DAT...
Compiling module xdma_v4_1_14.xdma_v4_1_14_GenericFIFOAsync(BU...
Compiling module xdma_v4_1_14.xdma_v4_1_14_GenericFIFOHead(BUF...
Compiling module xdma_v4_1_14.xdma_v4_1_14_GenericFIFO(BUF_DAT...
Compiling module xdma_v4_1_14.xdma_v4_1_14_GenericFIFO(BUF_DAT...
Compiling module xdma_v4_1_14.xdma_v4_1_14_GenericFIFO(BUF_DAT...
Compiling module xdma_v4_1_14.xdma_v4_1_14_GenericFIFOHead2(BU...
Compiling module xdma_v4_1_14.xdma_v4_1_14_GenericFIFO(BUF_DAT...
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=18...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=18...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=36...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_s...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.pcie2_fifo_generator_dma_cpl
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_s...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.pcie2_fifo_generator_tgt_brdg
Compiling module xil_defaultlib.xdma_0_rx_destraddler(C_KEEP_WID...
Compiling module xil_defaultlib.xdma_0_rx_demux(C_KEEP_WIDTH=8)
Compiling module xil_defaultlib.xdma_0_tx_mux(C_KEEP_WIDTH=8)
Compiling module xil_defaultlib.xdma_0_dma_req(C_AXI_DATA_WIDTH=...
Compiling module xil_defaultlib.xdma_0_dma_cpl(C_AXI_DATA_WIDTH=...
Compiling module xil_defaultlib.xdma_0_tgt_req(C_KEEP_WIDTH=8,C_...
Compiling module xil_defaultlib.xdma_0_tgt_cpl(C_KEEP_WIDTH=8,C_...
Compiling module xil_defaultlib.xdma_0_axi_stream_intf(C_M_AXIS_...
Compiling module xil_defaultlib.xdma_0_cfg_sideband(C_KEEP_WIDTH...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=2,SR...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_axi_basic_rx_pip...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_axi_basic_rx_nul...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_axi_basic_rx(C_D...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_axi_basic_tx_pip...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_axi_basic_tx_thr...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_axi_basic_tx(C_D...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_axi_basic_top(C_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOB_REG=1,REA...
Compiling module unisims_ver.RAMB36E1(DOB_REG=1,READ_WIDTH_A=...
Compiling module unimacro_ver.BRAM_TDP_MACRO(BRAM_SIZE="36Kb",...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pcie_bram_7x(LIN...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pcie_brams_7x(LI...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pcie_bram_top_7x...
Compiling module unisims_ver.PCIE_2_1(AER_BASE_PTR=12'b0,AER_...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pcie_7x(AER_BASE...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pcie_pipe_misc_d...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pcie_pipe_lane_d...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pcie_pipe_pipeli...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pcie_top(AER_BAS...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_gt_rx_valid_filt...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFGCTRL
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pipe_clock(PCIE_...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pipe_reset(PCIE_...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pipe_user_defaul...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pipe_rate(PCIE_S...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pipe_sync(PCIE_L...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pipe_drp_default
Compiling module xil_defaultlib.xdma_0_pcie2_ip_gtx_cpllpd_ovrd
Compiling module unisims_ver.GTXE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_gt_wrapper(PCIE_...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pipe_wrapper(PCI...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_gt_top(LINK_CAP_...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_core_top(KEEP_WI...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pcie2_top(c_comp...
Compiling module xil_defaultlib.xdma_0_pcie2_ip
Compiling module xil_defaultlib.xdma_0_pcie2_to_pcie3_wrapper(C_...
Compiling module xil_defaultlib.xdma_0_core_top(PL_UPSTREAM_FACI...
Compiling module xil_defaultlib.xdma_0
Compiling module xil_defaultlib.xdma_wrapper
Compiling module xil_defaultlib.glbl
Built XSI simulation shared library xsim.dir/xdma_wrapper_behav/xsimk.dll
