Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jun  6 02:19:39 2019
| Host         : DESKTOP-9NGIUQU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.911        0.000                      0                23124        0.020        0.000                      0                23124        8.750        0.000                       0                  8801  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.911        0.000                      0                23124        0.020        0.000                      0                23124        8.750        0.000                       0                  8801  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/ap_CS_iter0_fsm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.877ns  (logic 12.717ns (67.367%)  route 6.160ns (32.633%))
  Logic Levels:           24  (CARRY4=16 DSP48E1=3 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 22.758 - 20.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        1.666     2.960    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X34Y38         FDRE                                         r  design_1_i/rcReceiver_0/U0/ap_CS_iter0_fsm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.518     3.478 r  design_1_i/rcReceiver_0/U0/ap_CS_iter0_fsm_reg[15]/Q
                         net (fo=59, routed)          1.163     4.641    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/ap_CS_iter0_fsm_state16
    SLICE_X40Y34         LUT5 (Prop_lut5_I1_O)        0.124     4.765 f  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_42/O
                         net (fo=1, routed)           0.628     5.393    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_42_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I1_O)        0.124     5.517 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_21/O
                         net (fo=3, routed)           1.029     6.546    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_21_n_0
    SLICE_X26Y35         LUT3 (Prop_lut3_I1_O)        0.124     6.670 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_15/O
                         net (fo=6, routed)           0.607     7.277    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_15_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.401 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_2/O
                         net (fo=6, routed)           0.937     8.338    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/ad[24]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[24]_P[16])
                                                      3.841    12.179 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m/P[16]
                         net (fo=2, routed)           0.971    13.150    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p1[16]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    17.001 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__2/PCOUT[47]
                         net (fo=1, routed)           0.002    17.003    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__2_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.521 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__3/P[0]
                         net (fo=2, routed)           0.824    19.344    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__3_n_105
    SLICE_X19Y27         LUT2 (Prop_lut2_I0_O)        0.124    19.468 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133[1]_i_71/O
                         net (fo=1, routed)           0.000    19.468    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133[1]_i_71_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.018 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.018    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_64_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.132 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.132    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_59_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.246 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.246    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_54_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.360 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.360    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_49_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.474 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.474    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_44_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.588 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.588    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_39_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.702 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.702    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_34_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.816 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.816    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_29_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.930 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.930    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_20_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.044 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.044    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_11_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.158 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.158    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_2_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.272 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.272    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_1_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.386 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.386    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[5]_i_1_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.500 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.500    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[9]_i_1_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.614 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.614    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[13]_i_1_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.837 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[14]_i_2/O[0]
                         net (fo=1, routed)           0.000    21.837    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/p_0_in[14]
    SLICE_X19Y42         FDRE                                         r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        1.579    22.758    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/ap_clk
    SLICE_X19Y42         FDRE                                         r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[14]/C
                         clock pessimism              0.230    22.988    
                         clock uncertainty           -0.302    22.686    
    SLICE_X19Y42         FDRE (Setup_fdre_C_D)        0.062    22.748    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[14]
  -------------------------------------------------------------------
                         required time                         22.748    
                         arrival time                         -21.837    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/ap_CS_iter0_fsm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.874ns  (logic 12.714ns (67.362%)  route 6.160ns (32.638%))
  Logic Levels:           23  (CARRY4=15 DSP48E1=3 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 22.758 - 20.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        1.666     2.960    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X34Y38         FDRE                                         r  design_1_i/rcReceiver_0/U0/ap_CS_iter0_fsm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.518     3.478 r  design_1_i/rcReceiver_0/U0/ap_CS_iter0_fsm_reg[15]/Q
                         net (fo=59, routed)          1.163     4.641    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/ap_CS_iter0_fsm_state16
    SLICE_X40Y34         LUT5 (Prop_lut5_I1_O)        0.124     4.765 f  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_42/O
                         net (fo=1, routed)           0.628     5.393    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_42_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I1_O)        0.124     5.517 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_21/O
                         net (fo=3, routed)           1.029     6.546    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_21_n_0
    SLICE_X26Y35         LUT3 (Prop_lut3_I1_O)        0.124     6.670 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_15/O
                         net (fo=6, routed)           0.607     7.277    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_15_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.401 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_2/O
                         net (fo=6, routed)           0.937     8.338    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/ad[24]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[24]_P[16])
                                                      3.841    12.179 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m/P[16]
                         net (fo=2, routed)           0.971    13.150    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p1[16]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    17.001 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__2/PCOUT[47]
                         net (fo=1, routed)           0.002    17.003    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__2_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.521 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__3/P[0]
                         net (fo=2, routed)           0.824    19.344    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__3_n_105
    SLICE_X19Y27         LUT2 (Prop_lut2_I0_O)        0.124    19.468 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133[1]_i_71/O
                         net (fo=1, routed)           0.000    19.468    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133[1]_i_71_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.018 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.018    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_64_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.132 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.132    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_59_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.246 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.246    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_54_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.360 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.360    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_49_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.474 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.474    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_44_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.588 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.588    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_39_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.702 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.702    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_34_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.816 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.816    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_29_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.930 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.930    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_20_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.044 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.044    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_11_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.158 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.158    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_2_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.272 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.272    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_1_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.386 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.386    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[5]_i_1_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.500 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.500    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[9]_i_1_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.834 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.834    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/p_0_in[11]
    SLICE_X19Y41         FDRE                                         r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        1.579    22.758    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/ap_clk
    SLICE_X19Y41         FDRE                                         r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[11]/C
                         clock pessimism              0.230    22.988    
                         clock uncertainty           -0.302    22.686    
    SLICE_X19Y41         FDRE (Setup_fdre_C_D)        0.062    22.748    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[11]
  -------------------------------------------------------------------
                         required time                         22.748    
                         arrival time                         -21.834    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/ap_CS_iter0_fsm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.853ns  (logic 12.693ns (67.325%)  route 6.160ns (32.675%))
  Logic Levels:           23  (CARRY4=15 DSP48E1=3 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 22.758 - 20.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        1.666     2.960    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X34Y38         FDRE                                         r  design_1_i/rcReceiver_0/U0/ap_CS_iter0_fsm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.518     3.478 r  design_1_i/rcReceiver_0/U0/ap_CS_iter0_fsm_reg[15]/Q
                         net (fo=59, routed)          1.163     4.641    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/ap_CS_iter0_fsm_state16
    SLICE_X40Y34         LUT5 (Prop_lut5_I1_O)        0.124     4.765 f  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_42/O
                         net (fo=1, routed)           0.628     5.393    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_42_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I1_O)        0.124     5.517 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_21/O
                         net (fo=3, routed)           1.029     6.546    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_21_n_0
    SLICE_X26Y35         LUT3 (Prop_lut3_I1_O)        0.124     6.670 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_15/O
                         net (fo=6, routed)           0.607     7.277    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_15_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.401 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_2/O
                         net (fo=6, routed)           0.937     8.338    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/ad[24]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[24]_P[16])
                                                      3.841    12.179 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m/P[16]
                         net (fo=2, routed)           0.971    13.150    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p1[16]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    17.001 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__2/PCOUT[47]
                         net (fo=1, routed)           0.002    17.003    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__2_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.521 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__3/P[0]
                         net (fo=2, routed)           0.824    19.344    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__3_n_105
    SLICE_X19Y27         LUT2 (Prop_lut2_I0_O)        0.124    19.468 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133[1]_i_71/O
                         net (fo=1, routed)           0.000    19.468    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133[1]_i_71_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.018 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.018    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_64_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.132 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.132    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_59_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.246 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.246    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_54_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.360 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.360    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_49_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.474 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.474    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_44_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.588 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.588    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_39_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.702 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.702    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_34_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.816 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.816    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_29_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.930 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.930    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_20_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.044 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.044    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_11_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.158 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.158    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_2_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.272 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.272    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_1_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.386 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.386    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[5]_i_1_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.500 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.500    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[9]_i_1_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.813 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.813    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/p_0_in[13]
    SLICE_X19Y41         FDRE                                         r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        1.579    22.758    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/ap_clk
    SLICE_X19Y41         FDRE                                         r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[13]/C
                         clock pessimism              0.230    22.988    
                         clock uncertainty           -0.302    22.686    
    SLICE_X19Y41         FDRE (Setup_fdre_C_D)        0.062    22.748    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[13]
  -------------------------------------------------------------------
                         required time                         22.748    
                         arrival time                         -21.813    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/ap_CS_iter0_fsm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.779ns  (logic 12.619ns (67.197%)  route 6.160ns (32.804%))
  Logic Levels:           23  (CARRY4=15 DSP48E1=3 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 22.758 - 20.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        1.666     2.960    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X34Y38         FDRE                                         r  design_1_i/rcReceiver_0/U0/ap_CS_iter0_fsm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.518     3.478 r  design_1_i/rcReceiver_0/U0/ap_CS_iter0_fsm_reg[15]/Q
                         net (fo=59, routed)          1.163     4.641    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/ap_CS_iter0_fsm_state16
    SLICE_X40Y34         LUT5 (Prop_lut5_I1_O)        0.124     4.765 f  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_42/O
                         net (fo=1, routed)           0.628     5.393    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_42_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I1_O)        0.124     5.517 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_21/O
                         net (fo=3, routed)           1.029     6.546    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_21_n_0
    SLICE_X26Y35         LUT3 (Prop_lut3_I1_O)        0.124     6.670 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_15/O
                         net (fo=6, routed)           0.607     7.277    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_15_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.401 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_2/O
                         net (fo=6, routed)           0.937     8.338    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/ad[24]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[24]_P[16])
                                                      3.841    12.179 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m/P[16]
                         net (fo=2, routed)           0.971    13.150    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p1[16]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    17.001 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__2/PCOUT[47]
                         net (fo=1, routed)           0.002    17.003    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__2_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.521 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__3/P[0]
                         net (fo=2, routed)           0.824    19.344    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__3_n_105
    SLICE_X19Y27         LUT2 (Prop_lut2_I0_O)        0.124    19.468 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133[1]_i_71/O
                         net (fo=1, routed)           0.000    19.468    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133[1]_i_71_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.018 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.018    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_64_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.132 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.132    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_59_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.246 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.246    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_54_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.360 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.360    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_49_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.474 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.474    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_44_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.588 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.588    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_39_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.702 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.702    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_34_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.816 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.816    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_29_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.930 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.930    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_20_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.044 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.044    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_11_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.158 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.158    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_2_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.272 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.272    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_1_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.386 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.386    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[5]_i_1_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.500 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.500    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[9]_i_1_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.739 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000    21.739    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/p_0_in[12]
    SLICE_X19Y41         FDRE                                         r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        1.579    22.758    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/ap_clk
    SLICE_X19Y41         FDRE                                         r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[12]/C
                         clock pessimism              0.230    22.988    
                         clock uncertainty           -0.302    22.686    
    SLICE_X19Y41         FDRE (Setup_fdre_C_D)        0.062    22.748    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[12]
  -------------------------------------------------------------------
                         required time                         22.748    
                         arrival time                         -21.739    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.025ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/ap_CS_iter0_fsm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.763ns  (logic 12.603ns (67.169%)  route 6.160ns (32.832%))
  Logic Levels:           23  (CARRY4=15 DSP48E1=3 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 22.758 - 20.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        1.666     2.960    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X34Y38         FDRE                                         r  design_1_i/rcReceiver_0/U0/ap_CS_iter0_fsm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.518     3.478 r  design_1_i/rcReceiver_0/U0/ap_CS_iter0_fsm_reg[15]/Q
                         net (fo=59, routed)          1.163     4.641    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/ap_CS_iter0_fsm_state16
    SLICE_X40Y34         LUT5 (Prop_lut5_I1_O)        0.124     4.765 f  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_42/O
                         net (fo=1, routed)           0.628     5.393    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_42_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I1_O)        0.124     5.517 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_21/O
                         net (fo=3, routed)           1.029     6.546    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_21_n_0
    SLICE_X26Y35         LUT3 (Prop_lut3_I1_O)        0.124     6.670 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_15/O
                         net (fo=6, routed)           0.607     7.277    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_15_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.401 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_2/O
                         net (fo=6, routed)           0.937     8.338    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/ad[24]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[24]_P[16])
                                                      3.841    12.179 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m/P[16]
                         net (fo=2, routed)           0.971    13.150    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p1[16]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    17.001 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__2/PCOUT[47]
                         net (fo=1, routed)           0.002    17.003    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__2_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.521 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__3/P[0]
                         net (fo=2, routed)           0.824    19.344    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__3_n_105
    SLICE_X19Y27         LUT2 (Prop_lut2_I0_O)        0.124    19.468 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133[1]_i_71/O
                         net (fo=1, routed)           0.000    19.468    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133[1]_i_71_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.018 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.018    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_64_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.132 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.132    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_59_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.246 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.246    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_54_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.360 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.360    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_49_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.474 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.474    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_44_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.588 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.588    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_39_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.702 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.702    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_34_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.816 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.816    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_29_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.930 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.930    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_20_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.044 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.044    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_11_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.158 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.158    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_2_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.272 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.272    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_1_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.386 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.386    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[5]_i_1_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.500 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.500    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[9]_i_1_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.723 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000    21.723    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/p_0_in[10]
    SLICE_X19Y41         FDRE                                         r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        1.579    22.758    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/ap_clk
    SLICE_X19Y41         FDRE                                         r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[10]/C
                         clock pessimism              0.230    22.988    
                         clock uncertainty           -0.302    22.686    
    SLICE_X19Y41         FDRE (Setup_fdre_C_D)        0.062    22.748    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[10]
  -------------------------------------------------------------------
                         required time                         22.748    
                         arrival time                         -21.723    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/ap_CS_iter0_fsm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.760ns  (logic 12.600ns (67.163%)  route 6.160ns (32.837%))
  Logic Levels:           22  (CARRY4=14 DSP48E1=3 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 22.757 - 20.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        1.666     2.960    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X34Y38         FDRE                                         r  design_1_i/rcReceiver_0/U0/ap_CS_iter0_fsm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.518     3.478 r  design_1_i/rcReceiver_0/U0/ap_CS_iter0_fsm_reg[15]/Q
                         net (fo=59, routed)          1.163     4.641    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/ap_CS_iter0_fsm_state16
    SLICE_X40Y34         LUT5 (Prop_lut5_I1_O)        0.124     4.765 f  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_42/O
                         net (fo=1, routed)           0.628     5.393    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_42_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I1_O)        0.124     5.517 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_21/O
                         net (fo=3, routed)           1.029     6.546    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_21_n_0
    SLICE_X26Y35         LUT3 (Prop_lut3_I1_O)        0.124     6.670 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_15/O
                         net (fo=6, routed)           0.607     7.277    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_15_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.401 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_2/O
                         net (fo=6, routed)           0.937     8.338    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/ad[24]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[24]_P[16])
                                                      3.841    12.179 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m/P[16]
                         net (fo=2, routed)           0.971    13.150    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p1[16]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    17.001 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__2/PCOUT[47]
                         net (fo=1, routed)           0.002    17.003    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__2_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.521 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__3/P[0]
                         net (fo=2, routed)           0.824    19.344    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__3_n_105
    SLICE_X19Y27         LUT2 (Prop_lut2_I0_O)        0.124    19.468 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133[1]_i_71/O
                         net (fo=1, routed)           0.000    19.468    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133[1]_i_71_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.018 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.018    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_64_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.132 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.132    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_59_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.246 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.246    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_54_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.360 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.360    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_49_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.474 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.474    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_44_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.588 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.588    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_39_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.702 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.702    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_34_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.816 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.816    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_29_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.930 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.930    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_20_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.044 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.044    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_11_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.158 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.158    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_2_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.272 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.272    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_1_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.386 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.386    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[5]_i_1_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.720 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.720    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/p_0_in[7]
    SLICE_X19Y40         FDRE                                         r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        1.578    22.757    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/ap_clk
    SLICE_X19Y40         FDRE                                         r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[7]/C
                         clock pessimism              0.230    22.987    
                         clock uncertainty           -0.302    22.685    
    SLICE_X19Y40         FDRE (Setup_fdre_C_D)        0.062    22.747    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[7]
  -------------------------------------------------------------------
                         required time                         22.747    
                         arrival time                         -21.720    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/ap_CS_iter0_fsm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.739ns  (logic 12.579ns (67.127%)  route 6.160ns (32.874%))
  Logic Levels:           22  (CARRY4=14 DSP48E1=3 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 22.757 - 20.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        1.666     2.960    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X34Y38         FDRE                                         r  design_1_i/rcReceiver_0/U0/ap_CS_iter0_fsm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.518     3.478 r  design_1_i/rcReceiver_0/U0/ap_CS_iter0_fsm_reg[15]/Q
                         net (fo=59, routed)          1.163     4.641    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/ap_CS_iter0_fsm_state16
    SLICE_X40Y34         LUT5 (Prop_lut5_I1_O)        0.124     4.765 f  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_42/O
                         net (fo=1, routed)           0.628     5.393    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_42_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I1_O)        0.124     5.517 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_21/O
                         net (fo=3, routed)           1.029     6.546    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_21_n_0
    SLICE_X26Y35         LUT3 (Prop_lut3_I1_O)        0.124     6.670 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_15/O
                         net (fo=6, routed)           0.607     7.277    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_15_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.401 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_2/O
                         net (fo=6, routed)           0.937     8.338    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/ad[24]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[24]_P[16])
                                                      3.841    12.179 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m/P[16]
                         net (fo=2, routed)           0.971    13.150    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p1[16]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    17.001 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__2/PCOUT[47]
                         net (fo=1, routed)           0.002    17.003    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__2_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.521 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__3/P[0]
                         net (fo=2, routed)           0.824    19.344    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__3_n_105
    SLICE_X19Y27         LUT2 (Prop_lut2_I0_O)        0.124    19.468 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133[1]_i_71/O
                         net (fo=1, routed)           0.000    19.468    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133[1]_i_71_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.018 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.018    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_64_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.132 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.132    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_59_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.246 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.246    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_54_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.360 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.360    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_49_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.474 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.474    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_44_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.588 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.588    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_39_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.702 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.702    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_34_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.816 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.816    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_29_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.930 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.930    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_20_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.044 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.044    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_11_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.158 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.158    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_2_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.272 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.272    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_1_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.386 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.386    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[5]_i_1_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.699 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.699    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/p_0_in[9]
    SLICE_X19Y40         FDRE                                         r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        1.578    22.757    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/ap_clk
    SLICE_X19Y40         FDRE                                         r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[9]/C
                         clock pessimism              0.230    22.987    
                         clock uncertainty           -0.302    22.685    
    SLICE_X19Y40         FDRE (Setup_fdre_C_D)        0.062    22.747    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[9]
  -------------------------------------------------------------------
                         required time                         22.747    
                         arrival time                         -21.699    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/ap_CS_iter0_fsm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.665ns  (logic 12.505ns (66.996%)  route 6.160ns (33.004%))
  Logic Levels:           22  (CARRY4=14 DSP48E1=3 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 22.757 - 20.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        1.666     2.960    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X34Y38         FDRE                                         r  design_1_i/rcReceiver_0/U0/ap_CS_iter0_fsm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.518     3.478 r  design_1_i/rcReceiver_0/U0/ap_CS_iter0_fsm_reg[15]/Q
                         net (fo=59, routed)          1.163     4.641    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/ap_CS_iter0_fsm_state16
    SLICE_X40Y34         LUT5 (Prop_lut5_I1_O)        0.124     4.765 f  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_42/O
                         net (fo=1, routed)           0.628     5.393    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_42_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I1_O)        0.124     5.517 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_21/O
                         net (fo=3, routed)           1.029     6.546    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_21_n_0
    SLICE_X26Y35         LUT3 (Prop_lut3_I1_O)        0.124     6.670 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_15/O
                         net (fo=6, routed)           0.607     7.277    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_15_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.401 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_2/O
                         net (fo=6, routed)           0.937     8.338    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/ad[24]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[24]_P[16])
                                                      3.841    12.179 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m/P[16]
                         net (fo=2, routed)           0.971    13.150    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p1[16]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    17.001 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__2/PCOUT[47]
                         net (fo=1, routed)           0.002    17.003    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__2_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.521 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__3/P[0]
                         net (fo=2, routed)           0.824    19.344    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__3_n_105
    SLICE_X19Y27         LUT2 (Prop_lut2_I0_O)        0.124    19.468 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133[1]_i_71/O
                         net (fo=1, routed)           0.000    19.468    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133[1]_i_71_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.018 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.018    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_64_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.132 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.132    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_59_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.246 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.246    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_54_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.360 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.360    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_49_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.474 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.474    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_44_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.588 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.588    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_39_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.702 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.702    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_34_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.816 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.816    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_29_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.930 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.930    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_20_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.044 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.044    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_11_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.158 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.158    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_2_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.272 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.272    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_1_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.386 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.386    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[5]_i_1_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.625 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[9]_i_1/O[2]
                         net (fo=1, routed)           0.000    21.625    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/p_0_in[8]
    SLICE_X19Y40         FDRE                                         r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        1.578    22.757    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/ap_clk
    SLICE_X19Y40         FDRE                                         r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[8]/C
                         clock pessimism              0.230    22.987    
                         clock uncertainty           -0.302    22.685    
    SLICE_X19Y40         FDRE (Setup_fdre_C_D)        0.062    22.747    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[8]
  -------------------------------------------------------------------
                         required time                         22.747    
                         arrival time                         -21.625    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.138ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/ap_CS_iter0_fsm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.649ns  (logic 12.489ns (66.968%)  route 6.160ns (33.032%))
  Logic Levels:           22  (CARRY4=14 DSP48E1=3 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 22.757 - 20.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        1.666     2.960    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X34Y38         FDRE                                         r  design_1_i/rcReceiver_0/U0/ap_CS_iter0_fsm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.518     3.478 r  design_1_i/rcReceiver_0/U0/ap_CS_iter0_fsm_reg[15]/Q
                         net (fo=59, routed)          1.163     4.641    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/ap_CS_iter0_fsm_state16
    SLICE_X40Y34         LUT5 (Prop_lut5_I1_O)        0.124     4.765 f  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_42/O
                         net (fo=1, routed)           0.628     5.393    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_42_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I1_O)        0.124     5.517 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_21/O
                         net (fo=3, routed)           1.029     6.546    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_21_n_0
    SLICE_X26Y35         LUT3 (Prop_lut3_I1_O)        0.124     6.670 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_15/O
                         net (fo=6, routed)           0.607     7.277    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_15_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.401 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_2/O
                         net (fo=6, routed)           0.937     8.338    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/ad[24]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[24]_P[16])
                                                      3.841    12.179 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m/P[16]
                         net (fo=2, routed)           0.971    13.150    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p1[16]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    17.001 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__2/PCOUT[47]
                         net (fo=1, routed)           0.002    17.003    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__2_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.521 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__3/P[0]
                         net (fo=2, routed)           0.824    19.344    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__3_n_105
    SLICE_X19Y27         LUT2 (Prop_lut2_I0_O)        0.124    19.468 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133[1]_i_71/O
                         net (fo=1, routed)           0.000    19.468    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133[1]_i_71_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.018 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.018    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_64_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.132 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.132    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_59_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.246 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.246    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_54_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.360 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.360    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_49_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.474 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.474    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_44_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.588 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.588    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_39_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.702 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.702    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_34_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.816 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.816    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_29_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.930 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.930    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_20_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.044 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.044    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_11_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.158 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.158    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_2_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.272 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.272    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_1_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.386 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.386    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[5]_i_1_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.609 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000    21.609    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/p_0_in[6]
    SLICE_X19Y40         FDRE                                         r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        1.578    22.757    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/ap_clk
    SLICE_X19Y40         FDRE                                         r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[6]/C
                         clock pessimism              0.230    22.987    
                         clock uncertainty           -0.302    22.685    
    SLICE_X19Y40         FDRE (Setup_fdre_C_D)        0.062    22.747    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[6]
  -------------------------------------------------------------------
                         required time                         22.747    
                         arrival time                         -21.609    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/U0/ap_CS_iter0_fsm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.646ns  (logic 12.486ns (66.963%)  route 6.160ns (33.038%))
  Logic Levels:           21  (CARRY4=13 DSP48E1=3 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 22.757 - 20.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        1.666     2.960    design_1_i/rcReceiver_0/U0/ap_clk
    SLICE_X34Y38         FDRE                                         r  design_1_i/rcReceiver_0/U0/ap_CS_iter0_fsm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.518     3.478 r  design_1_i/rcReceiver_0/U0/ap_CS_iter0_fsm_reg[15]/Q
                         net (fo=59, routed)          1.163     4.641    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/ap_CS_iter0_fsm_state16
    SLICE_X40Y34         LUT5 (Prop_lut5_I1_O)        0.124     4.765 f  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_42/O
                         net (fo=1, routed)           0.628     5.393    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_42_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I1_O)        0.124     5.517 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_21/O
                         net (fo=3, routed)           1.029     6.546    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_21_n_0
    SLICE_X26Y35         LUT3 (Prop_lut3_I1_O)        0.124     6.670 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_15/O
                         net (fo=6, routed)           0.607     7.277    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_15_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.401 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m_i_2/O
                         net (fo=6, routed)           0.937     8.338    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/ad[24]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[24]_P[16])
                                                      3.841    12.179 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/rcReceiver_am_addbkb_U1/rcReceiver_am_addbkb_DSP48_0_U/m/P[16]
                         net (fo=2, routed)           0.971    13.150    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p1[16]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    17.001 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__2/PCOUT[47]
                         net (fo=1, routed)           0.002    17.003    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__2_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.521 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__3/P[0]
                         net (fo=2, routed)           0.824    19.344    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/mul_fu_99_p2__3_n_105
    SLICE_X19Y27         LUT2 (Prop_lut2_I0_O)        0.124    19.468 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133[1]_i_71/O
                         net (fo=1, routed)           0.000    19.468    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133[1]_i_71_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.018 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.018    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_64_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.132 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.132    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_59_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.246 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.246    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_54_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.360 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.360    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_49_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.474 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.474    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_44_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.588 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.588    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_39_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.702 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.702    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_34_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.816 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.816    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_29_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.930 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.930    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_20_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.044 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.044    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_11_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.158 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.158    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_2_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.272 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.272    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[1]_i_1_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.606 r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.606    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/p_0_in[3]
    SLICE_X19Y39         FDRE                                         r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        1.578    22.757    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/ap_clk
    SLICE_X19Y39         FDRE                                         r  design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[3]/C
                         clock pessimism              0.230    22.987    
                         clock uncertainty           -0.302    22.685    
    SLICE_X19Y39         FDRE (Setup_fdre_C_D)        0.062    22.747    design_1_i/rcReceiver_0/U0/grp_scaleRange_fu_529/tmp_4_cast_reg_133_reg[3]
  -------------------------------------------------------------------
                         required time                         22.747    
                         arrival time                         -21.606    
  -------------------------------------------------------------------
                         slack                                  1.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/dout_buf_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.strb_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.565%)  route 0.157ns (51.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        0.547     0.883    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X50Y66         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/dout_buf_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.148     1.031 r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/dout_buf_reg[35]/Q
                         net (fo=1, routed)           0.157     1.187    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/tmp_strb[3]
    SLICE_X49Y66         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.strb_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        0.817     1.183    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/ap_clk
    SLICE_X49Y66         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.strb_buf_reg[3]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X49Y66         FDRE (Hold_fdre_C_D)         0.019     1.167    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.strb_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.598%)  route 0.240ns (59.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        0.546     0.882    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X38Y72         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[4]/Q
                         net (fo=1, routed)           0.240     1.286    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_wreq/data_p1_reg[4][4]
    SLICE_X50Y72         SRL16E                                       r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        0.807     1.173    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X50Y72         SRL16E                                       r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5/CLK
                         clock pessimism             -0.035     1.138    
    SLICE_X50Y72         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.255    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/pid_0/U0/p_Val2_7_reg_2900_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pid_0/U0/p_Val2_9_reg_3022_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.334ns (64.553%)  route 0.183ns (35.447%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.331ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        0.609     0.945    design_1_i/pid_0/U0/ap_clk
    SLICE_X102Y99        FDRE                                         r  design_1_i/pid_0/U0/p_Val2_7_reg_2900_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y99        FDRE (Prop_fdre_C_Q)         0.164     1.109 r  design_1_i/pid_0/U0/p_Val2_7_reg_2900_reg[3]/Q
                         net (fo=2, routed)           0.183     1.292    design_1_i/pid_0/U0/p_Val2_7_reg_2900_reg__1[3]
    SLICE_X102Y100       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.409 r  design_1_i/pid_0/U0/p_Val2_9_reg_3022_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.409    design_1_i/pid_0/U0/p_Val2_9_reg_3022_reg[3]_i_1_n_0
    SLICE_X102Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.462 r  design_1_i/pid_0/U0/p_Val2_9_reg_3022_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.462    design_1_i/pid_0/U0/p_Val2_9_fu_1078_p2[4]
    SLICE_X102Y101       FDRE                                         r  design_1_i/pid_0/U0/p_Val2_9_reg_3022_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        0.965     1.331    design_1_i/pid_0/U0/ap_clk
    SLICE_X102Y101       FDRE                                         r  design_1_i/pid_0/U0/p_Val2_9_reg_3022_reg[4]/C
                         clock pessimism             -0.035     1.296    
    SLICE_X102Y101       FDRE (Hold_fdre_C_D)         0.134     1.430    design_1_i/pid_0/U0/p_Val2_9_reg_3022_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rdata/mem_reg/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        0.548     0.884    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X33Y71         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.106     1.131    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rdata/m_axi_UART_RDATA[24]
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rdata/mem_reg/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        0.855     1.221    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rdata/ap_clk
    RAMB18_X2Y28         RAMB18E1                                     r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.940    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.155     1.095    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rdata/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.568%)  route 0.207ns (59.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        0.590     0.926    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/ext_spi_clk
    SLICE_X84Y49         FDRE                                         r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y49         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_reg/Q
                         net (fo=1, routed)           0.207     1.273    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/prmry_in
    SLICE_X84Y50         FDRE                                         r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        0.853     1.219    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/s_axi_aclk
    SLICE_X84Y50         FDRE                                         r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                         clock pessimism             -0.030     1.189    
    SLICE_X84Y50         FDRE (Hold_fdre_C_D)         0.046     1.235    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/pid_0/U0/p_Val2_7_reg_2900_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pid_0/U0/p_Val2_9_reg_3022_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.347ns (65.422%)  route 0.183ns (34.578%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.331ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        0.609     0.945    design_1_i/pid_0/U0/ap_clk
    SLICE_X102Y99        FDRE                                         r  design_1_i/pid_0/U0/p_Val2_7_reg_2900_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y99        FDRE (Prop_fdre_C_Q)         0.164     1.109 r  design_1_i/pid_0/U0/p_Val2_7_reg_2900_reg[3]/Q
                         net (fo=2, routed)           0.183     1.292    design_1_i/pid_0/U0/p_Val2_7_reg_2900_reg__1[3]
    SLICE_X102Y100       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.409 r  design_1_i/pid_0/U0/p_Val2_9_reg_3022_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.409    design_1_i/pid_0/U0/p_Val2_9_reg_3022_reg[3]_i_1_n_0
    SLICE_X102Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.475 r  design_1_i/pid_0/U0/p_Val2_9_reg_3022_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.475    design_1_i/pid_0/U0/p_Val2_9_fu_1078_p2[6]
    SLICE_X102Y101       FDRE                                         r  design_1_i/pid_0/U0/p_Val2_9_reg_3022_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        0.965     1.331    design_1_i/pid_0/U0/ap_clk
    SLICE_X102Y101       FDRE                                         r  design_1_i/pid_0/U0/p_Val2_9_reg_3022_reg[6]/C
                         clock pessimism             -0.035     1.296    
    SLICE_X102Y101       FDRE (Hold_fdre_C_D)         0.134     1.430    design_1_i/pid_0/U0/p_Val2_9_reg_3022_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.398%)  route 0.242ns (59.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        0.546     0.882    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X38Y72         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[0]/Q
                         net (fo=1, routed)           0.242     1.288    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_wreq/data_p1_reg[4][0]
    SLICE_X50Y72         SRL16E                                       r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        0.807     1.173    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X50Y72         SRL16E                                       r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5/CLK
                         clock pessimism             -0.035     1.138    
    SLICE_X50Y72         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.240    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/dout_buf_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.574%)  route 0.245ns (63.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        0.548     0.884    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X51Y65         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/dout_buf_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/dout_buf_reg[27]/Q
                         net (fo=1, routed)           0.245     1.269    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata_n_23
    SLICE_X43Y65         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        0.818     1.184    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/ap_clk
    SLICE_X43Y65         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[27]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X43Y65         FDRE (Hold_fdre_C_D)         0.072     1.221    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.136%)  route 0.112ns (34.864%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        0.641     0.977    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X34Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/Q
                         net (fo=1, routed)           0.112     1.253    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[4]
    SLICE_X35Y99         LUT5 (Prop_lut5_I0_O)        0.045     1.298 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[4]_i_1/O
                         net (fo=1, routed)           0.000     1.298    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[4]_i_1_n_0
    SLICE_X35Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X35Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X35Y99         FDRE (Hold_fdre_C_D)         0.092     1.249    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.148ns (43.807%)  route 0.190ns (56.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        0.542     0.878    design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/ap_clk
    SLICE_X50Y78         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.148     1.026 r  design_1_i/AXI_UART_DRIVER_0/U0/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[7]/Q
                         net (fo=3, routed)           0.190     1.215    design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awaddr[7]
    SLICE_X49Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8820, routed)        0.813     1.179    design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X49Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[7]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X49Y79         FDRE (Hold_fdre_C_D)         0.017     1.161    design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X4Y45   design_1_i/pid_0/U0/p_Val2_6_reg_2967_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X4Y39   design_1_i/pid_0/U0/p_Val2_17_reg_2977_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X3Y43   design_1_i/pid_0/U0/p_Val2_16_reg_3027_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X4Y33   design_1_i/pid_0/U0/p_Val2_45_reg_3202_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X3Y41   design_1_i/pid_0/U0/p_Val2_16_reg_3027_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X4Y41   design_1_i/pid_0/U0/p_Val2_7_reg_2900_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X3Y34   design_1_i/pid_0/U0/p_Val2_36_reg_3192_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X4Y43   design_1_i/pid_0/U0/p_Val2_43_reg_3197_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X3Y39   design_1_i/pid_0/U0/p_Val2_18_reg_2982_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X4Y31   design_1_i/pid_0/U0/p_Val2_42_reg_3167_reg__0/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X86Y55  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X86Y55  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X86Y55  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X86Y55  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X86Y55  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X86Y55  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X86Y55  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X86Y55  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X86Y57  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X86Y57  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X86Y55  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X86Y55  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X86Y55  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X86Y55  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X86Y55  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X86Y55  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X86Y55  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X86Y55  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X86Y57  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X86Y57  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMA_D1/CLK



