set_max_delay 4.0 -rise -fall -from clk1 -fall_from [get_ports {clk0}] -through and1 -rise_through pin1 -fall_through [get_pins flop_Q] -to adder1 -rise_to * -fall_to [get_clocks {core_clk}] -reset_path
