-   [Introduction](GUID-7BB6FC21-BA4E-4A83-8D50-DF9325B51DC8.md)
    -   [References](GUID-CD0CF485-A082-48D8-95AA-BFCB0BC70A18.md)
-   [GPIO and HSIO Features](GUID-23E56AA0-2ADD-4502-96F7-CEADD3ABE1D6.md)
    -   [GPIO Features](GUID-73FF0A9E-906C-4EEE-8E60-3EE5850B8C4E.md)
    -   [HSIO Features](GUID-7F245DAF-42B3-4E38-90C4-3AB0677C9944.md)
-   [Supported I/O Standards](GUID-B4434174-E143-4711-BDD8-A67451768D1C.md)
    -   [I/O Standard Descriptions](GUID-07F30430-9CF8-4A1E-8C90-A8B9D9B8986F.md)
        -   [3.3V Peripheral Component Interface \(PCI\)](GUID-13C815C2-F882-4116-9340-10D5DFC4C144.md)
        -   [Low-Voltage TTL \(LVTTL\)](GUID-D597A3C6-75FB-4245-B9B9-1470BEFB1C2C.md)
        -   [Low-Voltage CMOS \(LVCMOS\)](GUID-1C06A17D-5B68-4176-A858-421DBE40D167.md)
        -   [Stub Series Terminated Logic \(SSTL\)](GUID-0FC39999-01FB-456A-AE2B-4F92E96B7D66.md)
        -   [High-Speed Transceiver Logic \(HSTL\)](GUID-099E5437-D58B-4AA0-9D64-11C37EBC7D60.md)
        -   [High-Speed Unterminated Logic \(HSUL\)](GUID-2131119A-DA7A-4CF1-BDC2-83B7EC95F5B1.md)
        -   [Pseudo Open Drain \(POD\)](GUID-08C1F027-FA7E-4D7B-AD93-4520601354D2.md)
        -   [Low-Voltage Differential Signal \(LVDS\)](GUID-D967C2C5-FC68-4454-9B87-6DA4328B1DF5.md)
        -   [Reduced-Swing Differential Signal \(RSDS\)](GUID-224E8EC0-F5C5-4436-9D0C-EABA945C6190.md)
        -   [Mini-LVDS](GUID-ECC04582-897C-4D21-BCBE-2197C4CC1B44.md)
        -   [Sub-LVDS](GUID-3118B146-CB6F-4709-8769-4EF43FB4292D.md)
        -   [Point-to-Point Differential Signaling \(PPDS\)](GUID-F26037E0-FD9D-4CCD-9443-2EDF6B8CB6BF.md)
        -   [Scalable Low-Voltage Signaling \(SLVS\)](GUID-5CC82F3A-69E4-4B33-9122-EA5802CCF034.md)
        -   [High-Speed Current Steering Logic \(HCSL\)](GUID-847913B8-9871-497A-9E37-A326B28FBDA3.md)
        -   [Bus-LVDS \(B-LVDS\)/Multipoint LVDS \(M-LVDS\)](GUID-2442E3CF-BAA0-4DBC-88FF-67E4E405CE0E.md)
        -   [Low-Voltage Positive Emitter-Coupled Logic \(LVPECL\)](GUID-40D51E06-0846-4439-828A-F6D534C8D0EF.md)
        -   [Mobile Industry Processor Interface \(MIPI\) D-PHY](GUID-0D72BFB7-0DBF-4124-9002-70DF3C111C8C.md)
-   [PolarFire Family I/O Banks](GUID-015DB00F-F8A2-4F67-8937-A0AC6FACC841.md)
-   [Supply Voltages for I/O Banks](GUID-F3D5CCA0-B473-416C-976E-79B4AC3A27AE.md)
-   [I/O Overview](GUID-580FBB9B-5BDA-4B11-A00C-7250D464A868.md)
    -   [Single-Ended Transmitter and Receiver Mode](GUID-9F4E4305-D223-44F9-AD2E-511C6254F3EF.md)
    -   [Differential Transmitter Mode](GUID-675FA7C7-995C-4A71-A085-EF6C256E5051.md)
    -   [Differential Receiver Mode](GUID-921913B7-B68B-4816-80B9-F0E9E4C91F27.md)
    -   [I/O Digital \(IOD\)](GUID-FCDE3A68-38A2-4B9B-80EB-A856E5842715.md)
-   [I/O Primitive](GUID-180B8C76-49E7-4FC5-AFF1-54EB2C2D7843.md)
-   [I/O Features and Implementation](GUID-15B2CA6C-8B5E-4D24-A89D-33DDF52325F5.md)
    -   [I/O Analog \(IOA\) Buffer Programmable Features](GUID-CC29CF66-77AD-471C-8A06-94A7337826B5.md)
        -   [Slew Rate Control](GUID-54F1143B-1B69-4595-8862-ADA88B705798.md)
        -   [Programmable Weak Pull- Up/Down and Bus-Keeper \(Hold\) Circuits](GUID-F7C87131-B3E8-4CC6-AFF3-FBF5C26C07E5.md)
        -   [Schmitt Trigger Input Hysteresis](GUID-F70058C5-84DC-4CC4-970B-ACE6DD487352.md)
        -   [Programmable Output Drive Strength](GUID-A2452CCF-0CB9-485C-8994-6A6FF04C4837.md)
        -   [Programmable Output Impedance Control](GUID-F9E8644D-8930-49C1-924E-F09489B8A991.md)
        -   [Differential Near End Termination](GUID-6EEE30D0-D5EC-41C9-BF38-9442DE50F181.md)
        -   [On-Die Termination \(ODT\)](GUID-34252CA1-27AF-4B9E-BF64-39CEC9B179DF.md)
        -   [Common Mode Voltage \(Vcm\) Settings](GUID-EBF50653-A4DE-4D63-91A1-E295651C71D4.md)
        -   [Programmable Clamp Diode](GUID-CBC55CDA-3B03-48D5-9F15-27855D1CEC83.md)
        -   [Compensated Drive Impedance and Terminations](GUID-8A8D2155-4A0D-49C0-A1E8-94B5C4588729.md)
        -   [SSTL25 and SSTL18 Stub Resistor](GUID-AEC10889-A769-4D05-BC62-A145FD2935D2.md)
        -   [Shield](GUID-CCD20DB3-9E81-44EC-98C4-AA379858E7C2.md)
        -   [Open Drain GPIO](GUID-F322963C-7751-4F5E-A91B-836C6E7782D9.md)
        -   [3.3V Tolerant Input](GUID-A79D70D0-7B0A-46BA-9340-7E4641033FB3.md)
    -   [I/O Implementation Considerations](GUID-984E4773-788B-43B2-8E99-D0C476AC29DD.md)
        -   [Reference Voltage for I/O Bank](GUID-759E3C32-CFDB-4217-B725-1FCEACD0DF11.md)
            -   [External VREF Input](GUID-45157055-2048-4759-9AF7-6D3BB60825C4.md)
            -   [Internally-Generated VREF](GUID-2D875B4A-39AD-4D29-8079-DCBC4B3D273E.md)
            -   [MSS DDR VREF \(PolarFire SoC and RT PolarFire SoC Only\)](GUID-6EC77B84-BC70-4D8F-9359-53107EEC01A1.md)
        -   [Mixed I/O in VDDI Banks](GUID-01F144EE-7AFE-41F1-9D0E-E716716169E6.md)
            -   [LVDS](GUID-15E971A4-4AFA-48FB-8B8C-D632B988F179.md)
            -   [LVDS in GPIO Banks with VDDI = 1.8V](GUID-C7322514-FDC5-46D7-A56F-359F6CC1C55A.md)
        -   [I/O External Termination](GUID-81AF537E-CBCA-4F12-8617-BC33468205D6.md)
        -   [Implementing Emulated Standards for Outputs](GUID-CEDCE521-84AB-4ACB-9B30-7E70F1D7BAB1.md)
            -   [Scalable Low-Voltage Signaling Emulated \(SLVSE15\) Output Mode](GUID-D8F23F3F-9899-455D-BCEC-B423A3A232E8.md)
            -   [Bus-LVDS Emulated \(BLVDSE25\) Output Mode](GUID-0C6DCA5B-07EE-41AE-9CB6-2421990C0215.md)
            -   [Multipoint Low-Voltage Emulated \(MLVDSE25\) Output Mode](GUID-9F29F5C6-F007-445B-A938-C7975F9C9A08.md)
            -   [LVPECL Emulated \(LVPECLE33\) Output Mode](GUID-5F113C5B-E110-4E85-BB95-0DEACB6E53F3.md)
        -   [Implementing MIPI D-PHY](GUID-01A145E0-6FFC-412D-8258-FBEB32C25B55.md)
            -   [MIPI D-PHY Receive Interface](GUID-3DF20F6D-12DC-4B51-A72F-016DE53F73AB.md)
            -   [MIPI D-PHY Transmitting Interface \(High-speed Only\)](GUID-7A0000BB-7AA4-42C0-BED9-A1FA47BFE4E3.md)
            -   [MIPI D-PHY Transmit Only \(High-Speed and Low-Power\)](GUID-9F73AED6-D353-4C98-9966-A26CE3E85398.md)
            -   [MIPI D-PHY Transmit Interface \(High-Speed Only\) with Bidirectional Low-Power Mode](GUID-8D13ECFF-9C16-4EE2-A876-76D77B3EA2F4.md)
        -   [I/O States During Various Operational Modes](GUID-490841F6-E3F6-4962-90B5-632852B73078.md)
            -   [Power-Up and Initialization](GUID-47DDCD4B-D911-4F9F-B11E-BCB7FF468135.md)
            -   [Device Programming Modes](GUID-121ED2FC-E9AE-472F-B575-58FF275012F7.md)
        -   [Cold Sparing and Hot Swap](GUID-AD2B62F0-4034-4F2D-8ECF-293BAAB55E0C.md)
            -   [Cold Sparing](GUID-C45F90FC-840C-4B6D-B32B-CCA91A453DFF.md)
                -   [Hot Swap](GUID-521EF53B-080D-4CAA-9525-42C4B1908C73.md)
        -   [I/O Glitches](GUID-3EFB79CE-5EED-4E70-A412-A790FDAC488F.md)
        -   [I/O Calibration](GUID-66564DE9-5E5E-472B-B622-F27BBDAC6D07.md)
        -   [Dynamic ODT or Fail-Safe LVDS](GUID-A6BFBAB6-5087-4127-A681-DE60DBA33993.md)
        -   [Dedicated I/O Pins](GUID-17D58099-BC07-47B3-8715-FBFA2B24239A.md)
        -   [Transceiver Receivers, Transmitters, and Reference Clock Inputs](GUID-FD9A5AB3-1D65-424A-ADE6-80CD589F8937.md)
        -   [MSS Pins \(For PolarFire SoC and RT PolarFire SoC FPGA Only\)](GUID-5B999592-2043-4A0E-85FB-43673D9B9748.md)
            -   [MSSIO](GUID-670ADE9D-88A1-432D-B798-CF62DFFB9450.md)
            -   [SGMII I/O](GUID-1AFCEDDF-E559-46F0-9F7A-67635395A987.md)
            -   [DDR I/O](GUID-5E18907D-0D6D-4E6C-90B7-4EFE1C09A9F2.md)
        -   [Unused I/O Pins](GUID-8F75B13C-A493-4ADB-BE93-6F659F4265F5.md)
    -   [I/O Initialization](GUID-5ABE88CD-2F50-491C-A28E-F2CE4C4B7AE4.md)
        -   [I/O Calibration](GUID-5AC33B85-4433-4E4D-9100-BB7AD00E5685.md)
        -   [I/O Training](GUID-289C3DDA-0A2F-44D8-82D8-DE91D590A53B.md)
        -   [Memory Controller Training](GUID-99E2BCC8-7FFF-4EB8-B81C-B3D7A11F8EC8.md)
-   [IOD Features and User Modes](GUID-07762CFD-2C12-4CB2-A30A-22A7794DF08F.md)
    -   [IOD Block Features](GUID-E4CCFB30-5F92-4FF7-AAFA-076A7A30FE4A.md)
    -   [IOD Block Overview](GUID-955B8943-849D-4CC8-8052-F4A167A48B29.md)
        -   [Programmable I/O Delay](GUID-90C2D28A-F084-436E-9F82-00C82B27D19C.md)
            -   [Static Timing Analysis](GUID-B6301E54-2F58-487F-BC0C-C4519A4AAEB1.md)
        -   [I/O Registers](GUID-AF2C0EDA-82DC-4FFC-90AF-1D529037F3DC.md)
            -   [Input Register](GUID-B67CEDE3-19CA-49FF-9F40-D56FB6398627.md)
            -   [Output Register](GUID-D0FB7A0B-AB16-4F66-8705-9D5CC6BD0C1B.md)
            -   [Enable Register](GUID-845761C8-E47E-4FDC-8052-E809B4756DFD.md)
            -   [I/O Register Combining](GUID-EA304B8A-9051-4238-B564-BC65AE85378B.md)
        -   [I/O Gearing](GUID-DD47D6B9-C518-4919-BEDA-AA8751E0515A.md)
        -   [I/O FIFO](GUID-F7DE9451-C525-4975-9053-9CDCAAA2E884.md)
    -   [I/O Lanes](GUID-B00CC829-4AAC-4FE2-9326-48D393B06ED3.md)
        -   [Lane Controller](GUID-1E8CFAFF-81DA-436F-A567-8202CC95424F.md)
        -   [I/O Lanes in Each Bank](GUID-2227C38D-7FCE-4A20-9B53-28D953767052.md)
    -   [I/O Clock Networks](GUID-977E0649-932F-443C-867E-A85343F2F11B.md)
        -   [Global Clock Resource](GUID-DF2804F1-1A0F-4609-8F4A-E22C0ED06578.md)
        -   [Regional Clock Networks](GUID-284BC37F-A8BE-45AD-98EB-98BF651A80E9.md)
        -   [Lane Clock Resources](GUID-F8FDFD2E-AA92-4C22-BA0D-871BC635AB42.md)
        -   [High-Speed I/O Bank Clock Resource \(HS\_IO\_CLK\)](GUID-EE9E592A-E5D5-4D6E-B15D-2A944FDD5242.md)
        -   [Bit Slip](GUID-A812E8AE-A923-4AE0-8FD2-DC211EE1DE92.md)
    -   [Generic I/O Interfaces](GUID-A63099D1-2595-43B7-B69C-1ABB1F7E412A.md)
        -   [RX DDR Interfaces](GUID-D858030B-07A9-4A6B-A7B6-5B0AAC9F507A.md)
        -   [RX\_DDR\_G\_A/ RX\_DDR\_R\_A—Aligned Interfaces with Static Delays](GUID-700D52D6-E5EC-4849-96EA-4A40CFABFB32.md)
            -   [Interface Ports](GUID-C9F02BA0-66DD-423C-A600-6B39C21DF978.md)
            -   [Interface Selection Rules](GUID-84BEC80F-0C02-46AB-AD1B-630252963AC2.md)
        -   [RX\_DDR\_G\_C and RX\_DDR\_R\_C—Centered Interfaces with Static Delays](GUID-674B424B-F06C-4D28-B6E5-BE14BD2E5C47.md)
            -   [Interface Ports](GUID-99D64028-19A5-4244-ADED-CDE3D1066C3B.md)
            -   [Interface Selection Rules](GUID-DF812732-FB51-4F1C-B73D-E3F2FC0374C8.md)
        -   [RX\_DDRX\_B\_G\_C and RX\_DDRX\_B\_G\_A/RX\_DDRX\_B\_R\_A Interfaces with Static Delays](GUID-5B3B21F0-4738-4959-B36A-889C3EE17D95.md)
            -   [Interface Ports](GUID-D5FF1F14-7586-4A49-8E04-D7C69E2F688E.md)
            -   [Interface Selection Rules](GUID-842F756F-C725-4B27-9D7D-84D22FEF9C02.md)
        -   [RX\_DDR Fractional Aligned/Fractional Dynamic Interfaces](GUID-EA8EA594-6224-417D-BF62-A1120CC5854F.md)
            -   [Interface Ports](GUID-ABA58469-95BC-4910-BFA1-6AAD07FCA5D5.md)
            -   [Interface Selection Rules](GUID-94948BC9-821B-4652-9A10-DDA981A635E6.md)
        -   [RX\_DDRX\_B\_G\_DYN/ RX\_DDRX\_B\_R\_DYN](GUID-B7481AE2-5F0A-42C1-83A7-AA2A939EF67B.md)
            -   [Interface Ports](GUID-A70ECAA5-703F-4C74-A9AB-394D7C6F008F.md)
            -   [Interface Selection Rules](GUID-C00F7871-31CC-481D-AE5A-BC9955EF28D2.md)
        -   [TX DDR Interfaces](GUID-CB8D7DD7-07C8-41AE-BB32-31858BA4DAD2.md)
            -   [TX\_DDR\_G/B\_A](GUID-9D6774C0-A389-417E-92EF-B653751EE7D5.md)
            -   [Interface Ports](GUID-9B9DCE10-81F6-49DC-9D74-F6BE03866863.md)
            -   [Interface Selection Rules](GUID-B16FF95C-436E-44E5-97A2-5656A821E517.md)
    -   [Latency](GUID-D61D4214-76F1-4099-BEB2-749C2686A38D.md)
-   [Generic IOD Interface Implementation](GUID-8222AB9C-2F29-47B9-8E42-AF75F97A64B1.md)
    -   [Software Primitives](GUID-3F64B9AB-0327-4CAD-A811-E9D6B90377D3.md)
        -   [Input DELAY](GUID-8923A249-DF77-4603-B2D0-D9295C0D592E.md)
        -   [Input Register \(IREG\)](GUID-5E2001D3-7636-4F8D-BBD2-9EBC2960CAA2.md)
        -   [Input FIFO](GUID-2EF57EEE-7ED5-46C4-BA02-F30582AC0385.md)
        -   [Input Gear Box](GUID-95ACFFC3-C895-468C-BD64-DF993B9D676B.md)
    -   [I/O Interface Configurators](GUID-CF8CE51A-E6C4-4DEC-A91C-21C8A04E9A8C.md)
        -   [IOD Templates](GUID-D101E186-02C7-4BC5-9AEC-D4355D6BD288.md)
        -   [IOD Generic RX](GUID-70A2AF8E-A06D-4A0E-8D99-02A9F2783D1E.md)
        -   [Dynamic Delay Control](GUID-57F1B703-45B4-4461-92AB-0152A550919C.md)
        -   [IOD Generic TX](GUID-45F5784F-E282-4DE2-8C3C-EC384488D110.md)
    -   [Basic I/O Configurator - PF\_IO](GUID-02EDF24D-96CA-492C-8F89-2B1C3F54328D.md)
    -   [I/O Interface Timing Constraints](GUID-461EF6EF-63BD-4D48-97FE-1F2F2C79D10E.md)
-   [Protocol-Specific I/O Interfaces](GUID-427F7D4F-0FEB-46AB-BA45-CFBED0CDC201.md)
    -   [PF\_IOD\_CDR](GUID-8EA0853D-A9F3-4136-B6CC-7B515BF36957.md)
        -   [IOD CDR](GUID-912FE183-D850-42E3-A6DE-CA4DE5FB1946.md)
        -   [Receive Interface](GUID-2C915611-DC43-4117-8695-3ED9770C9B19.md)
        -   [Transmit Interface](GUID-BFD33E3C-71F1-4F5E-9234-B30507986C68.md)
        -   [IOD CDR Clocking](GUID-796E3761-49BB-436B-AB3E-85E778C3E8D0.md)
            -   [HS\_IO\_CLK Generation Using PF\_IOD\_CDR\_CCC](GUID-E299111A-950F-4984-9E69-25E8479D7D33.md)
        -   [Clock Sharing](GUID-E7F38A66-B6E4-406B-9D50-739EC42000CF.md)
            -   [Interface Selection Rules](GUID-7A5299C8-CEFD-40DC-BE0B-A92A72C04242.md)
            -   [Full Duplex 1GbE and SGMII IOCDR](GUID-05A35363-9255-45FE-B112-67BF5D886441.md)
    -   [RGMII to GMII Converter](GUID-70978CEE-7307-4E21-AE4F-8A64B5E894C3.md)
    -   [LVDS 7:1](GUID-F8878616-7DDC-4EC3-A0F4-A77EEC61E198.md)
        -   [7:1 LVDS Receive Interface](GUID-C94B43F6-31B6-489B-8E87-0BF03B361ECA.md)
        -   [7:1 LVDS Transmit Interface](GUID-45CE04F8-4AA8-4CB0-B16B-63C2B0878AEB.md)
    -   [SpaceWire Clock and Data Recovery \(For RT PolarFire and RT PolarFire SoC FPGA Only\)](GUID-AA2047B7-0B02-4347-BF5C-C9AAA9CC2D09.md)
        -   [Example Timing Constraints for a x2 SpaceWire RX Interface](GUID-1A768D2F-0B3E-4943-8F2B-BE78432AFA57.md)
-   [Dynamic IOD Interface Training](GUID-78782CBA-B102-43F0-809A-790406FCEFC8.md)
    -   [Clock to Data Margin Training](GUID-48F18460-37DB-4F9C-A454-A838B1B2C4ED.md)
        -   [HS\_IO\_CLK and System Clock Training](GUID-189BB03C-9B39-4920-A246-87AA79EAB04F.md)
    -   [HS\_IO\_CLK and System Clock Training](GUID-34F2ED6D-20A5-4967-A25F-0C1CDB25DDD1.md)
    -   [CoreRxIODBitAlign](GUID-B59AD9F8-1698-43B4-AD76-B45765D6F54A.md)
    -   [CoreBclkSclkAlign Training IP](GUID-9429F651-4C5C-416C-9BC8-002896701DED.md)
        -   [ICB-Based Fine Training Method](GUID-A1FBDF41-ABD5-4F24-BCDF-C13F53B9C684.md)
        -   [PLL-Based Coarse Training Method](GUID-8DFB079A-3371-469C-9AEC-4650A25CEF01.md)
        -   [Example Training Algorithm](GUID-7B16E50B-ECD4-47DC-979B-313EFB5C9657.md)
        -   [CoreBclkSclkAlign Coarse Training Timing Diagram](GUID-BC95EECA-1201-4BA4-B277-85B6B1E160D3.md)
            -   [CoreBclkSclkAlign Training Parameters](GUID-DFEE93D7-5860-4AA0-AF91-04B2925C08F5.md)
            -   [CoreBclkSclkAlign Training Ports](GUID-D63DCB8B-CB32-46DD-8691-5D41B5D46899.md)
-   [Revision History](GUID-7D2DA07E-3C4A-4D8C-8E17-5CB5FE575E62.md)
-   [Microchip FPGA Support](GUID-98F6498F-0C2F-4D7F-87F6-A792AFD2A286.md)
-   [Microchip Information](GUID-0FB3F908-88EE-45CE-94F5-E97AF9049C9B.md)
    -   [Trademarks](GUID-21750586-F9F2-4E33-87FB-8F2994BF4744.md)
    -   [Legal Notice](GUID-125F1A93-76CC-4BD7-BACA-01844FBD5F4F.md)
    -   [Microchip Devices Code Protection Feature](GUID-E8251634-7B15-4073-A103-5A5F128B8699.md)

