Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/neoke/Desktop/DSD-E/for_working_submission/project/microprogram_controlled_data_path_VHDL/shift_rotate_tb_isim_beh.exe -prj C:/Users/neoke/Desktop/DSD-E/for_working_submission/project/microprogram_controlled_data_path_VHDL/shift_rotate_tb_beh.prj work.shift_rotate_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/neoke/Desktop/DSD-E/for_working_submission/project/microprogram_controlled_data_path_VHDL/../../../for_testing_submission/src/lab1/OR.vhd" into library work
Parsing VHDL file "C:/Users/neoke/Desktop/DSD-E/for_working_submission/project/microprogram_controlled_data_path_VHDL/../../../for_testing_submission/src/lab1/NOT.vhd" into library work
Parsing VHDL file "C:/Users/neoke/Desktop/DSD-E/for_working_submission/project/microprogram_controlled_data_path_VHDL/../../../for_testing_submission/src/lab1/AND.vhd" into library work
Parsing VHDL file "C:/Users/neoke/Desktop/DSD-E/for_working_submission/project/microprogram_controlled_data_path_VHDL/../../../for_testing_submission/src/lab2/four_input_mux.vhd" into library work
Parsing VHDL file "C:/Users/neoke/Desktop/DSD-E/for_working_submission/project/microprogram_controlled_data_path_VHDL/../../../for_testing_submission/src/lab1/two_input_multiplexer.vhd" into library work
Parsing VHDL file "C:/Users/neoke/Desktop/DSD-E/for_working_submission/project/microprogram_controlled_data_path_VHDL/../../../for_testing_submission/src/lab2/shift_rotate.vhd" into library work
Parsing VHDL file "C:/Users/neoke/Desktop/DSD-E/for_working_submission/project/microprogram_controlled_data_path_VHDL/../../../for_testing_submission/test/lab2/shift_rotate_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture not_architecture of entity not_gate [not_gate_default]
Compiling architecture and_architecture of entity and_gate [and_gate_default]
Compiling architecture and_architecture of entity or_gate [or_gate_default]
Compiling architecture multi_component_two_input_multiplexer_arch of entity two_input_multiplexer [two_input_multiplexer_default]
Compiling architecture behavioural of entity four_input_mux [four_input_mux_default]
Compiling architecture behavioral of entity shift_rotate [\shift_rotate(4)\]
Compiling architecture behavioral of entity shift_rotate_tb
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 17 VHDL Units
Built simulation executable C:/Users/neoke/Desktop/DSD-E/for_working_submission/project/microprogram_controlled_data_path_VHDL/shift_rotate_tb_isim_beh.exe
Fuse Memory Usage: 34212 KB
Fuse CPU Usage: 764 ms
