GowinSynthesis start
Running parser ...
Analyzing Verilog file 'G:\Nano_9K_HDMI\src\TMDS_encoder.v'
Analyzing Verilog file 'G:\Nano_9K_HDMI\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'G:\Nano_9K_HDMI\src\top_level.v'
Analyzing Verilog file 'G:\Nano_9K_HDMI\src\vga_to_hdmi.v'
Analyzing Verilog file 'G:\Nano_9K_HDMI\src\pattern_gen.v'
Compiling module 'HDMI_demo'("G:\Nano_9K_HDMI\src\top_level.v":1)
Compiling module 'Gowin_rPLL'("G:\Nano_9K_HDMI\src\gowin_rpll\gowin_rpll.v":9)
Compiling module 'pattern_gen'("G:\Nano_9K_HDMI\src\pattern_gen.v":1)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("G:\Nano_9K_HDMI\src\pattern_gen.v":27)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("G:\Nano_9K_HDMI\src\pattern_gen.v":29)
Compiling module 'vga_to_hdmi'("G:\Nano_9K_HDMI\src\vga_to_hdmi.v":1)
Compiling module 'TMDS_encoder'("G:\Nano_9K_HDMI\src\TMDS_encoder.v":1)
NOTE  (EX0101) : Current top module is "HDMI_demo"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "G:\Nano_9K_HDMI\impl\gwsynthesis\Nano_9K_HDMI.vg" completed
[100%] Generate report file "G:\Nano_9K_HDMI\impl\gwsynthesis\Nano_9K_HDMI_syn.rpt.html" completed
GowinSynthesis finish
