// Seed: 2001368238
module module_0 (
    output uwire id_0,
    input wor id_1,
    input supply0 id_2,
    output uwire id_3,
    input wire id_4,
    output uwire id_5,
    output tri id_6,
    output supply1 id_7,
    input wor id_8,
    output tri0 id_9,
    output supply0 id_10,
    input wor id_11
);
  wire id_13;
endmodule
module module_1 (
    output wire id_0,
    input wor id_1,
    input supply0 id_2,
    output uwire id_3
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_1,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_2,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_11 = 0;
  wire id_5;
endmodule
