// Seed: 3648152211
module module_0 (
    output tri0 id_0,
    input wand id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri id_4,
    input tri0 id_5,
    input tri0 id_6,
    output wand id_7,
    output supply1 id_8,
    input wor id_9,
    input tri0 id_10,
    input uwire id_11
);
  wire id_13;
endmodule
module module_1 (
    input wand id_0,
    output tri0 id_1,
    input tri1 id_2,
    output wand id_3,
    input supply1 id_4,
    output uwire id_5,
    output wor id_6,
    input supply1 id_7
    , id_25,
    output wire id_8,
    input wor id_9,
    output wire id_10,
    output wire id_11,
    input tri0 id_12,
    input wand id_13,
    input wor id_14,
    output tri0 id_15,
    input tri0 id_16,
    input wor id_17,
    output supply0 id_18,
    input wire id_19,
    output supply0 id_20,
    output supply0 id_21,
    output wor id_22,
    input uwire id_23
);
  logic id_26 = id_13 - "" > id_25++;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_4,
      id_9,
      id_9,
      id_2,
      id_14,
      id_8,
      id_15,
      id_0,
      id_14,
      id_14
  );
  assign modCall_1.id_2 = 0;
  wire id_27;
  nand primCall (
      id_5,
      id_14,
      id_7,
      id_13,
      id_9,
      id_17,
      id_25,
      id_0,
      id_4,
      id_26,
      id_23,
      id_19,
      id_2,
      id_16,
      id_12
  );
  wire id_28;
endmodule
