<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>bmtphyreg.h source code [netbsd/sys/dev/mii/bmtphyreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/mii/bmtphyreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>mii</a>/<a href='bmtphyreg.h.html'>bmtphyreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: bmtphyreg.h,v 1.2 2008/04/28 20:23:53 martin Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2001 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by Jason R. Thorpe.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="11">11</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="12">12</th><td><i> * are met:</i></td></tr>
<tr><th id="13">13</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="15">15</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="17">17</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="20">20</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="21">21</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="22">22</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="23">23</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="24">24</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="25">25</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="26">26</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="27">27</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="28">28</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="29">29</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#<span data-ppcond="32">ifndef</span> <span class="macro" data-ref="_M/_DEV_MII_BMTPHYREG_H_">_DEV_MII_BMTPHYREG_H_</span></u></td></tr>
<tr><th id="33">33</th><td><u>#define	<dfn class="macro" id="_M/_DEV_MII_BMTPHYREG_H_" data-ref="_M/_DEV_MII_BMTPHYREG_H_">_DEV_MII_BMTPHYREG_H_</dfn></u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i>/*</i></td></tr>
<tr><th id="36">36</th><td><i> * BCM5201/BCM5202 registers.</i></td></tr>
<tr><th id="37">37</th><td><i> */</i></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#define	<dfn class="macro" id="_M/MII_BMTPHY_AUX_CTL" data-ref="_M/MII_BMTPHY_AUX_CTL">MII_BMTPHY_AUX_CTL</dfn>	0x10	/* auxiliary control */</u></td></tr>
<tr><th id="40">40</th><td><u>#define	<dfn class="macro" id="_M/AUX_CTL_TXDIS" data-ref="_M/AUX_CTL_TXDIS">AUX_CTL_TXDIS</dfn>		0x2000	/* transmitter disable */</u></td></tr>
<tr><th id="41">41</th><td><u>#define	<dfn class="macro" id="_M/AUX_CTL_4B5B_BYPASS" data-ref="_M/AUX_CTL_4B5B_BYPASS">AUX_CTL_4B5B_BYPASS</dfn>	0x0400	/* bypass 4b5b encoder */</u></td></tr>
<tr><th id="42">42</th><td><u>#define	<dfn class="macro" id="_M/AUX_CTL_SCR_BYPASS" data-ref="_M/AUX_CTL_SCR_BYPASS">AUX_CTL_SCR_BYPASS</dfn>	0x0200	/* bypass scrambler */</u></td></tr>
<tr><th id="43">43</th><td><u>#define	<dfn class="macro" id="_M/AUX_CTL_NRZI_BYPASS" data-ref="_M/AUX_CTL_NRZI_BYPASS">AUX_CTL_NRZI_BYPASS</dfn>	0x0100	/* bypass NRZI encoder */</u></td></tr>
<tr><th id="44">44</th><td><u>#define	<dfn class="macro" id="_M/AUX_CTL_RXALIGN_BYPASS" data-ref="_M/AUX_CTL_RXALIGN_BYPASS">AUX_CTL_RXALIGN_BYPASS</dfn>	0x0080	/* bypass rx symbol alignment */</u></td></tr>
<tr><th id="45">45</th><td><u>#define	<dfn class="macro" id="_M/AUX_CTL_BASEWANDER_DIS" data-ref="_M/AUX_CTL_BASEWANDER_DIS">AUX_CTL_BASEWANDER_DIS</dfn>	0x0040	/* disable baseline wander correction */</u></td></tr>
<tr><th id="46">46</th><td><u>#define	<dfn class="macro" id="_M/AUX_CTL_FEF_EN" data-ref="_M/AUX_CTL_FEF_EN">AUX_CTL_FEF_EN</dfn>		0x0020	/* far-end fault enable */</u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/MII_BMTPHY_AUX_STS" data-ref="_M/MII_BMTPHY_AUX_STS">MII_BMTPHY_AUX_STS</dfn>	0x11	/* auxiliary status */</u></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/AUX_STS_FX_MODE" data-ref="_M/AUX_STS_FX_MODE">AUX_STS_FX_MODE</dfn>		0x0400	/* 100base-FX mode (strap pin) */</u></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/AUX_STS_LOCKED" data-ref="_M/AUX_STS_LOCKED">AUX_STS_LOCKED</dfn>		0x0200	/* descrambler locked */</u></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/AUX_STS_100BASE_LINK" data-ref="_M/AUX_STS_100BASE_LINK">AUX_STS_100BASE_LINK</dfn>	0x0100	/* 1 = 100base link */</u></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/AUX_STS_REMFAULT" data-ref="_M/AUX_STS_REMFAULT">AUX_STS_REMFAULT</dfn>	0x0080	/* remote fault */</u></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/AUX_STS_DISCON_STATE" data-ref="_M/AUX_STS_DISCON_STATE">AUX_STS_DISCON_STATE</dfn>	0x0040	/* disconnect state */</u></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/AUX_STS_FCARDET" data-ref="_M/AUX_STS_FCARDET">AUX_STS_FCARDET</dfn>		0x0020	/* false carrier detected */</u></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/AUX_STS_BAD_ESD" data-ref="_M/AUX_STS_BAD_ESD">AUX_STS_BAD_ESD</dfn>		0x0010	/* bad ESD detected */</u></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/AUX_STS_RXERROR" data-ref="_M/AUX_STS_RXERROR">AUX_STS_RXERROR</dfn>		0x0008	/* Rx error detected */</u></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/AUX_STS_TXERROR" data-ref="_M/AUX_STS_TXERROR">AUX_STS_TXERROR</dfn>		0x0004	/* Tx error detected */</u></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/AUX_STS_LOCKERROR" data-ref="_M/AUX_STS_LOCKERROR">AUX_STS_LOCKERROR</dfn>	0x0002	/* lock error detected */</u></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/AUX_STS_MLT3ERROR" data-ref="_M/AUX_STS_MLT3ERROR">AUX_STS_MLT3ERROR</dfn>	0x0001	/* MLT3 code error detected */</u></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/MII_BMTPHY_RXERROR_CTR" data-ref="_M/MII_BMTPHY_RXERROR_CTR">MII_BMTPHY_RXERROR_CTR</dfn>	0x12	/* 100base-X Rx error counter */</u></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/RXERROR_CTR_MASK" data-ref="_M/RXERROR_CTR_MASK">RXERROR_CTR_MASK</dfn>	0x00ff</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/MII_BMTPHY_FCS_CTR" data-ref="_M/MII_BMTPHY_FCS_CTR">MII_BMTPHY_FCS_CTR</dfn>	0x13	/* 100base-X false carrier counter */</u></td></tr>
<tr><th id="68">68</th><td><u>#define	<dfn class="macro" id="_M/FCS_CTR_MASK" data-ref="_M/FCS_CTR_MASK">FCS_CTR_MASK</dfn>		0x00ff</u></td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/MII_BMTPHY_DIS_CTR" data-ref="_M/MII_BMTPHY_DIS_CTR">MII_BMTPHY_DIS_CTR</dfn>	0x14	/* 100base-X disconnect counter */</u></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/DIS_CTR_MASK" data-ref="_M/DIS_CTR_MASK">DIS_CTR_MASK</dfn>		0x00ff</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/MII_BMTPHY_PTEST" data-ref="_M/MII_BMTPHY_PTEST">MII_BMTPHY_PTEST</dfn>	0x17	/* PTEST */</u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/MII_BMTPHY_AUX_CSR" data-ref="_M/MII_BMTPHY_AUX_CSR">MII_BMTPHY_AUX_CSR</dfn>	0x18	/* auxiliary control/status */</u></td></tr>
<tr><th id="79">79</th><td><u>#define	<dfn class="macro" id="_M/AUX_CSR_JABBER_DIS" data-ref="_M/AUX_CSR_JABBER_DIS">AUX_CSR_JABBER_DIS</dfn>	0x8000	/* jabber disable */</u></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/AUX_CSR_FLINK" data-ref="_M/AUX_CSR_FLINK">AUX_CSR_FLINK</dfn>		0x4000	/* force 10baseT link pass */</u></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/AUX_CSR_HSQ" data-ref="_M/AUX_CSR_HSQ">AUX_CSR_HSQ</dfn>		0x0080	/* SQ high */</u></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/AUX_CSR_LSQ" data-ref="_M/AUX_CSR_LSQ">AUX_CSR_LSQ</dfn>		0x0040	/* SQ low */</u></td></tr>
<tr><th id="83">83</th><td><u>#define	<dfn class="macro" id="_M/AUX_CSR_ER1" data-ref="_M/AUX_CSR_ER1">AUX_CSR_ER1</dfn>		0x0020	/* edge rate 1 */</u></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/AUX_CSR_ER0" data-ref="_M/AUX_CSR_ER0">AUX_CSR_ER0</dfn>		0x0010	/* edge rate 0 */</u></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/AUX_CSR_ANEG" data-ref="_M/AUX_CSR_ANEG">AUX_CSR_ANEG</dfn>		0x0008	/* auto-negotiation activated */</u></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/AUX_CSR_F100" data-ref="_M/AUX_CSR_F100">AUX_CSR_F100</dfn>		0x0004	/* force 100base */</u></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/AUX_CSR_SPEED" data-ref="_M/AUX_CSR_SPEED">AUX_CSR_SPEED</dfn>		0x0002	/* 1 = 100, 0 = 10 */</u></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/AUX_CSR_FDX" data-ref="_M/AUX_CSR_FDX">AUX_CSR_FDX</dfn>		0x0001	/* full-duplex */</u></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/MII_BMTPHY_AUX_SS" data-ref="_M/MII_BMTPHY_AUX_SS">MII_BMTPHY_AUX_SS</dfn>	0x19	/* auxiliary status summary */</u></td></tr>
<tr><th id="92">92</th><td><u>#define	<dfn class="macro" id="_M/AUX_SS_ACOMP" data-ref="_M/AUX_SS_ACOMP">AUX_SS_ACOMP</dfn>		0x8000	/* auto-negotiation complete */</u></td></tr>
<tr><th id="93">93</th><td><u>#define	<dfn class="macro" id="_M/AUX_SS_ACOMP_ACK" data-ref="_M/AUX_SS_ACOMP_ACK">AUX_SS_ACOMP_ACK</dfn>	0x4000	/* auto-negotiation compl. ack */</u></td></tr>
<tr><th id="94">94</th><td><u>#define	<dfn class="macro" id="_M/AUX_SS_AACK_DET" data-ref="_M/AUX_SS_AACK_DET">AUX_SS_AACK_DET</dfn>		0x2000	/* auto-neg. ack detected */</u></td></tr>
<tr><th id="95">95</th><td><u>#define	<dfn class="macro" id="_M/AUX_SS_ANLPAD" data-ref="_M/AUX_SS_ANLPAD">AUX_SS_ANLPAD</dfn>		0x1000	/* auto-neg. link part. ability det */</u></td></tr>
<tr><th id="96">96</th><td><u>#define	<dfn class="macro" id="_M/AUX_SS_ANEG_PAUSE" data-ref="_M/AUX_SS_ANEG_PAUSE">AUX_SS_ANEG_PAUSE</dfn>	0x0800	/* pause operation bit */</u></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/AUX_SS_HCD" data-ref="_M/AUX_SS_HCD">AUX_SS_HCD</dfn>		0x0700	/* highest common denominator */</u></td></tr>
<tr><th id="98">98</th><td><u>#define	<dfn class="macro" id="_M/AUX_SS_HCD_NONE" data-ref="_M/AUX_SS_HCD_NONE">AUX_SS_HCD_NONE</dfn>		0x0000	/*    none */</u></td></tr>
<tr><th id="99">99</th><td><u>#define	<dfn class="macro" id="_M/AUX_SS_HCD_10T" data-ref="_M/AUX_SS_HCD_10T">AUX_SS_HCD_10T</dfn>		0x0100	/*    10baseT */</u></td></tr>
<tr><th id="100">100</th><td><u>#define	<dfn class="macro" id="_M/AUX_SS_HCD_10T_FDX" data-ref="_M/AUX_SS_HCD_10T_FDX">AUX_SS_HCD_10T_FDX</dfn>	0x0200	/*    10baseT-FDX */</u></td></tr>
<tr><th id="101">101</th><td><u>#define	<dfn class="macro" id="_M/AUX_SS_HCD_100TX" data-ref="_M/AUX_SS_HCD_100TX">AUX_SS_HCD_100TX</dfn>	0x0300	/*    100baseTX-FDX */</u></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/AUX_SS_HCD_100T4" data-ref="_M/AUX_SS_HCD_100T4">AUX_SS_HCD_100T4</dfn>	0x0400	/*    100baseT4 */</u></td></tr>
<tr><th id="103">103</th><td><u>#define	<dfn class="macro" id="_M/AUX_SS_HCD_100TX_FDX" data-ref="_M/AUX_SS_HCD_100TX_FDX">AUX_SS_HCD_100TX_FDX</dfn>	0x0500	/*    100baseTX-FDX */</u></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/AUX_SS_PDF" data-ref="_M/AUX_SS_PDF">AUX_SS_PDF</dfn>		0x0080	/* parallel detection fault */</u></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/AUX_SS_LPRF" data-ref="_M/AUX_SS_LPRF">AUX_SS_LPRF</dfn>		0x0040	/* link partner remote fault */</u></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/AUX_SS_LPPR" data-ref="_M/AUX_SS_LPPR">AUX_SS_LPPR</dfn>		0x0020	/* link partner page received */</u></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/AUX_SS_LPANA" data-ref="_M/AUX_SS_LPANA">AUX_SS_LPANA</dfn>		0x0010	/* link partner auto-neg able */</u></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/AUX_SS_SPEED" data-ref="_M/AUX_SS_SPEED">AUX_SS_SPEED</dfn>		0x0008	/* 1 = 100, 0 = 10 */</u></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/AUX_SS_LINK" data-ref="_M/AUX_SS_LINK">AUX_SS_LINK</dfn>		0x0004	/* link pass */</u></td></tr>
<tr><th id="110">110</th><td><u>#define	<dfn class="macro" id="_M/AUX_SS_ANEN" data-ref="_M/AUX_SS_ANEN">AUX_SS_ANEN</dfn>		0x0002	/* auto-neg. enabled */</u></td></tr>
<tr><th id="111">111</th><td><u>#define	<dfn class="macro" id="_M/AUX_SS_JABBER" data-ref="_M/AUX_SS_JABBER">AUX_SS_JABBER</dfn>		0x0001	/* jabber detected */</u></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><u>#define	<dfn class="macro" id="_M/MII_BMTPHY_INTR" data-ref="_M/MII_BMTPHY_INTR">MII_BMTPHY_INTR</dfn>		0x1a	/* interrupt register */</u></td></tr>
<tr><th id="115">115</th><td><u>#define	<dfn class="macro" id="_M/INTR_FDX_LED" data-ref="_M/INTR_FDX_LED">INTR_FDX_LED</dfn>		0x8000	/* full-duplex led enable */</u></td></tr>
<tr><th id="116">116</th><td><u>#define	<dfn class="macro" id="_M/INTR_INTR_EN" data-ref="_M/INTR_INTR_EN">INTR_INTR_EN</dfn>		0x4000	/* interrupt enable */</u></td></tr>
<tr><th id="117">117</th><td><u>#define	<dfn class="macro" id="_M/INTR_FDX_MASK" data-ref="_M/INTR_FDX_MASK">INTR_FDX_MASK</dfn>		0x0800	/* full-dupled intr mask */</u></td></tr>
<tr><th id="118">118</th><td><u>#define	<dfn class="macro" id="_M/INTR_SPD_MASK" data-ref="_M/INTR_SPD_MASK">INTR_SPD_MASK</dfn>		0x0400	/* speed intr mask */</u></td></tr>
<tr><th id="119">119</th><td><u>#define	<dfn class="macro" id="_M/INTR_LINK_MASK" data-ref="_M/INTR_LINK_MASK">INTR_LINK_MASK</dfn>		0x0200	/* link intr mask */</u></td></tr>
<tr><th id="120">120</th><td><u>#define	<dfn class="macro" id="_M/INTR_INTR_MASK" data-ref="_M/INTR_INTR_MASK">INTR_INTR_MASK</dfn>		0x0100	/* master interrupt mask */</u></td></tr>
<tr><th id="121">121</th><td><u>#define	<dfn class="macro" id="_M/INTR_FDX_CHANGE" data-ref="_M/INTR_FDX_CHANGE">INTR_FDX_CHANGE</dfn>		0x0008	/* full-duplex change */</u></td></tr>
<tr><th id="122">122</th><td><u>#define	<dfn class="macro" id="_M/INTR_SPD_CHANGE" data-ref="_M/INTR_SPD_CHANGE">INTR_SPD_CHANGE</dfn>		0x0004	/* speed change */</u></td></tr>
<tr><th id="123">123</th><td><u>#define	<dfn class="macro" id="_M/INTR_LINK_CHANGE" data-ref="_M/INTR_LINK_CHANGE">INTR_LINK_CHANGE</dfn>	0x0002	/* link change */</u></td></tr>
<tr><th id="124">124</th><td><u>#define	<dfn class="macro" id="_M/INTR_INTR_STATUS" data-ref="_M/INTR_INTR_STATUS">INTR_INTR_STATUS</dfn>	0x0001	/* interrupt status */</u></td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><u>#define	<dfn class="macro" id="_M/MII_BMTPHY_AUX2" data-ref="_M/MII_BMTPHY_AUX2">MII_BMTPHY_AUX2</dfn>		0x1b	/* auliliary mode 2 */</u></td></tr>
<tr><th id="128">128</th><td><u>#define	<dfn class="macro" id="_M/AUX2_BLOCK_RXDV" data-ref="_M/AUX2_BLOCK_RXDV">AUX2_BLOCK_RXDV</dfn>		0x0200	/* block RXDV mode enabled */</u></td></tr>
<tr><th id="129">129</th><td><u>#define	<dfn class="macro" id="_M/AUX2_ANPDQ" data-ref="_M/AUX2_ANPDQ">AUX2_ANPDQ</dfn>		0x0100	/* auto-neg parallel detection Q mode */</u></td></tr>
<tr><th id="130">130</th><td><u>#define	<dfn class="macro" id="_M/AUX2_TRAFFIC_LED" data-ref="_M/AUX2_TRAFFIC_LED">AUX2_TRAFFIC_LED</dfn>	0x0040	/* traffic meter led enable */</u></td></tr>
<tr><th id="131">131</th><td><u>#define	<dfn class="macro" id="_M/AUX2_FXMTRCV_LED" data-ref="_M/AUX2_FXMTRCV_LED">AUX2_FXMTRCV_LED</dfn>	0x0020	/* force Tx and Rx LEDs */</u></td></tr>
<tr><th id="132">132</th><td><u>#define	<dfn class="macro" id="_M/AUX2_HS_TOKEN" data-ref="_M/AUX2_HS_TOKEN">AUX2_HS_TOKEN</dfn>		0x0010	/* high-speed token ring mode */</u></td></tr>
<tr><th id="133">133</th><td><u>#define	<dfn class="macro" id="_M/AUX2_AUTO_LP" data-ref="_M/AUX2_AUTO_LP">AUX2_AUTO_LP</dfn>		0x0008	/* auto low-power mode */</u></td></tr>
<tr><th id="134">134</th><td><u>#define	<dfn class="macro" id="_M/AUX2_TWOLINK_LED" data-ref="_M/AUX2_TWOLINK_LED">AUX2_TWOLINK_LED</dfn>	0x0004	/* two link LEDs */</u></td></tr>
<tr><th id="135">135</th><td><u>#define	<dfn class="macro" id="_M/AUX2_SQE_DIS" data-ref="_M/AUX2_SQE_DIS">AUX2_SQE_DIS</dfn>		0x0002	/* disable SQE pulse */</u></td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/MII_BMTPHY_AUXERR" data-ref="_M/MII_BMTPHY_AUXERR">MII_BMTPHY_AUXERR</dfn>	0x1c	/* auxiliary error */</u></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/AUXERR_MANCHESTER" data-ref="_M/AUXERR_MANCHESTER">AUXERR_MANCHESTER</dfn>	0x0400	/* Manchester code error */</u></td></tr>
<tr><th id="140">140</th><td><u>#define	<dfn class="macro" id="_M/AUXERR_EOF" data-ref="_M/AUXERR_EOF">AUXERR_EOF</dfn>		0x0200	/* EOF detection error */</u></td></tr>
<tr><th id="141">141</th><td><u>#define	<dfn class="macro" id="_M/AUXERR_POLARITY" data-ref="_M/AUXERR_POLARITY">AUXERR_POLARITY</dfn>		0x0100	/* polarity inversion */</u></td></tr>
<tr><th id="142">142</th><td><u>#define	<dfn class="macro" id="_M/AUXERR_ANEG" data-ref="_M/AUXERR_ANEG">AUXERR_ANEG</dfn>		0x0008	/* autonegotiation enabled */</u></td></tr>
<tr><th id="143">143</th><td><u>#define	<dfn class="macro" id="_M/AUXERR_F100" data-ref="_M/AUXERR_F100">AUXERR_F100</dfn>		0x0004	/* force 100base */</u></td></tr>
<tr><th id="144">144</th><td><u>#define	<dfn class="macro" id="_M/AUXERR_SPEED" data-ref="_M/AUXERR_SPEED">AUXERR_SPEED</dfn>		0x0002	/* 1 = 100, 0 = 10 */</u></td></tr>
<tr><th id="145">145</th><td><u>#define	<dfn class="macro" id="_M/AUXERR_FDX" data-ref="_M/AUXERR_FDX">AUXERR_FDX</dfn>		0x0001	/* full-duplex */</u></td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><u>#define	<dfn class="macro" id="_M/MII_BMTPHY_AUXMODE" data-ref="_M/MII_BMTPHY_AUXMODE">MII_BMTPHY_AUXMODE</dfn>	0x1d	/* auxiliary mode */</u></td></tr>
<tr><th id="149">149</th><td><u>#define	<dfn class="macro" id="_M/AUXMODE_ACT_LED_DIS" data-ref="_M/AUXMODE_ACT_LED_DIS">AUXMODE_ACT_LED_DIS</dfn>	0x0010	/* activity LED disable */</u></td></tr>
<tr><th id="150">150</th><td><u>#define	<dfn class="macro" id="_M/AUXMODE_LINK_LED_DIS" data-ref="_M/AUXMODE_LINK_LED_DIS">AUXMODE_LINK_LED_DIS</dfn>	0x0008	/* link LED disable */</u></td></tr>
<tr><th id="151">151</th><td><u>#define	<dfn class="macro" id="_M/AUXMODE_BLOCK_TXEN" data-ref="_M/AUXMODE_BLOCK_TXEN">AUXMODE_BLOCK_TXEN</dfn>	0x0002	/* enable block TXEN */</u></td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><u>#define	<dfn class="macro" id="_M/MII_BMTPHY_AUXMPHY" data-ref="_M/MII_BMTPHY_AUXMPHY">MII_BMTPHY_AUXMPHY</dfn>	0x1e	/* auxiliary multiple phy register */</u></td></tr>
<tr><th id="155">155</th><td><u>#define	<dfn class="macro" id="_M/AUXMPHY_HCD_TX_FDX" data-ref="_M/AUXMPHY_HCD_TX_FDX">AUXMPHY_HCD_TX_FDX</dfn>	0x8000	/* res. is 100baseTX-FDX */</u></td></tr>
<tr><th id="156">156</th><td><u>#define	<dfn class="macro" id="_M/AUXMPHY_HCD_T4" data-ref="_M/AUXMPHY_HCD_T4">AUXMPHY_HCD_T4</dfn>		0x4000	/* res. is 100baseT4 */</u></td></tr>
<tr><th id="157">157</th><td><u>#define	<dfn class="macro" id="_M/AUXMPHY_HCD_TX" data-ref="_M/AUXMPHY_HCD_TX">AUXMPHY_HCD_TX</dfn>		0x2000	/* res. is 100baseTX */</u></td></tr>
<tr><th id="158">158</th><td><u>#define	<dfn class="macro" id="_M/AUXMPHY_HCD_10T_FDX" data-ref="_M/AUXMPHY_HCD_10T_FDX">AUXMPHY_HCD_10T_FDX</dfn>	0x1000	/* res. is 10baseT-FDX */</u></td></tr>
<tr><th id="159">159</th><td><u>#define	<dfn class="macro" id="_M/AUXMPHY_HCD_10T" data-ref="_M/AUXMPHY_HCD_10T">AUXMPHY_HCD_10T</dfn>		0x0800	/* res. is 10baseT */</u></td></tr>
<tr><th id="160">160</th><td><u>#define	<dfn class="macro" id="_M/AUXMPHY_RES_ANEG" data-ref="_M/AUXMPHY_RES_ANEG">AUXMPHY_RES_ANEG</dfn>	0x0100	/* restart auto-negotiation */</u></td></tr>
<tr><th id="161">161</th><td><u>#define	<dfn class="macro" id="_M/AUXMPHY_ANEG_COMP" data-ref="_M/AUXMPHY_ANEG_COMP">AUXMPHY_ANEG_COMP</dfn>	0x0080	/* auto-negotiation complete */</u></td></tr>
<tr><th id="162">162</th><td><u>#define	<dfn class="macro" id="_M/AUXMPHY_ACK_COMP" data-ref="_M/AUXMPHY_ACK_COMP">AUXMPHY_ACK_COMP</dfn>	0x0040	/* acknowledge complete */</u></td></tr>
<tr><th id="163">163</th><td><u>#define	<dfn class="macro" id="_M/AUXMPHY_ACK_DET" data-ref="_M/AUXMPHY_ACK_DET">AUXMPHY_ACK_DET</dfn>		0x0020	/* acknowledge detected */</u></td></tr>
<tr><th id="164">164</th><td><u>#define	<dfn class="macro" id="_M/AUXMPHY_ABILITY_DET" data-ref="_M/AUXMPHY_ABILITY_DET">AUXMPHY_ABILITY_DET</dfn>	0x0010	/* waiting for LP ability */</u></td></tr>
<tr><th id="165">165</th><td><u>#define	<dfn class="macro" id="_M/AUXMPHY_SUPER_ISO" data-ref="_M/AUXMPHY_SUPER_ISO">AUXMPHY_SUPER_ISO</dfn>	0x0008	/* super-isolate mode */</u></td></tr>
<tr><th id="166">166</th><td><u>#define	<dfn class="macro" id="_M/AUXMPHY_10T_SERIAL" data-ref="_M/AUXMPHY_10T_SERIAL">AUXMPHY_10T_SERIAL</dfn>	0x0002	/* 10baseT serial mode */</u></td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><u>#define	<dfn class="macro" id="_M/MII_BMTPHY_TEST" data-ref="_M/MII_BMTPHY_TEST">MII_BMTPHY_TEST</dfn>		0x1d	/* Broadcom test register */</u></td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><u>#<span data-ppcond="32">endif</span> /* _DEV_MII_BMTPHYREG_H_ */</u></td></tr>
<tr><th id="173">173</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='bmtphy.c.html'>netbsd/sys/dev/mii/bmtphy.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
