{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 11 18:42:52 2010 " "Info: Processing started: Wed Aug 11 18:42:52 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RABBIT_DDS_less -c RABBIT_DDS_less --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RABBIT_DDS_less -c RABBIT_DDS_less --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ten_MHz_ext " "Info: Assuming node \"ten_MHz_ext\" is an undefined clock" {  } { { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 9 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ten_MHz_ext" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SCLK_PE_3 " "Info: Assuming node \"SCLK_PE_3\" is an undefined clock" {  } { { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 11 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCLK_PE_3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ten_MHz_ext register N\[3\] register SDIO~reg0 78.26 MHz 12.778 ns Internal " "Info: Clock \"ten_MHz_ext\" has Internal fmax of 78.26 MHz between source register \"N\[3\]\" and destination register \"SDIO~reg0\" (period= 12.778 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.554 ns + Longest register register " "Info: + Longest register to register delay is 12.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns N\[3\] 1 REG LCFF_X41_Y16_N13 447 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y16_N13; Fanout = 447; REG Node = 'N\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { N[3] } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 359 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.583 ns) + CELL(0.419 ns) 1.002 ns Mux0~15947 2 COMB LCCOMB_X40_Y16_N16 1 " "Info: 2: + IC(0.583 ns) + CELL(0.419 ns) = 1.002 ns; Loc. = LCCOMB_X40_Y16_N16; Fanout = 1; COMB Node = 'Mux0~15947'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { N[3] Mux0~15947 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 584 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 1.533 ns Mux0~15948 3 COMB LCCOMB_X40_Y16_N22 1 " "Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 1.533 ns; Loc. = LCCOMB_X40_Y16_N22; Fanout = 1; COMB Node = 'Mux0~15948'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { Mux0~15947 Mux0~15948 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 584 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 1.929 ns Mux0~15951 4 COMB LCCOMB_X40_Y16_N2 1 " "Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 1.929 ns; Loc. = LCCOMB_X40_Y16_N2; Fanout = 1; COMB Node = 'Mux0~15951'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Mux0~15948 Mux0~15951 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 584 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.272 ns) + CELL(0.275 ns) 5.476 ns Mux0~15954 5 COMB LCCOMB_X46_Y27_N28 1 " "Info: 5: + IC(3.272 ns) + CELL(0.275 ns) = 5.476 ns; Loc. = LCCOMB_X46_Y27_N28; Fanout = 1; COMB Node = 'Mux0~15954'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { Mux0~15951 Mux0~15954 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 584 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.419 ns) 7.099 ns Mux0~15955 6 COMB LCCOMB_X38_Y25_N20 1 " "Info: 6: + IC(1.204 ns) + CELL(0.419 ns) = 7.099 ns; Loc. = LCCOMB_X38_Y25_N20; Fanout = 1; COMB Node = 'Mux0~15955'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { Mux0~15954 Mux0~15955 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 584 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.212 ns) + CELL(0.150 ns) 8.461 ns Mux0~15998 7 COMB LCCOMB_X32_Y21_N22 1 " "Info: 7: + IC(1.212 ns) + CELL(0.150 ns) = 8.461 ns; Loc. = LCCOMB_X32_Y21_N22; Fanout = 1; COMB Node = 'Mux0~15998'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { Mux0~15955 Mux0~15998 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 584 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.567 ns) + CELL(0.419 ns) 10.447 ns Mux0~16041 8 COMB LCCOMB_X40_Y15_N26 1 " "Info: 8: + IC(1.567 ns) + CELL(0.419 ns) = 10.447 ns; Loc. = LCCOMB_X40_Y15_N26; Fanout = 1; COMB Node = 'Mux0~16041'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.986 ns" { Mux0~15998 Mux0~16041 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 584 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.150 ns) 11.285 ns Mux0~16042 9 COMB LCCOMB_X37_Y15_N10 1 " "Info: 9: + IC(0.688 ns) + CELL(0.150 ns) = 11.285 ns; Loc. = LCCOMB_X37_Y15_N10; Fanout = 1; COMB Node = 'Mux0~16042'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.838 ns" { Mux0~16041 Mux0~16042 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 584 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 11.684 ns Mux0~16725 10 COMB LCCOMB_X37_Y15_N18 1 " "Info: 10: + IC(0.249 ns) + CELL(0.150 ns) = 11.684 ns; Loc. = LCCOMB_X37_Y15_N18; Fanout = 1; COMB Node = 'Mux0~16725'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Mux0~16042 Mux0~16725 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 584 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 12.074 ns Mux0~17130 11 COMB LCCOMB_X37_Y15_N28 1 " "Info: 11: + IC(0.240 ns) + CELL(0.150 ns) = 12.074 ns; Loc. = LCCOMB_X37_Y15_N28; Fanout = 1; COMB Node = 'Mux0~17130'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { Mux0~16725 Mux0~17130 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 584 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 12.470 ns SDIO~1150 12 COMB LCCOMB_X37_Y15_N16 1 " "Info: 12: + IC(0.246 ns) + CELL(0.150 ns) = 12.470 ns; Loc. = LCCOMB_X37_Y15_N16; Fanout = 1; COMB Node = 'SDIO~1150'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Mux0~17130 SDIO~1150 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 12.554 ns SDIO~reg0 13 REG LCFF_X37_Y15_N17 3 " "Info: 13: + IC(0.000 ns) + CELL(0.084 ns) = 12.554 ns; Loc. = LCFF_X37_Y15_N17; Fanout = 3; REG Node = 'SDIO~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SDIO~1150 SDIO~reg0 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 359 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.791 ns ( 22.23 % ) " "Info: Total cell delay = 2.791 ns ( 22.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.763 ns ( 77.77 % ) " "Info: Total interconnect delay = 9.763 ns ( 77.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "12.554 ns" { N[3] Mux0~15947 Mux0~15948 Mux0~15951 Mux0~15954 Mux0~15955 Mux0~15998 Mux0~16041 Mux0~16042 Mux0~16725 Mux0~17130 SDIO~1150 SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "12.554 ns" { N[3] Mux0~15947 Mux0~15948 Mux0~15951 Mux0~15954 Mux0~15955 Mux0~15998 Mux0~16041 Mux0~16042 Mux0~16725 Mux0~17130 SDIO~1150 SDIO~reg0 } { 0.000ns 0.583ns 0.256ns 0.246ns 3.272ns 1.204ns 1.212ns 1.567ns 0.688ns 0.249ns 0.240ns 0.246ns 0.000ns } { 0.000ns 0.419ns 0.275ns 0.150ns 0.275ns 0.419ns 0.150ns 0.419ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.010 ns - Smallest " "Info: - Smallest clock skew is -0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext destination 2.668 ns + Shortest register " "Info: + Shortest clock path from clock \"ten_MHz_ext\" to destination register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ten_MHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G7 98 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 98; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 2.668 ns SDIO~reg0 3 REG LCFF_X37_Y15_N17 3 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X37_Y15_N17; Fanout = 3; REG Node = 'SDIO~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 359 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.57 % ) " "Info: Total cell delay = 1.536 ns ( 57.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.132 ns ( 42.43 % ) " "Info: Total interconnect delay = 1.132 ns ( 42.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.113ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.678 ns - Longest register " "Info: - Longest clock path from clock \"ten_MHz_ext\" to source register is 2.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ten_MHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G7 98 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 98; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.678 ns N\[3\] 3 REG LCFF_X41_Y16_N13 447 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.678 ns; Loc. = LCFF_X41_Y16_N13; Fanout = 447; REG Node = 'N\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { ten_MHz_ext~clkctrl N[3] } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 359 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.36 % ) " "Info: Total cell delay = 1.536 ns ( 57.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.142 ns ( 42.64 % ) " "Info: Total interconnect delay = 1.142 ns ( 42.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl N[3] } { 0.000ns 0.000ns 0.113ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.113ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl N[3] } { 0.000ns 0.000ns 0.113ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 359 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 359 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "12.554 ns" { N[3] Mux0~15947 Mux0~15948 Mux0~15951 Mux0~15954 Mux0~15955 Mux0~15998 Mux0~16041 Mux0~16042 Mux0~16725 Mux0~17130 SDIO~1150 SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "12.554 ns" { N[3] Mux0~15947 Mux0~15948 Mux0~15951 Mux0~15954 Mux0~15955 Mux0~15998 Mux0~16041 Mux0~16042 Mux0~16725 Mux0~17130 SDIO~1150 SDIO~reg0 } { 0.000ns 0.583ns 0.256ns 0.246ns 3.272ns 1.204ns 1.212ns 1.567ns 0.688ns 0.249ns 0.240ns 0.246ns 0.000ns } { 0.000ns 0.419ns 0.275ns 0.150ns 0.275ns 0.419ns 0.150ns 0.419ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.113ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl N[3] } { 0.000ns 0.000ns 0.113ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SCLK_PE_3 register i\[10\] register memory_reg\[1321\] 132.84 MHz 7.528 ns Internal " "Info: Clock \"SCLK_PE_3\" has Internal fmax of 132.84 MHz between source register \"i\[10\]\" and destination register \"memory_reg\[1321\]\" (period= 7.528 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.408 ns + Longest register register " "Info: + Longest register to register delay is 7.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i\[10\] 1 REG LCFF_X45_Y15_N23 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y15_N23; Fanout = 19; REG Node = 'i\[10\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[10] } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 1351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.408 ns) 1.197 ns Decoder2~12750 2 COMB LCCOMB_X43_Y15_N16 256 " "Info: 2: + IC(0.789 ns) + CELL(0.408 ns) = 1.197 ns; Loc. = LCCOMB_X43_Y15_N16; Fanout = 256; COMB Node = 'Decoder2~12750'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.197 ns" { i[10] Decoder2~12750 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 1363 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.721 ns) + CELL(0.389 ns) 3.307 ns memory_reg~440741 3 COMB LCCOMB_X46_Y19_N30 1 " "Info: 3: + IC(1.721 ns) + CELL(0.389 ns) = 3.307 ns; Loc. = LCCOMB_X46_Y19_N30; Fanout = 1; COMB Node = 'memory_reg~440741'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { Decoder2~12750 memory_reg~440741 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 229 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.867 ns) + CELL(0.150 ns) 7.324 ns memory_reg~440742 4 COMB LCCOMB_X36_Y21_N24 1 " "Info: 4: + IC(3.867 ns) + CELL(0.150 ns) = 7.324 ns; Loc. = LCCOMB_X36_Y21_N24; Fanout = 1; COMB Node = 'memory_reg~440742'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.017 ns" { memory_reg~440741 memory_reg~440742 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 229 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.408 ns memory_reg\[1321\] 5 REG LCFF_X36_Y21_N25 4 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 7.408 ns; Loc. = LCFF_X36_Y21_N25; Fanout = 4; REG Node = 'memory_reg\[1321\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~440742 memory_reg[1321] } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 1351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.031 ns ( 13.92 % ) " "Info: Total cell delay = 1.031 ns ( 13.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.377 ns ( 86.08 % ) " "Info: Total interconnect delay = 6.377 ns ( 86.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.408 ns" { i[10] Decoder2~12750 memory_reg~440741 memory_reg~440742 memory_reg[1321] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.408 ns" { i[10] Decoder2~12750 memory_reg~440741 memory_reg~440742 memory_reg[1321] } { 0.000ns 0.789ns 1.721ns 3.867ns 0.000ns } { 0.000ns 0.408ns 0.389ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.094 ns - Smallest " "Info: - Smallest clock skew is 0.094 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 3.812 ns + Shortest register " "Info: + Shortest clock path from clock \"SCLK_PE_3\" to destination register is 3.812 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 3692 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 3692; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.453 ns) + CELL(0.537 ns) 3.812 ns memory_reg\[1321\] 2 REG LCFF_X36_Y21_N25 4 " "Info: 2: + IC(2.453 ns) + CELL(0.537 ns) = 3.812 ns; Loc. = LCFF_X36_Y21_N25; Fanout = 4; REG Node = 'memory_reg\[1321\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.990 ns" { SCLK_PE_3 memory_reg[1321] } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 1351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 35.65 % ) " "Info: Total cell delay = 1.359 ns ( 35.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.453 ns ( 64.35 % ) " "Info: Total interconnect delay = 2.453 ns ( 64.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.812 ns" { SCLK_PE_3 memory_reg[1321] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.812 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[1321] } { 0.000ns 0.000ns 2.453ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 source 3.718 ns - Longest register " "Info: - Longest clock path from clock \"SCLK_PE_3\" to source register is 3.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 3692 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 3692; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.359 ns) + CELL(0.537 ns) 3.718 ns i\[10\] 2 REG LCFF_X45_Y15_N23 19 " "Info: 2: + IC(2.359 ns) + CELL(0.537 ns) = 3.718 ns; Loc. = LCFF_X45_Y15_N23; Fanout = 19; REG Node = 'i\[10\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.896 ns" { SCLK_PE_3 i[10] } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 1351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 36.55 % ) " "Info: Total cell delay = 1.359 ns ( 36.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.359 ns ( 63.45 % ) " "Info: Total interconnect delay = 2.359 ns ( 63.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.718 ns" { SCLK_PE_3 i[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.718 ns" { SCLK_PE_3 SCLK_PE_3~combout i[10] } { 0.000ns 0.000ns 2.359ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.812 ns" { SCLK_PE_3 memory_reg[1321] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.812 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[1321] } { 0.000ns 0.000ns 2.453ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.718 ns" { SCLK_PE_3 i[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.718 ns" { SCLK_PE_3 SCLK_PE_3~combout i[10] } { 0.000ns 0.000ns 2.359ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 1351 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 1351 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.408 ns" { i[10] Decoder2~12750 memory_reg~440741 memory_reg~440742 memory_reg[1321] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.408 ns" { i[10] Decoder2~12750 memory_reg~440741 memory_reg~440742 memory_reg[1321] } { 0.000ns 0.789ns 1.721ns 3.867ns 0.000ns } { 0.000ns 0.408ns 0.389ns 0.150ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.812 ns" { SCLK_PE_3 memory_reg[1321] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.812 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[1321] } { 0.000ns 0.000ns 2.453ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.718 ns" { SCLK_PE_3 i[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.718 ns" { SCLK_PE_3 SCLK_PE_3~combout i[10] } { 0.000ns 0.000ns 2.359ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "memory_reg\[771\] SDIO_PE_5 SCLK_PE_3 8.057 ns register " "Info: tsu for register \"memory_reg\[771\]\" (data pin = \"SDIO_PE_5\", clock pin = \"SCLK_PE_3\") is 8.057 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.527 ns + Longest pin register " "Info: + Longest pin to register delay is 11.527 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SDIO_PE_5 1 PIN PIN_N24 3680 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N24; Fanout = 3680; PIN Node = 'SDIO_PE_5'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDIO_PE_5 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(10.163 ns) + CELL(0.438 ns) 11.443 ns memory_reg~444616 2 COMB LCCOMB_X27_Y16_N4 1 " "Info: 2: + IC(10.163 ns) + CELL(0.438 ns) = 11.443 ns; Loc. = LCCOMB_X27_Y16_N4; Fanout = 1; COMB Node = 'memory_reg~444616'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.601 ns" { SDIO_PE_5 memory_reg~444616 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 229 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 11.527 ns memory_reg\[771\] 3 REG LCFF_X27_Y16_N5 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 11.527 ns; Loc. = LCFF_X27_Y16_N5; Fanout = 4; REG Node = 'memory_reg\[771\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~444616 memory_reg[771] } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 1351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.364 ns ( 11.83 % ) " "Info: Total cell delay = 1.364 ns ( 11.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.163 ns ( 88.17 % ) " "Info: Total interconnect delay = 10.163 ns ( 88.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "11.527 ns" { SDIO_PE_5 memory_reg~444616 memory_reg[771] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "11.527 ns" { SDIO_PE_5 SDIO_PE_5~combout memory_reg~444616 memory_reg[771] } { 0.000ns 0.000ns 10.163ns 0.000ns } { 0.000ns 0.842ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 1351 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 3.434 ns - Shortest register " "Info: - Shortest clock path from clock \"SCLK_PE_3\" to destination register is 3.434 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 3692 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 3692; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.075 ns) + CELL(0.537 ns) 3.434 ns memory_reg\[771\] 2 REG LCFF_X27_Y16_N5 4 " "Info: 2: + IC(2.075 ns) + CELL(0.537 ns) = 3.434 ns; Loc. = LCFF_X27_Y16_N5; Fanout = 4; REG Node = 'memory_reg\[771\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { SCLK_PE_3 memory_reg[771] } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 1351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 39.57 % ) " "Info: Total cell delay = 1.359 ns ( 39.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.075 ns ( 60.43 % ) " "Info: Total interconnect delay = 2.075 ns ( 60.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.434 ns" { SCLK_PE_3 memory_reg[771] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.434 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[771] } { 0.000ns 0.000ns 2.075ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "11.527 ns" { SDIO_PE_5 memory_reg~444616 memory_reg[771] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "11.527 ns" { SDIO_PE_5 SDIO_PE_5~combout memory_reg~444616 memory_reg[771] } { 0.000ns 0.000ns 10.163ns 0.000ns } { 0.000ns 0.842ns 0.438ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.434 ns" { SCLK_PE_3 memory_reg[771] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.434 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[771] } { 0.000ns 0.000ns 2.075ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "ten_MHz_ext SDIO SDIO~reg0 10.065 ns register " "Info: tco from clock \"ten_MHz_ext\" to destination pin \"SDIO\" through register \"SDIO~reg0\" is 10.065 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.668 ns + Longest register " "Info: + Longest clock path from clock \"ten_MHz_ext\" to source register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ten_MHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G7 98 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 98; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 2.668 ns SDIO~reg0 3 REG LCFF_X37_Y15_N17 3 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X37_Y15_N17; Fanout = 3; REG Node = 'SDIO~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 359 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.57 % ) " "Info: Total cell delay = 1.536 ns ( 57.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.132 ns ( 42.43 % ) " "Info: Total interconnect delay = 1.132 ns ( 42.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.113ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 359 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.147 ns + Longest register pin " "Info: + Longest register to pin delay is 7.147 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDIO~reg0 1 REG LCFF_X37_Y15_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y15_N17; Fanout = 3; REG Node = 'SDIO~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDIO~reg0 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 359 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.515 ns) + CELL(2.632 ns) 7.147 ns SDIO 2 PIN PIN_K23 0 " "Info: 2: + IC(4.515 ns) + CELL(2.632 ns) = 7.147 ns; Loc. = PIN_K23; Fanout = 0; PIN Node = 'SDIO'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.147 ns" { SDIO~reg0 SDIO } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.632 ns ( 36.83 % ) " "Info: Total cell delay = 2.632 ns ( 36.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.515 ns ( 63.17 % ) " "Info: Total interconnect delay = 4.515 ns ( 63.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.147 ns" { SDIO~reg0 SDIO } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.147 ns" { SDIO~reg0 SDIO } { 0.000ns 4.515ns } { 0.000ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.113ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.147 ns" { SDIO~reg0 SDIO } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.147 ns" { SDIO~reg0 SDIO } { 0.000ns 4.515ns } { 0.000ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "memory_reg\[2102\] SDIO_PE_5 SCLK_PE_3 -2.152 ns register " "Info: th for register \"memory_reg\[2102\]\" (data pin = \"SDIO_PE_5\", clock pin = \"SCLK_PE_3\") is -2.152 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 3.943 ns + Longest register " "Info: + Longest clock path from clock \"SCLK_PE_3\" to destination register is 3.943 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 3692 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 3692; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.584 ns) + CELL(0.537 ns) 3.943 ns memory_reg\[2102\] 2 REG LCFF_X50_Y20_N3 2 " "Info: 2: + IC(2.584 ns) + CELL(0.537 ns) = 3.943 ns; Loc. = LCFF_X50_Y20_N3; Fanout = 2; REG Node = 'memory_reg\[2102\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.121 ns" { SCLK_PE_3 memory_reg[2102] } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 1351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 34.47 % ) " "Info: Total cell delay = 1.359 ns ( 34.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.584 ns ( 65.53 % ) " "Info: Total interconnect delay = 2.584 ns ( 65.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.943 ns" { SCLK_PE_3 memory_reg[2102] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.943 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[2102] } { 0.000ns 0.000ns 2.584ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 1351 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.361 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SDIO_PE_5 1 PIN PIN_N24 3680 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N24; Fanout = 3680; PIN Node = 'SDIO_PE_5'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDIO_PE_5 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.285 ns) + CELL(0.150 ns) 6.277 ns memory_reg~439568 2 COMB LCCOMB_X50_Y20_N2 1 " "Info: 2: + IC(5.285 ns) + CELL(0.150 ns) = 6.277 ns; Loc. = LCCOMB_X50_Y20_N2; Fanout = 1; COMB Node = 'memory_reg~439568'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.435 ns" { SDIO_PE_5 memory_reg~439568 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 229 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.361 ns memory_reg\[2102\] 3 REG LCFF_X50_Y20_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.361 ns; Loc. = LCFF_X50_Y20_N3; Fanout = 2; REG Node = 'memory_reg\[2102\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~439568 memory_reg[2102] } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 1351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.076 ns ( 16.92 % ) " "Info: Total cell delay = 1.076 ns ( 16.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.285 ns ( 83.08 % ) " "Info: Total interconnect delay = 5.285 ns ( 83.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.361 ns" { SDIO_PE_5 memory_reg~439568 memory_reg[2102] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.361 ns" { SDIO_PE_5 SDIO_PE_5~combout memory_reg~439568 memory_reg[2102] } { 0.000ns 0.000ns 5.285ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.943 ns" { SCLK_PE_3 memory_reg[2102] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.943 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[2102] } { 0.000ns 0.000ns 2.584ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.361 ns" { SDIO_PE_5 memory_reg~439568 memory_reg[2102] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.361 ns" { SDIO_PE_5 SDIO_PE_5~combout memory_reg~439568 memory_reg[2102] } { 0.000ns 0.000ns 5.285ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Allocated 188 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 11 18:42:58 2010 " "Info: Processing ended: Wed Aug 11 18:42:58 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
