//----------------------------------------------------------------------------//
// Generated by LegUp High-Level Synthesis Tool Version 3.0 (http://legup.org)
// Compiled: Tue Jul 15 15:43:09 2014
// University of Toronto
// For research and academic purposes only. Commercial use is prohibited.
// Please send bugs to: legup@eecg.toronto.edu
// Date: Thu Mar 26 13:15:44 2020
//----------------------------------------------------------------------------//

`define MEMORY_CONTROLLER_ADDR_SIZE 32
`define MEMORY_CONTROLLER_DATA_SIZE 64
// Number of RAM elements: 7
`define MEMORY_CONTROLLER_TAG_SIZE 9
`define TAG_NULL `MEMORY_CONTROLLER_TAG_SIZE'd0
`define TAG_PROCESSOR `MEMORY_CONTROLLER_TAG_SIZE'd1

// Turn off warning 'ignoring unsupported system task'
// altera message_off 10175

module top
	(
		clk,
		reset,
		start,
		finish,
		return_val
	);
input clk;
input reset;
input start;
output wire finish;
output wire [31:0] return_val;
wire memory_controller_waitrequest;
wire memory_controller_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
wire memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
wire [1:0] memory_controller_size_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;

wire memory_controller_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
wire memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
wire [1:0] memory_controller_size_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;

assign memory_controller_waitrequest = 0;

memory_controller memory_controller_inst (
	.clk( clk ),
	.memory_controller_enable_a( memory_controller_enable_a ),
	.memory_controller_enable_b( memory_controller_enable_b ),
	.memory_controller_address_a( memory_controller_address_a ),
	.memory_controller_address_b( memory_controller_address_b ),
	.memory_controller_write_enable_a( memory_controller_write_enable_a ),
	.memory_controller_write_enable_b( memory_controller_write_enable_b ),
	.memory_controller_in_a( memory_controller_in_a ),
	.memory_controller_in_b( memory_controller_in_b ),
	.memory_controller_size_a( memory_controller_size_a ),
	.memory_controller_size_b( memory_controller_size_b ),
	.memory_controller_waitrequest( memory_controller_waitrequest ),
	.memory_controller_out_reg_a( memory_controller_out_a ),
	.memory_controller_out_reg_b( memory_controller_out_b )
);

main main_inst(
	.clk( clk ),
	.clk2x( clk2x ),
	.clk1x_follower( clk1x_follower ),
	.reset( reset ),
	.start( start ),
	.finish( finish ),
	.return_val( return_val ),
	.memory_controller_enable_a(memory_controller_enable_a),
	.memory_controller_address_a(memory_controller_address_a),
	.memory_controller_write_enable_a(memory_controller_write_enable_a),
	.memory_controller_in_a(memory_controller_in_a),
	.memory_controller_size_a(memory_controller_size_a),
	.memory_controller_out_a(memory_controller_out_a),
	.memory_controller_enable_b(memory_controller_enable_b),
	.memory_controller_address_b(memory_controller_address_b),
	.memory_controller_write_enable_b(memory_controller_write_enable_b),
	.memory_controller_in_b(memory_controller_in_b),
	.memory_controller_size_b(memory_controller_size_b),
	.memory_controller_out_b(memory_controller_out_b),
	.memory_controller_waitrequest(memory_controller_waitrequest)
);

endmodule
`timescale 1 ns / 1 ns
module memory_controller
(
	clk,
	memory_controller_address_a,
	memory_controller_address_b,
	memory_controller_enable_a,
	memory_controller_enable_b,
	memory_controller_write_enable_a,
	memory_controller_write_enable_b,
	memory_controller_in_a,
	memory_controller_in_b,
	memory_controller_size_a,
	memory_controller_size_b,
	memory_controller_waitrequest,
	memory_controller_out_reg_a,
	memory_controller_out_reg_b
);


input clk;
input memory_controller_waitrequest;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
input memory_controller_enable_a;
input memory_controller_write_enable_a;
input [64-1:0] memory_controller_in_a;
input [1:0] memory_controller_size_a;
output reg [64-1:0] memory_controller_out_reg_a;
reg [64-1:0] memory_controller_out_prev_a;
reg [64-1:0] memory_controller_out_a;

reg memory_controller_enable_reg_a;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
input memory_controller_enable_b;
input memory_controller_write_enable_b;
input [64-1:0] memory_controller_in_b;
input [1:0] memory_controller_size_b;
output reg [64-1:0] memory_controller_out_reg_b;
reg [64-1:0] memory_controller_out_prev_b;
reg [64-1:0] memory_controller_out_b;

reg memory_controller_enable_reg_b;
endmodule 
`timescale 1 ns / 1 ns
module main
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	memory_controller_waitrequest,
	return_val
);

parameter [6:0] LEGUP_0 = 7'd0;
parameter [6:0] LEGUP_F_main_BB_0_1 = 7'd1;
parameter [6:0] LEGUP_F_main_BB__backedge_2 = 7'd2;
parameter [6:0] LEGUP_F_main_BB__backedge_backedge_3 = 7'd3;
parameter [6:0] LEGUP_F_main_BB__preheader_preheader_4 = 7'd4;
parameter [6:0] LEGUP_F_main_BB__preheader31_5 = 7'd5;
parameter [6:0] LEGUP_F_main_BB__preheader31_6 = 7'd6;
parameter [6:0] LEGUP_F_main_BB__preheader31_7 = 7'd7;
parameter [6:0] LEGUP_F_main_BB__preheader31_8 = 7'd8;
parameter [6:0] LEGUP_F_main_BB__preheader31_9 = 7'd9;
parameter [6:0] LEGUP_F_main_BB__preheader31_10 = 7'd10;
parameter [6:0] LEGUP_F_main_BB__preheader31_11 = 7'd11;
parameter [6:0] LEGUP_F_main_BB__preheader31_12 = 7'd12;
parameter [6:0] LEGUP_F_main_BB__preheader31_13 = 7'd13;
parameter [6:0] LEGUP_F_main_BB__preheader31_14 = 7'd14;
parameter [6:0] LEGUP_F_main_BB__preheader31_15 = 7'd15;
parameter [6:0] LEGUP_F_main_BB__preheader31_16 = 7'd16;
parameter [6:0] LEGUP_F_main_BB__preheader31_17 = 7'd17;
parameter [6:0] LEGUP_F_main_BB__preheader31_18 = 7'd18;
parameter [6:0] LEGUP_F_main_BB__preheader31_19 = 7'd19;
parameter [6:0] LEGUP_F_main_BB__preheader31_20 = 7'd20;
parameter [6:0] LEGUP_F_main_BB_122_21 = 7'd21;
parameter [6:0] LEGUP_F_main_BB_125_22 = 7'd22;
parameter [6:0] LEGUP_F_main_BB_125_23 = 7'd23;
parameter [6:0] LEGUP_F_main_BB_legup_memset_4_exit_loopexit_24 = 7'd24;
parameter [6:0] LEGUP_F_main_BB_legup_memset_4_exit_25 = 7'd25;
parameter [6:0] LEGUP_F_main_BB_legup_memset_4_exit_26 = 7'd26;
parameter [6:0] LEGUP_F_main_BB_129_27 = 7'd27;
parameter [6:0] LEGUP_F_main_BB_129_28 = 7'd28;
parameter [6:0] LEGUP_F_main_BB_130_29 = 7'd29;
parameter [6:0] LEGUP_F_main_BB_132_30 = 7'd30;
parameter [6:0] LEGUP_F_main_BB_132_31 = 7'd31;
parameter [6:0] LEGUP_F_main_BB_132_32 = 7'd32;
parameter [6:0] LEGUP_F_main_BB_144_33 = 7'd33;
parameter [6:0] LEGUP_F_main_BB_146_34 = 7'd34;
parameter [6:0] LEGUP_F_main_BB_146_35 = 7'd35;
parameter [6:0] LEGUP_F_main_BB_146_36 = 7'd36;
parameter [6:0] LEGUP_F_main_BB_146_37 = 7'd37;
parameter [6:0] LEGUP_F_main_BB_146_38 = 7'd38;
parameter [6:0] LEGUP_F_main_BB_146_39 = 7'd39;
parameter [6:0] LEGUP_F_main_BB_166_40 = 7'd40;
parameter [6:0] LEGUP_F_main_BB_166_41 = 7'd41;
parameter [6:0] LEGUP_F_main_BB_167_42 = 7'd42;
parameter [6:0] LEGUP_F_main_BB_169_43 = 7'd43;
parameter [6:0] LEGUP_F_main_BB_171_44 = 7'd44;
parameter [6:0] LEGUP_F_main_BB_173_45 = 7'd45;
parameter [6:0] LEGUP_F_main_BB_175_46 = 7'd46;
parameter [6:0] LEGUP_F_main_BB_177_47 = 7'd47;
parameter [6:0] LEGUP_F_main_BB_177_48 = 7'd48;
parameter [6:0] LEGUP_F_main_BB_177_49 = 7'd49;
parameter [6:0] LEGUP_F_main_BB_177_50 = 7'd50;
parameter [6:0] LEGUP_F_main_BB_177_51 = 7'd51;
parameter [6:0] LEGUP_F_main_BB_190_52 = 7'd52;
parameter [6:0] LEGUP_F_main_BB_190_53 = 7'd53;
parameter [6:0] LEGUP_F_main_BB_194_54 = 7'd54;
parameter [6:0] LEGUP_F_main_BB_196_55 = 7'd55;
parameter [6:0] LEGUP_F_main_BB_198_56 = 7'd56;
parameter [6:0] LEGUP_F_main_BB_201_57 = 7'd57;
parameter [6:0] LEGUP_F_main_BB_202_58 = 7'd58;
parameter [6:0] LEGUP_F_main_BB_204_59 = 7'd59;
parameter [6:0] LEGUP_F_main_BB_204_60 = 7'd60;
parameter [6:0] LEGUP_F_main_BB_204_61 = 7'd61;
parameter [6:0] LEGUP_F_main_BB_204_62 = 7'd62;
parameter [6:0] LEGUP_F_main_BB_204_63 = 7'd63;
parameter [6:0] LEGUP_F_main_BB_204_64 = 7'd64;
parameter [6:0] LEGUP_F_main_BB_204_65 = 7'd65;
parameter [6:0] LEGUP_F_main_BB_204_66 = 7'd66;
parameter [6:0] LEGUP_F_main_BB_204_67 = 7'd67;
parameter [6:0] LEGUP_F_main_BB_204_68 = 7'd68;
parameter [6:0] LEGUP_F_main_BB_204_69 = 7'd69;
parameter [6:0] LEGUP_F_main_BB_204_70 = 7'd70;
parameter [6:0] LEGUP_F_main_BB_204_71 = 7'd71;
parameter [6:0] LEGUP_F_main_BB_204_72 = 7'd72;
parameter [6:0] LEGUP_F_main_BB_204_73 = 7'd73;
parameter [6:0] LEGUP_F_main_BB_204_74 = 7'd74;
parameter [6:0] LEGUP_F_main_BB_204_75 = 7'd75;
parameter [6:0] LEGUP_F_main_BB_204_76 = 7'd76;
parameter [6:0] LEGUP_F_main_BB_204_77 = 7'd77;
parameter [6:0] LEGUP_F_main_BB_204_78 = 7'd78;
parameter [6:0] LEGUP_F_main_BB_204_79 = 7'd79;
parameter [6:0] LEGUP_F_main_BB_204_80 = 7'd80;
parameter [6:0] LEGUP_F_main_BB_204_81 = 7'd81;
parameter [6:0] LEGUP_F_main_BB_204_82 = 7'd82;
parameter [6:0] LEGUP_F_main_BB_204_83 = 7'd83;
parameter [6:0] LEGUP_F_main_BB_204_84 = 7'd84;
parameter [6:0] LEGUP_F_main_BB_204_85 = 7'd85;
parameter [6:0] LEGUP_F_main_BB_204_86 = 7'd86;
parameter [6:0] LEGUP_F_main_BB_204_87 = 7'd87;
parameter [6:0] LEGUP_F_main_BB_204_88 = 7'd88;
parameter [6:0] LEGUP_F_main_BB_204_89 = 7'd89;
parameter [6:0] LEGUP_F_main_BB_204_90 = 7'd90;
parameter [6:0] LEGUP_F_main_BB_204_91 = 7'd91;
parameter [6:0] LEGUP_F_main_BB_204_92 = 7'd92;
parameter [6:0] LEGUP_F_main_BB_204_93 = 7'd93;
parameter [6:0] LEGUP_F_main_BB_204_94 = 7'd94;
parameter [6:0] LEGUP_F_main_BB__preheader_95 = 7'd95;
parameter [6:0] LEGUP_F_main_BB__preheader_96 = 7'd96;
parameter [6:0] LEGUP_F_main_BB__preheader_97 = 7'd97;
parameter [6:0] LEGUP_F_main_BB__preheader_98 = 7'd98;
parameter [6:0] LEGUP_F_main_BB__preheader_99 = 7'd99;
parameter [6:0] LEGUP_F_main_BB_250_100 = 7'd100;
parameter [6:0] LEGUP_F_main_BB_252_101 = 7'd101;

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
input  memory_controller_waitrequest;
output reg [31:0] return_val;
reg [6:0] cur_state;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0__sub8;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0__sub8_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0__sub9;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0__sub9_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0__sub13;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0__sub13_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0__sub14;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0__sub14_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_8;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_8_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_9;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_9_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_10;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_10_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_11;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_11_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_12;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_12_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_13;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_13_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_14;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_14_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_15;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_15_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_16;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_16_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_17;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_17_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_18;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_18_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_19;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_19_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_20;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_20_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_21;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_21_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_22;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_22_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_23;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_23_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_24;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_24_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_25;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_25_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_26;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_26_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_27;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_27_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_28;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_28_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_29;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_29_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_30;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_30_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_31;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_31_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_32;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_32_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_33;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_33_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_34;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_34_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_35;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_35_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_36;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_36_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_37;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_37_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_38;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_38_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_39;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_39_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_40;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_40_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_41;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_41_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_42;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_42_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_43;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_43_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_44;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_44_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_45;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_45_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_46;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_46_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_47;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_47_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_48;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_48_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_49;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_49_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_50;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_50_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_51;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_51_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_52;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_52_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_53;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_53_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_54;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_54_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_55;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_55_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_56;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_56_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_57;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_57_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_58;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_58_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_59;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_59_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_60;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_60_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_61;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_61_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_62;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_62_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_63;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_63_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_64;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_64_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_65;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_65_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_66;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_66_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_67;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_67_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_68;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_68_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_69;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_69_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_70;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_70_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_71;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_71_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_72;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_72_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_73;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_73_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_74;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_74_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_75;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_75_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_76;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_76_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_77;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_77_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_78;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_78_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_79;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_79_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_80;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_80_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_81;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_81_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_82;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_82_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_83;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_83_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_84;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_84_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_85;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_85_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_86;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_86_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_87;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_87_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_88;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_88_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_89;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_89_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_90;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_90_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_91;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_91_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_92;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_92_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_93;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_93_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_94;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_94_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_95;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_95_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_96;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_96_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_97;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_97_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_98;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_98_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_99;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_99_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_100;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_100_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_101;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_101_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_102;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_102_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_103;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_103_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_104;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_104_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_105;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_105_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_106;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_106_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_107;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_107_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_108;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_108_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_109;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_109_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_110;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_110_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_111;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_111_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_112;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_112_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_113;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_113_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_114;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_114_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_115;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_115_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_116;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_116_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_117;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_117_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_118;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_118_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_119;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_119_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_scevgep54;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_scevgep54_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_120;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_120_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_121;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_121_reg;
reg [31:0] main__backedge_sum_0;
reg [31:0] main__backedge_sum_0_reg;
reg [31:0] main__backedge_b_0;
reg [31:0] main__backedge_b_0_reg;
reg [31:0] main__backedge_a_0;
reg [31:0] main__backedge_a_0_reg;
reg [31:0] main__backedge_pos_b_X_0;
reg [31:0] main__backedge_pos_b_X_0_reg;
reg [31:0] main__backedge_pos_a_Y_0;
reg [31:0] main__backedge_pos_a_Y_0_reg;
reg [31:0] main__backedge_pos_a_X_0;
reg [31:0] main__backedge_pos_a_X_0_reg;
reg [31:0] main__backedge_j_0;
reg [31:0] main__backedge_j_0_reg;
reg [31:0] main__backedge_i_0;
reg [31:0] main__backedge_i_0_reg;
reg [31:0] main__backedge_state_0;
reg [31:0] main__backedge_state_0_reg;
reg [31:0] main__backedge_sum_1hop_0;
reg [31:0] main__backedge_sum_1hop_0_reg;
reg [31:0] main__backedge_backedge_sum_0_be;
reg [31:0] main__backedge_backedge_sum_0_be_reg;
reg [31:0] main__backedge_backedge_b_0_be;
reg [31:0] main__backedge_backedge_b_0_be_reg;
reg [31:0] main__backedge_backedge_a_0_be;
reg [31:0] main__backedge_backedge_a_0_be_reg;
reg [31:0] main__backedge_backedge_pos_b_X_0_be;
reg [31:0] main__backedge_backedge_pos_b_X_0_be_reg;
reg [31:0] main__backedge_backedge_pos_a_Y_0_be;
reg [31:0] main__backedge_backedge_pos_a_Y_0_be_reg;
reg [31:0] main__backedge_backedge_pos_a_X_0_be;
reg [31:0] main__backedge_backedge_pos_a_X_0_be_reg;
reg [31:0] main__backedge_backedge_j_0_be;
reg [31:0] main__backedge_backedge_j_0_be_reg;
reg [31:0] main__backedge_backedge_i_0_be;
reg [31:0] main__backedge_backedge_i_0_be_reg;
reg [31:0] main__backedge_backedge_state_0_be;
reg [31:0] main__backedge_backedge_state_0_be_reg;
reg [31:0] main__backedge_backedge_sum_1hop_0_be;
reg [31:0] main__backedge_backedge_sum_1hop_0_be_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_122_s_i_0;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_122_s_i_0_reg;
reg [31:0] main_122_123;
reg [31:0] main_122_123_reg;
reg  main_122_124;
reg  main_122_124_reg;
reg [31:0] main_125_126;
reg [31:0] main_125_126_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_125_127;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_125_127_reg;
reg [31:0] main_legup_memset_4_exit_i_234;
reg [31:0] main_legup_memset_4_exit_i_234_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memset_4_exit_scevgep74;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memset_4_exit_scevgep74_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memset_4_exit_scevgep75;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memset_4_exit_scevgep75_reg;
reg [31:0] main_legup_memset_4_exit_128;
reg [31:0] main_legup_memset_4_exit_128_reg;
reg  main_legup_memset_4_exit_exitcond73;
reg  main_legup_memset_4_exit_exitcond73_reg;
reg  main_130_131;
reg  main_130_131_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_132_133;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_132_133_reg;
reg [31:0] main_132_134;
reg [31:0] main_132_134_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_132_135;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_132_135_reg;
reg [31:0] main_132_136;
reg [31:0] main_132_136_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_132_137;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_132_137_reg;
reg [31:0] main_132_138;
reg [31:0] main_132_138_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_132_139;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_132_139_reg;
reg [31:0] main_132_140;
reg [31:0] main_132_140_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_132_141;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_132_141_reg;
reg [31:0] main_132_142;
reg [31:0] main_132_142_reg;
reg  main_132_143;
reg  main_132_143_reg;
reg [31:0] main_132__;
reg [31:0] main_132___reg;
reg  main_144_145;
reg  main_144_145_reg;
reg [31:0] main_146_147;
reg [31:0] main_146_147_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_146_148;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_146_148_reg;
reg [31:0] main_146_149;
reg [31:0] main_146_149_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_146_150;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_146_150_reg;
reg [31:0] main_146_151;
reg [31:0] main_146_151_reg;
reg [31:0] main_146_152;
reg [31:0] main_146_152_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_146_153;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_146_153_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_146_154;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_146_154_reg;
reg [31:0] main_146_155;
reg [31:0] main_146_155_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_146_156;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_146_156_reg;
reg [31:0] main_146_157;
reg [31:0] main_146_157_reg;
reg [31:0] main_146_158;
reg [31:0] main_146_158_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_146_159;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_146_159_reg;
reg [31:0] main_146_160;
reg [31:0] main_146_160_reg;
reg [31:0] main_146_idxscale17;
reg [31:0] main_146_idxscale17_reg;
reg [31:0] main_146__sum18;
reg [31:0] main_146__sum18_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_146_161;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_146_161_reg;
reg [31:0] main_146_162;
reg [31:0] main_146_162_reg;
reg  main_146_163;
reg  main_146_163_reg;
reg  main_146_164;
reg  main_146_164_reg;
reg  main_146_or_cond;
reg  main_146_or_cond_reg;
reg  main_146_165;
reg  main_146_165_reg;
reg  main_146_or_cond22;
reg  main_146_or_cond22_reg;
reg  main_167_168;
reg  main_167_168_reg;
reg [31:0] main_171_pos_a_Y_1;
reg [31:0] main_171_pos_a_Y_1_reg;
reg [31:0] main_171_pos_a_X_1;
reg [31:0] main_171_pos_a_X_1_reg;
reg  main_171_172;
reg  main_171_172_reg;
reg [31:0] main_171__23;
reg [31:0] main_171__23_reg;
reg [31:0] main_171__24;
reg [31:0] main_171__24_reg;
reg  main_173_174;
reg  main_173_174_reg;
reg [31:0] main_175_176;
reg [31:0] main_175_176_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_177_178;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_177_178_reg;
reg [31:0] main_177_179;
reg [31:0] main_177_179_reg;
reg [31:0] main_177_180;
reg [31:0] main_177_180_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_177_181;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_177_181_reg;
reg [31:0] main_177_182;
reg [31:0] main_177_182_reg;
reg [31:0] main_177_183;
reg [31:0] main_177_183_reg;
reg [31:0] main_177_184;
reg [31:0] main_177_184_reg;
reg [31:0] main_177_idxscale15;
reg [31:0] main_177_idxscale15_reg;
reg [31:0] main_177__sum16;
reg [31:0] main_177__sum16_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_177_185;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_177_185_reg;
reg [31:0] main_177_186;
reg [31:0] main_177_186_reg;
reg  main_177_187;
reg  main_177_187_reg;
reg  main_177_188;
reg  main_177_188_reg;
reg  main_177_or_cond25;
reg  main_177_or_cond25_reg;
reg  main_177_189;
reg  main_177_189_reg;
reg  main_177_or_cond26;
reg  main_177_or_cond26_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_190_191;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_190_191_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_190_192;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_190_192_reg;
reg [31:0] main_190_193;
reg [31:0] main_190_193_reg;
reg  main_194_195;
reg  main_194_195_reg;
reg [31:0] main_198_199;
reg [31:0] main_198_199_reg;
reg [31:0] main_198_200;
reg [31:0] main_198_200_reg;
reg [31:0] main_198_i_0_;
reg [31:0] main_198_i_0__reg;
reg  main_202_203;
reg  main_202_203_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_204_205;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_204_205_reg;
reg [31:0] main_204_206;
reg [31:0] main_204_206_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_204_207;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_204_207_reg;
reg [31:0] main_204_208;
reg [31:0] main_204_208_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_204_209;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_204_209_reg;
reg [31:0] main_204_210;
reg [31:0] main_204_210_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_204_211;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_204_211_reg;
reg [31:0] main_204_212;
reg [31:0] main_204_212_reg;
reg [31:0] main_204_213;
reg [31:0] main_204_213_reg;
reg [31:0] main_204_214;
reg [31:0] main_204_214_reg;
reg  main_204_215;
reg  main_204_215_reg;
reg [31:0] main_204__27;
reg [31:0] main_204__27_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_204_216;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_204_216_reg;
reg [31:0] main_204_217;
reg [31:0] main_204_217_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_204_218;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_204_218_reg;
reg [31:0] main_204_219;
reg [31:0] main_204_219_reg;
reg [31:0] main_204_220;
reg [31:0] main_204_220_reg;
reg  main_204_221;
reg  main_204_221_reg;
reg [31:0] main_204_222;
reg [31:0] main_204_222_reg;
reg [31:0] main_204_diff_pos_y_0;
reg [31:0] main_204_diff_pos_y_0_reg;
reg [31:0] main_204_223;
reg [31:0] main_204_223_reg;
reg [31:0] main_204_224;
reg [31:0] main_204_224_reg;
reg [31:0] main_204_225;
reg [31:0] main_204_225_reg;
reg [31:0] main_204_226;
reg [31:0] main_204_226_reg;
reg [31:0] main_204_227;
reg [31:0] main_204_227_reg;
reg [31:0] main_204_228;
reg [31:0] main_204_228_reg;
reg [31:0] main_204_229;
reg [31:0] main_204_229_reg;
reg [31:0] main_204_230;
reg [31:0] main_204_230_reg;
reg [31:0] main_204_231;
reg [31:0] main_204_231_reg;
reg [31:0] main_204_232;
reg [31:0] main_204_232_reg;
reg [31:0] main_204_233;
reg [31:0] main_204_233_reg;
reg [31:0] main_204_234;
reg [31:0] main_204_234_reg;
reg [31:0] main_204_235;
reg [31:0] main_204_235_reg;
reg [31:0] main__preheader_i_330;
reg [31:0] main__preheader_i_330_reg;
reg [31:0] main__preheader_tmp40;
reg [31:0] main__preheader_tmp40_reg;
reg [31:0] main__preheader_tmp5080;
reg [31:0] main__preheader_tmp5080_reg;
reg [31:0] main__preheader_tmp48;
reg [31:0] main__preheader_tmp48_reg;
reg [31:0] main__preheader_tmp46;
reg [31:0] main__preheader_tmp46_reg;
reg [31:0] main__preheader_tmp44;
reg [31:0] main__preheader_tmp44_reg;
reg [31:0] main__preheader_tmp42;
reg [31:0] main__preheader_tmp42_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main__preheader_scevgep_1;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main__preheader_scevgep_1_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main__preheader_scevgep_2;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main__preheader_scevgep_2_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main__preheader_scevgep_3;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main__preheader_scevgep_3_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main__preheader_scevgep_4;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main__preheader_scevgep_4_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main__preheader_scevgep_5;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main__preheader_scevgep_5_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main__preheader_scevgep;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main__preheader_scevgep_reg;
reg [31:0] main__preheader_236;
reg [31:0] main__preheader_236_reg;
reg [31:0] main__preheader_238;
reg [31:0] main__preheader_238_reg;
reg [31:0] main__preheader_240;
reg [31:0] main__preheader_240_reg;
reg [31:0] main__preheader_242;
reg [31:0] main__preheader_242_reg;
reg [31:0] main__preheader_244;
reg [31:0] main__preheader_244_reg;
reg [31:0] main__preheader_246;
reg [31:0] main__preheader_246_reg;
reg [31:0] main__preheader_249;
reg [31:0] main__preheader_249_reg;
reg  main__preheader_exitcond;
reg  main__preheader_exitcond_reg;
reg [31:0] main_252__0;
reg [31:0] main_252__0_reg;
reg [4:0] main_0_1_address_a;
reg  main_0_1_write_enable_a;
reg [31:0] main_0_1_in_a;
wire [31:0] main_0_1_out_a;
reg [4:0] main_0_1_address_b;
reg  main_0_1_write_enable_b;
reg [31:0] main_0_1_in_b;
wire [31:0] main_0_1_out_b;
reg [4:0] main_0_2_address_a;
reg  main_0_2_write_enable_a;
reg [31:0] main_0_2_in_a;
wire [31:0] main_0_2_out_a;
reg [4:0] main_0_2_address_b;
reg  main_0_2_write_enable_b;
reg [31:0] main_0_2_in_b;
wire [31:0] main_0_2_out_b;
reg [4:0] main_0_3_address_a;
reg  main_0_3_write_enable_a;
reg [31:0] main_0_3_in_a;
wire [31:0] main_0_3_out_a;
reg [4:0] main_0_3_address_b;
reg  main_0_3_write_enable_b;
reg [31:0] main_0_3_in_b;
wire [31:0] main_0_3_out_b;
reg [4:0] main_0_4_address_a;
reg  main_0_4_write_enable_a;
reg [31:0] main_0_4_in_a;
wire [31:0] main_0_4_out_a;
reg [4:0] main_0_4_address_b;
reg  main_0_4_write_enable_b;
reg [31:0] main_0_4_in_b;
wire [31:0] main_0_4_out_b;
reg [5:0] main_0_5_address_a;
reg  main_0_5_write_enable_a;
reg [31:0] main_0_5_in_a;
wire [31:0] main_0_5_out_a;
reg [5:0] main_0_5_address_b;
reg  main_0_5_write_enable_b;
wire [31:0] main_0_5_in_b;
wire [31:0] main_0_5_out_b;
reg [4:0] main_0_6_address_a;
reg  main_0_6_write_enable_a;
reg [31:0] main_0_6_in_a;
wire [31:0] main_0_6_out_a;
reg [4:0] main_0_6_address_b;
reg  main_0_6_write_enable_b;
reg [31:0] main_0_6_in_b;
wire [31:0] main_0_6_out_b;
reg [4:0] main_0_7_address_a;
reg  main_0_7_write_enable_a;
reg [31:0] main_0_7_in_a;
wire [31:0] main_0_7_out_a;
reg [4:0] main_0_7_address_b;
reg  main_0_7_write_enable_b;
reg [31:0] main_0_7_in_b;
wire [31:0] main_0_7_out_b;
wire [15:0] legup_pthreadpoll_threadID;
reg [31:0] main_signed_divide_32_0_op0;
reg [31:0] main_signed_divide_32_0_op1;
wire [31:0] lpm_divide_main_204_226_temp_out;
wire [31:0] main_204_226_unused;
reg  lpm_divide_main_204_226_en;
reg [31:0] lpm_divide_main_204_226_out;
reg [31:0] main_signed_divide_32_0;
reg [31:0] main_signed_modulus_32_0_op0;
reg [31:0] main_signed_modulus_32_0_op1;
wire [31:0] lpm_divide_main_204_227_temp_out;
wire [31:0] main_204_227_unused;
reg  lpm_divide_main_204_227_en;
reg [31:0] lpm_divide_main_204_227_out;
reg [31:0] main_signed_modulus_32_0;
reg [31:0] main_signed_modulus_32_1_op0;
reg [31:0] main_signed_modulus_32_1_op1;
wire [31:0] lpm_divide_main_204_229_temp_out;
wire [31:0] main_204_229_unused;
reg  lpm_divide_main_204_229_en;
reg [31:0] lpm_divide_main_204_229_out;
reg [31:0] main_signed_modulus_32_1;
reg  lpm_mult_main_146_idxscale17_en;
reg [31:0] main_146_idxscale17_stage0_reg;
reg  lpm_mult_main_177_idxscale15_en;
reg [31:0] main_177_idxscale15_stage0_reg;
reg  lpm_divide_main_204_228_en;
reg  lpm_mult_main__preheader_tmp40_en;
reg [31:0] main__preheader_tmp40_stage0_reg;

/*   %226 = sdiv i32 %.27, 2*/
lpm_divide lpm_divide_main_204_226 (
	.quotient (lpm_divide_main_204_226_temp_out),
	.remain (main_204_226_unused),
	.clock (clk),
	.aclr (1'd0),
	.clken (lpm_divide_main_204_226_en),
	.numer (main_signed_divide_32_0_op0),
	.denom (main_signed_divide_32_0_op1)
);

defparam
	lpm_divide_main_204_226.lpm_pipeline = 32,
	lpm_divide_main_204_226.lpm_widthn = 32,
	lpm_divide_main_204_226.lpm_widthd = 32,
	lpm_divide_main_204_226.lpm_drepresentation = "SIGNED",
	lpm_divide_main_204_226.lpm_nrepresentation = "SIGNED",
	lpm_divide_main_204_226.lpm_hint = "LPM_REMAINDERPOSITIVE=FALSE";

/*   %227 = srem i32 %.27, 2*/
lpm_divide lpm_divide_main_204_227 (
	.quotient (main_204_227_unused),
	.remain (lpm_divide_main_204_227_temp_out),
	.clock (clk),
	.aclr (1'd0),
	.clken (lpm_divide_main_204_227_en),
	.numer (main_signed_modulus_32_0_op0),
	.denom (main_signed_modulus_32_0_op1)
);

defparam
	lpm_divide_main_204_227.lpm_pipeline = 32,
	lpm_divide_main_204_227.lpm_widthn = 32,
	lpm_divide_main_204_227.lpm_widthd = 32,
	lpm_divide_main_204_227.lpm_drepresentation = "SIGNED",
	lpm_divide_main_204_227.lpm_nrepresentation = "SIGNED",
	lpm_divide_main_204_227.lpm_hint = "LPM_REMAINDERPOSITIVE=FALSE";

/*   %229 = srem i32 %diff_pos_y.0, 2*/
lpm_divide lpm_divide_main_204_229 (
	.quotient (main_204_229_unused),
	.remain (lpm_divide_main_204_229_temp_out),
	.clock (clk),
	.aclr (1'd0),
	.clken (lpm_divide_main_204_229_en),
	.numer (main_signed_modulus_32_1_op0),
	.denom (main_signed_modulus_32_1_op1)
);

defparam
	lpm_divide_main_204_229.lpm_pipeline = 32,
	lpm_divide_main_204_229.lpm_widthn = 32,
	lpm_divide_main_204_229.lpm_widthd = 32,
	lpm_divide_main_204_229.lpm_drepresentation = "SIGNED",
	lpm_divide_main_204_229.lpm_nrepresentation = "SIGNED",
	lpm_divide_main_204_229.lpm_hint = "LPM_REMAINDERPOSITIVE=FALSE";

// Local Rams

//   %1 = alloca [30 x i32], align 4
ram_dual_port main_0_1 (
	.clk( clk ),
	.address_a( main_0_1_address_a ),
	.address_b( main_0_1_address_b ),
	.wren_a( main_0_1_write_enable_a ),
	.wren_b( main_0_1_write_enable_b ),
	.data_a( main_0_1_in_a ),
	.data_b( main_0_1_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( main_0_1_out_a ),
	.q_b( main_0_1_out_b)
);
defparam main_0_1.width_a = 32;
defparam main_0_1.width_b = 32;
defparam main_0_1.widthad_a = 5;
defparam main_0_1.widthad_b = 5;
defparam main_0_1.width_be_a = 1;
defparam main_0_1.width_be_b = 1;
defparam main_0_1.numwords_a = 30;
defparam main_0_1.numwords_b = 30;
defparam main_0_1.latency = 1;

//   %2 = alloca [30 x i32], align 4
ram_dual_port main_0_2 (
	.clk( clk ),
	.address_a( main_0_2_address_a ),
	.address_b( main_0_2_address_b ),
	.wren_a( main_0_2_write_enable_a ),
	.wren_b( main_0_2_write_enable_b ),
	.data_a( main_0_2_in_a ),
	.data_b( main_0_2_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( main_0_2_out_a ),
	.q_b( main_0_2_out_b)
);
defparam main_0_2.width_a = 32;
defparam main_0_2.width_b = 32;
defparam main_0_2.widthad_a = 5;
defparam main_0_2.widthad_b = 5;
defparam main_0_2.width_be_a = 1;
defparam main_0_2.width_be_b = 1;
defparam main_0_2.numwords_a = 30;
defparam main_0_2.numwords_b = 30;
defparam main_0_2.latency = 1;

//   %3 = alloca [28 x i32], align 4
ram_dual_port main_0_3 (
	.clk( clk ),
	.address_a( main_0_3_address_a ),
	.address_b( main_0_3_address_b ),
	.wren_a( main_0_3_write_enable_a ),
	.wren_b( main_0_3_write_enable_b ),
	.data_a( main_0_3_in_a ),
	.data_b( main_0_3_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( main_0_3_out_a ),
	.q_b( main_0_3_out_b)
);
defparam main_0_3.width_a = 32;
defparam main_0_3.width_b = 32;
defparam main_0_3.widthad_a = 5;
defparam main_0_3.widthad_b = 5;
defparam main_0_3.width_be_a = 1;
defparam main_0_3.width_be_b = 1;
defparam main_0_3.numwords_a = 28;
defparam main_0_3.numwords_b = 28;
defparam main_0_3.latency = 1;

//   %4 = alloca [28 x i32], align 4
ram_dual_port main_0_4 (
	.clk( clk ),
	.address_a( main_0_4_address_a ),
	.address_b( main_0_4_address_b ),
	.wren_a( main_0_4_write_enable_a ),
	.wren_b( main_0_4_write_enable_b ),
	.data_a( main_0_4_in_a ),
	.data_b( main_0_4_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( main_0_4_out_a ),
	.q_b( main_0_4_out_b)
);
defparam main_0_4.width_a = 32;
defparam main_0_4.width_b = 32;
defparam main_0_4.widthad_a = 5;
defparam main_0_4.widthad_b = 5;
defparam main_0_4.width_be_a = 1;
defparam main_0_4.width_be_b = 1;
defparam main_0_4.numwords_a = 28;
defparam main_0_4.numwords_b = 28;
defparam main_0_4.latency = 1;

//   %5 = alloca [36 x i32], align 4
ram_dual_port main_0_5 (
	.clk( clk ),
	.address_a( main_0_5_address_a ),
	.address_b( main_0_5_address_b ),
	.wren_a( main_0_5_write_enable_a ),
	.wren_b( main_0_5_write_enable_b ),
	.data_a( main_0_5_in_a ),
	.data_b( main_0_5_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( main_0_5_out_a ),
	.q_b( main_0_5_out_b)
);
defparam main_0_5.width_a = 32;
defparam main_0_5.width_b = 32;
defparam main_0_5.widthad_a = 6;
defparam main_0_5.widthad_b = 6;
defparam main_0_5.width_be_a = 1;
defparam main_0_5.width_be_b = 1;
defparam main_0_5.numwords_a = 36;
defparam main_0_5.numwords_b = 36;
defparam main_0_5.latency = 1;

//   %6 = alloca [28 x i32], align 4
ram_dual_port main_0_6 (
	.clk( clk ),
	.address_a( main_0_6_address_a ),
	.address_b( main_0_6_address_b ),
	.wren_a( main_0_6_write_enable_a ),
	.wren_b( main_0_6_write_enable_b ),
	.data_a( main_0_6_in_a ),
	.data_b( main_0_6_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( main_0_6_out_a ),
	.q_b( main_0_6_out_b)
);
defparam main_0_6.width_a = 32;
defparam main_0_6.width_b = 32;
defparam main_0_6.widthad_a = 5;
defparam main_0_6.widthad_b = 5;
defparam main_0_6.width_be_a = 1;
defparam main_0_6.width_be_b = 1;
defparam main_0_6.numwords_a = 28;
defparam main_0_6.numwords_b = 28;
defparam main_0_6.latency = 1;

//   %7 = alloca [28 x i32], align 4
ram_dual_port main_0_7 (
	.clk( clk ),
	.address_a( main_0_7_address_a ),
	.address_b( main_0_7_address_b ),
	.wren_a( main_0_7_write_enable_a ),
	.wren_b( main_0_7_write_enable_b ),
	.data_a( main_0_7_in_a ),
	.data_b( main_0_7_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( main_0_7_out_a ),
	.q_b( main_0_7_out_b)
);
defparam main_0_7.width_a = 32;
defparam main_0_7.width_b = 32;
defparam main_0_7.widthad_a = 5;
defparam main_0_7.widthad_b = 5;
defparam main_0_7.width_be_a = 1;
defparam main_0_7.width_be_b = 1;
defparam main_0_7.numwords_a = 28;
defparam main_0_7.numwords_b = 28;
defparam main_0_7.latency = 1;


/* Unsynthesizable Statements */
always @(posedge clk) begin
/* main: %169*/
/*   %170 = call i32 (i8*, ...)* @printf(i8* getelementptr inbounds ([13 x i8]* @.str, i32 0, i32 0)) nounwind*/
if ((cur_state == LEGUP_F_main_BB_169_43))
begin
$write("No solution\n");
end
/* main: %196*/
/*   %197 = call i32 (i8*, ...)* @printf(i8* getelementptr inbounds ([13 x i8]* @.str, i32 0, i32 0)) nounwind*/
if ((cur_state == LEGUP_F_main_BB_196_55))
begin
$write("No solution\n");
end
/* main: %.preheader*/
/*   %248 = call i32 (i8*, ...)* @printf(i8* getelementptr inbounds ([2 x i8]* @.str2, i32 0, i32 0)) nounwind*/
if ((cur_state == LEGUP_F_main_BB__preheader_95))
begin
$write("\n");
end
/* main: %.preheader*/
/*   %237 = call i32 (i8*, ...)* @printf(i8* getelementptr inbounds ([5 x i8]* @.str1, i32 0, i32 0), i32 %236) nounwind*/
if ((cur_state == LEGUP_F_main_BB__preheader_97))
begin
$write("%3d ", $signed(main__preheader_236));
// to fix quartus warning
if (reset == 1'b0 && ^(main__preheader_236) === 1'bX) finish <= 0;
end
/* main: %.preheader*/
/*   %239 = call i32 (i8*, ...)* @printf(i8* getelementptr inbounds ([5 x i8]* @.str1, i32 0, i32 0), i32 %238) nounwind*/
if ((cur_state == LEGUP_F_main_BB__preheader_97))
begin
$write("%3d ", $signed(main__preheader_238));
// to fix quartus warning
if (reset == 1'b0 && ^(main__preheader_238) === 1'bX) finish <= 0;
end
/* main: %.preheader*/
/*   %241 = call i32 (i8*, ...)* @printf(i8* getelementptr inbounds ([5 x i8]* @.str1, i32 0, i32 0), i32 %240) nounwind*/
if ((cur_state == LEGUP_F_main_BB__preheader_98))
begin
$write("%3d ", $signed(main__preheader_240));
// to fix quartus warning
if (reset == 1'b0 && ^(main__preheader_240) === 1'bX) finish <= 0;
end
/* main: %.preheader*/
/*   %243 = call i32 (i8*, ...)* @printf(i8* getelementptr inbounds ([5 x i8]* @.str1, i32 0, i32 0), i32 %242) nounwind*/
if ((cur_state == LEGUP_F_main_BB__preheader_98))
begin
$write("%3d ", $signed(main__preheader_242));
// to fix quartus warning
if (reset == 1'b0 && ^(main__preheader_242) === 1'bX) finish <= 0;
end
/* main: %.preheader*/
/*   %245 = call i32 (i8*, ...)* @printf(i8* getelementptr inbounds ([5 x i8]* @.str1, i32 0, i32 0), i32 %244) nounwind*/
if ((cur_state == LEGUP_F_main_BB__preheader_99))
begin
$write("%3d ", $signed(main__preheader_244));
// to fix quartus warning
if (reset == 1'b0 && ^(main__preheader_244) === 1'bX) finish <= 0;
end
/* main: %.preheader*/
/*   %247 = call i32 (i8*, ...)* @printf(i8* getelementptr inbounds ([5 x i8]* @.str1, i32 0, i32 0), i32 %246) nounwind*/
if ((cur_state == LEGUP_F_main_BB__preheader_99))
begin
$write("%3d ", $signed(main__preheader_246));
// to fix quartus warning
if (reset == 1'b0 && ^(main__preheader_246) === 1'bX) finish <= 0;
end
/* main: %250*/
/*   %251 = call i32 (i8*, ...)* @printf(i8* getelementptr inbounds ([40 x i8]* @.str3, i32 0, i32 0), i32 %sum.0, i32 %sum_1hop.0) nounwind*/
if ((cur_state == LEGUP_F_main_BB_250_100))
begin
$write("\nEvaluation = %d\nEvaluation 1-hop = %d\n", $signed(main__backedge_sum_0_reg), $signed(main__backedge_sum_1hop_0_reg));
// to fix quartus warning
if (reset == 1'b0 && ^(main__backedge_sum_0_reg) === 1'bX) finish <= 0;
if (reset == 1'b0 && ^(main__backedge_sum_1hop_0_reg) === 1'bX) finish <= 0;
end
end
always @(posedge clk) begin
if (((cur_state == LEGUP_0) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_0;
if (reset == 1'b0 && ^(LEGUP_0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_0) & (memory_controller_waitrequest == 1'd0)) & (start == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_0_1;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_0_1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_0) & (memory_controller_waitrequest == 1'd0)) & (start == 1'd0)))
begin
cur_state <= LEGUP_0;
if (reset == 1'b0 && ^(LEGUP_0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_0_1) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_0_1;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_0_1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_0_1) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB__backedge_2;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__backedge_2) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__backedge_2) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB__backedge_2;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__backedge_2) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_F_main_BB__backedge_2) & (memory_controller_waitrequest == 1'd0)) & (main__backedge_state_0_reg == 32'd5)))
begin
cur_state <= LEGUP_F_main_BB__preheader_preheader_4;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader_preheader_4) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_F_main_BB__backedge_2) & (memory_controller_waitrequest == 1'd0)) & (main__backedge_state_0_reg == 32'd0)))
begin
cur_state <= LEGUP_F_main_BB__preheader31_5;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader31_5) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_F_main_BB__backedge_2) & (memory_controller_waitrequest == 1'd0)) & (main__backedge_state_0_reg == 32'd1)))
begin
cur_state <= LEGUP_F_main_BB_130_29;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_130_29) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_F_main_BB__backedge_2) & (memory_controller_waitrequest == 1'd0)) & (main__backedge_state_0_reg == 32'd2)))
begin
cur_state <= LEGUP_F_main_BB_144_33;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_144_33) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_F_main_BB__backedge_2) & (memory_controller_waitrequest == 1'd0)) & (main__backedge_state_0_reg == 32'd3)))
begin
cur_state <= LEGUP_F_main_BB_173_45;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_173_45) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_F_main_BB__backedge_2) & (memory_controller_waitrequest == 1'd0)) & (main__backedge_state_0_reg == 32'd4)))
begin
cur_state <= LEGUP_F_main_BB_202_58;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_202_58) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((((((((cur_state == LEGUP_F_main_BB__backedge_2) & (memory_controller_waitrequest == 1'd0)) & (main__backedge_state_0_reg != 32'd5)) & (main__backedge_state_0_reg != 32'd0)) & (main__backedge_state_0_reg != 32'd1)) & (main__backedge_state_0_reg != 32'd2)) & (main__backedge_state_0_reg != 32'd3)) & (main__backedge_state_0_reg != 32'd4)))
begin
cur_state <= LEGUP_F_main_BB__backedge_backedge_3;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__backedge_backedge_3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__backedge_backedge_3) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB__backedge_backedge_3;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__backedge_backedge_3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__backedge_backedge_3) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB__backedge_2;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__backedge_2) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader_preheader_4) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB__preheader_preheader_4;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader_preheader_4) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader_preheader_4) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB__preheader_95;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader_95) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader31_5) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB__preheader31_5;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader31_5) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader31_5) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB__preheader31_6;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader31_6) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader31_6) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB__preheader31_6;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader31_6) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader31_6) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB__preheader31_7;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader31_7) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader31_7) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB__preheader31_7;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader31_7) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader31_7) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB__preheader31_8;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader31_8) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader31_8) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB__preheader31_8;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader31_8) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader31_8) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB__preheader31_9;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader31_9) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader31_9) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB__preheader31_9;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader31_9) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader31_9) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB__preheader31_10;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader31_10) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader31_10) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB__preheader31_10;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader31_10) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader31_10) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB__preheader31_11;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader31_11) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader31_11) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB__preheader31_11;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader31_11) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader31_11) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB__preheader31_12;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader31_12) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader31_12) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB__preheader31_12;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader31_12) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader31_12) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB__preheader31_13;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader31_13) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader31_13) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB__preheader31_13;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader31_13) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader31_13) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB__preheader31_14;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader31_14) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader31_14) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB__preheader31_14;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader31_14) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader31_14) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB__preheader31_15;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader31_15) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader31_15) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB__preheader31_15;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader31_15) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader31_15) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB__preheader31_16;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader31_16) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader31_16) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB__preheader31_16;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader31_16) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader31_16) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB__preheader31_17;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader31_17) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader31_17) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB__preheader31_17;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader31_17) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader31_17) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB__preheader31_18;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader31_18) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader31_18) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB__preheader31_18;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader31_18) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader31_18) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB__preheader31_19;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader31_19) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader31_19) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB__preheader31_19;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader31_19) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader31_19) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB__preheader31_20;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader31_20) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader31_20) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB__preheader31_20;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader31_20) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader31_20) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_122_21;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_122_21) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_122_21) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_122_21;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_122_21) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_F_main_BB_122_21) & (memory_controller_waitrequest == 1'd0)) & (main_122_124 == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_legup_memset_4_exit_loopexit_24;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_legup_memset_4_exit_loopexit_24) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_F_main_BB_122_21) & (memory_controller_waitrequest == 1'd0)) & (main_122_124 == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_125_22;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_125_22) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_125_22) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_125_22;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_125_22) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_125_22) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_125_23;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_125_23) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_125_23) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_125_23;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_125_23) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_125_23) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_122_21;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_122_21) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_legup_memset_4_exit_loopexit_24) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_legup_memset_4_exit_loopexit_24;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_legup_memset_4_exit_loopexit_24) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_legup_memset_4_exit_loopexit_24) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_legup_memset_4_exit_25;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_legup_memset_4_exit_25) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_legup_memset_4_exit_25) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_legup_memset_4_exit_25;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_legup_memset_4_exit_25) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_legup_memset_4_exit_25) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_legup_memset_4_exit_26;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_legup_memset_4_exit_26) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_legup_memset_4_exit_26) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_legup_memset_4_exit_26;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_legup_memset_4_exit_26) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_F_main_BB_legup_memset_4_exit_26) & (memory_controller_waitrequest == 1'd0)) & (main_legup_memset_4_exit_exitcond73_reg == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_129_27;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_129_27) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_F_main_BB_legup_memset_4_exit_26) & (memory_controller_waitrequest == 1'd0)) & (main_legup_memset_4_exit_exitcond73_reg == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_legup_memset_4_exit_25;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_legup_memset_4_exit_25) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_129_27) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_129_27;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_129_27) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_129_27) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_129_28;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_129_28) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_129_28) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_129_28;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_129_28) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_129_28) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB__backedge_backedge_3;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__backedge_backedge_3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_130_29) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_130_29;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_130_29) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_F_main_BB_130_29) & (memory_controller_waitrequest == 1'd0)) & (main_130_131 == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB__backedge_backedge_3;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__backedge_backedge_3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_F_main_BB_130_29) & (memory_controller_waitrequest == 1'd0)) & (main_130_131 == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_132_30;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_132_30) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_132_30) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_132_30;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_132_30) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_132_30) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_132_31;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_132_31) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_132_31) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_132_31;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_132_31) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_132_31) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_132_32;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_132_32) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_132_32) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_132_32;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_132_32) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_132_32) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB__backedge_backedge_3;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__backedge_backedge_3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_144_33) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_144_33;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_144_33) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_F_main_BB_144_33) & (memory_controller_waitrequest == 1'd0)) & (main_144_145 == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_146_34;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_146_34) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_F_main_BB_144_33) & (memory_controller_waitrequest == 1'd0)) & (main_144_145 == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB__backedge_backedge_3;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__backedge_backedge_3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_146_34) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_146_34;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_146_34) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_146_34) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_146_35;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_146_35) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_146_35) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_146_35;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_146_35) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_146_35) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_146_36;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_146_36) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_146_36) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_146_36;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_146_36) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_146_36) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_146_37;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_146_37) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_146_37) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_146_37;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_146_37) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_146_37) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_146_38;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_146_38) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_146_38) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_146_38;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_146_38) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_146_38) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_146_39;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_146_39) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_146_39) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_146_39;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_146_39) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_F_main_BB_146_39) & (memory_controller_waitrequest == 1'd0)) & (main_146_or_cond22 == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_166_40;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_166_40) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_F_main_BB_146_39) & (memory_controller_waitrequest == 1'd0)) & (main_146_or_cond22 == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_167_42;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_167_42) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_166_40) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_166_40;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_166_40) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_166_40) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_166_41;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_166_41) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_166_41) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_166_41;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_166_41) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_166_41) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_171_44;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_171_44) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_167_42) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_167_42;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_167_42) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_F_main_BB_167_42) & (memory_controller_waitrequest == 1'd0)) & (main_167_168 == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_169_43;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_169_43) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_F_main_BB_167_42) & (memory_controller_waitrequest == 1'd0)) & (main_167_168 == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_171_44;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_171_44) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_169_43) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_169_43;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_169_43) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_169_43) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_252_101;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_252_101) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_171_44) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_171_44;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_171_44) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_171_44) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB__backedge_backedge_3;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__backedge_backedge_3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_173_45) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_173_45;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_173_45) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_F_main_BB_173_45) & (memory_controller_waitrequest == 1'd0)) & (main_173_174 == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_177_47;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_177_47) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_F_main_BB_173_45) & (memory_controller_waitrequest == 1'd0)) & (main_173_174 == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_175_46;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_175_46) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_175_46) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_175_46;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_175_46) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_175_46) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB__backedge_backedge_3;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__backedge_backedge_3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_177_47) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_177_47;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_177_47) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_177_47) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_177_48;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_177_48) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_177_48) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_177_48;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_177_48) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_177_48) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_177_49;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_177_49) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_177_49) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_177_49;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_177_49) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_177_49) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_177_50;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_177_50) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_177_50) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_177_50;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_177_50) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_177_50) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_177_51;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_177_51) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_177_51) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_177_51;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_177_51) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_F_main_BB_177_51) & (memory_controller_waitrequest == 1'd0)) & (main_177_or_cond26 == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_190_52;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_190_52) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_F_main_BB_177_51) & (memory_controller_waitrequest == 1'd0)) & (main_177_or_cond26 == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_194_54;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_194_54) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_190_52) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_190_52;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_190_52) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_190_52) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_190_53;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_190_53) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_190_53) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_190_53;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_190_53) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_190_53) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB__backedge_backedge_3;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__backedge_backedge_3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_194_54) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_194_54;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_194_54) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_F_main_BB_194_54) & (memory_controller_waitrequest == 1'd0)) & (main_194_195 == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_196_55;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_196_55) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_F_main_BB_194_54) & (memory_controller_waitrequest == 1'd0)) & (main_194_195 == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_198_56;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_198_56) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_196_55) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_196_55;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_196_55) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_196_55) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_252_101;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_252_101) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_198_56) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_198_56;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_198_56) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_F_main_BB_198_56) & (memory_controller_waitrequest == 1'd0)) & (main_173_174_reg == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB__backedge_backedge_3;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__backedge_backedge_3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_F_main_BB_198_56) & (memory_controller_waitrequest == 1'd0)) & (main_173_174_reg == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_201_57;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_201_57) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_201_57) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_201_57;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_201_57) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_201_57) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB__backedge_backedge_3;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__backedge_backedge_3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_202_58) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_202_58;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_202_58) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_F_main_BB_202_58) & (memory_controller_waitrequest == 1'd0)) & (main_202_203 == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB__backedge_backedge_3;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__backedge_backedge_3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_F_main_BB_202_58) & (memory_controller_waitrequest == 1'd0)) & (main_202_203 == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_204_59;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_59) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_59) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_204_59;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_59) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_59) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_204_60;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_60) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_60) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_204_60;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_60) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_60) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_204_61;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_61) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_61) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_204_61;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_61) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_61) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_204_62;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_62) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_62) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_204_62;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_62) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_62) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_204_63;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_63) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_63) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_204_63;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_63) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_63) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_204_64;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_64) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_64) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_204_64;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_64) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_64) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_204_65;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_65) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_65) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_204_65;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_65) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_65) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_204_66;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_66) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_66) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_204_66;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_66) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_66) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_204_67;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_67) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_67) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_204_67;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_67) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_67) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_204_68;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_68) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_68) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_204_68;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_68) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_68) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_204_69;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_69) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_69) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_204_69;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_69) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_69) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_204_70;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_70) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_70) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_204_70;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_70) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_70) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_204_71;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_71) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_71) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_204_71;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_71) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_71) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_204_72;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_72) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_72) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_204_72;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_72) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_72) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_204_73;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_73) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_73) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_204_73;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_73) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_73) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_204_74;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_74) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_74) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_204_74;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_74) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_74) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_204_75;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_75) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_75) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_204_75;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_75) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_75) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_204_76;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_76) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_76) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_204_76;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_76) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_76) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_204_77;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_77) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_77) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_204_77;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_77) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_77) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_204_78;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_78) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_78) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_204_78;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_78) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_78) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_204_79;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_79) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_79) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_204_79;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_79) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_79) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_204_80;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_80) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_80) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_204_80;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_80) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_80) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_204_81;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_81) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_81) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_204_81;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_81) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_81) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_204_82;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_82) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_82) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_204_82;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_82) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_82) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_204_83;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_83) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_83) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_204_83;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_83) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_83) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_204_84;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_84) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_84) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_204_84;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_84) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_84) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_204_85;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_85) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_85) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_204_85;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_85) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_85) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_204_86;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_86) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_86) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_204_86;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_86) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_86) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_204_87;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_87) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_87) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_204_87;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_87) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_87) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_204_88;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_88) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_88) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_204_88;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_88) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_88) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_204_89;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_89) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_89) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_204_89;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_89) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_89) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_204_90;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_90) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_90) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_204_90;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_90) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_90) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_204_91;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_91) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_91) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_204_91;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_91) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_91) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_204_92;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_92) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_92) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_204_92;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_92) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_92) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_204_93;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_93) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_93) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_204_93;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_93) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_93) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_204_94;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_94) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_94) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_204_94;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_204_94) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_204_94) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB__backedge_backedge_3;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__backedge_backedge_3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader_95) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB__preheader_95;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader_95) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader_95) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB__preheader_96;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader_96) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader_96) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB__preheader_96;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader_96) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader_96) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB__preheader_97;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader_97) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader_97) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB__preheader_97;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader_97) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader_97) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB__preheader_98;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader_98) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader_98) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB__preheader_98;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader_98) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader_98) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB__preheader_99;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader_99) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB__preheader_99) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB__preheader_99;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader_99) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_F_main_BB__preheader_99) & (memory_controller_waitrequest == 1'd0)) & (main__preheader_exitcond_reg == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_250_100;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_250_100) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((((cur_state == LEGUP_F_main_BB__preheader_99) & (memory_controller_waitrequest == 1'd0)) & (main__preheader_exitcond_reg == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB__preheader_95;
if (reset == 1'b0 && ^(LEGUP_F_main_BB__preheader_95) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_250_100) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_250_100;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_250_100) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_250_100) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_F_main_BB_252_101;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_252_101) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_252_101) & (memory_controller_waitrequest == 1'd1)))
begin
cur_state <= LEGUP_F_main_BB_252_101;
if (reset == 1'b0 && ^(LEGUP_F_main_BB_252_101) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if (((cur_state == LEGUP_F_main_BB_252_101) & (memory_controller_waitrequest == 1'd0)))
begin
cur_state <= LEGUP_0;
if (reset == 1'b0 && ^(LEGUP_0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
if ((reset == 1'd1))
begin
cur_state <= 7'd0;
if (reset == 1'b0 && ^(7'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to cur_state"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %.sub8 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 0*/
if (reset) begin main_0__sub8 = 0; end
begin
main_0__sub8 = 1'd0;
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %.sub8 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 0*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0__sub8_reg <= main_0__sub8;
if (reset == 1'b0 && ^(main_0__sub8) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0__sub8_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %.sub9 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 0*/
if (reset) begin main_0__sub9 = 0; end
begin
main_0__sub9 = 1'd0;
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %.sub9 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 0*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0__sub9_reg <= main_0__sub9;
if (reset == 1'b0 && ^(main_0__sub9) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0__sub9_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %.sub13 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 0*/
if (reset) begin main_0__sub13 = 0; end
begin
main_0__sub13 = 1'd0;
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %.sub13 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 0*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0__sub13_reg <= main_0__sub13;
if (reset == 1'b0 && ^(main_0__sub13) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0__sub13_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %.sub14 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 0*/
if (reset) begin main_0__sub14 = 0; end
begin
main_0__sub14 = 1'd0;
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %.sub14 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 0*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0__sub14_reg <= main_0__sub14;
if (reset == 1'b0 && ^(main_0__sub14) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0__sub14_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %8 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 1*/
if (reset) begin main_0_8 = 0; end
begin
main_0_8 = (1'd0 + (4 * 32'd1));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %8 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 1*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_8_reg <= main_0_8;
if (reset == 1'b0 && ^(main_0_8) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_8_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %9 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 1*/
if (reset) begin main_0_9 = 0; end
begin
main_0_9 = (1'd0 + (4 * 32'd1));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %9 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 1*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_9_reg <= main_0_9;
if (reset == 1'b0 && ^(main_0_9) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_9_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %10 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 2*/
if (reset) begin main_0_10 = 0; end
begin
main_0_10 = (1'd0 + (4 * 32'd2));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %10 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 2*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_10_reg <= main_0_10;
if (reset == 1'b0 && ^(main_0_10) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_10_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %11 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 2*/
if (reset) begin main_0_11 = 0; end
begin
main_0_11 = (1'd0 + (4 * 32'd2));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %11 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 2*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_11_reg <= main_0_11;
if (reset == 1'b0 && ^(main_0_11) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_11_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %12 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 3*/
if (reset) begin main_0_12 = 0; end
begin
main_0_12 = (1'd0 + (4 * 32'd3));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %12 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 3*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_12_reg <= main_0_12;
if (reset == 1'b0 && ^(main_0_12) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_12_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %13 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 3*/
if (reset) begin main_0_13 = 0; end
begin
main_0_13 = (1'd0 + (4 * 32'd3));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %13 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 3*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_13_reg <= main_0_13;
if (reset == 1'b0 && ^(main_0_13) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_13_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %14 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 4*/
if (reset) begin main_0_14 = 0; end
begin
main_0_14 = (1'd0 + (4 * 32'd4));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %14 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 4*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_14_reg <= main_0_14;
if (reset == 1'b0 && ^(main_0_14) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_14_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %15 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 4*/
if (reset) begin main_0_15 = 0; end
begin
main_0_15 = (1'd0 + (4 * 32'd4));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %15 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 4*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_15_reg <= main_0_15;
if (reset == 1'b0 && ^(main_0_15) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_15_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %16 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 5*/
if (reset) begin main_0_16 = 0; end
begin
main_0_16 = (1'd0 + (4 * 32'd5));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %16 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 5*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_16_reg <= main_0_16;
if (reset == 1'b0 && ^(main_0_16) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_16_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %17 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 5*/
if (reset) begin main_0_17 = 0; end
begin
main_0_17 = (1'd0 + (4 * 32'd5));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %17 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 5*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_17_reg <= main_0_17;
if (reset == 1'b0 && ^(main_0_17) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_17_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %18 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 6*/
if (reset) begin main_0_18 = 0; end
begin
main_0_18 = (1'd0 + (4 * 32'd6));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %18 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 6*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_18_reg <= main_0_18;
if (reset == 1'b0 && ^(main_0_18) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_18_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %19 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 6*/
if (reset) begin main_0_19 = 0; end
begin
main_0_19 = (1'd0 + (4 * 32'd6));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %19 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 6*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_19_reg <= main_0_19;
if (reset == 1'b0 && ^(main_0_19) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_19_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %20 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 7*/
if (reset) begin main_0_20 = 0; end
begin
main_0_20 = (1'd0 + (4 * 32'd7));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %20 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 7*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_20_reg <= main_0_20;
if (reset == 1'b0 && ^(main_0_20) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_20_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %21 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 7*/
if (reset) begin main_0_21 = 0; end
begin
main_0_21 = (1'd0 + (4 * 32'd7));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %21 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 7*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_21_reg <= main_0_21;
if (reset == 1'b0 && ^(main_0_21) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_21_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %22 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 8*/
if (reset) begin main_0_22 = 0; end
begin
main_0_22 = (1'd0 + (4 * 32'd8));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %22 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 8*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_22_reg <= main_0_22;
if (reset == 1'b0 && ^(main_0_22) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_22_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %23 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 8*/
if (reset) begin main_0_23 = 0; end
begin
main_0_23 = (1'd0 + (4 * 32'd8));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %23 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 8*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_23_reg <= main_0_23;
if (reset == 1'b0 && ^(main_0_23) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_23_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %24 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 9*/
if (reset) begin main_0_24 = 0; end
begin
main_0_24 = (1'd0 + (4 * 32'd9));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %24 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 9*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_24_reg <= main_0_24;
if (reset == 1'b0 && ^(main_0_24) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_24_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %25 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 9*/
if (reset) begin main_0_25 = 0; end
begin
main_0_25 = (1'd0 + (4 * 32'd9));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %25 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 9*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_25_reg <= main_0_25;
if (reset == 1'b0 && ^(main_0_25) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_25_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %26 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 10*/
if (reset) begin main_0_26 = 0; end
begin
main_0_26 = (1'd0 + (4 * 32'd10));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %26 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 10*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_26_reg <= main_0_26;
if (reset == 1'b0 && ^(main_0_26) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_26_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %27 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 10*/
if (reset) begin main_0_27 = 0; end
begin
main_0_27 = (1'd0 + (4 * 32'd10));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %27 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 10*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_27_reg <= main_0_27;
if (reset == 1'b0 && ^(main_0_27) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_27_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %28 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 11*/
if (reset) begin main_0_28 = 0; end
begin
main_0_28 = (1'd0 + (4 * 32'd11));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %28 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 11*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_28_reg <= main_0_28;
if (reset == 1'b0 && ^(main_0_28) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_28_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %29 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 11*/
if (reset) begin main_0_29 = 0; end
begin
main_0_29 = (1'd0 + (4 * 32'd11));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %29 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 11*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_29_reg <= main_0_29;
if (reset == 1'b0 && ^(main_0_29) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_29_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %30 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 12*/
if (reset) begin main_0_30 = 0; end
begin
main_0_30 = (1'd0 + (4 * 32'd12));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %30 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 12*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_30_reg <= main_0_30;
if (reset == 1'b0 && ^(main_0_30) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_30_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %31 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 12*/
if (reset) begin main_0_31 = 0; end
begin
main_0_31 = (1'd0 + (4 * 32'd12));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %31 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 12*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_31_reg <= main_0_31;
if (reset == 1'b0 && ^(main_0_31) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_31_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %32 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 13*/
if (reset) begin main_0_32 = 0; end
begin
main_0_32 = (1'd0 + (4 * 32'd13));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %32 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 13*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_32_reg <= main_0_32;
if (reset == 1'b0 && ^(main_0_32) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_32_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %33 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 13*/
if (reset) begin main_0_33 = 0; end
begin
main_0_33 = (1'd0 + (4 * 32'd13));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %33 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 13*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_33_reg <= main_0_33;
if (reset == 1'b0 && ^(main_0_33) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_33_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %34 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 14*/
if (reset) begin main_0_34 = 0; end
begin
main_0_34 = (1'd0 + (4 * 32'd14));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %34 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 14*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_34_reg <= main_0_34;
if (reset == 1'b0 && ^(main_0_34) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_34_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %35 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 14*/
if (reset) begin main_0_35 = 0; end
begin
main_0_35 = (1'd0 + (4 * 32'd14));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %35 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 14*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_35_reg <= main_0_35;
if (reset == 1'b0 && ^(main_0_35) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_35_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %36 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 15*/
if (reset) begin main_0_36 = 0; end
begin
main_0_36 = (1'd0 + (4 * 32'd15));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %36 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 15*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_36_reg <= main_0_36;
if (reset == 1'b0 && ^(main_0_36) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_36_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %37 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 15*/
if (reset) begin main_0_37 = 0; end
begin
main_0_37 = (1'd0 + (4 * 32'd15));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %37 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 15*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_37_reg <= main_0_37;
if (reset == 1'b0 && ^(main_0_37) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_37_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %38 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 16*/
if (reset) begin main_0_38 = 0; end
begin
main_0_38 = (1'd0 + (4 * 32'd16));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %38 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 16*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_38_reg <= main_0_38;
if (reset == 1'b0 && ^(main_0_38) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_38_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %39 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 16*/
if (reset) begin main_0_39 = 0; end
begin
main_0_39 = (1'd0 + (4 * 32'd16));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %39 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 16*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_39_reg <= main_0_39;
if (reset == 1'b0 && ^(main_0_39) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_39_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %40 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 17*/
if (reset) begin main_0_40 = 0; end
begin
main_0_40 = (1'd0 + (4 * 32'd17));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %40 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 17*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_40_reg <= main_0_40;
if (reset == 1'b0 && ^(main_0_40) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_40_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %41 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 17*/
if (reset) begin main_0_41 = 0; end
begin
main_0_41 = (1'd0 + (4 * 32'd17));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %41 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 17*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_41_reg <= main_0_41;
if (reset == 1'b0 && ^(main_0_41) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_41_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %42 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 18*/
if (reset) begin main_0_42 = 0; end
begin
main_0_42 = (1'd0 + (4 * 32'd18));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %42 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 18*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_42_reg <= main_0_42;
if (reset == 1'b0 && ^(main_0_42) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_42_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %43 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 18*/
if (reset) begin main_0_43 = 0; end
begin
main_0_43 = (1'd0 + (4 * 32'd18));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %43 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 18*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_43_reg <= main_0_43;
if (reset == 1'b0 && ^(main_0_43) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_43_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %44 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 19*/
if (reset) begin main_0_44 = 0; end
begin
main_0_44 = (1'd0 + (4 * 32'd19));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %44 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 19*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_44_reg <= main_0_44;
if (reset == 1'b0 && ^(main_0_44) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_44_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %45 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 19*/
if (reset) begin main_0_45 = 0; end
begin
main_0_45 = (1'd0 + (4 * 32'd19));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %45 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 19*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_45_reg <= main_0_45;
if (reset == 1'b0 && ^(main_0_45) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_45_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %46 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 20*/
if (reset) begin main_0_46 = 0; end
begin
main_0_46 = (1'd0 + (4 * 32'd20));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %46 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 20*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_46_reg <= main_0_46;
if (reset == 1'b0 && ^(main_0_46) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_46_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %47 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 20*/
if (reset) begin main_0_47 = 0; end
begin
main_0_47 = (1'd0 + (4 * 32'd20));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %47 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 20*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_47_reg <= main_0_47;
if (reset == 1'b0 && ^(main_0_47) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_47_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %48 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 21*/
if (reset) begin main_0_48 = 0; end
begin
main_0_48 = (1'd0 + (4 * 32'd21));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %48 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 21*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_48_reg <= main_0_48;
if (reset == 1'b0 && ^(main_0_48) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_48_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %49 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 21*/
if (reset) begin main_0_49 = 0; end
begin
main_0_49 = (1'd0 + (4 * 32'd21));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %49 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 21*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_49_reg <= main_0_49;
if (reset == 1'b0 && ^(main_0_49) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_49_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %50 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 22*/
if (reset) begin main_0_50 = 0; end
begin
main_0_50 = (1'd0 + (4 * 32'd22));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %50 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 22*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_50_reg <= main_0_50;
if (reset == 1'b0 && ^(main_0_50) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_50_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %51 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 22*/
if (reset) begin main_0_51 = 0; end
begin
main_0_51 = (1'd0 + (4 * 32'd22));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %51 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 22*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_51_reg <= main_0_51;
if (reset == 1'b0 && ^(main_0_51) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_51_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %52 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 23*/
if (reset) begin main_0_52 = 0; end
begin
main_0_52 = (1'd0 + (4 * 32'd23));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %52 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 23*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_52_reg <= main_0_52;
if (reset == 1'b0 && ^(main_0_52) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_52_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %53 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 23*/
if (reset) begin main_0_53 = 0; end
begin
main_0_53 = (1'd0 + (4 * 32'd23));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %53 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 23*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_53_reg <= main_0_53;
if (reset == 1'b0 && ^(main_0_53) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_53_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %54 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 24*/
if (reset) begin main_0_54 = 0; end
begin
main_0_54 = (1'd0 + (4 * 32'd24));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %54 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 24*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_54_reg <= main_0_54;
if (reset == 1'b0 && ^(main_0_54) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_54_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %55 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 24*/
if (reset) begin main_0_55 = 0; end
begin
main_0_55 = (1'd0 + (4 * 32'd24));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %55 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 24*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_55_reg <= main_0_55;
if (reset == 1'b0 && ^(main_0_55) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_55_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %56 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 25*/
if (reset) begin main_0_56 = 0; end
begin
main_0_56 = (1'd0 + (4 * 32'd25));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %56 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 25*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_56_reg <= main_0_56;
if (reset == 1'b0 && ^(main_0_56) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_56_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %57 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 25*/
if (reset) begin main_0_57 = 0; end
begin
main_0_57 = (1'd0 + (4 * 32'd25));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %57 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 25*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_57_reg <= main_0_57;
if (reset == 1'b0 && ^(main_0_57) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_57_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %58 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 26*/
if (reset) begin main_0_58 = 0; end
begin
main_0_58 = (1'd0 + (4 * 32'd26));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %58 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 26*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_58_reg <= main_0_58;
if (reset == 1'b0 && ^(main_0_58) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_58_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %59 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 26*/
if (reset) begin main_0_59 = 0; end
begin
main_0_59 = (1'd0 + (4 * 32'd26));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %59 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 26*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_59_reg <= main_0_59;
if (reset == 1'b0 && ^(main_0_59) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_59_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %60 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 27*/
if (reset) begin main_0_60 = 0; end
begin
main_0_60 = (1'd0 + (4 * 32'd27));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %60 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 27*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_60_reg <= main_0_60;
if (reset == 1'b0 && ^(main_0_60) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_60_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %61 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 27*/
if (reset) begin main_0_61 = 0; end
begin
main_0_61 = (1'd0 + (4 * 32'd27));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %61 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 27*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_61_reg <= main_0_61;
if (reset == 1'b0 && ^(main_0_61) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_61_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %62 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 28*/
if (reset) begin main_0_62 = 0; end
begin
main_0_62 = (1'd0 + (4 * 32'd28));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %62 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 28*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_62_reg <= main_0_62;
if (reset == 1'b0 && ^(main_0_62) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_62_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %63 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 28*/
if (reset) begin main_0_63 = 0; end
begin
main_0_63 = (1'd0 + (4 * 32'd28));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %63 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 28*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_63_reg <= main_0_63;
if (reset == 1'b0 && ^(main_0_63) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_63_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %64 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 29*/
if (reset) begin main_0_64 = 0; end
begin
main_0_64 = (1'd0 + (4 * 32'd29));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %64 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 29*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_64_reg <= main_0_64;
if (reset == 1'b0 && ^(main_0_64) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_64_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %65 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 29*/
if (reset) begin main_0_65 = 0; end
begin
main_0_65 = (1'd0 + (4 * 32'd29));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %65 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 29*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_65_reg <= main_0_65;
if (reset == 1'b0 && ^(main_0_65) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_65_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %66 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 1*/
if (reset) begin main_0_66 = 0; end
begin
main_0_66 = (1'd0 + (4 * 32'd1));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %66 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 1*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_66_reg <= main_0_66;
if (reset == 1'b0 && ^(main_0_66) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_66_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %67 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 1*/
if (reset) begin main_0_67 = 0; end
begin
main_0_67 = (1'd0 + (4 * 32'd1));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %67 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 1*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_67_reg <= main_0_67;
if (reset == 1'b0 && ^(main_0_67) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_67_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %68 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 2*/
if (reset) begin main_0_68 = 0; end
begin
main_0_68 = (1'd0 + (4 * 32'd2));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %68 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 2*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_68_reg <= main_0_68;
if (reset == 1'b0 && ^(main_0_68) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_68_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %69 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 2*/
if (reset) begin main_0_69 = 0; end
begin
main_0_69 = (1'd0 + (4 * 32'd2));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %69 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 2*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_69_reg <= main_0_69;
if (reset == 1'b0 && ^(main_0_69) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_69_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %70 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 3*/
if (reset) begin main_0_70 = 0; end
begin
main_0_70 = (1'd0 + (4 * 32'd3));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %70 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 3*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_70_reg <= main_0_70;
if (reset == 1'b0 && ^(main_0_70) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_70_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %71 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 3*/
if (reset) begin main_0_71 = 0; end
begin
main_0_71 = (1'd0 + (4 * 32'd3));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %71 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 3*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_71_reg <= main_0_71;
if (reset == 1'b0 && ^(main_0_71) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_71_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %72 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 4*/
if (reset) begin main_0_72 = 0; end
begin
main_0_72 = (1'd0 + (4 * 32'd4));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %72 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 4*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_72_reg <= main_0_72;
if (reset == 1'b0 && ^(main_0_72) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_72_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %73 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 4*/
if (reset) begin main_0_73 = 0; end
begin
main_0_73 = (1'd0 + (4 * 32'd4));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %73 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 4*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_73_reg <= main_0_73;
if (reset == 1'b0 && ^(main_0_73) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_73_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %74 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 5*/
if (reset) begin main_0_74 = 0; end
begin
main_0_74 = (1'd0 + (4 * 32'd5));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %74 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 5*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_74_reg <= main_0_74;
if (reset == 1'b0 && ^(main_0_74) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_74_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %75 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 5*/
if (reset) begin main_0_75 = 0; end
begin
main_0_75 = (1'd0 + (4 * 32'd5));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %75 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 5*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_75_reg <= main_0_75;
if (reset == 1'b0 && ^(main_0_75) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_75_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %76 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 6*/
if (reset) begin main_0_76 = 0; end
begin
main_0_76 = (1'd0 + (4 * 32'd6));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %76 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 6*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_76_reg <= main_0_76;
if (reset == 1'b0 && ^(main_0_76) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_76_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %77 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 6*/
if (reset) begin main_0_77 = 0; end
begin
main_0_77 = (1'd0 + (4 * 32'd6));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %77 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 6*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_77_reg <= main_0_77;
if (reset == 1'b0 && ^(main_0_77) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_77_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %78 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 7*/
if (reset) begin main_0_78 = 0; end
begin
main_0_78 = (1'd0 + (4 * 32'd7));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %78 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 7*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_78_reg <= main_0_78;
if (reset == 1'b0 && ^(main_0_78) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_78_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %79 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 7*/
if (reset) begin main_0_79 = 0; end
begin
main_0_79 = (1'd0 + (4 * 32'd7));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %79 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 7*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_79_reg <= main_0_79;
if (reset == 1'b0 && ^(main_0_79) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_79_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %80 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 8*/
if (reset) begin main_0_80 = 0; end
begin
main_0_80 = (1'd0 + (4 * 32'd8));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %80 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 8*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_80_reg <= main_0_80;
if (reset == 1'b0 && ^(main_0_80) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_80_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %81 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 8*/
if (reset) begin main_0_81 = 0; end
begin
main_0_81 = (1'd0 + (4 * 32'd8));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %81 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 8*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_81_reg <= main_0_81;
if (reset == 1'b0 && ^(main_0_81) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_81_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %82 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 9*/
if (reset) begin main_0_82 = 0; end
begin
main_0_82 = (1'd0 + (4 * 32'd9));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %82 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 9*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_82_reg <= main_0_82;
if (reset == 1'b0 && ^(main_0_82) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_82_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %83 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 9*/
if (reset) begin main_0_83 = 0; end
begin
main_0_83 = (1'd0 + (4 * 32'd9));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %83 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 9*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_83_reg <= main_0_83;
if (reset == 1'b0 && ^(main_0_83) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_83_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %84 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 10*/
if (reset) begin main_0_84 = 0; end
begin
main_0_84 = (1'd0 + (4 * 32'd10));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %84 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 10*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_84_reg <= main_0_84;
if (reset == 1'b0 && ^(main_0_84) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_84_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %85 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 10*/
if (reset) begin main_0_85 = 0; end
begin
main_0_85 = (1'd0 + (4 * 32'd10));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %85 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 10*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_85_reg <= main_0_85;
if (reset == 1'b0 && ^(main_0_85) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_85_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %86 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 11*/
if (reset) begin main_0_86 = 0; end
begin
main_0_86 = (1'd0 + (4 * 32'd11));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %86 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 11*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_86_reg <= main_0_86;
if (reset == 1'b0 && ^(main_0_86) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_86_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %87 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 11*/
if (reset) begin main_0_87 = 0; end
begin
main_0_87 = (1'd0 + (4 * 32'd11));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %87 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 11*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_87_reg <= main_0_87;
if (reset == 1'b0 && ^(main_0_87) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_87_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %88 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 12*/
if (reset) begin main_0_88 = 0; end
begin
main_0_88 = (1'd0 + (4 * 32'd12));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %88 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 12*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_88_reg <= main_0_88;
if (reset == 1'b0 && ^(main_0_88) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_88_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %89 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 12*/
if (reset) begin main_0_89 = 0; end
begin
main_0_89 = (1'd0 + (4 * 32'd12));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %89 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 12*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_89_reg <= main_0_89;
if (reset == 1'b0 && ^(main_0_89) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_89_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %90 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 13*/
if (reset) begin main_0_90 = 0; end
begin
main_0_90 = (1'd0 + (4 * 32'd13));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %90 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 13*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_90_reg <= main_0_90;
if (reset == 1'b0 && ^(main_0_90) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_90_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %91 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 13*/
if (reset) begin main_0_91 = 0; end
begin
main_0_91 = (1'd0 + (4 * 32'd13));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %91 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 13*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_91_reg <= main_0_91;
if (reset == 1'b0 && ^(main_0_91) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_91_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %92 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 14*/
if (reset) begin main_0_92 = 0; end
begin
main_0_92 = (1'd0 + (4 * 32'd14));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %92 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 14*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_92_reg <= main_0_92;
if (reset == 1'b0 && ^(main_0_92) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_92_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %93 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 14*/
if (reset) begin main_0_93 = 0; end
begin
main_0_93 = (1'd0 + (4 * 32'd14));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %93 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 14*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_93_reg <= main_0_93;
if (reset == 1'b0 && ^(main_0_93) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_93_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %94 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 15*/
if (reset) begin main_0_94 = 0; end
begin
main_0_94 = (1'd0 + (4 * 32'd15));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %94 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 15*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_94_reg <= main_0_94;
if (reset == 1'b0 && ^(main_0_94) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_94_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %95 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 15*/
if (reset) begin main_0_95 = 0; end
begin
main_0_95 = (1'd0 + (4 * 32'd15));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %95 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 15*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_95_reg <= main_0_95;
if (reset == 1'b0 && ^(main_0_95) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_95_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %96 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 16*/
if (reset) begin main_0_96 = 0; end
begin
main_0_96 = (1'd0 + (4 * 32'd16));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %96 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 16*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_96_reg <= main_0_96;
if (reset == 1'b0 && ^(main_0_96) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_96_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %97 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 16*/
if (reset) begin main_0_97 = 0; end
begin
main_0_97 = (1'd0 + (4 * 32'd16));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %97 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 16*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_97_reg <= main_0_97;
if (reset == 1'b0 && ^(main_0_97) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_97_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %98 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 17*/
if (reset) begin main_0_98 = 0; end
begin
main_0_98 = (1'd0 + (4 * 32'd17));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %98 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 17*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_98_reg <= main_0_98;
if (reset == 1'b0 && ^(main_0_98) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_98_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %99 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 17*/
if (reset) begin main_0_99 = 0; end
begin
main_0_99 = (1'd0 + (4 * 32'd17));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %99 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 17*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_99_reg <= main_0_99;
if (reset == 1'b0 && ^(main_0_99) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_99_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %100 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 18*/
if (reset) begin main_0_100 = 0; end
begin
main_0_100 = (1'd0 + (4 * 32'd18));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %100 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 18*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_100_reg <= main_0_100;
if (reset == 1'b0 && ^(main_0_100) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_100_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %101 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 18*/
if (reset) begin main_0_101 = 0; end
begin
main_0_101 = (1'd0 + (4 * 32'd18));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %101 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 18*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_101_reg <= main_0_101;
if (reset == 1'b0 && ^(main_0_101) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_101_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %102 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 19*/
if (reset) begin main_0_102 = 0; end
begin
main_0_102 = (1'd0 + (4 * 32'd19));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %102 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 19*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_102_reg <= main_0_102;
if (reset == 1'b0 && ^(main_0_102) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_102_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %103 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 19*/
if (reset) begin main_0_103 = 0; end
begin
main_0_103 = (1'd0 + (4 * 32'd19));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %103 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 19*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_103_reg <= main_0_103;
if (reset == 1'b0 && ^(main_0_103) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_103_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %104 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 20*/
if (reset) begin main_0_104 = 0; end
begin
main_0_104 = (1'd0 + (4 * 32'd20));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %104 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 20*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_104_reg <= main_0_104;
if (reset == 1'b0 && ^(main_0_104) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_104_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %105 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 20*/
if (reset) begin main_0_105 = 0; end
begin
main_0_105 = (1'd0 + (4 * 32'd20));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %105 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 20*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_105_reg <= main_0_105;
if (reset == 1'b0 && ^(main_0_105) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_105_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %106 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 21*/
if (reset) begin main_0_106 = 0; end
begin
main_0_106 = (1'd0 + (4 * 32'd21));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %106 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 21*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_106_reg <= main_0_106;
if (reset == 1'b0 && ^(main_0_106) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_106_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %107 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 21*/
if (reset) begin main_0_107 = 0; end
begin
main_0_107 = (1'd0 + (4 * 32'd21));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %107 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 21*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_107_reg <= main_0_107;
if (reset == 1'b0 && ^(main_0_107) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_107_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %108 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 22*/
if (reset) begin main_0_108 = 0; end
begin
main_0_108 = (1'd0 + (4 * 32'd22));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %108 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 22*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_108_reg <= main_0_108;
if (reset == 1'b0 && ^(main_0_108) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_108_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %109 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 22*/
if (reset) begin main_0_109 = 0; end
begin
main_0_109 = (1'd0 + (4 * 32'd22));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %109 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 22*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_109_reg <= main_0_109;
if (reset == 1'b0 && ^(main_0_109) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_109_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %110 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 23*/
if (reset) begin main_0_110 = 0; end
begin
main_0_110 = (1'd0 + (4 * 32'd23));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %110 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 23*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_110_reg <= main_0_110;
if (reset == 1'b0 && ^(main_0_110) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_110_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %111 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 23*/
if (reset) begin main_0_111 = 0; end
begin
main_0_111 = (1'd0 + (4 * 32'd23));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %111 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 23*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_111_reg <= main_0_111;
if (reset == 1'b0 && ^(main_0_111) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_111_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %112 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 24*/
if (reset) begin main_0_112 = 0; end
begin
main_0_112 = (1'd0 + (4 * 32'd24));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %112 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 24*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_112_reg <= main_0_112;
if (reset == 1'b0 && ^(main_0_112) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_112_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %113 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 24*/
if (reset) begin main_0_113 = 0; end
begin
main_0_113 = (1'd0 + (4 * 32'd24));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %113 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 24*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_113_reg <= main_0_113;
if (reset == 1'b0 && ^(main_0_113) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_113_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %114 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 25*/
if (reset) begin main_0_114 = 0; end
begin
main_0_114 = (1'd0 + (4 * 32'd25));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %114 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 25*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_114_reg <= main_0_114;
if (reset == 1'b0 && ^(main_0_114) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_114_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %115 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 25*/
if (reset) begin main_0_115 = 0; end
begin
main_0_115 = (1'd0 + (4 * 32'd25));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %115 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 25*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_115_reg <= main_0_115;
if (reset == 1'b0 && ^(main_0_115) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_115_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %116 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 26*/
if (reset) begin main_0_116 = 0; end
begin
main_0_116 = (1'd0 + (4 * 32'd26));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %116 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 26*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_116_reg <= main_0_116;
if (reset == 1'b0 && ^(main_0_116) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_116_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %117 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 26*/
if (reset) begin main_0_117 = 0; end
begin
main_0_117 = (1'd0 + (4 * 32'd26));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %117 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 26*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_117_reg <= main_0_117;
if (reset == 1'b0 && ^(main_0_117) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_117_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %118 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 27*/
if (reset) begin main_0_118 = 0; end
begin
main_0_118 = (1'd0 + (4 * 32'd27));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %118 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 27*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_118_reg <= main_0_118;
if (reset == 1'b0 && ^(main_0_118) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_118_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %119 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 27*/
if (reset) begin main_0_119 = 0; end
begin
main_0_119 = (1'd0 + (4 * 32'd27));
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %119 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 27*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_119_reg <= main_0_119;
if (reset == 1'b0 && ^(main_0_119) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_119_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %scevgep54 = getelementptr [36 x i32]* %5, i32 0, i32 0*/
if (reset) begin main_0_scevgep54 = 0; end
begin
main_0_scevgep54 = 1'd0;
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %scevgep54 = getelementptr [36 x i32]* %5, i32 0, i32 0*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_scevgep54_reg <= main_0_scevgep54;
if (reset == 1'b0 && ^(main_0_scevgep54) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_scevgep54_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %120 = getelementptr inbounds [28 x i32]* %3, i32 0, i32 0*/
if (reset) begin main_0_120 = 0; end
begin
main_0_120 = 1'd0;
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %120 = getelementptr inbounds [28 x i32]* %3, i32 0, i32 0*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_120_reg <= main_0_120;
if (reset == 1'b0 && ^(main_0_120) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_120_reg"); $finish; end
end
end
always @(*) begin
/* main: %0*/
/*   %121 = getelementptr inbounds [28 x i32]* %4, i32 0, i32 0*/
if (reset) begin main_0_121 = 0; end
begin
main_0_121 = 1'd0;
end
end
always @(posedge clk) begin
/* main: %0*/
/*   %121 = getelementptr inbounds [28 x i32]* %4, i32 0, i32 0*/
if ((cur_state == LEGUP_F_main_BB_0_1))
begin
main_0_121_reg <= main_0_121;
if (reset == 1'b0 && ^(main_0_121) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_121_reg"); $finish; end
end
end
always @(*) begin
/* main: %.backedge*/
/*   %sum.0 = phi i32 [ 0, %0 ], [ %sum.0.be, %.backedge.backedge ]*/
if (((cur_state == LEGUP_F_main_BB_0_1) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_sum_0 = 32'd0;
end
/* main: %.backedge*/
/*   %sum.0 = phi i32 [ 0, %0 ], [ %sum.0.be, %.backedge.backedge ]*/
else /* if (((cur_state == LEGUP_F_main_BB__backedge_backedge_3) & (memory_controller_waitrequest == 1'd0))) */
begin
main__backedge_sum_0 = main__backedge_backedge_sum_0_be_reg;
end
end
always @(posedge clk) begin
/* main: %.backedge*/
/*   %sum.0 = phi i32 [ 0, %0 ], [ %sum.0.be, %.backedge.backedge ]*/
if (((cur_state == LEGUP_F_main_BB_0_1) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_sum_0_reg <= main__backedge_sum_0;
if (reset == 1'b0 && ^(main__backedge_sum_0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_sum_0_reg"); $finish; end
end
/* main: %.backedge*/
/*   %sum.0 = phi i32 [ 0, %0 ], [ %sum.0.be, %.backedge.backedge ]*/
if (((cur_state == LEGUP_F_main_BB__backedge_backedge_3) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_sum_0_reg <= main__backedge_sum_0;
if (reset == 1'b0 && ^(main__backedge_sum_0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_sum_0_reg"); $finish; end
end
end
always @(*) begin
/* main: %.backedge*/
/*   %b.0 = phi i32 [ undef, %0 ], [ %b.0.be, %.backedge.backedge ]*/
if (((cur_state == LEGUP_F_main_BB_0_1) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_b_0 = 0;
end
/* main: %.backedge*/
/*   %b.0 = phi i32 [ undef, %0 ], [ %b.0.be, %.backedge.backedge ]*/
else /* if (((cur_state == LEGUP_F_main_BB__backedge_backedge_3) & (memory_controller_waitrequest == 1'd0))) */
begin
main__backedge_b_0 = main__backedge_backedge_b_0_be_reg;
end
end
always @(posedge clk) begin
/* main: %.backedge*/
/*   %b.0 = phi i32 [ undef, %0 ], [ %b.0.be, %.backedge.backedge ]*/
if (((cur_state == LEGUP_F_main_BB_0_1) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_b_0_reg <= main__backedge_b_0;
if (reset == 1'b0 && ^(main__backedge_b_0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_b_0_reg"); $finish; end
end
/* main: %.backedge*/
/*   %b.0 = phi i32 [ undef, %0 ], [ %b.0.be, %.backedge.backedge ]*/
if (((cur_state == LEGUP_F_main_BB__backedge_backedge_3) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_b_0_reg <= main__backedge_b_0;
if (reset == 1'b0 && ^(main__backedge_b_0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_b_0_reg"); $finish; end
end
end
always @(*) begin
/* main: %.backedge*/
/*   %a.0 = phi i32 [ undef, %0 ], [ %a.0.be, %.backedge.backedge ]*/
if (((cur_state == LEGUP_F_main_BB_0_1) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_a_0 = 0;
end
/* main: %.backedge*/
/*   %a.0 = phi i32 [ undef, %0 ], [ %a.0.be, %.backedge.backedge ]*/
else /* if (((cur_state == LEGUP_F_main_BB__backedge_backedge_3) & (memory_controller_waitrequest == 1'd0))) */
begin
main__backedge_a_0 = main__backedge_backedge_a_0_be_reg;
end
end
always @(posedge clk) begin
/* main: %.backedge*/
/*   %a.0 = phi i32 [ undef, %0 ], [ %a.0.be, %.backedge.backedge ]*/
if (((cur_state == LEGUP_F_main_BB_0_1) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_a_0_reg <= main__backedge_a_0;
if (reset == 1'b0 && ^(main__backedge_a_0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_a_0_reg"); $finish; end
end
/* main: %.backedge*/
/*   %a.0 = phi i32 [ undef, %0 ], [ %a.0.be, %.backedge.backedge ]*/
if (((cur_state == LEGUP_F_main_BB__backedge_backedge_3) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_a_0_reg <= main__backedge_a_0;
if (reset == 1'b0 && ^(main__backedge_a_0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_a_0_reg"); $finish; end
end
end
always @(*) begin
/* main: %.backedge*/
/*   %pos_b_X.0 = phi i32 [ undef, %0 ], [ %pos_b_X.0.be, %.backedge.backedge ]*/
if (((cur_state == LEGUP_F_main_BB_0_1) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_pos_b_X_0 = 0;
end
/* main: %.backedge*/
/*   %pos_b_X.0 = phi i32 [ undef, %0 ], [ %pos_b_X.0.be, %.backedge.backedge ]*/
else /* if (((cur_state == LEGUP_F_main_BB__backedge_backedge_3) & (memory_controller_waitrequest == 1'd0))) */
begin
main__backedge_pos_b_X_0 = main__backedge_backedge_pos_b_X_0_be_reg;
end
end
always @(posedge clk) begin
/* main: %.backedge*/
/*   %pos_b_X.0 = phi i32 [ undef, %0 ], [ %pos_b_X.0.be, %.backedge.backedge ]*/
if (((cur_state == LEGUP_F_main_BB_0_1) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_pos_b_X_0_reg <= main__backedge_pos_b_X_0;
if (reset == 1'b0 && ^(main__backedge_pos_b_X_0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_pos_b_X_0_reg"); $finish; end
end
/* main: %.backedge*/
/*   %pos_b_X.0 = phi i32 [ undef, %0 ], [ %pos_b_X.0.be, %.backedge.backedge ]*/
if (((cur_state == LEGUP_F_main_BB__backedge_backedge_3) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_pos_b_X_0_reg <= main__backedge_pos_b_X_0;
if (reset == 1'b0 && ^(main__backedge_pos_b_X_0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_pos_b_X_0_reg"); $finish; end
end
end
always @(*) begin
/* main: %.backedge*/
/*   %pos_a_Y.0 = phi i32 [ undef, %0 ], [ %pos_a_Y.0.be, %.backedge.backedge ]*/
if (((cur_state == LEGUP_F_main_BB_0_1) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_pos_a_Y_0 = 0;
end
/* main: %.backedge*/
/*   %pos_a_Y.0 = phi i32 [ undef, %0 ], [ %pos_a_Y.0.be, %.backedge.backedge ]*/
else /* if (((cur_state == LEGUP_F_main_BB__backedge_backedge_3) & (memory_controller_waitrequest == 1'd0))) */
begin
main__backedge_pos_a_Y_0 = main__backedge_backedge_pos_a_Y_0_be_reg;
end
end
always @(posedge clk) begin
/* main: %.backedge*/
/*   %pos_a_Y.0 = phi i32 [ undef, %0 ], [ %pos_a_Y.0.be, %.backedge.backedge ]*/
if (((cur_state == LEGUP_F_main_BB_0_1) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_pos_a_Y_0_reg <= main__backedge_pos_a_Y_0;
if (reset == 1'b0 && ^(main__backedge_pos_a_Y_0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_pos_a_Y_0_reg"); $finish; end
end
/* main: %.backedge*/
/*   %pos_a_Y.0 = phi i32 [ undef, %0 ], [ %pos_a_Y.0.be, %.backedge.backedge ]*/
if (((cur_state == LEGUP_F_main_BB__backedge_backedge_3) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_pos_a_Y_0_reg <= main__backedge_pos_a_Y_0;
if (reset == 1'b0 && ^(main__backedge_pos_a_Y_0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_pos_a_Y_0_reg"); $finish; end
end
end
always @(*) begin
/* main: %.backedge*/
/*   %pos_a_X.0 = phi i32 [ undef, %0 ], [ %pos_a_X.0.be, %.backedge.backedge ]*/
if (((cur_state == LEGUP_F_main_BB_0_1) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_pos_a_X_0 = 0;
end
/* main: %.backedge*/
/*   %pos_a_X.0 = phi i32 [ undef, %0 ], [ %pos_a_X.0.be, %.backedge.backedge ]*/
else /* if (((cur_state == LEGUP_F_main_BB__backedge_backedge_3) & (memory_controller_waitrequest == 1'd0))) */
begin
main__backedge_pos_a_X_0 = main__backedge_backedge_pos_a_X_0_be_reg;
end
end
always @(posedge clk) begin
/* main: %.backedge*/
/*   %pos_a_X.0 = phi i32 [ undef, %0 ], [ %pos_a_X.0.be, %.backedge.backedge ]*/
if (((cur_state == LEGUP_F_main_BB_0_1) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_pos_a_X_0_reg <= main__backedge_pos_a_X_0;
if (reset == 1'b0 && ^(main__backedge_pos_a_X_0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_pos_a_X_0_reg"); $finish; end
end
/* main: %.backedge*/
/*   %pos_a_X.0 = phi i32 [ undef, %0 ], [ %pos_a_X.0.be, %.backedge.backedge ]*/
if (((cur_state == LEGUP_F_main_BB__backedge_backedge_3) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_pos_a_X_0_reg <= main__backedge_pos_a_X_0;
if (reset == 1'b0 && ^(main__backedge_pos_a_X_0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_pos_a_X_0_reg"); $finish; end
end
end
always @(*) begin
/* main: %.backedge*/
/*   %j.0 = phi i32 [ undef, %0 ], [ %j.0.be, %.backedge.backedge ]*/
if (((cur_state == LEGUP_F_main_BB_0_1) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_j_0 = 0;
end
/* main: %.backedge*/
/*   %j.0 = phi i32 [ undef, %0 ], [ %j.0.be, %.backedge.backedge ]*/
else /* if (((cur_state == LEGUP_F_main_BB__backedge_backedge_3) & (memory_controller_waitrequest == 1'd0))) */
begin
main__backedge_j_0 = main__backedge_backedge_j_0_be_reg;
end
end
always @(posedge clk) begin
/* main: %.backedge*/
/*   %j.0 = phi i32 [ undef, %0 ], [ %j.0.be, %.backedge.backedge ]*/
if (((cur_state == LEGUP_F_main_BB_0_1) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_j_0_reg <= main__backedge_j_0;
if (reset == 1'b0 && ^(main__backedge_j_0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_j_0_reg"); $finish; end
end
/* main: %.backedge*/
/*   %j.0 = phi i32 [ undef, %0 ], [ %j.0.be, %.backedge.backedge ]*/
if (((cur_state == LEGUP_F_main_BB__backedge_backedge_3) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_j_0_reg <= main__backedge_j_0;
if (reset == 1'b0 && ^(main__backedge_j_0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_j_0_reg"); $finish; end
end
end
always @(*) begin
/* main: %.backedge*/
/*   %i.0 = phi i32 [ undef, %0 ], [ %i.0.be, %.backedge.backedge ]*/
if (((cur_state == LEGUP_F_main_BB_0_1) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_i_0 = 0;
end
/* main: %.backedge*/
/*   %i.0 = phi i32 [ undef, %0 ], [ %i.0.be, %.backedge.backedge ]*/
else /* if (((cur_state == LEGUP_F_main_BB__backedge_backedge_3) & (memory_controller_waitrequest == 1'd0))) */
begin
main__backedge_i_0 = main__backedge_backedge_i_0_be_reg;
end
end
always @(posedge clk) begin
/* main: %.backedge*/
/*   %i.0 = phi i32 [ undef, %0 ], [ %i.0.be, %.backedge.backedge ]*/
if (((cur_state == LEGUP_F_main_BB_0_1) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_i_0_reg <= main__backedge_i_0;
if (reset == 1'b0 && ^(main__backedge_i_0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_i_0_reg"); $finish; end
end
/* main: %.backedge*/
/*   %i.0 = phi i32 [ undef, %0 ], [ %i.0.be, %.backedge.backedge ]*/
if (((cur_state == LEGUP_F_main_BB__backedge_backedge_3) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_i_0_reg <= main__backedge_i_0;
if (reset == 1'b0 && ^(main__backedge_i_0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_i_0_reg"); $finish; end
end
end
always @(*) begin
/* main: %.backedge*/
/*   %state.0 = phi i32 [ 0, %0 ], [ %state.0.be, %.backedge.backedge ]*/
if (((cur_state == LEGUP_F_main_BB_0_1) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_state_0 = 32'd0;
end
/* main: %.backedge*/
/*   %state.0 = phi i32 [ 0, %0 ], [ %state.0.be, %.backedge.backedge ]*/
else /* if (((cur_state == LEGUP_F_main_BB__backedge_backedge_3) & (memory_controller_waitrequest == 1'd0))) */
begin
main__backedge_state_0 = main__backedge_backedge_state_0_be_reg;
end
end
always @(posedge clk) begin
/* main: %.backedge*/
/*   %state.0 = phi i32 [ 0, %0 ], [ %state.0.be, %.backedge.backedge ]*/
if (((cur_state == LEGUP_F_main_BB_0_1) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_state_0_reg <= main__backedge_state_0;
if (reset == 1'b0 && ^(main__backedge_state_0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_state_0_reg"); $finish; end
end
/* main: %.backedge*/
/*   %state.0 = phi i32 [ 0, %0 ], [ %state.0.be, %.backedge.backedge ]*/
if (((cur_state == LEGUP_F_main_BB__backedge_backedge_3) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_state_0_reg <= main__backedge_state_0;
if (reset == 1'b0 && ^(main__backedge_state_0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_state_0_reg"); $finish; end
end
end
always @(*) begin
/* main: %.backedge*/
/*   %sum_1hop.0 = phi i32 [ 0, %0 ], [ %sum_1hop.0.be, %.backedge.backedge ]*/
if (((cur_state == LEGUP_F_main_BB_0_1) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_sum_1hop_0 = 32'd0;
end
/* main: %.backedge*/
/*   %sum_1hop.0 = phi i32 [ 0, %0 ], [ %sum_1hop.0.be, %.backedge.backedge ]*/
else /* if (((cur_state == LEGUP_F_main_BB__backedge_backedge_3) & (memory_controller_waitrequest == 1'd0))) */
begin
main__backedge_sum_1hop_0 = main__backedge_backedge_sum_1hop_0_be_reg;
end
end
always @(posedge clk) begin
/* main: %.backedge*/
/*   %sum_1hop.0 = phi i32 [ 0, %0 ], [ %sum_1hop.0.be, %.backedge.backedge ]*/
if (((cur_state == LEGUP_F_main_BB_0_1) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_sum_1hop_0_reg <= main__backedge_sum_1hop_0;
if (reset == 1'b0 && ^(main__backedge_sum_1hop_0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_sum_1hop_0_reg"); $finish; end
end
/* main: %.backedge*/
/*   %sum_1hop.0 = phi i32 [ 0, %0 ], [ %sum_1hop.0.be, %.backedge.backedge ]*/
if (((cur_state == LEGUP_F_main_BB__backedge_backedge_3) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_sum_1hop_0_reg <= main__backedge_sum_1hop_0;
if (reset == 1'b0 && ^(main__backedge_sum_1hop_0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_sum_1hop_0_reg"); $finish; end
end
end
always @(*) begin
/* main: %.backedge.backedge*/
/*   %sum.0.be = phi i32 [ %225, %204 ], [ %sum.0, %175 ], [ %sum.0, %190 ], [ %sum.0, %201 ], [ %sum.0, %129 ], [ %sum.0, %.backedge ], [ %sum.0, %130 ], [ %sum.0, %132 ], [ %sum.0, %144 ], [ %sum.0, %171 ], [ %sum.0, %198 ], [ %sum.0, %202 ]*/
if (((((((((cur_state == LEGUP_F_main_BB__backedge_2) & (memory_controller_waitrequest == 1'd0)) & (main__backedge_state_0_reg != 32'd5)) & (main__backedge_state_0_reg != 32'd0)) & (main__backedge_state_0_reg != 32'd1)) & (main__backedge_state_0_reg != 32'd2)) & (main__backedge_state_0_reg != 32'd3)) & (main__backedge_state_0_reg != 32'd4)))
begin
main__backedge_backedge_sum_0_be = main__backedge_sum_0_reg;
end
/* main: %.backedge.backedge*/
/*   %sum.0.be = phi i32 [ %225, %204 ], [ %sum.0, %175 ], [ %sum.0, %190 ], [ %sum.0, %201 ], [ %sum.0, %129 ], [ %sum.0, %.backedge ], [ %sum.0, %130 ], [ %sum.0, %132 ], [ %sum.0, %144 ], [ %sum.0, %171 ], [ %sum.0, %198 ], [ %sum.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_129_28) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_sum_0_be = main__backedge_sum_0_reg;
end
/* main: %.backedge.backedge*/
/*   %sum.0.be = phi i32 [ %225, %204 ], [ %sum.0, %175 ], [ %sum.0, %190 ], [ %sum.0, %201 ], [ %sum.0, %129 ], [ %sum.0, %.backedge ], [ %sum.0, %130 ], [ %sum.0, %132 ], [ %sum.0, %144 ], [ %sum.0, %171 ], [ %sum.0, %198 ], [ %sum.0, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_130_29) & (memory_controller_waitrequest == 1'd0)) & (main_130_131 == 1'd1)))
begin
main__backedge_backedge_sum_0_be = main__backedge_sum_0_reg;
end
/* main: %.backedge.backedge*/
/*   %sum.0.be = phi i32 [ %225, %204 ], [ %sum.0, %175 ], [ %sum.0, %190 ], [ %sum.0, %201 ], [ %sum.0, %129 ], [ %sum.0, %.backedge ], [ %sum.0, %130 ], [ %sum.0, %132 ], [ %sum.0, %144 ], [ %sum.0, %171 ], [ %sum.0, %198 ], [ %sum.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_132_32) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_sum_0_be = main__backedge_sum_0_reg;
end
/* main: %.backedge.backedge*/
/*   %sum.0.be = phi i32 [ %225, %204 ], [ %sum.0, %175 ], [ %sum.0, %190 ], [ %sum.0, %201 ], [ %sum.0, %129 ], [ %sum.0, %.backedge ], [ %sum.0, %130 ], [ %sum.0, %132 ], [ %sum.0, %144 ], [ %sum.0, %171 ], [ %sum.0, %198 ], [ %sum.0, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_144_33) & (memory_controller_waitrequest == 1'd0)) & (main_144_145 == 1'd0)))
begin
main__backedge_backedge_sum_0_be = main__backedge_sum_0_reg;
end
/* main: %.backedge.backedge*/
/*   %sum.0.be = phi i32 [ %225, %204 ], [ %sum.0, %175 ], [ %sum.0, %190 ], [ %sum.0, %201 ], [ %sum.0, %129 ], [ %sum.0, %.backedge ], [ %sum.0, %130 ], [ %sum.0, %132 ], [ %sum.0, %144 ], [ %sum.0, %171 ], [ %sum.0, %198 ], [ %sum.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_171_44) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_sum_0_be = main__backedge_sum_0_reg;
end
/* main: %.backedge.backedge*/
/*   %sum.0.be = phi i32 [ %225, %204 ], [ %sum.0, %175 ], [ %sum.0, %190 ], [ %sum.0, %201 ], [ %sum.0, %129 ], [ %sum.0, %.backedge ], [ %sum.0, %130 ], [ %sum.0, %132 ], [ %sum.0, %144 ], [ %sum.0, %171 ], [ %sum.0, %198 ], [ %sum.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_175_46) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_sum_0_be = main__backedge_sum_0_reg;
end
/* main: %.backedge.backedge*/
/*   %sum.0.be = phi i32 [ %225, %204 ], [ %sum.0, %175 ], [ %sum.0, %190 ], [ %sum.0, %201 ], [ %sum.0, %129 ], [ %sum.0, %.backedge ], [ %sum.0, %130 ], [ %sum.0, %132 ], [ %sum.0, %144 ], [ %sum.0, %171 ], [ %sum.0, %198 ], [ %sum.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_190_53) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_sum_0_be = main__backedge_sum_0_reg;
end
/* main: %.backedge.backedge*/
/*   %sum.0.be = phi i32 [ %225, %204 ], [ %sum.0, %175 ], [ %sum.0, %190 ], [ %sum.0, %201 ], [ %sum.0, %129 ], [ %sum.0, %.backedge ], [ %sum.0, %130 ], [ %sum.0, %132 ], [ %sum.0, %144 ], [ %sum.0, %171 ], [ %sum.0, %198 ], [ %sum.0, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_198_56) & (memory_controller_waitrequest == 1'd0)) & (main_173_174_reg == 1'd1)))
begin
main__backedge_backedge_sum_0_be = main__backedge_sum_0_reg;
end
/* main: %.backedge.backedge*/
/*   %sum.0.be = phi i32 [ %225, %204 ], [ %sum.0, %175 ], [ %sum.0, %190 ], [ %sum.0, %201 ], [ %sum.0, %129 ], [ %sum.0, %.backedge ], [ %sum.0, %130 ], [ %sum.0, %132 ], [ %sum.0, %144 ], [ %sum.0, %171 ], [ %sum.0, %198 ], [ %sum.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_201_57) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_sum_0_be = main__backedge_sum_0_reg;
end
/* main: %.backedge.backedge*/
/*   %sum.0.be = phi i32 [ %225, %204 ], [ %sum.0, %175 ], [ %sum.0, %190 ], [ %sum.0, %201 ], [ %sum.0, %129 ], [ %sum.0, %.backedge ], [ %sum.0, %130 ], [ %sum.0, %132 ], [ %sum.0, %144 ], [ %sum.0, %171 ], [ %sum.0, %198 ], [ %sum.0, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_202_58) & (memory_controller_waitrequest == 1'd0)) & (main_202_203 == 1'd1)))
begin
main__backedge_backedge_sum_0_be = main__backedge_sum_0_reg;
end
/* main: %.backedge.backedge*/
/*   %sum.0.be = phi i32 [ %225, %204 ], [ %sum.0, %175 ], [ %sum.0, %190 ], [ %sum.0, %201 ], [ %sum.0, %129 ], [ %sum.0, %.backedge ], [ %sum.0, %130 ], [ %sum.0, %132 ], [ %sum.0, %144 ], [ %sum.0, %171 ], [ %sum.0, %198 ], [ %sum.0, %202 ]*/
else /* if (((cur_state == LEGUP_F_main_BB_204_94) & (memory_controller_waitrequest == 1'd0))) */
begin
main__backedge_backedge_sum_0_be = main_204_225_reg;
end
end
always @(posedge clk) begin
/* main: %.backedge.backedge*/
/*   %sum.0.be = phi i32 [ %225, %204 ], [ %sum.0, %175 ], [ %sum.0, %190 ], [ %sum.0, %201 ], [ %sum.0, %129 ], [ %sum.0, %.backedge ], [ %sum.0, %130 ], [ %sum.0, %132 ], [ %sum.0, %144 ], [ %sum.0, %171 ], [ %sum.0, %198 ], [ %sum.0, %202 ]*/
if (((((((((cur_state == LEGUP_F_main_BB__backedge_2) & (memory_controller_waitrequest == 1'd0)) & (main__backedge_state_0_reg != 32'd5)) & (main__backedge_state_0_reg != 32'd0)) & (main__backedge_state_0_reg != 32'd1)) & (main__backedge_state_0_reg != 32'd2)) & (main__backedge_state_0_reg != 32'd3)) & (main__backedge_state_0_reg != 32'd4)))
begin
main__backedge_backedge_sum_0_be_reg <= main__backedge_backedge_sum_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_sum_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_sum_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %sum.0.be = phi i32 [ %225, %204 ], [ %sum.0, %175 ], [ %sum.0, %190 ], [ %sum.0, %201 ], [ %sum.0, %129 ], [ %sum.0, %.backedge ], [ %sum.0, %130 ], [ %sum.0, %132 ], [ %sum.0, %144 ], [ %sum.0, %171 ], [ %sum.0, %198 ], [ %sum.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_129_28) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_sum_0_be_reg <= main__backedge_backedge_sum_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_sum_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_sum_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %sum.0.be = phi i32 [ %225, %204 ], [ %sum.0, %175 ], [ %sum.0, %190 ], [ %sum.0, %201 ], [ %sum.0, %129 ], [ %sum.0, %.backedge ], [ %sum.0, %130 ], [ %sum.0, %132 ], [ %sum.0, %144 ], [ %sum.0, %171 ], [ %sum.0, %198 ], [ %sum.0, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_130_29) & (memory_controller_waitrequest == 1'd0)) & (main_130_131 == 1'd1)))
begin
main__backedge_backedge_sum_0_be_reg <= main__backedge_backedge_sum_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_sum_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_sum_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %sum.0.be = phi i32 [ %225, %204 ], [ %sum.0, %175 ], [ %sum.0, %190 ], [ %sum.0, %201 ], [ %sum.0, %129 ], [ %sum.0, %.backedge ], [ %sum.0, %130 ], [ %sum.0, %132 ], [ %sum.0, %144 ], [ %sum.0, %171 ], [ %sum.0, %198 ], [ %sum.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_132_32) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_sum_0_be_reg <= main__backedge_backedge_sum_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_sum_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_sum_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %sum.0.be = phi i32 [ %225, %204 ], [ %sum.0, %175 ], [ %sum.0, %190 ], [ %sum.0, %201 ], [ %sum.0, %129 ], [ %sum.0, %.backedge ], [ %sum.0, %130 ], [ %sum.0, %132 ], [ %sum.0, %144 ], [ %sum.0, %171 ], [ %sum.0, %198 ], [ %sum.0, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_144_33) & (memory_controller_waitrequest == 1'd0)) & (main_144_145 == 1'd0)))
begin
main__backedge_backedge_sum_0_be_reg <= main__backedge_backedge_sum_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_sum_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_sum_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %sum.0.be = phi i32 [ %225, %204 ], [ %sum.0, %175 ], [ %sum.0, %190 ], [ %sum.0, %201 ], [ %sum.0, %129 ], [ %sum.0, %.backedge ], [ %sum.0, %130 ], [ %sum.0, %132 ], [ %sum.0, %144 ], [ %sum.0, %171 ], [ %sum.0, %198 ], [ %sum.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_171_44) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_sum_0_be_reg <= main__backedge_backedge_sum_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_sum_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_sum_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %sum.0.be = phi i32 [ %225, %204 ], [ %sum.0, %175 ], [ %sum.0, %190 ], [ %sum.0, %201 ], [ %sum.0, %129 ], [ %sum.0, %.backedge ], [ %sum.0, %130 ], [ %sum.0, %132 ], [ %sum.0, %144 ], [ %sum.0, %171 ], [ %sum.0, %198 ], [ %sum.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_175_46) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_sum_0_be_reg <= main__backedge_backedge_sum_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_sum_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_sum_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %sum.0.be = phi i32 [ %225, %204 ], [ %sum.0, %175 ], [ %sum.0, %190 ], [ %sum.0, %201 ], [ %sum.0, %129 ], [ %sum.0, %.backedge ], [ %sum.0, %130 ], [ %sum.0, %132 ], [ %sum.0, %144 ], [ %sum.0, %171 ], [ %sum.0, %198 ], [ %sum.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_190_53) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_sum_0_be_reg <= main__backedge_backedge_sum_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_sum_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_sum_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %sum.0.be = phi i32 [ %225, %204 ], [ %sum.0, %175 ], [ %sum.0, %190 ], [ %sum.0, %201 ], [ %sum.0, %129 ], [ %sum.0, %.backedge ], [ %sum.0, %130 ], [ %sum.0, %132 ], [ %sum.0, %144 ], [ %sum.0, %171 ], [ %sum.0, %198 ], [ %sum.0, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_198_56) & (memory_controller_waitrequest == 1'd0)) & (main_173_174_reg == 1'd1)))
begin
main__backedge_backedge_sum_0_be_reg <= main__backedge_backedge_sum_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_sum_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_sum_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %sum.0.be = phi i32 [ %225, %204 ], [ %sum.0, %175 ], [ %sum.0, %190 ], [ %sum.0, %201 ], [ %sum.0, %129 ], [ %sum.0, %.backedge ], [ %sum.0, %130 ], [ %sum.0, %132 ], [ %sum.0, %144 ], [ %sum.0, %171 ], [ %sum.0, %198 ], [ %sum.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_201_57) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_sum_0_be_reg <= main__backedge_backedge_sum_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_sum_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_sum_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %sum.0.be = phi i32 [ %225, %204 ], [ %sum.0, %175 ], [ %sum.0, %190 ], [ %sum.0, %201 ], [ %sum.0, %129 ], [ %sum.0, %.backedge ], [ %sum.0, %130 ], [ %sum.0, %132 ], [ %sum.0, %144 ], [ %sum.0, %171 ], [ %sum.0, %198 ], [ %sum.0, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_202_58) & (memory_controller_waitrequest == 1'd0)) & (main_202_203 == 1'd1)))
begin
main__backedge_backedge_sum_0_be_reg <= main__backedge_backedge_sum_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_sum_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_sum_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %sum.0.be = phi i32 [ %225, %204 ], [ %sum.0, %175 ], [ %sum.0, %190 ], [ %sum.0, %201 ], [ %sum.0, %129 ], [ %sum.0, %.backedge ], [ %sum.0, %130 ], [ %sum.0, %132 ], [ %sum.0, %144 ], [ %sum.0, %171 ], [ %sum.0, %198 ], [ %sum.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_204_94) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_sum_0_be_reg <= main__backedge_backedge_sum_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_sum_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_sum_0_be_reg"); $finish; end
end
end
always @(*) begin
/* main: %.backedge.backedge*/
/*   %b.0.be = phi i32 [ %208, %204 ], [ %b.0, %175 ], [ %b.0, %190 ], [ %b.0, %201 ], [ %b.0, %129 ], [ %b.0, %.backedge ], [ %b.0, %130 ], [ %136, %132 ], [ %b.0, %144 ], [ %b.0, %171 ], [ %b.0, %198 ], [ %b.0, %202 ]*/
if (((((((((cur_state == LEGUP_F_main_BB__backedge_2) & (memory_controller_waitrequest == 1'd0)) & (main__backedge_state_0_reg != 32'd5)) & (main__backedge_state_0_reg != 32'd0)) & (main__backedge_state_0_reg != 32'd1)) & (main__backedge_state_0_reg != 32'd2)) & (main__backedge_state_0_reg != 32'd3)) & (main__backedge_state_0_reg != 32'd4)))
begin
main__backedge_backedge_b_0_be = main__backedge_b_0_reg;
end
/* main: %.backedge.backedge*/
/*   %b.0.be = phi i32 [ %208, %204 ], [ %b.0, %175 ], [ %b.0, %190 ], [ %b.0, %201 ], [ %b.0, %129 ], [ %b.0, %.backedge ], [ %b.0, %130 ], [ %136, %132 ], [ %b.0, %144 ], [ %b.0, %171 ], [ %b.0, %198 ], [ %b.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_129_28) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_b_0_be = main__backedge_b_0_reg;
end
/* main: %.backedge.backedge*/
/*   %b.0.be = phi i32 [ %208, %204 ], [ %b.0, %175 ], [ %b.0, %190 ], [ %b.0, %201 ], [ %b.0, %129 ], [ %b.0, %.backedge ], [ %b.0, %130 ], [ %136, %132 ], [ %b.0, %144 ], [ %b.0, %171 ], [ %b.0, %198 ], [ %b.0, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_130_29) & (memory_controller_waitrequest == 1'd0)) & (main_130_131 == 1'd1)))
begin
main__backedge_backedge_b_0_be = main__backedge_b_0_reg;
end
/* main: %.backedge.backedge*/
/*   %b.0.be = phi i32 [ %208, %204 ], [ %b.0, %175 ], [ %b.0, %190 ], [ %b.0, %201 ], [ %b.0, %129 ], [ %b.0, %.backedge ], [ %b.0, %130 ], [ %136, %132 ], [ %b.0, %144 ], [ %b.0, %171 ], [ %b.0, %198 ], [ %b.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_132_32) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_b_0_be = main_132_136_reg;
end
/* main: %.backedge.backedge*/
/*   %b.0.be = phi i32 [ %208, %204 ], [ %b.0, %175 ], [ %b.0, %190 ], [ %b.0, %201 ], [ %b.0, %129 ], [ %b.0, %.backedge ], [ %b.0, %130 ], [ %136, %132 ], [ %b.0, %144 ], [ %b.0, %171 ], [ %b.0, %198 ], [ %b.0, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_144_33) & (memory_controller_waitrequest == 1'd0)) & (main_144_145 == 1'd0)))
begin
main__backedge_backedge_b_0_be = main__backedge_b_0_reg;
end
/* main: %.backedge.backedge*/
/*   %b.0.be = phi i32 [ %208, %204 ], [ %b.0, %175 ], [ %b.0, %190 ], [ %b.0, %201 ], [ %b.0, %129 ], [ %b.0, %.backedge ], [ %b.0, %130 ], [ %136, %132 ], [ %b.0, %144 ], [ %b.0, %171 ], [ %b.0, %198 ], [ %b.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_171_44) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_b_0_be = main__backedge_b_0_reg;
end
/* main: %.backedge.backedge*/
/*   %b.0.be = phi i32 [ %208, %204 ], [ %b.0, %175 ], [ %b.0, %190 ], [ %b.0, %201 ], [ %b.0, %129 ], [ %b.0, %.backedge ], [ %b.0, %130 ], [ %136, %132 ], [ %b.0, %144 ], [ %b.0, %171 ], [ %b.0, %198 ], [ %b.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_175_46) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_b_0_be = main__backedge_b_0_reg;
end
/* main: %.backedge.backedge*/
/*   %b.0.be = phi i32 [ %208, %204 ], [ %b.0, %175 ], [ %b.0, %190 ], [ %b.0, %201 ], [ %b.0, %129 ], [ %b.0, %.backedge ], [ %b.0, %130 ], [ %136, %132 ], [ %b.0, %144 ], [ %b.0, %171 ], [ %b.0, %198 ], [ %b.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_190_53) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_b_0_be = main__backedge_b_0_reg;
end
/* main: %.backedge.backedge*/
/*   %b.0.be = phi i32 [ %208, %204 ], [ %b.0, %175 ], [ %b.0, %190 ], [ %b.0, %201 ], [ %b.0, %129 ], [ %b.0, %.backedge ], [ %b.0, %130 ], [ %136, %132 ], [ %b.0, %144 ], [ %b.0, %171 ], [ %b.0, %198 ], [ %b.0, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_198_56) & (memory_controller_waitrequest == 1'd0)) & (main_173_174_reg == 1'd1)))
begin
main__backedge_backedge_b_0_be = main__backedge_b_0_reg;
end
/* main: %.backedge.backedge*/
/*   %b.0.be = phi i32 [ %208, %204 ], [ %b.0, %175 ], [ %b.0, %190 ], [ %b.0, %201 ], [ %b.0, %129 ], [ %b.0, %.backedge ], [ %b.0, %130 ], [ %136, %132 ], [ %b.0, %144 ], [ %b.0, %171 ], [ %b.0, %198 ], [ %b.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_201_57) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_b_0_be = main__backedge_b_0_reg;
end
/* main: %.backedge.backedge*/
/*   %b.0.be = phi i32 [ %208, %204 ], [ %b.0, %175 ], [ %b.0, %190 ], [ %b.0, %201 ], [ %b.0, %129 ], [ %b.0, %.backedge ], [ %b.0, %130 ], [ %136, %132 ], [ %b.0, %144 ], [ %b.0, %171 ], [ %b.0, %198 ], [ %b.0, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_202_58) & (memory_controller_waitrequest == 1'd0)) & (main_202_203 == 1'd1)))
begin
main__backedge_backedge_b_0_be = main__backedge_b_0_reg;
end
/* main: %.backedge.backedge*/
/*   %b.0.be = phi i32 [ %208, %204 ], [ %b.0, %175 ], [ %b.0, %190 ], [ %b.0, %201 ], [ %b.0, %129 ], [ %b.0, %.backedge ], [ %b.0, %130 ], [ %136, %132 ], [ %b.0, %144 ], [ %b.0, %171 ], [ %b.0, %198 ], [ %b.0, %202 ]*/
else /* if (((cur_state == LEGUP_F_main_BB_204_94) & (memory_controller_waitrequest == 1'd0))) */
begin
main__backedge_backedge_b_0_be = main_204_208_reg;
end
end
always @(posedge clk) begin
/* main: %.backedge.backedge*/
/*   %b.0.be = phi i32 [ %208, %204 ], [ %b.0, %175 ], [ %b.0, %190 ], [ %b.0, %201 ], [ %b.0, %129 ], [ %b.0, %.backedge ], [ %b.0, %130 ], [ %136, %132 ], [ %b.0, %144 ], [ %b.0, %171 ], [ %b.0, %198 ], [ %b.0, %202 ]*/
if (((((((((cur_state == LEGUP_F_main_BB__backedge_2) & (memory_controller_waitrequest == 1'd0)) & (main__backedge_state_0_reg != 32'd5)) & (main__backedge_state_0_reg != 32'd0)) & (main__backedge_state_0_reg != 32'd1)) & (main__backedge_state_0_reg != 32'd2)) & (main__backedge_state_0_reg != 32'd3)) & (main__backedge_state_0_reg != 32'd4)))
begin
main__backedge_backedge_b_0_be_reg <= main__backedge_backedge_b_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_b_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_b_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %b.0.be = phi i32 [ %208, %204 ], [ %b.0, %175 ], [ %b.0, %190 ], [ %b.0, %201 ], [ %b.0, %129 ], [ %b.0, %.backedge ], [ %b.0, %130 ], [ %136, %132 ], [ %b.0, %144 ], [ %b.0, %171 ], [ %b.0, %198 ], [ %b.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_129_28) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_b_0_be_reg <= main__backedge_backedge_b_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_b_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_b_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %b.0.be = phi i32 [ %208, %204 ], [ %b.0, %175 ], [ %b.0, %190 ], [ %b.0, %201 ], [ %b.0, %129 ], [ %b.0, %.backedge ], [ %b.0, %130 ], [ %136, %132 ], [ %b.0, %144 ], [ %b.0, %171 ], [ %b.0, %198 ], [ %b.0, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_130_29) & (memory_controller_waitrequest == 1'd0)) & (main_130_131 == 1'd1)))
begin
main__backedge_backedge_b_0_be_reg <= main__backedge_backedge_b_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_b_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_b_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %b.0.be = phi i32 [ %208, %204 ], [ %b.0, %175 ], [ %b.0, %190 ], [ %b.0, %201 ], [ %b.0, %129 ], [ %b.0, %.backedge ], [ %b.0, %130 ], [ %136, %132 ], [ %b.0, %144 ], [ %b.0, %171 ], [ %b.0, %198 ], [ %b.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_132_32) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_b_0_be_reg <= main__backedge_backedge_b_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_b_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_b_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %b.0.be = phi i32 [ %208, %204 ], [ %b.0, %175 ], [ %b.0, %190 ], [ %b.0, %201 ], [ %b.0, %129 ], [ %b.0, %.backedge ], [ %b.0, %130 ], [ %136, %132 ], [ %b.0, %144 ], [ %b.0, %171 ], [ %b.0, %198 ], [ %b.0, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_144_33) & (memory_controller_waitrequest == 1'd0)) & (main_144_145 == 1'd0)))
begin
main__backedge_backedge_b_0_be_reg <= main__backedge_backedge_b_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_b_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_b_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %b.0.be = phi i32 [ %208, %204 ], [ %b.0, %175 ], [ %b.0, %190 ], [ %b.0, %201 ], [ %b.0, %129 ], [ %b.0, %.backedge ], [ %b.0, %130 ], [ %136, %132 ], [ %b.0, %144 ], [ %b.0, %171 ], [ %b.0, %198 ], [ %b.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_171_44) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_b_0_be_reg <= main__backedge_backedge_b_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_b_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_b_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %b.0.be = phi i32 [ %208, %204 ], [ %b.0, %175 ], [ %b.0, %190 ], [ %b.0, %201 ], [ %b.0, %129 ], [ %b.0, %.backedge ], [ %b.0, %130 ], [ %136, %132 ], [ %b.0, %144 ], [ %b.0, %171 ], [ %b.0, %198 ], [ %b.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_175_46) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_b_0_be_reg <= main__backedge_backedge_b_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_b_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_b_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %b.0.be = phi i32 [ %208, %204 ], [ %b.0, %175 ], [ %b.0, %190 ], [ %b.0, %201 ], [ %b.0, %129 ], [ %b.0, %.backedge ], [ %b.0, %130 ], [ %136, %132 ], [ %b.0, %144 ], [ %b.0, %171 ], [ %b.0, %198 ], [ %b.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_190_53) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_b_0_be_reg <= main__backedge_backedge_b_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_b_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_b_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %b.0.be = phi i32 [ %208, %204 ], [ %b.0, %175 ], [ %b.0, %190 ], [ %b.0, %201 ], [ %b.0, %129 ], [ %b.0, %.backedge ], [ %b.0, %130 ], [ %136, %132 ], [ %b.0, %144 ], [ %b.0, %171 ], [ %b.0, %198 ], [ %b.0, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_198_56) & (memory_controller_waitrequest == 1'd0)) & (main_173_174_reg == 1'd1)))
begin
main__backedge_backedge_b_0_be_reg <= main__backedge_backedge_b_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_b_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_b_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %b.0.be = phi i32 [ %208, %204 ], [ %b.0, %175 ], [ %b.0, %190 ], [ %b.0, %201 ], [ %b.0, %129 ], [ %b.0, %.backedge ], [ %b.0, %130 ], [ %136, %132 ], [ %b.0, %144 ], [ %b.0, %171 ], [ %b.0, %198 ], [ %b.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_201_57) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_b_0_be_reg <= main__backedge_backedge_b_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_b_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_b_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %b.0.be = phi i32 [ %208, %204 ], [ %b.0, %175 ], [ %b.0, %190 ], [ %b.0, %201 ], [ %b.0, %129 ], [ %b.0, %.backedge ], [ %b.0, %130 ], [ %136, %132 ], [ %b.0, %144 ], [ %b.0, %171 ], [ %b.0, %198 ], [ %b.0, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_202_58) & (memory_controller_waitrequest == 1'd0)) & (main_202_203 == 1'd1)))
begin
main__backedge_backedge_b_0_be_reg <= main__backedge_backedge_b_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_b_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_b_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %b.0.be = phi i32 [ %208, %204 ], [ %b.0, %175 ], [ %b.0, %190 ], [ %b.0, %201 ], [ %b.0, %129 ], [ %b.0, %.backedge ], [ %b.0, %130 ], [ %136, %132 ], [ %b.0, %144 ], [ %b.0, %171 ], [ %b.0, %198 ], [ %b.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_204_94) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_b_0_be_reg <= main__backedge_backedge_b_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_b_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_b_0_be_reg"); $finish; end
end
end
always @(*) begin
/* main: %.backedge.backedge*/
/*   %a.0.be = phi i32 [ %206, %204 ], [ %a.0, %175 ], [ %a.0, %190 ], [ %a.0, %201 ], [ 0, %129 ], [ %a.0, %.backedge ], [ %a.0, %130 ], [ %134, %132 ], [ %a.0, %144 ], [ %a.0, %171 ], [ %a.0, %198 ], [ %a.0, %202 ]*/
if (((((((((cur_state == LEGUP_F_main_BB__backedge_2) & (memory_controller_waitrequest == 1'd0)) & (main__backedge_state_0_reg != 32'd5)) & (main__backedge_state_0_reg != 32'd0)) & (main__backedge_state_0_reg != 32'd1)) & (main__backedge_state_0_reg != 32'd2)) & (main__backedge_state_0_reg != 32'd3)) & (main__backedge_state_0_reg != 32'd4)))
begin
main__backedge_backedge_a_0_be = main__backedge_a_0_reg;
end
/* main: %.backedge.backedge*/
/*   %a.0.be = phi i32 [ %206, %204 ], [ %a.0, %175 ], [ %a.0, %190 ], [ %a.0, %201 ], [ 0, %129 ], [ %a.0, %.backedge ], [ %a.0, %130 ], [ %134, %132 ], [ %a.0, %144 ], [ %a.0, %171 ], [ %a.0, %198 ], [ %a.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_129_28) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_a_0_be = 32'd0;
end
/* main: %.backedge.backedge*/
/*   %a.0.be = phi i32 [ %206, %204 ], [ %a.0, %175 ], [ %a.0, %190 ], [ %a.0, %201 ], [ 0, %129 ], [ %a.0, %.backedge ], [ %a.0, %130 ], [ %134, %132 ], [ %a.0, %144 ], [ %a.0, %171 ], [ %a.0, %198 ], [ %a.0, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_130_29) & (memory_controller_waitrequest == 1'd0)) & (main_130_131 == 1'd1)))
begin
main__backedge_backedge_a_0_be = main__backedge_a_0_reg;
end
/* main: %.backedge.backedge*/
/*   %a.0.be = phi i32 [ %206, %204 ], [ %a.0, %175 ], [ %a.0, %190 ], [ %a.0, %201 ], [ 0, %129 ], [ %a.0, %.backedge ], [ %a.0, %130 ], [ %134, %132 ], [ %a.0, %144 ], [ %a.0, %171 ], [ %a.0, %198 ], [ %a.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_132_32) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_a_0_be = main_132_134_reg;
end
/* main: %.backedge.backedge*/
/*   %a.0.be = phi i32 [ %206, %204 ], [ %a.0, %175 ], [ %a.0, %190 ], [ %a.0, %201 ], [ 0, %129 ], [ %a.0, %.backedge ], [ %a.0, %130 ], [ %134, %132 ], [ %a.0, %144 ], [ %a.0, %171 ], [ %a.0, %198 ], [ %a.0, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_144_33) & (memory_controller_waitrequest == 1'd0)) & (main_144_145 == 1'd0)))
begin
main__backedge_backedge_a_0_be = main__backedge_a_0_reg;
end
/* main: %.backedge.backedge*/
/*   %a.0.be = phi i32 [ %206, %204 ], [ %a.0, %175 ], [ %a.0, %190 ], [ %a.0, %201 ], [ 0, %129 ], [ %a.0, %.backedge ], [ %a.0, %130 ], [ %134, %132 ], [ %a.0, %144 ], [ %a.0, %171 ], [ %a.0, %198 ], [ %a.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_171_44) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_a_0_be = main__backedge_a_0_reg;
end
/* main: %.backedge.backedge*/
/*   %a.0.be = phi i32 [ %206, %204 ], [ %a.0, %175 ], [ %a.0, %190 ], [ %a.0, %201 ], [ 0, %129 ], [ %a.0, %.backedge ], [ %a.0, %130 ], [ %134, %132 ], [ %a.0, %144 ], [ %a.0, %171 ], [ %a.0, %198 ], [ %a.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_175_46) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_a_0_be = main__backedge_a_0_reg;
end
/* main: %.backedge.backedge*/
/*   %a.0.be = phi i32 [ %206, %204 ], [ %a.0, %175 ], [ %a.0, %190 ], [ %a.0, %201 ], [ 0, %129 ], [ %a.0, %.backedge ], [ %a.0, %130 ], [ %134, %132 ], [ %a.0, %144 ], [ %a.0, %171 ], [ %a.0, %198 ], [ %a.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_190_53) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_a_0_be = main__backedge_a_0_reg;
end
/* main: %.backedge.backedge*/
/*   %a.0.be = phi i32 [ %206, %204 ], [ %a.0, %175 ], [ %a.0, %190 ], [ %a.0, %201 ], [ 0, %129 ], [ %a.0, %.backedge ], [ %a.0, %130 ], [ %134, %132 ], [ %a.0, %144 ], [ %a.0, %171 ], [ %a.0, %198 ], [ %a.0, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_198_56) & (memory_controller_waitrequest == 1'd0)) & (main_173_174_reg == 1'd1)))
begin
main__backedge_backedge_a_0_be = main__backedge_a_0_reg;
end
/* main: %.backedge.backedge*/
/*   %a.0.be = phi i32 [ %206, %204 ], [ %a.0, %175 ], [ %a.0, %190 ], [ %a.0, %201 ], [ 0, %129 ], [ %a.0, %.backedge ], [ %a.0, %130 ], [ %134, %132 ], [ %a.0, %144 ], [ %a.0, %171 ], [ %a.0, %198 ], [ %a.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_201_57) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_a_0_be = main__backedge_a_0_reg;
end
/* main: %.backedge.backedge*/
/*   %a.0.be = phi i32 [ %206, %204 ], [ %a.0, %175 ], [ %a.0, %190 ], [ %a.0, %201 ], [ 0, %129 ], [ %a.0, %.backedge ], [ %a.0, %130 ], [ %134, %132 ], [ %a.0, %144 ], [ %a.0, %171 ], [ %a.0, %198 ], [ %a.0, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_202_58) & (memory_controller_waitrequest == 1'd0)) & (main_202_203 == 1'd1)))
begin
main__backedge_backedge_a_0_be = main__backedge_a_0_reg;
end
/* main: %.backedge.backedge*/
/*   %a.0.be = phi i32 [ %206, %204 ], [ %a.0, %175 ], [ %a.0, %190 ], [ %a.0, %201 ], [ 0, %129 ], [ %a.0, %.backedge ], [ %a.0, %130 ], [ %134, %132 ], [ %a.0, %144 ], [ %a.0, %171 ], [ %a.0, %198 ], [ %a.0, %202 ]*/
else /* if (((cur_state == LEGUP_F_main_BB_204_94) & (memory_controller_waitrequest == 1'd0))) */
begin
main__backedge_backedge_a_0_be = main_204_206_reg;
end
end
always @(posedge clk) begin
/* main: %.backedge.backedge*/
/*   %a.0.be = phi i32 [ %206, %204 ], [ %a.0, %175 ], [ %a.0, %190 ], [ %a.0, %201 ], [ 0, %129 ], [ %a.0, %.backedge ], [ %a.0, %130 ], [ %134, %132 ], [ %a.0, %144 ], [ %a.0, %171 ], [ %a.0, %198 ], [ %a.0, %202 ]*/
if (((((((((cur_state == LEGUP_F_main_BB__backedge_2) & (memory_controller_waitrequest == 1'd0)) & (main__backedge_state_0_reg != 32'd5)) & (main__backedge_state_0_reg != 32'd0)) & (main__backedge_state_0_reg != 32'd1)) & (main__backedge_state_0_reg != 32'd2)) & (main__backedge_state_0_reg != 32'd3)) & (main__backedge_state_0_reg != 32'd4)))
begin
main__backedge_backedge_a_0_be_reg <= main__backedge_backedge_a_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_a_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_a_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %a.0.be = phi i32 [ %206, %204 ], [ %a.0, %175 ], [ %a.0, %190 ], [ %a.0, %201 ], [ 0, %129 ], [ %a.0, %.backedge ], [ %a.0, %130 ], [ %134, %132 ], [ %a.0, %144 ], [ %a.0, %171 ], [ %a.0, %198 ], [ %a.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_129_28) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_a_0_be_reg <= main__backedge_backedge_a_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_a_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_a_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %a.0.be = phi i32 [ %206, %204 ], [ %a.0, %175 ], [ %a.0, %190 ], [ %a.0, %201 ], [ 0, %129 ], [ %a.0, %.backedge ], [ %a.0, %130 ], [ %134, %132 ], [ %a.0, %144 ], [ %a.0, %171 ], [ %a.0, %198 ], [ %a.0, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_130_29) & (memory_controller_waitrequest == 1'd0)) & (main_130_131 == 1'd1)))
begin
main__backedge_backedge_a_0_be_reg <= main__backedge_backedge_a_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_a_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_a_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %a.0.be = phi i32 [ %206, %204 ], [ %a.0, %175 ], [ %a.0, %190 ], [ %a.0, %201 ], [ 0, %129 ], [ %a.0, %.backedge ], [ %a.0, %130 ], [ %134, %132 ], [ %a.0, %144 ], [ %a.0, %171 ], [ %a.0, %198 ], [ %a.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_132_32) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_a_0_be_reg <= main__backedge_backedge_a_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_a_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_a_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %a.0.be = phi i32 [ %206, %204 ], [ %a.0, %175 ], [ %a.0, %190 ], [ %a.0, %201 ], [ 0, %129 ], [ %a.0, %.backedge ], [ %a.0, %130 ], [ %134, %132 ], [ %a.0, %144 ], [ %a.0, %171 ], [ %a.0, %198 ], [ %a.0, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_144_33) & (memory_controller_waitrequest == 1'd0)) & (main_144_145 == 1'd0)))
begin
main__backedge_backedge_a_0_be_reg <= main__backedge_backedge_a_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_a_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_a_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %a.0.be = phi i32 [ %206, %204 ], [ %a.0, %175 ], [ %a.0, %190 ], [ %a.0, %201 ], [ 0, %129 ], [ %a.0, %.backedge ], [ %a.0, %130 ], [ %134, %132 ], [ %a.0, %144 ], [ %a.0, %171 ], [ %a.0, %198 ], [ %a.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_171_44) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_a_0_be_reg <= main__backedge_backedge_a_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_a_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_a_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %a.0.be = phi i32 [ %206, %204 ], [ %a.0, %175 ], [ %a.0, %190 ], [ %a.0, %201 ], [ 0, %129 ], [ %a.0, %.backedge ], [ %a.0, %130 ], [ %134, %132 ], [ %a.0, %144 ], [ %a.0, %171 ], [ %a.0, %198 ], [ %a.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_175_46) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_a_0_be_reg <= main__backedge_backedge_a_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_a_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_a_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %a.0.be = phi i32 [ %206, %204 ], [ %a.0, %175 ], [ %a.0, %190 ], [ %a.0, %201 ], [ 0, %129 ], [ %a.0, %.backedge ], [ %a.0, %130 ], [ %134, %132 ], [ %a.0, %144 ], [ %a.0, %171 ], [ %a.0, %198 ], [ %a.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_190_53) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_a_0_be_reg <= main__backedge_backedge_a_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_a_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_a_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %a.0.be = phi i32 [ %206, %204 ], [ %a.0, %175 ], [ %a.0, %190 ], [ %a.0, %201 ], [ 0, %129 ], [ %a.0, %.backedge ], [ %a.0, %130 ], [ %134, %132 ], [ %a.0, %144 ], [ %a.0, %171 ], [ %a.0, %198 ], [ %a.0, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_198_56) & (memory_controller_waitrequest == 1'd0)) & (main_173_174_reg == 1'd1)))
begin
main__backedge_backedge_a_0_be_reg <= main__backedge_backedge_a_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_a_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_a_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %a.0.be = phi i32 [ %206, %204 ], [ %a.0, %175 ], [ %a.0, %190 ], [ %a.0, %201 ], [ 0, %129 ], [ %a.0, %.backedge ], [ %a.0, %130 ], [ %134, %132 ], [ %a.0, %144 ], [ %a.0, %171 ], [ %a.0, %198 ], [ %a.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_201_57) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_a_0_be_reg <= main__backedge_backedge_a_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_a_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_a_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %a.0.be = phi i32 [ %206, %204 ], [ %a.0, %175 ], [ %a.0, %190 ], [ %a.0, %201 ], [ 0, %129 ], [ %a.0, %.backedge ], [ %a.0, %130 ], [ %134, %132 ], [ %a.0, %144 ], [ %a.0, %171 ], [ %a.0, %198 ], [ %a.0, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_202_58) & (memory_controller_waitrequest == 1'd0)) & (main_202_203 == 1'd1)))
begin
main__backedge_backedge_a_0_be_reg <= main__backedge_backedge_a_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_a_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_a_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %a.0.be = phi i32 [ %206, %204 ], [ %a.0, %175 ], [ %a.0, %190 ], [ %a.0, %201 ], [ 0, %129 ], [ %a.0, %.backedge ], [ %a.0, %130 ], [ %134, %132 ], [ %a.0, %144 ], [ %a.0, %171 ], [ %a.0, %198 ], [ %a.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_204_94) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_a_0_be_reg <= main__backedge_backedge_a_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_a_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_a_0_be_reg"); $finish; end
end
end
always @(*) begin
/* main: %.backedge.backedge*/
/*   %pos_b_X.0.be = phi i32 [ %pos_b_X.0, %204 ], [ %pos_b_X.0, %175 ], [ %180, %190 ], [ %pos_b_X.0, %201 ], [ %pos_b_X.0, %129 ], [ %pos_b_X.0, %.backedge ], [ %pos_b_X.0, %130 ], [ %142, %132 ], [ %pos_b_X.0, %144 ], [ %pos_b_X.0, %171 ], [ -1, %198 ], [ %pos_b_X.0, %202 ]*/
if (((((((((cur_state == LEGUP_F_main_BB__backedge_2) & (memory_controller_waitrequest == 1'd0)) & (main__backedge_state_0_reg != 32'd5)) & (main__backedge_state_0_reg != 32'd0)) & (main__backedge_state_0_reg != 32'd1)) & (main__backedge_state_0_reg != 32'd2)) & (main__backedge_state_0_reg != 32'd3)) & (main__backedge_state_0_reg != 32'd4)))
begin
main__backedge_backedge_pos_b_X_0_be = main__backedge_pos_b_X_0_reg;
end
/* main: %.backedge.backedge*/
/*   %pos_b_X.0.be = phi i32 [ %pos_b_X.0, %204 ], [ %pos_b_X.0, %175 ], [ %180, %190 ], [ %pos_b_X.0, %201 ], [ %pos_b_X.0, %129 ], [ %pos_b_X.0, %.backedge ], [ %pos_b_X.0, %130 ], [ %142, %132 ], [ %pos_b_X.0, %144 ], [ %pos_b_X.0, %171 ], [ -1, %198 ], [ %pos_b_X.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_129_28) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_pos_b_X_0_be = main__backedge_pos_b_X_0_reg;
end
/* main: %.backedge.backedge*/
/*   %pos_b_X.0.be = phi i32 [ %pos_b_X.0, %204 ], [ %pos_b_X.0, %175 ], [ %180, %190 ], [ %pos_b_X.0, %201 ], [ %pos_b_X.0, %129 ], [ %pos_b_X.0, %.backedge ], [ %pos_b_X.0, %130 ], [ %142, %132 ], [ %pos_b_X.0, %144 ], [ %pos_b_X.0, %171 ], [ -1, %198 ], [ %pos_b_X.0, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_130_29) & (memory_controller_waitrequest == 1'd0)) & (main_130_131 == 1'd1)))
begin
main__backedge_backedge_pos_b_X_0_be = main__backedge_pos_b_X_0_reg;
end
/* main: %.backedge.backedge*/
/*   %pos_b_X.0.be = phi i32 [ %pos_b_X.0, %204 ], [ %pos_b_X.0, %175 ], [ %180, %190 ], [ %pos_b_X.0, %201 ], [ %pos_b_X.0, %129 ], [ %pos_b_X.0, %.backedge ], [ %pos_b_X.0, %130 ], [ %142, %132 ], [ %pos_b_X.0, %144 ], [ %pos_b_X.0, %171 ], [ -1, %198 ], [ %pos_b_X.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_132_32) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_pos_b_X_0_be = main_132_142;
end
/* main: %.backedge.backedge*/
/*   %pos_b_X.0.be = phi i32 [ %pos_b_X.0, %204 ], [ %pos_b_X.0, %175 ], [ %180, %190 ], [ %pos_b_X.0, %201 ], [ %pos_b_X.0, %129 ], [ %pos_b_X.0, %.backedge ], [ %pos_b_X.0, %130 ], [ %142, %132 ], [ %pos_b_X.0, %144 ], [ %pos_b_X.0, %171 ], [ -1, %198 ], [ %pos_b_X.0, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_144_33) & (memory_controller_waitrequest == 1'd0)) & (main_144_145 == 1'd0)))
begin
main__backedge_backedge_pos_b_X_0_be = main__backedge_pos_b_X_0_reg;
end
/* main: %.backedge.backedge*/
/*   %pos_b_X.0.be = phi i32 [ %pos_b_X.0, %204 ], [ %pos_b_X.0, %175 ], [ %180, %190 ], [ %pos_b_X.0, %201 ], [ %pos_b_X.0, %129 ], [ %pos_b_X.0, %.backedge ], [ %pos_b_X.0, %130 ], [ %142, %132 ], [ %pos_b_X.0, %144 ], [ %pos_b_X.0, %171 ], [ -1, %198 ], [ %pos_b_X.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_171_44) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_pos_b_X_0_be = main__backedge_pos_b_X_0_reg;
end
/* main: %.backedge.backedge*/
/*   %pos_b_X.0.be = phi i32 [ %pos_b_X.0, %204 ], [ %pos_b_X.0, %175 ], [ %180, %190 ], [ %pos_b_X.0, %201 ], [ %pos_b_X.0, %129 ], [ %pos_b_X.0, %.backedge ], [ %pos_b_X.0, %130 ], [ %142, %132 ], [ %pos_b_X.0, %144 ], [ %pos_b_X.0, %171 ], [ -1, %198 ], [ %pos_b_X.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_175_46) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_pos_b_X_0_be = main__backedge_pos_b_X_0_reg;
end
/* main: %.backedge.backedge*/
/*   %pos_b_X.0.be = phi i32 [ %pos_b_X.0, %204 ], [ %pos_b_X.0, %175 ], [ %180, %190 ], [ %pos_b_X.0, %201 ], [ %pos_b_X.0, %129 ], [ %pos_b_X.0, %.backedge ], [ %pos_b_X.0, %130 ], [ %142, %132 ], [ %pos_b_X.0, %144 ], [ %pos_b_X.0, %171 ], [ -1, %198 ], [ %pos_b_X.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_190_53) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_pos_b_X_0_be = main_177_180_reg;
end
/* main: %.backedge.backedge*/
/*   %pos_b_X.0.be = phi i32 [ %pos_b_X.0, %204 ], [ %pos_b_X.0, %175 ], [ %180, %190 ], [ %pos_b_X.0, %201 ], [ %pos_b_X.0, %129 ], [ %pos_b_X.0, %.backedge ], [ %pos_b_X.0, %130 ], [ %142, %132 ], [ %pos_b_X.0, %144 ], [ %pos_b_X.0, %171 ], [ -1, %198 ], [ %pos_b_X.0, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_198_56) & (memory_controller_waitrequest == 1'd0)) & (main_173_174_reg == 1'd1)))
begin
main__backedge_backedge_pos_b_X_0_be = -32'd1;
end
/* main: %.backedge.backedge*/
/*   %pos_b_X.0.be = phi i32 [ %pos_b_X.0, %204 ], [ %pos_b_X.0, %175 ], [ %180, %190 ], [ %pos_b_X.0, %201 ], [ %pos_b_X.0, %129 ], [ %pos_b_X.0, %.backedge ], [ %pos_b_X.0, %130 ], [ %142, %132 ], [ %pos_b_X.0, %144 ], [ %pos_b_X.0, %171 ], [ -1, %198 ], [ %pos_b_X.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_201_57) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_pos_b_X_0_be = main__backedge_pos_b_X_0_reg;
end
/* main: %.backedge.backedge*/
/*   %pos_b_X.0.be = phi i32 [ %pos_b_X.0, %204 ], [ %pos_b_X.0, %175 ], [ %180, %190 ], [ %pos_b_X.0, %201 ], [ %pos_b_X.0, %129 ], [ %pos_b_X.0, %.backedge ], [ %pos_b_X.0, %130 ], [ %142, %132 ], [ %pos_b_X.0, %144 ], [ %pos_b_X.0, %171 ], [ -1, %198 ], [ %pos_b_X.0, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_202_58) & (memory_controller_waitrequest == 1'd0)) & (main_202_203 == 1'd1)))
begin
main__backedge_backedge_pos_b_X_0_be = main__backedge_pos_b_X_0_reg;
end
/* main: %.backedge.backedge*/
/*   %pos_b_X.0.be = phi i32 [ %pos_b_X.0, %204 ], [ %pos_b_X.0, %175 ], [ %180, %190 ], [ %pos_b_X.0, %201 ], [ %pos_b_X.0, %129 ], [ %pos_b_X.0, %.backedge ], [ %pos_b_X.0, %130 ], [ %142, %132 ], [ %pos_b_X.0, %144 ], [ %pos_b_X.0, %171 ], [ -1, %198 ], [ %pos_b_X.0, %202 ]*/
else /* if (((cur_state == LEGUP_F_main_BB_204_94) & (memory_controller_waitrequest == 1'd0))) */
begin
main__backedge_backedge_pos_b_X_0_be = main__backedge_pos_b_X_0_reg;
end
end
always @(posedge clk) begin
/* main: %.backedge.backedge*/
/*   %pos_b_X.0.be = phi i32 [ %pos_b_X.0, %204 ], [ %pos_b_X.0, %175 ], [ %180, %190 ], [ %pos_b_X.0, %201 ], [ %pos_b_X.0, %129 ], [ %pos_b_X.0, %.backedge ], [ %pos_b_X.0, %130 ], [ %142, %132 ], [ %pos_b_X.0, %144 ], [ %pos_b_X.0, %171 ], [ -1, %198 ], [ %pos_b_X.0, %202 ]*/
if (((((((((cur_state == LEGUP_F_main_BB__backedge_2) & (memory_controller_waitrequest == 1'd0)) & (main__backedge_state_0_reg != 32'd5)) & (main__backedge_state_0_reg != 32'd0)) & (main__backedge_state_0_reg != 32'd1)) & (main__backedge_state_0_reg != 32'd2)) & (main__backedge_state_0_reg != 32'd3)) & (main__backedge_state_0_reg != 32'd4)))
begin
main__backedge_backedge_pos_b_X_0_be_reg <= main__backedge_backedge_pos_b_X_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_pos_b_X_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_pos_b_X_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %pos_b_X.0.be = phi i32 [ %pos_b_X.0, %204 ], [ %pos_b_X.0, %175 ], [ %180, %190 ], [ %pos_b_X.0, %201 ], [ %pos_b_X.0, %129 ], [ %pos_b_X.0, %.backedge ], [ %pos_b_X.0, %130 ], [ %142, %132 ], [ %pos_b_X.0, %144 ], [ %pos_b_X.0, %171 ], [ -1, %198 ], [ %pos_b_X.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_129_28) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_pos_b_X_0_be_reg <= main__backedge_backedge_pos_b_X_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_pos_b_X_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_pos_b_X_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %pos_b_X.0.be = phi i32 [ %pos_b_X.0, %204 ], [ %pos_b_X.0, %175 ], [ %180, %190 ], [ %pos_b_X.0, %201 ], [ %pos_b_X.0, %129 ], [ %pos_b_X.0, %.backedge ], [ %pos_b_X.0, %130 ], [ %142, %132 ], [ %pos_b_X.0, %144 ], [ %pos_b_X.0, %171 ], [ -1, %198 ], [ %pos_b_X.0, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_130_29) & (memory_controller_waitrequest == 1'd0)) & (main_130_131 == 1'd1)))
begin
main__backedge_backedge_pos_b_X_0_be_reg <= main__backedge_backedge_pos_b_X_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_pos_b_X_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_pos_b_X_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %pos_b_X.0.be = phi i32 [ %pos_b_X.0, %204 ], [ %pos_b_X.0, %175 ], [ %180, %190 ], [ %pos_b_X.0, %201 ], [ %pos_b_X.0, %129 ], [ %pos_b_X.0, %.backedge ], [ %pos_b_X.0, %130 ], [ %142, %132 ], [ %pos_b_X.0, %144 ], [ %pos_b_X.0, %171 ], [ -1, %198 ], [ %pos_b_X.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_132_32) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_pos_b_X_0_be_reg <= main__backedge_backedge_pos_b_X_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_pos_b_X_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_pos_b_X_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %pos_b_X.0.be = phi i32 [ %pos_b_X.0, %204 ], [ %pos_b_X.0, %175 ], [ %180, %190 ], [ %pos_b_X.0, %201 ], [ %pos_b_X.0, %129 ], [ %pos_b_X.0, %.backedge ], [ %pos_b_X.0, %130 ], [ %142, %132 ], [ %pos_b_X.0, %144 ], [ %pos_b_X.0, %171 ], [ -1, %198 ], [ %pos_b_X.0, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_144_33) & (memory_controller_waitrequest == 1'd0)) & (main_144_145 == 1'd0)))
begin
main__backedge_backedge_pos_b_X_0_be_reg <= main__backedge_backedge_pos_b_X_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_pos_b_X_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_pos_b_X_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %pos_b_X.0.be = phi i32 [ %pos_b_X.0, %204 ], [ %pos_b_X.0, %175 ], [ %180, %190 ], [ %pos_b_X.0, %201 ], [ %pos_b_X.0, %129 ], [ %pos_b_X.0, %.backedge ], [ %pos_b_X.0, %130 ], [ %142, %132 ], [ %pos_b_X.0, %144 ], [ %pos_b_X.0, %171 ], [ -1, %198 ], [ %pos_b_X.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_171_44) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_pos_b_X_0_be_reg <= main__backedge_backedge_pos_b_X_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_pos_b_X_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_pos_b_X_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %pos_b_X.0.be = phi i32 [ %pos_b_X.0, %204 ], [ %pos_b_X.0, %175 ], [ %180, %190 ], [ %pos_b_X.0, %201 ], [ %pos_b_X.0, %129 ], [ %pos_b_X.0, %.backedge ], [ %pos_b_X.0, %130 ], [ %142, %132 ], [ %pos_b_X.0, %144 ], [ %pos_b_X.0, %171 ], [ -1, %198 ], [ %pos_b_X.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_175_46) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_pos_b_X_0_be_reg <= main__backedge_backedge_pos_b_X_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_pos_b_X_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_pos_b_X_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %pos_b_X.0.be = phi i32 [ %pos_b_X.0, %204 ], [ %pos_b_X.0, %175 ], [ %180, %190 ], [ %pos_b_X.0, %201 ], [ %pos_b_X.0, %129 ], [ %pos_b_X.0, %.backedge ], [ %pos_b_X.0, %130 ], [ %142, %132 ], [ %pos_b_X.0, %144 ], [ %pos_b_X.0, %171 ], [ -1, %198 ], [ %pos_b_X.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_190_53) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_pos_b_X_0_be_reg <= main__backedge_backedge_pos_b_X_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_pos_b_X_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_pos_b_X_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %pos_b_X.0.be = phi i32 [ %pos_b_X.0, %204 ], [ %pos_b_X.0, %175 ], [ %180, %190 ], [ %pos_b_X.0, %201 ], [ %pos_b_X.0, %129 ], [ %pos_b_X.0, %.backedge ], [ %pos_b_X.0, %130 ], [ %142, %132 ], [ %pos_b_X.0, %144 ], [ %pos_b_X.0, %171 ], [ -1, %198 ], [ %pos_b_X.0, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_198_56) & (memory_controller_waitrequest == 1'd0)) & (main_173_174_reg == 1'd1)))
begin
main__backedge_backedge_pos_b_X_0_be_reg <= main__backedge_backedge_pos_b_X_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_pos_b_X_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_pos_b_X_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %pos_b_X.0.be = phi i32 [ %pos_b_X.0, %204 ], [ %pos_b_X.0, %175 ], [ %180, %190 ], [ %pos_b_X.0, %201 ], [ %pos_b_X.0, %129 ], [ %pos_b_X.0, %.backedge ], [ %pos_b_X.0, %130 ], [ %142, %132 ], [ %pos_b_X.0, %144 ], [ %pos_b_X.0, %171 ], [ -1, %198 ], [ %pos_b_X.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_201_57) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_pos_b_X_0_be_reg <= main__backedge_backedge_pos_b_X_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_pos_b_X_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_pos_b_X_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %pos_b_X.0.be = phi i32 [ %pos_b_X.0, %204 ], [ %pos_b_X.0, %175 ], [ %180, %190 ], [ %pos_b_X.0, %201 ], [ %pos_b_X.0, %129 ], [ %pos_b_X.0, %.backedge ], [ %pos_b_X.0, %130 ], [ %142, %132 ], [ %pos_b_X.0, %144 ], [ %pos_b_X.0, %171 ], [ -1, %198 ], [ %pos_b_X.0, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_202_58) & (memory_controller_waitrequest == 1'd0)) & (main_202_203 == 1'd1)))
begin
main__backedge_backedge_pos_b_X_0_be_reg <= main__backedge_backedge_pos_b_X_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_pos_b_X_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_pos_b_X_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %pos_b_X.0.be = phi i32 [ %pos_b_X.0, %204 ], [ %pos_b_X.0, %175 ], [ %180, %190 ], [ %pos_b_X.0, %201 ], [ %pos_b_X.0, %129 ], [ %pos_b_X.0, %.backedge ], [ %pos_b_X.0, %130 ], [ %142, %132 ], [ %pos_b_X.0, %144 ], [ %pos_b_X.0, %171 ], [ -1, %198 ], [ %pos_b_X.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_204_94) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_pos_b_X_0_be_reg <= main__backedge_backedge_pos_b_X_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_pos_b_X_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_pos_b_X_0_be_reg"); $finish; end
end
end
always @(*) begin
/* main: %.backedge.backedge*/
/*   %pos_a_Y.0.be = phi i32 [ %pos_a_Y.0, %204 ], [ %pos_a_Y.0, %175 ], [ %pos_a_Y.0, %190 ], [ %pos_a_Y.0, %201 ], [ %pos_a_Y.0, %129 ], [ %pos_a_Y.0, %.backedge ], [ %pos_a_Y.0, %130 ], [ %140, %132 ], [ %pos_a_Y.0, %144 ], [ %pos_a_Y.1, %171 ], [ %pos_a_Y.0, %198 ], [ %pos_a_Y.0, %202 ]*/
if (((((((((cur_state == LEGUP_F_main_BB__backedge_2) & (memory_controller_waitrequest == 1'd0)) & (main__backedge_state_0_reg != 32'd5)) & (main__backedge_state_0_reg != 32'd0)) & (main__backedge_state_0_reg != 32'd1)) & (main__backedge_state_0_reg != 32'd2)) & (main__backedge_state_0_reg != 32'd3)) & (main__backedge_state_0_reg != 32'd4)))
begin
main__backedge_backedge_pos_a_Y_0_be = main__backedge_pos_a_Y_0_reg;
end
/* main: %.backedge.backedge*/
/*   %pos_a_Y.0.be = phi i32 [ %pos_a_Y.0, %204 ], [ %pos_a_Y.0, %175 ], [ %pos_a_Y.0, %190 ], [ %pos_a_Y.0, %201 ], [ %pos_a_Y.0, %129 ], [ %pos_a_Y.0, %.backedge ], [ %pos_a_Y.0, %130 ], [ %140, %132 ], [ %pos_a_Y.0, %144 ], [ %pos_a_Y.1, %171 ], [ %pos_a_Y.0, %198 ], [ %pos_a_Y.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_129_28) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_pos_a_Y_0_be = main__backedge_pos_a_Y_0_reg;
end
/* main: %.backedge.backedge*/
/*   %pos_a_Y.0.be = phi i32 [ %pos_a_Y.0, %204 ], [ %pos_a_Y.0, %175 ], [ %pos_a_Y.0, %190 ], [ %pos_a_Y.0, %201 ], [ %pos_a_Y.0, %129 ], [ %pos_a_Y.0, %.backedge ], [ %pos_a_Y.0, %130 ], [ %140, %132 ], [ %pos_a_Y.0, %144 ], [ %pos_a_Y.1, %171 ], [ %pos_a_Y.0, %198 ], [ %pos_a_Y.0, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_130_29) & (memory_controller_waitrequest == 1'd0)) & (main_130_131 == 1'd1)))
begin
main__backedge_backedge_pos_a_Y_0_be = main__backedge_pos_a_Y_0_reg;
end
/* main: %.backedge.backedge*/
/*   %pos_a_Y.0.be = phi i32 [ %pos_a_Y.0, %204 ], [ %pos_a_Y.0, %175 ], [ %pos_a_Y.0, %190 ], [ %pos_a_Y.0, %201 ], [ %pos_a_Y.0, %129 ], [ %pos_a_Y.0, %.backedge ], [ %pos_a_Y.0, %130 ], [ %140, %132 ], [ %pos_a_Y.0, %144 ], [ %pos_a_Y.1, %171 ], [ %pos_a_Y.0, %198 ], [ %pos_a_Y.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_132_32) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_pos_a_Y_0_be = main_132_140;
end
/* main: %.backedge.backedge*/
/*   %pos_a_Y.0.be = phi i32 [ %pos_a_Y.0, %204 ], [ %pos_a_Y.0, %175 ], [ %pos_a_Y.0, %190 ], [ %pos_a_Y.0, %201 ], [ %pos_a_Y.0, %129 ], [ %pos_a_Y.0, %.backedge ], [ %pos_a_Y.0, %130 ], [ %140, %132 ], [ %pos_a_Y.0, %144 ], [ %pos_a_Y.1, %171 ], [ %pos_a_Y.0, %198 ], [ %pos_a_Y.0, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_144_33) & (memory_controller_waitrequest == 1'd0)) & (main_144_145 == 1'd0)))
begin
main__backedge_backedge_pos_a_Y_0_be = main__backedge_pos_a_Y_0_reg;
end
/* main: %.backedge.backedge*/
/*   %pos_a_Y.0.be = phi i32 [ %pos_a_Y.0, %204 ], [ %pos_a_Y.0, %175 ], [ %pos_a_Y.0, %190 ], [ %pos_a_Y.0, %201 ], [ %pos_a_Y.0, %129 ], [ %pos_a_Y.0, %.backedge ], [ %pos_a_Y.0, %130 ], [ %140, %132 ], [ %pos_a_Y.0, %144 ], [ %pos_a_Y.1, %171 ], [ %pos_a_Y.0, %198 ], [ %pos_a_Y.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_171_44) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_pos_a_Y_0_be = main_171_pos_a_Y_1_reg;
end
/* main: %.backedge.backedge*/
/*   %pos_a_Y.0.be = phi i32 [ %pos_a_Y.0, %204 ], [ %pos_a_Y.0, %175 ], [ %pos_a_Y.0, %190 ], [ %pos_a_Y.0, %201 ], [ %pos_a_Y.0, %129 ], [ %pos_a_Y.0, %.backedge ], [ %pos_a_Y.0, %130 ], [ %140, %132 ], [ %pos_a_Y.0, %144 ], [ %pos_a_Y.1, %171 ], [ %pos_a_Y.0, %198 ], [ %pos_a_Y.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_175_46) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_pos_a_Y_0_be = main__backedge_pos_a_Y_0_reg;
end
/* main: %.backedge.backedge*/
/*   %pos_a_Y.0.be = phi i32 [ %pos_a_Y.0, %204 ], [ %pos_a_Y.0, %175 ], [ %pos_a_Y.0, %190 ], [ %pos_a_Y.0, %201 ], [ %pos_a_Y.0, %129 ], [ %pos_a_Y.0, %.backedge ], [ %pos_a_Y.0, %130 ], [ %140, %132 ], [ %pos_a_Y.0, %144 ], [ %pos_a_Y.1, %171 ], [ %pos_a_Y.0, %198 ], [ %pos_a_Y.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_190_53) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_pos_a_Y_0_be = main__backedge_pos_a_Y_0_reg;
end
/* main: %.backedge.backedge*/
/*   %pos_a_Y.0.be = phi i32 [ %pos_a_Y.0, %204 ], [ %pos_a_Y.0, %175 ], [ %pos_a_Y.0, %190 ], [ %pos_a_Y.0, %201 ], [ %pos_a_Y.0, %129 ], [ %pos_a_Y.0, %.backedge ], [ %pos_a_Y.0, %130 ], [ %140, %132 ], [ %pos_a_Y.0, %144 ], [ %pos_a_Y.1, %171 ], [ %pos_a_Y.0, %198 ], [ %pos_a_Y.0, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_198_56) & (memory_controller_waitrequest == 1'd0)) & (main_173_174_reg == 1'd1)))
begin
main__backedge_backedge_pos_a_Y_0_be = main__backedge_pos_a_Y_0_reg;
end
/* main: %.backedge.backedge*/
/*   %pos_a_Y.0.be = phi i32 [ %pos_a_Y.0, %204 ], [ %pos_a_Y.0, %175 ], [ %pos_a_Y.0, %190 ], [ %pos_a_Y.0, %201 ], [ %pos_a_Y.0, %129 ], [ %pos_a_Y.0, %.backedge ], [ %pos_a_Y.0, %130 ], [ %140, %132 ], [ %pos_a_Y.0, %144 ], [ %pos_a_Y.1, %171 ], [ %pos_a_Y.0, %198 ], [ %pos_a_Y.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_201_57) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_pos_a_Y_0_be = main__backedge_pos_a_Y_0_reg;
end
/* main: %.backedge.backedge*/
/*   %pos_a_Y.0.be = phi i32 [ %pos_a_Y.0, %204 ], [ %pos_a_Y.0, %175 ], [ %pos_a_Y.0, %190 ], [ %pos_a_Y.0, %201 ], [ %pos_a_Y.0, %129 ], [ %pos_a_Y.0, %.backedge ], [ %pos_a_Y.0, %130 ], [ %140, %132 ], [ %pos_a_Y.0, %144 ], [ %pos_a_Y.1, %171 ], [ %pos_a_Y.0, %198 ], [ %pos_a_Y.0, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_202_58) & (memory_controller_waitrequest == 1'd0)) & (main_202_203 == 1'd1)))
begin
main__backedge_backedge_pos_a_Y_0_be = main__backedge_pos_a_Y_0_reg;
end
/* main: %.backedge.backedge*/
/*   %pos_a_Y.0.be = phi i32 [ %pos_a_Y.0, %204 ], [ %pos_a_Y.0, %175 ], [ %pos_a_Y.0, %190 ], [ %pos_a_Y.0, %201 ], [ %pos_a_Y.0, %129 ], [ %pos_a_Y.0, %.backedge ], [ %pos_a_Y.0, %130 ], [ %140, %132 ], [ %pos_a_Y.0, %144 ], [ %pos_a_Y.1, %171 ], [ %pos_a_Y.0, %198 ], [ %pos_a_Y.0, %202 ]*/
else /* if (((cur_state == LEGUP_F_main_BB_204_94) & (memory_controller_waitrequest == 1'd0))) */
begin
main__backedge_backedge_pos_a_Y_0_be = main__backedge_pos_a_Y_0_reg;
end
end
always @(posedge clk) begin
/* main: %.backedge.backedge*/
/*   %pos_a_Y.0.be = phi i32 [ %pos_a_Y.0, %204 ], [ %pos_a_Y.0, %175 ], [ %pos_a_Y.0, %190 ], [ %pos_a_Y.0, %201 ], [ %pos_a_Y.0, %129 ], [ %pos_a_Y.0, %.backedge ], [ %pos_a_Y.0, %130 ], [ %140, %132 ], [ %pos_a_Y.0, %144 ], [ %pos_a_Y.1, %171 ], [ %pos_a_Y.0, %198 ], [ %pos_a_Y.0, %202 ]*/
if (((((((((cur_state == LEGUP_F_main_BB__backedge_2) & (memory_controller_waitrequest == 1'd0)) & (main__backedge_state_0_reg != 32'd5)) & (main__backedge_state_0_reg != 32'd0)) & (main__backedge_state_0_reg != 32'd1)) & (main__backedge_state_0_reg != 32'd2)) & (main__backedge_state_0_reg != 32'd3)) & (main__backedge_state_0_reg != 32'd4)))
begin
main__backedge_backedge_pos_a_Y_0_be_reg <= main__backedge_backedge_pos_a_Y_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_pos_a_Y_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_pos_a_Y_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %pos_a_Y.0.be = phi i32 [ %pos_a_Y.0, %204 ], [ %pos_a_Y.0, %175 ], [ %pos_a_Y.0, %190 ], [ %pos_a_Y.0, %201 ], [ %pos_a_Y.0, %129 ], [ %pos_a_Y.0, %.backedge ], [ %pos_a_Y.0, %130 ], [ %140, %132 ], [ %pos_a_Y.0, %144 ], [ %pos_a_Y.1, %171 ], [ %pos_a_Y.0, %198 ], [ %pos_a_Y.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_129_28) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_pos_a_Y_0_be_reg <= main__backedge_backedge_pos_a_Y_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_pos_a_Y_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_pos_a_Y_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %pos_a_Y.0.be = phi i32 [ %pos_a_Y.0, %204 ], [ %pos_a_Y.0, %175 ], [ %pos_a_Y.0, %190 ], [ %pos_a_Y.0, %201 ], [ %pos_a_Y.0, %129 ], [ %pos_a_Y.0, %.backedge ], [ %pos_a_Y.0, %130 ], [ %140, %132 ], [ %pos_a_Y.0, %144 ], [ %pos_a_Y.1, %171 ], [ %pos_a_Y.0, %198 ], [ %pos_a_Y.0, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_130_29) & (memory_controller_waitrequest == 1'd0)) & (main_130_131 == 1'd1)))
begin
main__backedge_backedge_pos_a_Y_0_be_reg <= main__backedge_backedge_pos_a_Y_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_pos_a_Y_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_pos_a_Y_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %pos_a_Y.0.be = phi i32 [ %pos_a_Y.0, %204 ], [ %pos_a_Y.0, %175 ], [ %pos_a_Y.0, %190 ], [ %pos_a_Y.0, %201 ], [ %pos_a_Y.0, %129 ], [ %pos_a_Y.0, %.backedge ], [ %pos_a_Y.0, %130 ], [ %140, %132 ], [ %pos_a_Y.0, %144 ], [ %pos_a_Y.1, %171 ], [ %pos_a_Y.0, %198 ], [ %pos_a_Y.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_132_32) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_pos_a_Y_0_be_reg <= main__backedge_backedge_pos_a_Y_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_pos_a_Y_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_pos_a_Y_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %pos_a_Y.0.be = phi i32 [ %pos_a_Y.0, %204 ], [ %pos_a_Y.0, %175 ], [ %pos_a_Y.0, %190 ], [ %pos_a_Y.0, %201 ], [ %pos_a_Y.0, %129 ], [ %pos_a_Y.0, %.backedge ], [ %pos_a_Y.0, %130 ], [ %140, %132 ], [ %pos_a_Y.0, %144 ], [ %pos_a_Y.1, %171 ], [ %pos_a_Y.0, %198 ], [ %pos_a_Y.0, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_144_33) & (memory_controller_waitrequest == 1'd0)) & (main_144_145 == 1'd0)))
begin
main__backedge_backedge_pos_a_Y_0_be_reg <= main__backedge_backedge_pos_a_Y_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_pos_a_Y_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_pos_a_Y_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %pos_a_Y.0.be = phi i32 [ %pos_a_Y.0, %204 ], [ %pos_a_Y.0, %175 ], [ %pos_a_Y.0, %190 ], [ %pos_a_Y.0, %201 ], [ %pos_a_Y.0, %129 ], [ %pos_a_Y.0, %.backedge ], [ %pos_a_Y.0, %130 ], [ %140, %132 ], [ %pos_a_Y.0, %144 ], [ %pos_a_Y.1, %171 ], [ %pos_a_Y.0, %198 ], [ %pos_a_Y.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_171_44) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_pos_a_Y_0_be_reg <= main__backedge_backedge_pos_a_Y_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_pos_a_Y_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_pos_a_Y_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %pos_a_Y.0.be = phi i32 [ %pos_a_Y.0, %204 ], [ %pos_a_Y.0, %175 ], [ %pos_a_Y.0, %190 ], [ %pos_a_Y.0, %201 ], [ %pos_a_Y.0, %129 ], [ %pos_a_Y.0, %.backedge ], [ %pos_a_Y.0, %130 ], [ %140, %132 ], [ %pos_a_Y.0, %144 ], [ %pos_a_Y.1, %171 ], [ %pos_a_Y.0, %198 ], [ %pos_a_Y.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_175_46) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_pos_a_Y_0_be_reg <= main__backedge_backedge_pos_a_Y_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_pos_a_Y_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_pos_a_Y_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %pos_a_Y.0.be = phi i32 [ %pos_a_Y.0, %204 ], [ %pos_a_Y.0, %175 ], [ %pos_a_Y.0, %190 ], [ %pos_a_Y.0, %201 ], [ %pos_a_Y.0, %129 ], [ %pos_a_Y.0, %.backedge ], [ %pos_a_Y.0, %130 ], [ %140, %132 ], [ %pos_a_Y.0, %144 ], [ %pos_a_Y.1, %171 ], [ %pos_a_Y.0, %198 ], [ %pos_a_Y.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_190_53) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_pos_a_Y_0_be_reg <= main__backedge_backedge_pos_a_Y_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_pos_a_Y_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_pos_a_Y_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %pos_a_Y.0.be = phi i32 [ %pos_a_Y.0, %204 ], [ %pos_a_Y.0, %175 ], [ %pos_a_Y.0, %190 ], [ %pos_a_Y.0, %201 ], [ %pos_a_Y.0, %129 ], [ %pos_a_Y.0, %.backedge ], [ %pos_a_Y.0, %130 ], [ %140, %132 ], [ %pos_a_Y.0, %144 ], [ %pos_a_Y.1, %171 ], [ %pos_a_Y.0, %198 ], [ %pos_a_Y.0, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_198_56) & (memory_controller_waitrequest == 1'd0)) & (main_173_174_reg == 1'd1)))
begin
main__backedge_backedge_pos_a_Y_0_be_reg <= main__backedge_backedge_pos_a_Y_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_pos_a_Y_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_pos_a_Y_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %pos_a_Y.0.be = phi i32 [ %pos_a_Y.0, %204 ], [ %pos_a_Y.0, %175 ], [ %pos_a_Y.0, %190 ], [ %pos_a_Y.0, %201 ], [ %pos_a_Y.0, %129 ], [ %pos_a_Y.0, %.backedge ], [ %pos_a_Y.0, %130 ], [ %140, %132 ], [ %pos_a_Y.0, %144 ], [ %pos_a_Y.1, %171 ], [ %pos_a_Y.0, %198 ], [ %pos_a_Y.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_201_57) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_pos_a_Y_0_be_reg <= main__backedge_backedge_pos_a_Y_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_pos_a_Y_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_pos_a_Y_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %pos_a_Y.0.be = phi i32 [ %pos_a_Y.0, %204 ], [ %pos_a_Y.0, %175 ], [ %pos_a_Y.0, %190 ], [ %pos_a_Y.0, %201 ], [ %pos_a_Y.0, %129 ], [ %pos_a_Y.0, %.backedge ], [ %pos_a_Y.0, %130 ], [ %140, %132 ], [ %pos_a_Y.0, %144 ], [ %pos_a_Y.1, %171 ], [ %pos_a_Y.0, %198 ], [ %pos_a_Y.0, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_202_58) & (memory_controller_waitrequest == 1'd0)) & (main_202_203 == 1'd1)))
begin
main__backedge_backedge_pos_a_Y_0_be_reg <= main__backedge_backedge_pos_a_Y_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_pos_a_Y_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_pos_a_Y_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %pos_a_Y.0.be = phi i32 [ %pos_a_Y.0, %204 ], [ %pos_a_Y.0, %175 ], [ %pos_a_Y.0, %190 ], [ %pos_a_Y.0, %201 ], [ %pos_a_Y.0, %129 ], [ %pos_a_Y.0, %.backedge ], [ %pos_a_Y.0, %130 ], [ %140, %132 ], [ %pos_a_Y.0, %144 ], [ %pos_a_Y.1, %171 ], [ %pos_a_Y.0, %198 ], [ %pos_a_Y.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_204_94) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_pos_a_Y_0_be_reg <= main__backedge_backedge_pos_a_Y_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_pos_a_Y_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_pos_a_Y_0_be_reg"); $finish; end
end
end
always @(*) begin
/* main: %.backedge.backedge*/
/*   %pos_a_X.0.be = phi i32 [ %pos_a_X.0, %204 ], [ %pos_a_X.0, %175 ], [ %pos_a_X.0, %190 ], [ %pos_a_X.0, %201 ], [ %pos_a_X.0, %129 ], [ %pos_a_X.0, %.backedge ], [ %pos_a_X.0, %130 ], [ %138, %132 ], [ %pos_a_X.0, %144 ], [ %pos_a_X.1, %171 ], [ %pos_a_X.0, %198 ], [ %pos_a_X.0, %202 ]*/
if (((((((((cur_state == LEGUP_F_main_BB__backedge_2) & (memory_controller_waitrequest == 1'd0)) & (main__backedge_state_0_reg != 32'd5)) & (main__backedge_state_0_reg != 32'd0)) & (main__backedge_state_0_reg != 32'd1)) & (main__backedge_state_0_reg != 32'd2)) & (main__backedge_state_0_reg != 32'd3)) & (main__backedge_state_0_reg != 32'd4)))
begin
main__backedge_backedge_pos_a_X_0_be = main__backedge_pos_a_X_0_reg;
end
/* main: %.backedge.backedge*/
/*   %pos_a_X.0.be = phi i32 [ %pos_a_X.0, %204 ], [ %pos_a_X.0, %175 ], [ %pos_a_X.0, %190 ], [ %pos_a_X.0, %201 ], [ %pos_a_X.0, %129 ], [ %pos_a_X.0, %.backedge ], [ %pos_a_X.0, %130 ], [ %138, %132 ], [ %pos_a_X.0, %144 ], [ %pos_a_X.1, %171 ], [ %pos_a_X.0, %198 ], [ %pos_a_X.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_129_28) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_pos_a_X_0_be = main__backedge_pos_a_X_0_reg;
end
/* main: %.backedge.backedge*/
/*   %pos_a_X.0.be = phi i32 [ %pos_a_X.0, %204 ], [ %pos_a_X.0, %175 ], [ %pos_a_X.0, %190 ], [ %pos_a_X.0, %201 ], [ %pos_a_X.0, %129 ], [ %pos_a_X.0, %.backedge ], [ %pos_a_X.0, %130 ], [ %138, %132 ], [ %pos_a_X.0, %144 ], [ %pos_a_X.1, %171 ], [ %pos_a_X.0, %198 ], [ %pos_a_X.0, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_130_29) & (memory_controller_waitrequest == 1'd0)) & (main_130_131 == 1'd1)))
begin
main__backedge_backedge_pos_a_X_0_be = main__backedge_pos_a_X_0_reg;
end
/* main: %.backedge.backedge*/
/*   %pos_a_X.0.be = phi i32 [ %pos_a_X.0, %204 ], [ %pos_a_X.0, %175 ], [ %pos_a_X.0, %190 ], [ %pos_a_X.0, %201 ], [ %pos_a_X.0, %129 ], [ %pos_a_X.0, %.backedge ], [ %pos_a_X.0, %130 ], [ %138, %132 ], [ %pos_a_X.0, %144 ], [ %pos_a_X.1, %171 ], [ %pos_a_X.0, %198 ], [ %pos_a_X.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_132_32) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_pos_a_X_0_be = main_132_138;
end
/* main: %.backedge.backedge*/
/*   %pos_a_X.0.be = phi i32 [ %pos_a_X.0, %204 ], [ %pos_a_X.0, %175 ], [ %pos_a_X.0, %190 ], [ %pos_a_X.0, %201 ], [ %pos_a_X.0, %129 ], [ %pos_a_X.0, %.backedge ], [ %pos_a_X.0, %130 ], [ %138, %132 ], [ %pos_a_X.0, %144 ], [ %pos_a_X.1, %171 ], [ %pos_a_X.0, %198 ], [ %pos_a_X.0, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_144_33) & (memory_controller_waitrequest == 1'd0)) & (main_144_145 == 1'd0)))
begin
main__backedge_backedge_pos_a_X_0_be = main__backedge_pos_a_X_0_reg;
end
/* main: %.backedge.backedge*/
/*   %pos_a_X.0.be = phi i32 [ %pos_a_X.0, %204 ], [ %pos_a_X.0, %175 ], [ %pos_a_X.0, %190 ], [ %pos_a_X.0, %201 ], [ %pos_a_X.0, %129 ], [ %pos_a_X.0, %.backedge ], [ %pos_a_X.0, %130 ], [ %138, %132 ], [ %pos_a_X.0, %144 ], [ %pos_a_X.1, %171 ], [ %pos_a_X.0, %198 ], [ %pos_a_X.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_171_44) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_pos_a_X_0_be = main_171_pos_a_X_1_reg;
end
/* main: %.backedge.backedge*/
/*   %pos_a_X.0.be = phi i32 [ %pos_a_X.0, %204 ], [ %pos_a_X.0, %175 ], [ %pos_a_X.0, %190 ], [ %pos_a_X.0, %201 ], [ %pos_a_X.0, %129 ], [ %pos_a_X.0, %.backedge ], [ %pos_a_X.0, %130 ], [ %138, %132 ], [ %pos_a_X.0, %144 ], [ %pos_a_X.1, %171 ], [ %pos_a_X.0, %198 ], [ %pos_a_X.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_175_46) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_pos_a_X_0_be = main__backedge_pos_a_X_0_reg;
end
/* main: %.backedge.backedge*/
/*   %pos_a_X.0.be = phi i32 [ %pos_a_X.0, %204 ], [ %pos_a_X.0, %175 ], [ %pos_a_X.0, %190 ], [ %pos_a_X.0, %201 ], [ %pos_a_X.0, %129 ], [ %pos_a_X.0, %.backedge ], [ %pos_a_X.0, %130 ], [ %138, %132 ], [ %pos_a_X.0, %144 ], [ %pos_a_X.1, %171 ], [ %pos_a_X.0, %198 ], [ %pos_a_X.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_190_53) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_pos_a_X_0_be = main__backedge_pos_a_X_0_reg;
end
/* main: %.backedge.backedge*/
/*   %pos_a_X.0.be = phi i32 [ %pos_a_X.0, %204 ], [ %pos_a_X.0, %175 ], [ %pos_a_X.0, %190 ], [ %pos_a_X.0, %201 ], [ %pos_a_X.0, %129 ], [ %pos_a_X.0, %.backedge ], [ %pos_a_X.0, %130 ], [ %138, %132 ], [ %pos_a_X.0, %144 ], [ %pos_a_X.1, %171 ], [ %pos_a_X.0, %198 ], [ %pos_a_X.0, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_198_56) & (memory_controller_waitrequest == 1'd0)) & (main_173_174_reg == 1'd1)))
begin
main__backedge_backedge_pos_a_X_0_be = main__backedge_pos_a_X_0_reg;
end
/* main: %.backedge.backedge*/
/*   %pos_a_X.0.be = phi i32 [ %pos_a_X.0, %204 ], [ %pos_a_X.0, %175 ], [ %pos_a_X.0, %190 ], [ %pos_a_X.0, %201 ], [ %pos_a_X.0, %129 ], [ %pos_a_X.0, %.backedge ], [ %pos_a_X.0, %130 ], [ %138, %132 ], [ %pos_a_X.0, %144 ], [ %pos_a_X.1, %171 ], [ %pos_a_X.0, %198 ], [ %pos_a_X.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_201_57) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_pos_a_X_0_be = main__backedge_pos_a_X_0_reg;
end
/* main: %.backedge.backedge*/
/*   %pos_a_X.0.be = phi i32 [ %pos_a_X.0, %204 ], [ %pos_a_X.0, %175 ], [ %pos_a_X.0, %190 ], [ %pos_a_X.0, %201 ], [ %pos_a_X.0, %129 ], [ %pos_a_X.0, %.backedge ], [ %pos_a_X.0, %130 ], [ %138, %132 ], [ %pos_a_X.0, %144 ], [ %pos_a_X.1, %171 ], [ %pos_a_X.0, %198 ], [ %pos_a_X.0, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_202_58) & (memory_controller_waitrequest == 1'd0)) & (main_202_203 == 1'd1)))
begin
main__backedge_backedge_pos_a_X_0_be = main__backedge_pos_a_X_0_reg;
end
/* main: %.backedge.backedge*/
/*   %pos_a_X.0.be = phi i32 [ %pos_a_X.0, %204 ], [ %pos_a_X.0, %175 ], [ %pos_a_X.0, %190 ], [ %pos_a_X.0, %201 ], [ %pos_a_X.0, %129 ], [ %pos_a_X.0, %.backedge ], [ %pos_a_X.0, %130 ], [ %138, %132 ], [ %pos_a_X.0, %144 ], [ %pos_a_X.1, %171 ], [ %pos_a_X.0, %198 ], [ %pos_a_X.0, %202 ]*/
else /* if (((cur_state == LEGUP_F_main_BB_204_94) & (memory_controller_waitrequest == 1'd0))) */
begin
main__backedge_backedge_pos_a_X_0_be = main__backedge_pos_a_X_0_reg;
end
end
always @(posedge clk) begin
/* main: %.backedge.backedge*/
/*   %pos_a_X.0.be = phi i32 [ %pos_a_X.0, %204 ], [ %pos_a_X.0, %175 ], [ %pos_a_X.0, %190 ], [ %pos_a_X.0, %201 ], [ %pos_a_X.0, %129 ], [ %pos_a_X.0, %.backedge ], [ %pos_a_X.0, %130 ], [ %138, %132 ], [ %pos_a_X.0, %144 ], [ %pos_a_X.1, %171 ], [ %pos_a_X.0, %198 ], [ %pos_a_X.0, %202 ]*/
if (((((((((cur_state == LEGUP_F_main_BB__backedge_2) & (memory_controller_waitrequest == 1'd0)) & (main__backedge_state_0_reg != 32'd5)) & (main__backedge_state_0_reg != 32'd0)) & (main__backedge_state_0_reg != 32'd1)) & (main__backedge_state_0_reg != 32'd2)) & (main__backedge_state_0_reg != 32'd3)) & (main__backedge_state_0_reg != 32'd4)))
begin
main__backedge_backedge_pos_a_X_0_be_reg <= main__backedge_backedge_pos_a_X_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_pos_a_X_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_pos_a_X_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %pos_a_X.0.be = phi i32 [ %pos_a_X.0, %204 ], [ %pos_a_X.0, %175 ], [ %pos_a_X.0, %190 ], [ %pos_a_X.0, %201 ], [ %pos_a_X.0, %129 ], [ %pos_a_X.0, %.backedge ], [ %pos_a_X.0, %130 ], [ %138, %132 ], [ %pos_a_X.0, %144 ], [ %pos_a_X.1, %171 ], [ %pos_a_X.0, %198 ], [ %pos_a_X.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_129_28) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_pos_a_X_0_be_reg <= main__backedge_backedge_pos_a_X_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_pos_a_X_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_pos_a_X_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %pos_a_X.0.be = phi i32 [ %pos_a_X.0, %204 ], [ %pos_a_X.0, %175 ], [ %pos_a_X.0, %190 ], [ %pos_a_X.0, %201 ], [ %pos_a_X.0, %129 ], [ %pos_a_X.0, %.backedge ], [ %pos_a_X.0, %130 ], [ %138, %132 ], [ %pos_a_X.0, %144 ], [ %pos_a_X.1, %171 ], [ %pos_a_X.0, %198 ], [ %pos_a_X.0, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_130_29) & (memory_controller_waitrequest == 1'd0)) & (main_130_131 == 1'd1)))
begin
main__backedge_backedge_pos_a_X_0_be_reg <= main__backedge_backedge_pos_a_X_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_pos_a_X_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_pos_a_X_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %pos_a_X.0.be = phi i32 [ %pos_a_X.0, %204 ], [ %pos_a_X.0, %175 ], [ %pos_a_X.0, %190 ], [ %pos_a_X.0, %201 ], [ %pos_a_X.0, %129 ], [ %pos_a_X.0, %.backedge ], [ %pos_a_X.0, %130 ], [ %138, %132 ], [ %pos_a_X.0, %144 ], [ %pos_a_X.1, %171 ], [ %pos_a_X.0, %198 ], [ %pos_a_X.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_132_32) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_pos_a_X_0_be_reg <= main__backedge_backedge_pos_a_X_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_pos_a_X_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_pos_a_X_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %pos_a_X.0.be = phi i32 [ %pos_a_X.0, %204 ], [ %pos_a_X.0, %175 ], [ %pos_a_X.0, %190 ], [ %pos_a_X.0, %201 ], [ %pos_a_X.0, %129 ], [ %pos_a_X.0, %.backedge ], [ %pos_a_X.0, %130 ], [ %138, %132 ], [ %pos_a_X.0, %144 ], [ %pos_a_X.1, %171 ], [ %pos_a_X.0, %198 ], [ %pos_a_X.0, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_144_33) & (memory_controller_waitrequest == 1'd0)) & (main_144_145 == 1'd0)))
begin
main__backedge_backedge_pos_a_X_0_be_reg <= main__backedge_backedge_pos_a_X_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_pos_a_X_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_pos_a_X_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %pos_a_X.0.be = phi i32 [ %pos_a_X.0, %204 ], [ %pos_a_X.0, %175 ], [ %pos_a_X.0, %190 ], [ %pos_a_X.0, %201 ], [ %pos_a_X.0, %129 ], [ %pos_a_X.0, %.backedge ], [ %pos_a_X.0, %130 ], [ %138, %132 ], [ %pos_a_X.0, %144 ], [ %pos_a_X.1, %171 ], [ %pos_a_X.0, %198 ], [ %pos_a_X.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_171_44) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_pos_a_X_0_be_reg <= main__backedge_backedge_pos_a_X_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_pos_a_X_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_pos_a_X_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %pos_a_X.0.be = phi i32 [ %pos_a_X.0, %204 ], [ %pos_a_X.0, %175 ], [ %pos_a_X.0, %190 ], [ %pos_a_X.0, %201 ], [ %pos_a_X.0, %129 ], [ %pos_a_X.0, %.backedge ], [ %pos_a_X.0, %130 ], [ %138, %132 ], [ %pos_a_X.0, %144 ], [ %pos_a_X.1, %171 ], [ %pos_a_X.0, %198 ], [ %pos_a_X.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_175_46) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_pos_a_X_0_be_reg <= main__backedge_backedge_pos_a_X_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_pos_a_X_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_pos_a_X_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %pos_a_X.0.be = phi i32 [ %pos_a_X.0, %204 ], [ %pos_a_X.0, %175 ], [ %pos_a_X.0, %190 ], [ %pos_a_X.0, %201 ], [ %pos_a_X.0, %129 ], [ %pos_a_X.0, %.backedge ], [ %pos_a_X.0, %130 ], [ %138, %132 ], [ %pos_a_X.0, %144 ], [ %pos_a_X.1, %171 ], [ %pos_a_X.0, %198 ], [ %pos_a_X.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_190_53) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_pos_a_X_0_be_reg <= main__backedge_backedge_pos_a_X_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_pos_a_X_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_pos_a_X_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %pos_a_X.0.be = phi i32 [ %pos_a_X.0, %204 ], [ %pos_a_X.0, %175 ], [ %pos_a_X.0, %190 ], [ %pos_a_X.0, %201 ], [ %pos_a_X.0, %129 ], [ %pos_a_X.0, %.backedge ], [ %pos_a_X.0, %130 ], [ %138, %132 ], [ %pos_a_X.0, %144 ], [ %pos_a_X.1, %171 ], [ %pos_a_X.0, %198 ], [ %pos_a_X.0, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_198_56) & (memory_controller_waitrequest == 1'd0)) & (main_173_174_reg == 1'd1)))
begin
main__backedge_backedge_pos_a_X_0_be_reg <= main__backedge_backedge_pos_a_X_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_pos_a_X_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_pos_a_X_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %pos_a_X.0.be = phi i32 [ %pos_a_X.0, %204 ], [ %pos_a_X.0, %175 ], [ %pos_a_X.0, %190 ], [ %pos_a_X.0, %201 ], [ %pos_a_X.0, %129 ], [ %pos_a_X.0, %.backedge ], [ %pos_a_X.0, %130 ], [ %138, %132 ], [ %pos_a_X.0, %144 ], [ %pos_a_X.1, %171 ], [ %pos_a_X.0, %198 ], [ %pos_a_X.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_201_57) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_pos_a_X_0_be_reg <= main__backedge_backedge_pos_a_X_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_pos_a_X_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_pos_a_X_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %pos_a_X.0.be = phi i32 [ %pos_a_X.0, %204 ], [ %pos_a_X.0, %175 ], [ %pos_a_X.0, %190 ], [ %pos_a_X.0, %201 ], [ %pos_a_X.0, %129 ], [ %pos_a_X.0, %.backedge ], [ %pos_a_X.0, %130 ], [ %138, %132 ], [ %pos_a_X.0, %144 ], [ %pos_a_X.1, %171 ], [ %pos_a_X.0, %198 ], [ %pos_a_X.0, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_202_58) & (memory_controller_waitrequest == 1'd0)) & (main_202_203 == 1'd1)))
begin
main__backedge_backedge_pos_a_X_0_be_reg <= main__backedge_backedge_pos_a_X_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_pos_a_X_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_pos_a_X_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %pos_a_X.0.be = phi i32 [ %pos_a_X.0, %204 ], [ %pos_a_X.0, %175 ], [ %pos_a_X.0, %190 ], [ %pos_a_X.0, %201 ], [ %pos_a_X.0, %129 ], [ %pos_a_X.0, %.backedge ], [ %pos_a_X.0, %130 ], [ %138, %132 ], [ %pos_a_X.0, %144 ], [ %pos_a_X.1, %171 ], [ %pos_a_X.0, %198 ], [ %pos_a_X.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_204_94) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_pos_a_X_0_be_reg <= main__backedge_backedge_pos_a_X_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_pos_a_X_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_pos_a_X_0_be_reg"); $finish; end
end
end
always @(*) begin
/* main: %.backedge.backedge*/
/*   %j.0.be = phi i32 [ %j.0, %204 ], [ 0, %175 ], [ 0, %190 ], [ 0, %201 ], [ 0, %129 ], [ %j.0, %.backedge ], [ %j.0, %130 ], [ %j.0, %132 ], [ 0, %144 ], [ %.23, %171 ], [ %184, %198 ], [ %j.0, %202 ]*/
if (((((((((cur_state == LEGUP_F_main_BB__backedge_2) & (memory_controller_waitrequest == 1'd0)) & (main__backedge_state_0_reg != 32'd5)) & (main__backedge_state_0_reg != 32'd0)) & (main__backedge_state_0_reg != 32'd1)) & (main__backedge_state_0_reg != 32'd2)) & (main__backedge_state_0_reg != 32'd3)) & (main__backedge_state_0_reg != 32'd4)))
begin
main__backedge_backedge_j_0_be = main__backedge_j_0_reg;
end
/* main: %.backedge.backedge*/
/*   %j.0.be = phi i32 [ %j.0, %204 ], [ 0, %175 ], [ 0, %190 ], [ 0, %201 ], [ 0, %129 ], [ %j.0, %.backedge ], [ %j.0, %130 ], [ %j.0, %132 ], [ 0, %144 ], [ %.23, %171 ], [ %184, %198 ], [ %j.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_129_28) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_j_0_be = 32'd0;
end
/* main: %.backedge.backedge*/
/*   %j.0.be = phi i32 [ %j.0, %204 ], [ 0, %175 ], [ 0, %190 ], [ 0, %201 ], [ 0, %129 ], [ %j.0, %.backedge ], [ %j.0, %130 ], [ %j.0, %132 ], [ 0, %144 ], [ %.23, %171 ], [ %184, %198 ], [ %j.0, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_130_29) & (memory_controller_waitrequest == 1'd0)) & (main_130_131 == 1'd1)))
begin
main__backedge_backedge_j_0_be = main__backedge_j_0_reg;
end
/* main: %.backedge.backedge*/
/*   %j.0.be = phi i32 [ %j.0, %204 ], [ 0, %175 ], [ 0, %190 ], [ 0, %201 ], [ 0, %129 ], [ %j.0, %.backedge ], [ %j.0, %130 ], [ %j.0, %132 ], [ 0, %144 ], [ %.23, %171 ], [ %184, %198 ], [ %j.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_132_32) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_j_0_be = main__backedge_j_0_reg;
end
/* main: %.backedge.backedge*/
/*   %j.0.be = phi i32 [ %j.0, %204 ], [ 0, %175 ], [ 0, %190 ], [ 0, %201 ], [ 0, %129 ], [ %j.0, %.backedge ], [ %j.0, %130 ], [ %j.0, %132 ], [ 0, %144 ], [ %.23, %171 ], [ %184, %198 ], [ %j.0, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_144_33) & (memory_controller_waitrequest == 1'd0)) & (main_144_145 == 1'd0)))
begin
main__backedge_backedge_j_0_be = 32'd0;
end
/* main: %.backedge.backedge*/
/*   %j.0.be = phi i32 [ %j.0, %204 ], [ 0, %175 ], [ 0, %190 ], [ 0, %201 ], [ 0, %129 ], [ %j.0, %.backedge ], [ %j.0, %130 ], [ %j.0, %132 ], [ 0, %144 ], [ %.23, %171 ], [ %184, %198 ], [ %j.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_171_44) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_j_0_be = main_171__23;
end
/* main: %.backedge.backedge*/
/*   %j.0.be = phi i32 [ %j.0, %204 ], [ 0, %175 ], [ 0, %190 ], [ 0, %201 ], [ 0, %129 ], [ %j.0, %.backedge ], [ %j.0, %130 ], [ %j.0, %132 ], [ 0, %144 ], [ %.23, %171 ], [ %184, %198 ], [ %j.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_175_46) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_j_0_be = 32'd0;
end
/* main: %.backedge.backedge*/
/*   %j.0.be = phi i32 [ %j.0, %204 ], [ 0, %175 ], [ 0, %190 ], [ 0, %201 ], [ 0, %129 ], [ %j.0, %.backedge ], [ %j.0, %130 ], [ %j.0, %132 ], [ 0, %144 ], [ %.23, %171 ], [ %184, %198 ], [ %j.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_190_53) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_j_0_be = 32'd0;
end
/* main: %.backedge.backedge*/
/*   %j.0.be = phi i32 [ %j.0, %204 ], [ 0, %175 ], [ 0, %190 ], [ 0, %201 ], [ 0, %129 ], [ %j.0, %.backedge ], [ %j.0, %130 ], [ %j.0, %132 ], [ 0, %144 ], [ %.23, %171 ], [ %184, %198 ], [ %j.0, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_198_56) & (memory_controller_waitrequest == 1'd0)) & (main_173_174_reg == 1'd1)))
begin
main__backedge_backedge_j_0_be = main_177_184_reg;
end
/* main: %.backedge.backedge*/
/*   %j.0.be = phi i32 [ %j.0, %204 ], [ 0, %175 ], [ 0, %190 ], [ 0, %201 ], [ 0, %129 ], [ %j.0, %.backedge ], [ %j.0, %130 ], [ %j.0, %132 ], [ 0, %144 ], [ %.23, %171 ], [ %184, %198 ], [ %j.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_201_57) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_j_0_be = 32'd0;
end
/* main: %.backedge.backedge*/
/*   %j.0.be = phi i32 [ %j.0, %204 ], [ 0, %175 ], [ 0, %190 ], [ 0, %201 ], [ 0, %129 ], [ %j.0, %.backedge ], [ %j.0, %130 ], [ %j.0, %132 ], [ 0, %144 ], [ %.23, %171 ], [ %184, %198 ], [ %j.0, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_202_58) & (memory_controller_waitrequest == 1'd0)) & (main_202_203 == 1'd1)))
begin
main__backedge_backedge_j_0_be = main__backedge_j_0_reg;
end
/* main: %.backedge.backedge*/
/*   %j.0.be = phi i32 [ %j.0, %204 ], [ 0, %175 ], [ 0, %190 ], [ 0, %201 ], [ 0, %129 ], [ %j.0, %.backedge ], [ %j.0, %130 ], [ %j.0, %132 ], [ 0, %144 ], [ %.23, %171 ], [ %184, %198 ], [ %j.0, %202 ]*/
else /* if (((cur_state == LEGUP_F_main_BB_204_94) & (memory_controller_waitrequest == 1'd0))) */
begin
main__backedge_backedge_j_0_be = main__backedge_j_0_reg;
end
end
always @(posedge clk) begin
/* main: %.backedge.backedge*/
/*   %j.0.be = phi i32 [ %j.0, %204 ], [ 0, %175 ], [ 0, %190 ], [ 0, %201 ], [ 0, %129 ], [ %j.0, %.backedge ], [ %j.0, %130 ], [ %j.0, %132 ], [ 0, %144 ], [ %.23, %171 ], [ %184, %198 ], [ %j.0, %202 ]*/
if (((((((((cur_state == LEGUP_F_main_BB__backedge_2) & (memory_controller_waitrequest == 1'd0)) & (main__backedge_state_0_reg != 32'd5)) & (main__backedge_state_0_reg != 32'd0)) & (main__backedge_state_0_reg != 32'd1)) & (main__backedge_state_0_reg != 32'd2)) & (main__backedge_state_0_reg != 32'd3)) & (main__backedge_state_0_reg != 32'd4)))
begin
main__backedge_backedge_j_0_be_reg <= main__backedge_backedge_j_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_j_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_j_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %j.0.be = phi i32 [ %j.0, %204 ], [ 0, %175 ], [ 0, %190 ], [ 0, %201 ], [ 0, %129 ], [ %j.0, %.backedge ], [ %j.0, %130 ], [ %j.0, %132 ], [ 0, %144 ], [ %.23, %171 ], [ %184, %198 ], [ %j.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_129_28) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_j_0_be_reg <= main__backedge_backedge_j_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_j_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_j_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %j.0.be = phi i32 [ %j.0, %204 ], [ 0, %175 ], [ 0, %190 ], [ 0, %201 ], [ 0, %129 ], [ %j.0, %.backedge ], [ %j.0, %130 ], [ %j.0, %132 ], [ 0, %144 ], [ %.23, %171 ], [ %184, %198 ], [ %j.0, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_130_29) & (memory_controller_waitrequest == 1'd0)) & (main_130_131 == 1'd1)))
begin
main__backedge_backedge_j_0_be_reg <= main__backedge_backedge_j_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_j_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_j_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %j.0.be = phi i32 [ %j.0, %204 ], [ 0, %175 ], [ 0, %190 ], [ 0, %201 ], [ 0, %129 ], [ %j.0, %.backedge ], [ %j.0, %130 ], [ %j.0, %132 ], [ 0, %144 ], [ %.23, %171 ], [ %184, %198 ], [ %j.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_132_32) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_j_0_be_reg <= main__backedge_backedge_j_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_j_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_j_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %j.0.be = phi i32 [ %j.0, %204 ], [ 0, %175 ], [ 0, %190 ], [ 0, %201 ], [ 0, %129 ], [ %j.0, %.backedge ], [ %j.0, %130 ], [ %j.0, %132 ], [ 0, %144 ], [ %.23, %171 ], [ %184, %198 ], [ %j.0, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_144_33) & (memory_controller_waitrequest == 1'd0)) & (main_144_145 == 1'd0)))
begin
main__backedge_backedge_j_0_be_reg <= main__backedge_backedge_j_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_j_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_j_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %j.0.be = phi i32 [ %j.0, %204 ], [ 0, %175 ], [ 0, %190 ], [ 0, %201 ], [ 0, %129 ], [ %j.0, %.backedge ], [ %j.0, %130 ], [ %j.0, %132 ], [ 0, %144 ], [ %.23, %171 ], [ %184, %198 ], [ %j.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_171_44) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_j_0_be_reg <= main__backedge_backedge_j_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_j_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_j_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %j.0.be = phi i32 [ %j.0, %204 ], [ 0, %175 ], [ 0, %190 ], [ 0, %201 ], [ 0, %129 ], [ %j.0, %.backedge ], [ %j.0, %130 ], [ %j.0, %132 ], [ 0, %144 ], [ %.23, %171 ], [ %184, %198 ], [ %j.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_175_46) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_j_0_be_reg <= main__backedge_backedge_j_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_j_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_j_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %j.0.be = phi i32 [ %j.0, %204 ], [ 0, %175 ], [ 0, %190 ], [ 0, %201 ], [ 0, %129 ], [ %j.0, %.backedge ], [ %j.0, %130 ], [ %j.0, %132 ], [ 0, %144 ], [ %.23, %171 ], [ %184, %198 ], [ %j.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_190_53) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_j_0_be_reg <= main__backedge_backedge_j_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_j_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_j_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %j.0.be = phi i32 [ %j.0, %204 ], [ 0, %175 ], [ 0, %190 ], [ 0, %201 ], [ 0, %129 ], [ %j.0, %.backedge ], [ %j.0, %130 ], [ %j.0, %132 ], [ 0, %144 ], [ %.23, %171 ], [ %184, %198 ], [ %j.0, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_198_56) & (memory_controller_waitrequest == 1'd0)) & (main_173_174_reg == 1'd1)))
begin
main__backedge_backedge_j_0_be_reg <= main__backedge_backedge_j_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_j_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_j_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %j.0.be = phi i32 [ %j.0, %204 ], [ 0, %175 ], [ 0, %190 ], [ 0, %201 ], [ 0, %129 ], [ %j.0, %.backedge ], [ %j.0, %130 ], [ %j.0, %132 ], [ 0, %144 ], [ %.23, %171 ], [ %184, %198 ], [ %j.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_201_57) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_j_0_be_reg <= main__backedge_backedge_j_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_j_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_j_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %j.0.be = phi i32 [ %j.0, %204 ], [ 0, %175 ], [ 0, %190 ], [ 0, %201 ], [ 0, %129 ], [ %j.0, %.backedge ], [ %j.0, %130 ], [ %j.0, %132 ], [ 0, %144 ], [ %.23, %171 ], [ %184, %198 ], [ %j.0, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_202_58) & (memory_controller_waitrequest == 1'd0)) & (main_202_203 == 1'd1)))
begin
main__backedge_backedge_j_0_be_reg <= main__backedge_backedge_j_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_j_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_j_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %j.0.be = phi i32 [ %j.0, %204 ], [ 0, %175 ], [ 0, %190 ], [ 0, %201 ], [ 0, %129 ], [ %j.0, %.backedge ], [ %j.0, %130 ], [ %j.0, %132 ], [ 0, %144 ], [ %.23, %171 ], [ %184, %198 ], [ %j.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_204_94) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_j_0_be_reg <= main__backedge_backedge_j_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_j_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_j_0_be_reg"); $finish; end
end
end
always @(*) begin
/* main: %.backedge.backedge*/
/*   %i.0.be = phi i32 [ %235, %204 ], [ %176, %175 ], [ %193, %190 ], [ %i.0., %201 ], [ 0, %129 ], [ %i.0, %.backedge ], [ 0, %130 ], [ %i.0, %132 ], [ %i.0, %144 ], [ %i.0, %171 ], [ %i.0., %198 ], [ 30, %202 ]*/
if (((((((((cur_state == LEGUP_F_main_BB__backedge_2) & (memory_controller_waitrequest == 1'd0)) & (main__backedge_state_0_reg != 32'd5)) & (main__backedge_state_0_reg != 32'd0)) & (main__backedge_state_0_reg != 32'd1)) & (main__backedge_state_0_reg != 32'd2)) & (main__backedge_state_0_reg != 32'd3)) & (main__backedge_state_0_reg != 32'd4)))
begin
main__backedge_backedge_i_0_be = main__backedge_i_0_reg;
end
/* main: %.backedge.backedge*/
/*   %i.0.be = phi i32 [ %235, %204 ], [ %176, %175 ], [ %193, %190 ], [ %i.0., %201 ], [ 0, %129 ], [ %i.0, %.backedge ], [ 0, %130 ], [ %i.0, %132 ], [ %i.0, %144 ], [ %i.0, %171 ], [ %i.0., %198 ], [ 30, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_129_28) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_i_0_be = 32'd0;
end
/* main: %.backedge.backedge*/
/*   %i.0.be = phi i32 [ %235, %204 ], [ %176, %175 ], [ %193, %190 ], [ %i.0., %201 ], [ 0, %129 ], [ %i.0, %.backedge ], [ 0, %130 ], [ %i.0, %132 ], [ %i.0, %144 ], [ %i.0, %171 ], [ %i.0., %198 ], [ 30, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_130_29) & (memory_controller_waitrequest == 1'd0)) & (main_130_131 == 1'd1)))
begin
main__backedge_backedge_i_0_be = 32'd0;
end
/* main: %.backedge.backedge*/
/*   %i.0.be = phi i32 [ %235, %204 ], [ %176, %175 ], [ %193, %190 ], [ %i.0., %201 ], [ 0, %129 ], [ %i.0, %.backedge ], [ 0, %130 ], [ %i.0, %132 ], [ %i.0, %144 ], [ %i.0, %171 ], [ %i.0., %198 ], [ 30, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_132_32) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_i_0_be = main__backedge_i_0_reg;
end
/* main: %.backedge.backedge*/
/*   %i.0.be = phi i32 [ %235, %204 ], [ %176, %175 ], [ %193, %190 ], [ %i.0., %201 ], [ 0, %129 ], [ %i.0, %.backedge ], [ 0, %130 ], [ %i.0, %132 ], [ %i.0, %144 ], [ %i.0, %171 ], [ %i.0., %198 ], [ 30, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_144_33) & (memory_controller_waitrequest == 1'd0)) & (main_144_145 == 1'd0)))
begin
main__backedge_backedge_i_0_be = main__backedge_i_0_reg;
end
/* main: %.backedge.backedge*/
/*   %i.0.be = phi i32 [ %235, %204 ], [ %176, %175 ], [ %193, %190 ], [ %i.0., %201 ], [ 0, %129 ], [ %i.0, %.backedge ], [ 0, %130 ], [ %i.0, %132 ], [ %i.0, %144 ], [ %i.0, %171 ], [ %i.0., %198 ], [ 30, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_171_44) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_i_0_be = main__backedge_i_0_reg;
end
/* main: %.backedge.backedge*/
/*   %i.0.be = phi i32 [ %235, %204 ], [ %176, %175 ], [ %193, %190 ], [ %i.0., %201 ], [ 0, %129 ], [ %i.0, %.backedge ], [ 0, %130 ], [ %i.0, %132 ], [ %i.0, %144 ], [ %i.0, %171 ], [ %i.0., %198 ], [ 30, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_175_46) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_i_0_be = main_175_176;
end
/* main: %.backedge.backedge*/
/*   %i.0.be = phi i32 [ %235, %204 ], [ %176, %175 ], [ %193, %190 ], [ %i.0., %201 ], [ 0, %129 ], [ %i.0, %.backedge ], [ 0, %130 ], [ %i.0, %132 ], [ %i.0, %144 ], [ %i.0, %171 ], [ %i.0., %198 ], [ 30, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_190_53) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_i_0_be = main_190_193_reg;
end
/* main: %.backedge.backedge*/
/*   %i.0.be = phi i32 [ %235, %204 ], [ %176, %175 ], [ %193, %190 ], [ %i.0., %201 ], [ 0, %129 ], [ %i.0, %.backedge ], [ 0, %130 ], [ %i.0, %132 ], [ %i.0, %144 ], [ %i.0, %171 ], [ %i.0., %198 ], [ 30, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_198_56) & (memory_controller_waitrequest == 1'd0)) & (main_173_174_reg == 1'd1)))
begin
main__backedge_backedge_i_0_be = main_198_i_0_;
end
/* main: %.backedge.backedge*/
/*   %i.0.be = phi i32 [ %235, %204 ], [ %176, %175 ], [ %193, %190 ], [ %i.0., %201 ], [ 0, %129 ], [ %i.0, %.backedge ], [ 0, %130 ], [ %i.0, %132 ], [ %i.0, %144 ], [ %i.0, %171 ], [ %i.0., %198 ], [ 30, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_201_57) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_i_0_be = main_198_i_0__reg;
end
/* main: %.backedge.backedge*/
/*   %i.0.be = phi i32 [ %235, %204 ], [ %176, %175 ], [ %193, %190 ], [ %i.0., %201 ], [ 0, %129 ], [ %i.0, %.backedge ], [ 0, %130 ], [ %i.0, %132 ], [ %i.0, %144 ], [ %i.0, %171 ], [ %i.0., %198 ], [ 30, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_202_58) & (memory_controller_waitrequest == 1'd0)) & (main_202_203 == 1'd1)))
begin
main__backedge_backedge_i_0_be = 32'd30;
end
/* main: %.backedge.backedge*/
/*   %i.0.be = phi i32 [ %235, %204 ], [ %176, %175 ], [ %193, %190 ], [ %i.0., %201 ], [ 0, %129 ], [ %i.0, %.backedge ], [ 0, %130 ], [ %i.0, %132 ], [ %i.0, %144 ], [ %i.0, %171 ], [ %i.0., %198 ], [ 30, %202 ]*/
else /* if (((cur_state == LEGUP_F_main_BB_204_94) & (memory_controller_waitrequest == 1'd0))) */
begin
main__backedge_backedge_i_0_be = main_204_235_reg;
end
end
always @(posedge clk) begin
/* main: %.backedge.backedge*/
/*   %i.0.be = phi i32 [ %235, %204 ], [ %176, %175 ], [ %193, %190 ], [ %i.0., %201 ], [ 0, %129 ], [ %i.0, %.backedge ], [ 0, %130 ], [ %i.0, %132 ], [ %i.0, %144 ], [ %i.0, %171 ], [ %i.0., %198 ], [ 30, %202 ]*/
if (((((((((cur_state == LEGUP_F_main_BB__backedge_2) & (memory_controller_waitrequest == 1'd0)) & (main__backedge_state_0_reg != 32'd5)) & (main__backedge_state_0_reg != 32'd0)) & (main__backedge_state_0_reg != 32'd1)) & (main__backedge_state_0_reg != 32'd2)) & (main__backedge_state_0_reg != 32'd3)) & (main__backedge_state_0_reg != 32'd4)))
begin
main__backedge_backedge_i_0_be_reg <= main__backedge_backedge_i_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_i_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_i_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %i.0.be = phi i32 [ %235, %204 ], [ %176, %175 ], [ %193, %190 ], [ %i.0., %201 ], [ 0, %129 ], [ %i.0, %.backedge ], [ 0, %130 ], [ %i.0, %132 ], [ %i.0, %144 ], [ %i.0, %171 ], [ %i.0., %198 ], [ 30, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_129_28) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_i_0_be_reg <= main__backedge_backedge_i_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_i_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_i_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %i.0.be = phi i32 [ %235, %204 ], [ %176, %175 ], [ %193, %190 ], [ %i.0., %201 ], [ 0, %129 ], [ %i.0, %.backedge ], [ 0, %130 ], [ %i.0, %132 ], [ %i.0, %144 ], [ %i.0, %171 ], [ %i.0., %198 ], [ 30, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_130_29) & (memory_controller_waitrequest == 1'd0)) & (main_130_131 == 1'd1)))
begin
main__backedge_backedge_i_0_be_reg <= main__backedge_backedge_i_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_i_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_i_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %i.0.be = phi i32 [ %235, %204 ], [ %176, %175 ], [ %193, %190 ], [ %i.0., %201 ], [ 0, %129 ], [ %i.0, %.backedge ], [ 0, %130 ], [ %i.0, %132 ], [ %i.0, %144 ], [ %i.0, %171 ], [ %i.0., %198 ], [ 30, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_132_32) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_i_0_be_reg <= main__backedge_backedge_i_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_i_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_i_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %i.0.be = phi i32 [ %235, %204 ], [ %176, %175 ], [ %193, %190 ], [ %i.0., %201 ], [ 0, %129 ], [ %i.0, %.backedge ], [ 0, %130 ], [ %i.0, %132 ], [ %i.0, %144 ], [ %i.0, %171 ], [ %i.0., %198 ], [ 30, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_144_33) & (memory_controller_waitrequest == 1'd0)) & (main_144_145 == 1'd0)))
begin
main__backedge_backedge_i_0_be_reg <= main__backedge_backedge_i_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_i_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_i_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %i.0.be = phi i32 [ %235, %204 ], [ %176, %175 ], [ %193, %190 ], [ %i.0., %201 ], [ 0, %129 ], [ %i.0, %.backedge ], [ 0, %130 ], [ %i.0, %132 ], [ %i.0, %144 ], [ %i.0, %171 ], [ %i.0., %198 ], [ 30, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_171_44) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_i_0_be_reg <= main__backedge_backedge_i_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_i_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_i_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %i.0.be = phi i32 [ %235, %204 ], [ %176, %175 ], [ %193, %190 ], [ %i.0., %201 ], [ 0, %129 ], [ %i.0, %.backedge ], [ 0, %130 ], [ %i.0, %132 ], [ %i.0, %144 ], [ %i.0, %171 ], [ %i.0., %198 ], [ 30, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_175_46) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_i_0_be_reg <= main__backedge_backedge_i_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_i_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_i_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %i.0.be = phi i32 [ %235, %204 ], [ %176, %175 ], [ %193, %190 ], [ %i.0., %201 ], [ 0, %129 ], [ %i.0, %.backedge ], [ 0, %130 ], [ %i.0, %132 ], [ %i.0, %144 ], [ %i.0, %171 ], [ %i.0., %198 ], [ 30, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_190_53) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_i_0_be_reg <= main__backedge_backedge_i_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_i_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_i_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %i.0.be = phi i32 [ %235, %204 ], [ %176, %175 ], [ %193, %190 ], [ %i.0., %201 ], [ 0, %129 ], [ %i.0, %.backedge ], [ 0, %130 ], [ %i.0, %132 ], [ %i.0, %144 ], [ %i.0, %171 ], [ %i.0., %198 ], [ 30, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_198_56) & (memory_controller_waitrequest == 1'd0)) & (main_173_174_reg == 1'd1)))
begin
main__backedge_backedge_i_0_be_reg <= main__backedge_backedge_i_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_i_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_i_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %i.0.be = phi i32 [ %235, %204 ], [ %176, %175 ], [ %193, %190 ], [ %i.0., %201 ], [ 0, %129 ], [ %i.0, %.backedge ], [ 0, %130 ], [ %i.0, %132 ], [ %i.0, %144 ], [ %i.0, %171 ], [ %i.0., %198 ], [ 30, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_201_57) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_i_0_be_reg <= main__backedge_backedge_i_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_i_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_i_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %i.0.be = phi i32 [ %235, %204 ], [ %176, %175 ], [ %193, %190 ], [ %i.0., %201 ], [ 0, %129 ], [ %i.0, %.backedge ], [ 0, %130 ], [ %i.0, %132 ], [ %i.0, %144 ], [ %i.0, %171 ], [ %i.0., %198 ], [ 30, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_202_58) & (memory_controller_waitrequest == 1'd0)) & (main_202_203 == 1'd1)))
begin
main__backedge_backedge_i_0_be_reg <= main__backedge_backedge_i_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_i_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_i_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %i.0.be = phi i32 [ %235, %204 ], [ %176, %175 ], [ %193, %190 ], [ %i.0., %201 ], [ 0, %129 ], [ %i.0, %.backedge ], [ 0, %130 ], [ %i.0, %132 ], [ %i.0, %144 ], [ %i.0, %171 ], [ %i.0., %198 ], [ 30, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_204_94) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_i_0_be_reg <= main__backedge_backedge_i_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_i_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_i_0_be_reg"); $finish; end
end
end
always @(*) begin
/* main: %.backedge.backedge*/
/*   %state.0.be = phi i32 [ %state.0, %204 ], [ 1, %175 ], [ 1, %190 ], [ 1, %201 ], [ 1, %129 ], [ %state.0, %.backedge ], [ 4, %130 ], [ %., %132 ], [ 3, %144 ], [ %.24, %171 ], [ 3, %198 ], [ 5, %202 ]*/
if (((((((((cur_state == LEGUP_F_main_BB__backedge_2) & (memory_controller_waitrequest == 1'd0)) & (main__backedge_state_0_reg != 32'd5)) & (main__backedge_state_0_reg != 32'd0)) & (main__backedge_state_0_reg != 32'd1)) & (main__backedge_state_0_reg != 32'd2)) & (main__backedge_state_0_reg != 32'd3)) & (main__backedge_state_0_reg != 32'd4)))
begin
main__backedge_backedge_state_0_be = main__backedge_state_0_reg;
end
/* main: %.backedge.backedge*/
/*   %state.0.be = phi i32 [ %state.0, %204 ], [ 1, %175 ], [ 1, %190 ], [ 1, %201 ], [ 1, %129 ], [ %state.0, %.backedge ], [ 4, %130 ], [ %., %132 ], [ 3, %144 ], [ %.24, %171 ], [ 3, %198 ], [ 5, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_129_28) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_state_0_be = 32'd1;
end
/* main: %.backedge.backedge*/
/*   %state.0.be = phi i32 [ %state.0, %204 ], [ 1, %175 ], [ 1, %190 ], [ 1, %201 ], [ 1, %129 ], [ %state.0, %.backedge ], [ 4, %130 ], [ %., %132 ], [ 3, %144 ], [ %.24, %171 ], [ 3, %198 ], [ 5, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_130_29) & (memory_controller_waitrequest == 1'd0)) & (main_130_131 == 1'd1)))
begin
main__backedge_backedge_state_0_be = 32'd4;
end
/* main: %.backedge.backedge*/
/*   %state.0.be = phi i32 [ %state.0, %204 ], [ 1, %175 ], [ 1, %190 ], [ 1, %201 ], [ 1, %129 ], [ %state.0, %.backedge ], [ 4, %130 ], [ %., %132 ], [ 3, %144 ], [ %.24, %171 ], [ 3, %198 ], [ 5, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_132_32) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_state_0_be = main_132___reg;
end
/* main: %.backedge.backedge*/
/*   %state.0.be = phi i32 [ %state.0, %204 ], [ 1, %175 ], [ 1, %190 ], [ 1, %201 ], [ 1, %129 ], [ %state.0, %.backedge ], [ 4, %130 ], [ %., %132 ], [ 3, %144 ], [ %.24, %171 ], [ 3, %198 ], [ 5, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_144_33) & (memory_controller_waitrequest == 1'd0)) & (main_144_145 == 1'd0)))
begin
main__backedge_backedge_state_0_be = 32'd3;
end
/* main: %.backedge.backedge*/
/*   %state.0.be = phi i32 [ %state.0, %204 ], [ 1, %175 ], [ 1, %190 ], [ 1, %201 ], [ 1, %129 ], [ %state.0, %.backedge ], [ 4, %130 ], [ %., %132 ], [ 3, %144 ], [ %.24, %171 ], [ 3, %198 ], [ 5, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_171_44) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_state_0_be = main_171__24;
end
/* main: %.backedge.backedge*/
/*   %state.0.be = phi i32 [ %state.0, %204 ], [ 1, %175 ], [ 1, %190 ], [ 1, %201 ], [ 1, %129 ], [ %state.0, %.backedge ], [ 4, %130 ], [ %., %132 ], [ 3, %144 ], [ %.24, %171 ], [ 3, %198 ], [ 5, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_175_46) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_state_0_be = 32'd1;
end
/* main: %.backedge.backedge*/
/*   %state.0.be = phi i32 [ %state.0, %204 ], [ 1, %175 ], [ 1, %190 ], [ 1, %201 ], [ 1, %129 ], [ %state.0, %.backedge ], [ 4, %130 ], [ %., %132 ], [ 3, %144 ], [ %.24, %171 ], [ 3, %198 ], [ 5, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_190_53) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_state_0_be = 32'd1;
end
/* main: %.backedge.backedge*/
/*   %state.0.be = phi i32 [ %state.0, %204 ], [ 1, %175 ], [ 1, %190 ], [ 1, %201 ], [ 1, %129 ], [ %state.0, %.backedge ], [ 4, %130 ], [ %., %132 ], [ 3, %144 ], [ %.24, %171 ], [ 3, %198 ], [ 5, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_198_56) & (memory_controller_waitrequest == 1'd0)) & (main_173_174_reg == 1'd1)))
begin
main__backedge_backedge_state_0_be = 32'd3;
end
/* main: %.backedge.backedge*/
/*   %state.0.be = phi i32 [ %state.0, %204 ], [ 1, %175 ], [ 1, %190 ], [ 1, %201 ], [ 1, %129 ], [ %state.0, %.backedge ], [ 4, %130 ], [ %., %132 ], [ 3, %144 ], [ %.24, %171 ], [ 3, %198 ], [ 5, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_201_57) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_state_0_be = 32'd1;
end
/* main: %.backedge.backedge*/
/*   %state.0.be = phi i32 [ %state.0, %204 ], [ 1, %175 ], [ 1, %190 ], [ 1, %201 ], [ 1, %129 ], [ %state.0, %.backedge ], [ 4, %130 ], [ %., %132 ], [ 3, %144 ], [ %.24, %171 ], [ 3, %198 ], [ 5, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_202_58) & (memory_controller_waitrequest == 1'd0)) & (main_202_203 == 1'd1)))
begin
main__backedge_backedge_state_0_be = 32'd5;
end
/* main: %.backedge.backedge*/
/*   %state.0.be = phi i32 [ %state.0, %204 ], [ 1, %175 ], [ 1, %190 ], [ 1, %201 ], [ 1, %129 ], [ %state.0, %.backedge ], [ 4, %130 ], [ %., %132 ], [ 3, %144 ], [ %.24, %171 ], [ 3, %198 ], [ 5, %202 ]*/
else /* if (((cur_state == LEGUP_F_main_BB_204_94) & (memory_controller_waitrequest == 1'd0))) */
begin
main__backedge_backedge_state_0_be = main__backedge_state_0_reg;
end
end
always @(posedge clk) begin
/* main: %.backedge.backedge*/
/*   %state.0.be = phi i32 [ %state.0, %204 ], [ 1, %175 ], [ 1, %190 ], [ 1, %201 ], [ 1, %129 ], [ %state.0, %.backedge ], [ 4, %130 ], [ %., %132 ], [ 3, %144 ], [ %.24, %171 ], [ 3, %198 ], [ 5, %202 ]*/
if (((((((((cur_state == LEGUP_F_main_BB__backedge_2) & (memory_controller_waitrequest == 1'd0)) & (main__backedge_state_0_reg != 32'd5)) & (main__backedge_state_0_reg != 32'd0)) & (main__backedge_state_0_reg != 32'd1)) & (main__backedge_state_0_reg != 32'd2)) & (main__backedge_state_0_reg != 32'd3)) & (main__backedge_state_0_reg != 32'd4)))
begin
main__backedge_backedge_state_0_be_reg <= main__backedge_backedge_state_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_state_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_state_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %state.0.be = phi i32 [ %state.0, %204 ], [ 1, %175 ], [ 1, %190 ], [ 1, %201 ], [ 1, %129 ], [ %state.0, %.backedge ], [ 4, %130 ], [ %., %132 ], [ 3, %144 ], [ %.24, %171 ], [ 3, %198 ], [ 5, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_129_28) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_state_0_be_reg <= main__backedge_backedge_state_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_state_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_state_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %state.0.be = phi i32 [ %state.0, %204 ], [ 1, %175 ], [ 1, %190 ], [ 1, %201 ], [ 1, %129 ], [ %state.0, %.backedge ], [ 4, %130 ], [ %., %132 ], [ 3, %144 ], [ %.24, %171 ], [ 3, %198 ], [ 5, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_130_29) & (memory_controller_waitrequest == 1'd0)) & (main_130_131 == 1'd1)))
begin
main__backedge_backedge_state_0_be_reg <= main__backedge_backedge_state_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_state_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_state_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %state.0.be = phi i32 [ %state.0, %204 ], [ 1, %175 ], [ 1, %190 ], [ 1, %201 ], [ 1, %129 ], [ %state.0, %.backedge ], [ 4, %130 ], [ %., %132 ], [ 3, %144 ], [ %.24, %171 ], [ 3, %198 ], [ 5, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_132_32) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_state_0_be_reg <= main__backedge_backedge_state_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_state_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_state_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %state.0.be = phi i32 [ %state.0, %204 ], [ 1, %175 ], [ 1, %190 ], [ 1, %201 ], [ 1, %129 ], [ %state.0, %.backedge ], [ 4, %130 ], [ %., %132 ], [ 3, %144 ], [ %.24, %171 ], [ 3, %198 ], [ 5, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_144_33) & (memory_controller_waitrequest == 1'd0)) & (main_144_145 == 1'd0)))
begin
main__backedge_backedge_state_0_be_reg <= main__backedge_backedge_state_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_state_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_state_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %state.0.be = phi i32 [ %state.0, %204 ], [ 1, %175 ], [ 1, %190 ], [ 1, %201 ], [ 1, %129 ], [ %state.0, %.backedge ], [ 4, %130 ], [ %., %132 ], [ 3, %144 ], [ %.24, %171 ], [ 3, %198 ], [ 5, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_171_44) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_state_0_be_reg <= main__backedge_backedge_state_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_state_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_state_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %state.0.be = phi i32 [ %state.0, %204 ], [ 1, %175 ], [ 1, %190 ], [ 1, %201 ], [ 1, %129 ], [ %state.0, %.backedge ], [ 4, %130 ], [ %., %132 ], [ 3, %144 ], [ %.24, %171 ], [ 3, %198 ], [ 5, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_175_46) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_state_0_be_reg <= main__backedge_backedge_state_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_state_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_state_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %state.0.be = phi i32 [ %state.0, %204 ], [ 1, %175 ], [ 1, %190 ], [ 1, %201 ], [ 1, %129 ], [ %state.0, %.backedge ], [ 4, %130 ], [ %., %132 ], [ 3, %144 ], [ %.24, %171 ], [ 3, %198 ], [ 5, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_190_53) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_state_0_be_reg <= main__backedge_backedge_state_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_state_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_state_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %state.0.be = phi i32 [ %state.0, %204 ], [ 1, %175 ], [ 1, %190 ], [ 1, %201 ], [ 1, %129 ], [ %state.0, %.backedge ], [ 4, %130 ], [ %., %132 ], [ 3, %144 ], [ %.24, %171 ], [ 3, %198 ], [ 5, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_198_56) & (memory_controller_waitrequest == 1'd0)) & (main_173_174_reg == 1'd1)))
begin
main__backedge_backedge_state_0_be_reg <= main__backedge_backedge_state_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_state_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_state_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %state.0.be = phi i32 [ %state.0, %204 ], [ 1, %175 ], [ 1, %190 ], [ 1, %201 ], [ 1, %129 ], [ %state.0, %.backedge ], [ 4, %130 ], [ %., %132 ], [ 3, %144 ], [ %.24, %171 ], [ 3, %198 ], [ 5, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_201_57) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_state_0_be_reg <= main__backedge_backedge_state_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_state_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_state_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %state.0.be = phi i32 [ %state.0, %204 ], [ 1, %175 ], [ 1, %190 ], [ 1, %201 ], [ 1, %129 ], [ %state.0, %.backedge ], [ 4, %130 ], [ %., %132 ], [ 3, %144 ], [ %.24, %171 ], [ 3, %198 ], [ 5, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_202_58) & (memory_controller_waitrequest == 1'd0)) & (main_202_203 == 1'd1)))
begin
main__backedge_backedge_state_0_be_reg <= main__backedge_backedge_state_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_state_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_state_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %state.0.be = phi i32 [ %state.0, %204 ], [ 1, %175 ], [ 1, %190 ], [ 1, %201 ], [ 1, %129 ], [ %state.0, %.backedge ], [ 4, %130 ], [ %., %132 ], [ 3, %144 ], [ %.24, %171 ], [ 3, %198 ], [ 5, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_204_94) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_state_0_be_reg <= main__backedge_backedge_state_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_state_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_state_0_be_reg"); $finish; end
end
end
always @(*) begin
/* main: %.backedge.backedge*/
/*   %sum_1hop.0.be = phi i32 [ %234, %204 ], [ %sum_1hop.0, %175 ], [ %sum_1hop.0, %190 ], [ %sum_1hop.0, %201 ], [ %sum_1hop.0, %129 ], [ %sum_1hop.0, %.backedge ], [ %sum_1hop.0, %130 ], [ %sum_1hop.0, %132 ], [ %sum_1hop.0, %144 ], [ %sum_1hop.0, %171 ], [ %sum_1hop.0, %198 ], [ %sum_1hop.0, %202 ]*/
if (((((((((cur_state == LEGUP_F_main_BB__backedge_2) & (memory_controller_waitrequest == 1'd0)) & (main__backedge_state_0_reg != 32'd5)) & (main__backedge_state_0_reg != 32'd0)) & (main__backedge_state_0_reg != 32'd1)) & (main__backedge_state_0_reg != 32'd2)) & (main__backedge_state_0_reg != 32'd3)) & (main__backedge_state_0_reg != 32'd4)))
begin
main__backedge_backedge_sum_1hop_0_be = main__backedge_sum_1hop_0_reg;
end
/* main: %.backedge.backedge*/
/*   %sum_1hop.0.be = phi i32 [ %234, %204 ], [ %sum_1hop.0, %175 ], [ %sum_1hop.0, %190 ], [ %sum_1hop.0, %201 ], [ %sum_1hop.0, %129 ], [ %sum_1hop.0, %.backedge ], [ %sum_1hop.0, %130 ], [ %sum_1hop.0, %132 ], [ %sum_1hop.0, %144 ], [ %sum_1hop.0, %171 ], [ %sum_1hop.0, %198 ], [ %sum_1hop.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_129_28) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_sum_1hop_0_be = main__backedge_sum_1hop_0_reg;
end
/* main: %.backedge.backedge*/
/*   %sum_1hop.0.be = phi i32 [ %234, %204 ], [ %sum_1hop.0, %175 ], [ %sum_1hop.0, %190 ], [ %sum_1hop.0, %201 ], [ %sum_1hop.0, %129 ], [ %sum_1hop.0, %.backedge ], [ %sum_1hop.0, %130 ], [ %sum_1hop.0, %132 ], [ %sum_1hop.0, %144 ], [ %sum_1hop.0, %171 ], [ %sum_1hop.0, %198 ], [ %sum_1hop.0, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_130_29) & (memory_controller_waitrequest == 1'd0)) & (main_130_131 == 1'd1)))
begin
main__backedge_backedge_sum_1hop_0_be = main__backedge_sum_1hop_0_reg;
end
/* main: %.backedge.backedge*/
/*   %sum_1hop.0.be = phi i32 [ %234, %204 ], [ %sum_1hop.0, %175 ], [ %sum_1hop.0, %190 ], [ %sum_1hop.0, %201 ], [ %sum_1hop.0, %129 ], [ %sum_1hop.0, %.backedge ], [ %sum_1hop.0, %130 ], [ %sum_1hop.0, %132 ], [ %sum_1hop.0, %144 ], [ %sum_1hop.0, %171 ], [ %sum_1hop.0, %198 ], [ %sum_1hop.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_132_32) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_sum_1hop_0_be = main__backedge_sum_1hop_0_reg;
end
/* main: %.backedge.backedge*/
/*   %sum_1hop.0.be = phi i32 [ %234, %204 ], [ %sum_1hop.0, %175 ], [ %sum_1hop.0, %190 ], [ %sum_1hop.0, %201 ], [ %sum_1hop.0, %129 ], [ %sum_1hop.0, %.backedge ], [ %sum_1hop.0, %130 ], [ %sum_1hop.0, %132 ], [ %sum_1hop.0, %144 ], [ %sum_1hop.0, %171 ], [ %sum_1hop.0, %198 ], [ %sum_1hop.0, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_144_33) & (memory_controller_waitrequest == 1'd0)) & (main_144_145 == 1'd0)))
begin
main__backedge_backedge_sum_1hop_0_be = main__backedge_sum_1hop_0_reg;
end
/* main: %.backedge.backedge*/
/*   %sum_1hop.0.be = phi i32 [ %234, %204 ], [ %sum_1hop.0, %175 ], [ %sum_1hop.0, %190 ], [ %sum_1hop.0, %201 ], [ %sum_1hop.0, %129 ], [ %sum_1hop.0, %.backedge ], [ %sum_1hop.0, %130 ], [ %sum_1hop.0, %132 ], [ %sum_1hop.0, %144 ], [ %sum_1hop.0, %171 ], [ %sum_1hop.0, %198 ], [ %sum_1hop.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_171_44) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_sum_1hop_0_be = main__backedge_sum_1hop_0_reg;
end
/* main: %.backedge.backedge*/
/*   %sum_1hop.0.be = phi i32 [ %234, %204 ], [ %sum_1hop.0, %175 ], [ %sum_1hop.0, %190 ], [ %sum_1hop.0, %201 ], [ %sum_1hop.0, %129 ], [ %sum_1hop.0, %.backedge ], [ %sum_1hop.0, %130 ], [ %sum_1hop.0, %132 ], [ %sum_1hop.0, %144 ], [ %sum_1hop.0, %171 ], [ %sum_1hop.0, %198 ], [ %sum_1hop.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_175_46) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_sum_1hop_0_be = main__backedge_sum_1hop_0_reg;
end
/* main: %.backedge.backedge*/
/*   %sum_1hop.0.be = phi i32 [ %234, %204 ], [ %sum_1hop.0, %175 ], [ %sum_1hop.0, %190 ], [ %sum_1hop.0, %201 ], [ %sum_1hop.0, %129 ], [ %sum_1hop.0, %.backedge ], [ %sum_1hop.0, %130 ], [ %sum_1hop.0, %132 ], [ %sum_1hop.0, %144 ], [ %sum_1hop.0, %171 ], [ %sum_1hop.0, %198 ], [ %sum_1hop.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_190_53) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_sum_1hop_0_be = main__backedge_sum_1hop_0_reg;
end
/* main: %.backedge.backedge*/
/*   %sum_1hop.0.be = phi i32 [ %234, %204 ], [ %sum_1hop.0, %175 ], [ %sum_1hop.0, %190 ], [ %sum_1hop.0, %201 ], [ %sum_1hop.0, %129 ], [ %sum_1hop.0, %.backedge ], [ %sum_1hop.0, %130 ], [ %sum_1hop.0, %132 ], [ %sum_1hop.0, %144 ], [ %sum_1hop.0, %171 ], [ %sum_1hop.0, %198 ], [ %sum_1hop.0, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_198_56) & (memory_controller_waitrequest == 1'd0)) & (main_173_174_reg == 1'd1)))
begin
main__backedge_backedge_sum_1hop_0_be = main__backedge_sum_1hop_0_reg;
end
/* main: %.backedge.backedge*/
/*   %sum_1hop.0.be = phi i32 [ %234, %204 ], [ %sum_1hop.0, %175 ], [ %sum_1hop.0, %190 ], [ %sum_1hop.0, %201 ], [ %sum_1hop.0, %129 ], [ %sum_1hop.0, %.backedge ], [ %sum_1hop.0, %130 ], [ %sum_1hop.0, %132 ], [ %sum_1hop.0, %144 ], [ %sum_1hop.0, %171 ], [ %sum_1hop.0, %198 ], [ %sum_1hop.0, %202 ]*/
else if (((cur_state == LEGUP_F_main_BB_201_57) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_sum_1hop_0_be = main__backedge_sum_1hop_0_reg;
end
/* main: %.backedge.backedge*/
/*   %sum_1hop.0.be = phi i32 [ %234, %204 ], [ %sum_1hop.0, %175 ], [ %sum_1hop.0, %190 ], [ %sum_1hop.0, %201 ], [ %sum_1hop.0, %129 ], [ %sum_1hop.0, %.backedge ], [ %sum_1hop.0, %130 ], [ %sum_1hop.0, %132 ], [ %sum_1hop.0, %144 ], [ %sum_1hop.0, %171 ], [ %sum_1hop.0, %198 ], [ %sum_1hop.0, %202 ]*/
else if ((((cur_state == LEGUP_F_main_BB_202_58) & (memory_controller_waitrequest == 1'd0)) & (main_202_203 == 1'd1)))
begin
main__backedge_backedge_sum_1hop_0_be = main__backedge_sum_1hop_0_reg;
end
/* main: %.backedge.backedge*/
/*   %sum_1hop.0.be = phi i32 [ %234, %204 ], [ %sum_1hop.0, %175 ], [ %sum_1hop.0, %190 ], [ %sum_1hop.0, %201 ], [ %sum_1hop.0, %129 ], [ %sum_1hop.0, %.backedge ], [ %sum_1hop.0, %130 ], [ %sum_1hop.0, %132 ], [ %sum_1hop.0, %144 ], [ %sum_1hop.0, %171 ], [ %sum_1hop.0, %198 ], [ %sum_1hop.0, %202 ]*/
else /* if (((cur_state == LEGUP_F_main_BB_204_94) & (memory_controller_waitrequest == 1'd0))) */
begin
main__backedge_backedge_sum_1hop_0_be = main_204_234;
end
end
always @(posedge clk) begin
/* main: %.backedge.backedge*/
/*   %sum_1hop.0.be = phi i32 [ %234, %204 ], [ %sum_1hop.0, %175 ], [ %sum_1hop.0, %190 ], [ %sum_1hop.0, %201 ], [ %sum_1hop.0, %129 ], [ %sum_1hop.0, %.backedge ], [ %sum_1hop.0, %130 ], [ %sum_1hop.0, %132 ], [ %sum_1hop.0, %144 ], [ %sum_1hop.0, %171 ], [ %sum_1hop.0, %198 ], [ %sum_1hop.0, %202 ]*/
if (((((((((cur_state == LEGUP_F_main_BB__backedge_2) & (memory_controller_waitrequest == 1'd0)) & (main__backedge_state_0_reg != 32'd5)) & (main__backedge_state_0_reg != 32'd0)) & (main__backedge_state_0_reg != 32'd1)) & (main__backedge_state_0_reg != 32'd2)) & (main__backedge_state_0_reg != 32'd3)) & (main__backedge_state_0_reg != 32'd4)))
begin
main__backedge_backedge_sum_1hop_0_be_reg <= main__backedge_backedge_sum_1hop_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_sum_1hop_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_sum_1hop_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %sum_1hop.0.be = phi i32 [ %234, %204 ], [ %sum_1hop.0, %175 ], [ %sum_1hop.0, %190 ], [ %sum_1hop.0, %201 ], [ %sum_1hop.0, %129 ], [ %sum_1hop.0, %.backedge ], [ %sum_1hop.0, %130 ], [ %sum_1hop.0, %132 ], [ %sum_1hop.0, %144 ], [ %sum_1hop.0, %171 ], [ %sum_1hop.0, %198 ], [ %sum_1hop.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_129_28) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_sum_1hop_0_be_reg <= main__backedge_backedge_sum_1hop_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_sum_1hop_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_sum_1hop_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %sum_1hop.0.be = phi i32 [ %234, %204 ], [ %sum_1hop.0, %175 ], [ %sum_1hop.0, %190 ], [ %sum_1hop.0, %201 ], [ %sum_1hop.0, %129 ], [ %sum_1hop.0, %.backedge ], [ %sum_1hop.0, %130 ], [ %sum_1hop.0, %132 ], [ %sum_1hop.0, %144 ], [ %sum_1hop.0, %171 ], [ %sum_1hop.0, %198 ], [ %sum_1hop.0, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_130_29) & (memory_controller_waitrequest == 1'd0)) & (main_130_131 == 1'd1)))
begin
main__backedge_backedge_sum_1hop_0_be_reg <= main__backedge_backedge_sum_1hop_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_sum_1hop_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_sum_1hop_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %sum_1hop.0.be = phi i32 [ %234, %204 ], [ %sum_1hop.0, %175 ], [ %sum_1hop.0, %190 ], [ %sum_1hop.0, %201 ], [ %sum_1hop.0, %129 ], [ %sum_1hop.0, %.backedge ], [ %sum_1hop.0, %130 ], [ %sum_1hop.0, %132 ], [ %sum_1hop.0, %144 ], [ %sum_1hop.0, %171 ], [ %sum_1hop.0, %198 ], [ %sum_1hop.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_132_32) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_sum_1hop_0_be_reg <= main__backedge_backedge_sum_1hop_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_sum_1hop_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_sum_1hop_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %sum_1hop.0.be = phi i32 [ %234, %204 ], [ %sum_1hop.0, %175 ], [ %sum_1hop.0, %190 ], [ %sum_1hop.0, %201 ], [ %sum_1hop.0, %129 ], [ %sum_1hop.0, %.backedge ], [ %sum_1hop.0, %130 ], [ %sum_1hop.0, %132 ], [ %sum_1hop.0, %144 ], [ %sum_1hop.0, %171 ], [ %sum_1hop.0, %198 ], [ %sum_1hop.0, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_144_33) & (memory_controller_waitrequest == 1'd0)) & (main_144_145 == 1'd0)))
begin
main__backedge_backedge_sum_1hop_0_be_reg <= main__backedge_backedge_sum_1hop_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_sum_1hop_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_sum_1hop_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %sum_1hop.0.be = phi i32 [ %234, %204 ], [ %sum_1hop.0, %175 ], [ %sum_1hop.0, %190 ], [ %sum_1hop.0, %201 ], [ %sum_1hop.0, %129 ], [ %sum_1hop.0, %.backedge ], [ %sum_1hop.0, %130 ], [ %sum_1hop.0, %132 ], [ %sum_1hop.0, %144 ], [ %sum_1hop.0, %171 ], [ %sum_1hop.0, %198 ], [ %sum_1hop.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_171_44) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_sum_1hop_0_be_reg <= main__backedge_backedge_sum_1hop_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_sum_1hop_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_sum_1hop_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %sum_1hop.0.be = phi i32 [ %234, %204 ], [ %sum_1hop.0, %175 ], [ %sum_1hop.0, %190 ], [ %sum_1hop.0, %201 ], [ %sum_1hop.0, %129 ], [ %sum_1hop.0, %.backedge ], [ %sum_1hop.0, %130 ], [ %sum_1hop.0, %132 ], [ %sum_1hop.0, %144 ], [ %sum_1hop.0, %171 ], [ %sum_1hop.0, %198 ], [ %sum_1hop.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_175_46) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_sum_1hop_0_be_reg <= main__backedge_backedge_sum_1hop_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_sum_1hop_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_sum_1hop_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %sum_1hop.0.be = phi i32 [ %234, %204 ], [ %sum_1hop.0, %175 ], [ %sum_1hop.0, %190 ], [ %sum_1hop.0, %201 ], [ %sum_1hop.0, %129 ], [ %sum_1hop.0, %.backedge ], [ %sum_1hop.0, %130 ], [ %sum_1hop.0, %132 ], [ %sum_1hop.0, %144 ], [ %sum_1hop.0, %171 ], [ %sum_1hop.0, %198 ], [ %sum_1hop.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_190_53) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_sum_1hop_0_be_reg <= main__backedge_backedge_sum_1hop_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_sum_1hop_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_sum_1hop_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %sum_1hop.0.be = phi i32 [ %234, %204 ], [ %sum_1hop.0, %175 ], [ %sum_1hop.0, %190 ], [ %sum_1hop.0, %201 ], [ %sum_1hop.0, %129 ], [ %sum_1hop.0, %.backedge ], [ %sum_1hop.0, %130 ], [ %sum_1hop.0, %132 ], [ %sum_1hop.0, %144 ], [ %sum_1hop.0, %171 ], [ %sum_1hop.0, %198 ], [ %sum_1hop.0, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_198_56) & (memory_controller_waitrequest == 1'd0)) & (main_173_174_reg == 1'd1)))
begin
main__backedge_backedge_sum_1hop_0_be_reg <= main__backedge_backedge_sum_1hop_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_sum_1hop_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_sum_1hop_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %sum_1hop.0.be = phi i32 [ %234, %204 ], [ %sum_1hop.0, %175 ], [ %sum_1hop.0, %190 ], [ %sum_1hop.0, %201 ], [ %sum_1hop.0, %129 ], [ %sum_1hop.0, %.backedge ], [ %sum_1hop.0, %130 ], [ %sum_1hop.0, %132 ], [ %sum_1hop.0, %144 ], [ %sum_1hop.0, %171 ], [ %sum_1hop.0, %198 ], [ %sum_1hop.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_201_57) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_sum_1hop_0_be_reg <= main__backedge_backedge_sum_1hop_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_sum_1hop_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_sum_1hop_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %sum_1hop.0.be = phi i32 [ %234, %204 ], [ %sum_1hop.0, %175 ], [ %sum_1hop.0, %190 ], [ %sum_1hop.0, %201 ], [ %sum_1hop.0, %129 ], [ %sum_1hop.0, %.backedge ], [ %sum_1hop.0, %130 ], [ %sum_1hop.0, %132 ], [ %sum_1hop.0, %144 ], [ %sum_1hop.0, %171 ], [ %sum_1hop.0, %198 ], [ %sum_1hop.0, %202 ]*/
if ((((cur_state == LEGUP_F_main_BB_202_58) & (memory_controller_waitrequest == 1'd0)) & (main_202_203 == 1'd1)))
begin
main__backedge_backedge_sum_1hop_0_be_reg <= main__backedge_backedge_sum_1hop_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_sum_1hop_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_sum_1hop_0_be_reg"); $finish; end
end
/* main: %.backedge.backedge*/
/*   %sum_1hop.0.be = phi i32 [ %234, %204 ], [ %sum_1hop.0, %175 ], [ %sum_1hop.0, %190 ], [ %sum_1hop.0, %201 ], [ %sum_1hop.0, %129 ], [ %sum_1hop.0, %.backedge ], [ %sum_1hop.0, %130 ], [ %sum_1hop.0, %132 ], [ %sum_1hop.0, %144 ], [ %sum_1hop.0, %171 ], [ %sum_1hop.0, %198 ], [ %sum_1hop.0, %202 ]*/
if (((cur_state == LEGUP_F_main_BB_204_94) & (memory_controller_waitrequest == 1'd0)))
begin
main__backedge_backedge_sum_1hop_0_be_reg <= main__backedge_backedge_sum_1hop_0_be;
if (reset == 1'b0 && ^(main__backedge_backedge_sum_1hop_0_be) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__backedge_backedge_sum_1hop_0_be_reg"); $finish; end
end
end
always @(*) begin
/* main: %122*/
/*   %s.i.0 = phi i32* [ %scevgep54, %.preheader31 ], [ %127, %125 ]*/
if (((cur_state == LEGUP_F_main_BB__preheader31_20) & (memory_controller_waitrequest == 1'd0)))
begin
main_122_s_i_0 = main_0_scevgep54_reg;
end
/* main: %122*/
/*   %s.i.0 = phi i32* [ %scevgep54, %.preheader31 ], [ %127, %125 ]*/
else /* if (((cur_state == LEGUP_F_main_BB_125_23) & (memory_controller_waitrequest == 1'd0))) */
begin
main_122_s_i_0 = main_125_127_reg;
end
end
always @(posedge clk) begin
/* main: %122*/
/*   %s.i.0 = phi i32* [ %scevgep54, %.preheader31 ], [ %127, %125 ]*/
if (((cur_state == LEGUP_F_main_BB__preheader31_20) & (memory_controller_waitrequest == 1'd0)))
begin
main_122_s_i_0_reg <= main_122_s_i_0;
if (reset == 1'b0 && ^(main_122_s_i_0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_122_s_i_0_reg"); $finish; end
end
/* main: %122*/
/*   %s.i.0 = phi i32* [ %scevgep54, %.preheader31 ], [ %127, %125 ]*/
if (((cur_state == LEGUP_F_main_BB_125_23) & (memory_controller_waitrequest == 1'd0)))
begin
main_122_s_i_0_reg <= main_122_s_i_0;
if (reset == 1'b0 && ^(main_122_s_i_0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_122_s_i_0_reg"); $finish; end
end
end
always @(*) begin
/* main: %122*/
/*   %123 = phi i32 [ 36, %.preheader31 ], [ %126, %125 ]*/
if (((cur_state == LEGUP_F_main_BB__preheader31_20) & (memory_controller_waitrequest == 1'd0)))
begin
main_122_123 = 32'd36;
end
/* main: %122*/
/*   %123 = phi i32 [ 36, %.preheader31 ], [ %126, %125 ]*/
else /* if (((cur_state == LEGUP_F_main_BB_125_23) & (memory_controller_waitrequest == 1'd0))) */
begin
main_122_123 = main_125_126_reg;
end
end
always @(posedge clk) begin
/* main: %122*/
/*   %123 = phi i32 [ 36, %.preheader31 ], [ %126, %125 ]*/
if (((cur_state == LEGUP_F_main_BB__preheader31_20) & (memory_controller_waitrequest == 1'd0)))
begin
main_122_123_reg <= main_122_123;
if (reset == 1'b0 && ^(main_122_123) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_122_123_reg"); $finish; end
end
/* main: %122*/
/*   %123 = phi i32 [ 36, %.preheader31 ], [ %126, %125 ]*/
if (((cur_state == LEGUP_F_main_BB_125_23) & (memory_controller_waitrequest == 1'd0)))
begin
main_122_123_reg <= main_122_123;
if (reset == 1'b0 && ^(main_122_123) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_122_123_reg"); $finish; end
end
end
always @(*) begin
/* main: %122*/
/*   %124 = icmp eq i32 %123, 0*/
begin
main_122_124 = (main_122_123_reg == 32'd0);
end
end
always @(posedge clk) begin
/* main: %122*/
/*   %124 = icmp eq i32 %123, 0*/
if ((cur_state == LEGUP_F_main_BB_122_21))
begin
main_122_124_reg <= main_122_124;
if (reset == 1'b0 && ^(main_122_124) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_122_124_reg"); $finish; end
end
end
always @(*) begin
/* main: %125*/
/*   %126 = add i32 %123, -1*/
begin
main_125_126 = (main_122_123_reg + -32'd1);
end
end
always @(posedge clk) begin
/* main: %125*/
/*   %126 = add i32 %123, -1*/
if ((cur_state == LEGUP_F_main_BB_125_22))
begin
main_125_126_reg <= main_125_126;
if (reset == 1'b0 && ^(main_125_126) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_125_126_reg"); $finish; end
end
end
always @(*) begin
/* main: %125*/
/*   %127 = getelementptr inbounds i32* %s.i.0, i32 1*/
begin
main_125_127 = (main_122_s_i_0_reg + (4 * 32'd1));
end
end
always @(posedge clk) begin
/* main: %125*/
/*   %127 = getelementptr inbounds i32* %s.i.0, i32 1*/
if ((cur_state == LEGUP_F_main_BB_125_22))
begin
main_125_127_reg <= main_125_127;
if (reset == 1'b0 && ^(main_125_127) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_125_127_reg"); $finish; end
end
end
always @(*) begin
/* main: %legup_memset_4.exit*/
/*   %i.234 = phi i32 [ %128, %legup_memset_4.exit ], [ 0, %legup_memset_4.exit.loopexit ]*/
if (((cur_state == LEGUP_F_main_BB_legup_memset_4_exit_loopexit_24) & (memory_controller_waitrequest == 1'd0)))
begin
main_legup_memset_4_exit_i_234 = 32'd0;
end
/* main: %legup_memset_4.exit*/
/*   %i.234 = phi i32 [ %128, %legup_memset_4.exit ], [ 0, %legup_memset_4.exit.loopexit ]*/
else /* if ((((cur_state == LEGUP_F_main_BB_legup_memset_4_exit_26) & (memory_controller_waitrequest == 1'd0)) & (main_legup_memset_4_exit_exitcond73_reg == 1'd0))) */
begin
main_legup_memset_4_exit_i_234 = main_legup_memset_4_exit_128_reg;
end
end
always @(posedge clk) begin
/* main: %legup_memset_4.exit*/
/*   %i.234 = phi i32 [ %128, %legup_memset_4.exit ], [ 0, %legup_memset_4.exit.loopexit ]*/
if (((cur_state == LEGUP_F_main_BB_legup_memset_4_exit_loopexit_24) & (memory_controller_waitrequest == 1'd0)))
begin
main_legup_memset_4_exit_i_234_reg <= main_legup_memset_4_exit_i_234;
if (reset == 1'b0 && ^(main_legup_memset_4_exit_i_234) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_legup_memset_4_exit_i_234_reg"); $finish; end
end
/* main: %legup_memset_4.exit*/
/*   %i.234 = phi i32 [ %128, %legup_memset_4.exit ], [ 0, %legup_memset_4.exit.loopexit ]*/
if ((((cur_state == LEGUP_F_main_BB_legup_memset_4_exit_26) & (memory_controller_waitrequest == 1'd0)) & (main_legup_memset_4_exit_exitcond73_reg == 1'd0)))
begin
main_legup_memset_4_exit_i_234_reg <= main_legup_memset_4_exit_i_234;
if (reset == 1'b0 && ^(main_legup_memset_4_exit_i_234) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_legup_memset_4_exit_i_234_reg"); $finish; end
end
end
always @(*) begin
/* main: %legup_memset_4.exit*/
/*   %scevgep74 = getelementptr [28 x i32]* %3, i32 0, i32 %i.234*/
begin
main_legup_memset_4_exit_scevgep74 = (1'd0 + (4 * main_legup_memset_4_exit_i_234_reg));
end
end
always @(posedge clk) begin
/* main: %legup_memset_4.exit*/
/*   %scevgep74 = getelementptr [28 x i32]* %3, i32 0, i32 %i.234*/
if ((cur_state == LEGUP_F_main_BB_legup_memset_4_exit_25))
begin
main_legup_memset_4_exit_scevgep74_reg <= main_legup_memset_4_exit_scevgep74;
if (reset == 1'b0 && ^(main_legup_memset_4_exit_scevgep74) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_legup_memset_4_exit_scevgep74_reg"); $finish; end
end
end
always @(*) begin
/* main: %legup_memset_4.exit*/
/*   %scevgep75 = getelementptr [28 x i32]* %4, i32 0, i32 %i.234*/
begin
main_legup_memset_4_exit_scevgep75 = (1'd0 + (4 * main_legup_memset_4_exit_i_234_reg));
end
end
always @(posedge clk) begin
/* main: %legup_memset_4.exit*/
/*   %scevgep75 = getelementptr [28 x i32]* %4, i32 0, i32 %i.234*/
if ((cur_state == LEGUP_F_main_BB_legup_memset_4_exit_25))
begin
main_legup_memset_4_exit_scevgep75_reg <= main_legup_memset_4_exit_scevgep75;
if (reset == 1'b0 && ^(main_legup_memset_4_exit_scevgep75) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_legup_memset_4_exit_scevgep75_reg"); $finish; end
end
end
always @(*) begin
/* main: %legup_memset_4.exit*/
/*   %128 = add nsw i32 %i.234, 1*/
begin
main_legup_memset_4_exit_128 = (main_legup_memset_4_exit_i_234_reg + 32'd1);
end
end
always @(posedge clk) begin
/* main: %legup_memset_4.exit*/
/*   %128 = add nsw i32 %i.234, 1*/
if ((cur_state == LEGUP_F_main_BB_legup_memset_4_exit_25))
begin
main_legup_memset_4_exit_128_reg <= main_legup_memset_4_exit_128;
if (reset == 1'b0 && ^(main_legup_memset_4_exit_128) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_legup_memset_4_exit_128_reg"); $finish; end
end
end
always @(*) begin
/* main: %legup_memset_4.exit*/
/*   %exitcond73 = icmp eq i32 %128, 28*/
begin
main_legup_memset_4_exit_exitcond73 = (main_legup_memset_4_exit_128 == 32'd28);
end
end
always @(posedge clk) begin
/* main: %legup_memset_4.exit*/
/*   %exitcond73 = icmp eq i32 %128, 28*/
if ((cur_state == LEGUP_F_main_BB_legup_memset_4_exit_25))
begin
main_legup_memset_4_exit_exitcond73_reg <= main_legup_memset_4_exit_exitcond73;
if (reset == 1'b0 && ^(main_legup_memset_4_exit_exitcond73) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_legup_memset_4_exit_exitcond73_reg"); $finish; end
end
end
always @(*) begin
/* main: %130*/
/*   %131 = icmp eq i32 %i.0, 30*/
begin
main_130_131 = (main__backedge_i_0_reg == 32'd30);
end
end
always @(posedge clk) begin
/* main: %130*/
/*   %131 = icmp eq i32 %i.0, 30*/
if ((cur_state == LEGUP_F_main_BB_130_29))
begin
main_130_131_reg <= main_130_131;
if (reset == 1'b0 && ^(main_130_131) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_130_131_reg"); $finish; end
end
end
always @(*) begin
/* main: %132*/
/*   %133 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 %i.0*/
begin
main_132_133 = (1'd0 + (4 * main__backedge_i_0_reg));
end
end
always @(posedge clk) begin
/* main: %132*/
/*   %133 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 %i.0*/
if ((cur_state == LEGUP_F_main_BB_132_30))
begin
main_132_133_reg <= main_132_133;
if (reset == 1'b0 && ^(main_132_133) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_132_133_reg"); $finish; end
end
end
always @(*) begin
/* main: %132*/
/*   %134 = load i32* %133, align 4, !tbaa !0*/
begin
main_132_134 = main_0_1_out_a;
end
end
always @(posedge clk) begin
/* main: %132*/
/*   %134 = load i32* %133, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_132_31))
begin
main_132_134_reg <= main_132_134;
if (reset == 1'b0 && ^(main_132_134) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_132_134_reg"); $finish; end
end
end
always @(*) begin
/* main: %132*/
/*   %135 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 %i.0*/
begin
main_132_135 = (1'd0 + (4 * main__backedge_i_0_reg));
end
end
always @(posedge clk) begin
/* main: %132*/
/*   %135 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 %i.0*/
if ((cur_state == LEGUP_F_main_BB_132_30))
begin
main_132_135_reg <= main_132_135;
if (reset == 1'b0 && ^(main_132_135) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_132_135_reg"); $finish; end
end
end
always @(*) begin
/* main: %132*/
/*   %136 = load i32* %135, align 4, !tbaa !0*/
begin
main_132_136 = main_0_2_out_a;
end
end
always @(posedge clk) begin
/* main: %132*/
/*   %136 = load i32* %135, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_132_31))
begin
main_132_136_reg <= main_132_136;
if (reset == 1'b0 && ^(main_132_136) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_132_136_reg"); $finish; end
end
end
always @(*) begin
/* main: %132*/
/*   %137 = getelementptr inbounds [28 x i32]* %3, i32 0, i32 %134*/
begin
main_132_137 = (1'd0 + (4 * main_132_134));
end
end
always @(posedge clk) begin
/* main: %132*/
/*   %137 = getelementptr inbounds [28 x i32]* %3, i32 0, i32 %134*/
if ((cur_state == LEGUP_F_main_BB_132_31))
begin
main_132_137_reg <= main_132_137;
if (reset == 1'b0 && ^(main_132_137) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_132_137_reg"); $finish; end
end
end
always @(*) begin
/* main: %132*/
/*   %138 = load i32* %137, align 4, !tbaa !0*/
begin
main_132_138 = main_0_3_out_a;
end
end
always @(posedge clk) begin
/* main: %132*/
/*   %138 = load i32* %137, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_132_32))
begin
main_132_138_reg <= main_132_138;
if (reset == 1'b0 && ^(main_132_138) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_132_138_reg"); $finish; end
end
end
always @(*) begin
/* main: %132*/
/*   %139 = getelementptr inbounds [28 x i32]* %4, i32 0, i32 %134*/
begin
main_132_139 = (1'd0 + (4 * main_132_134));
end
end
always @(posedge clk) begin
/* main: %132*/
/*   %139 = getelementptr inbounds [28 x i32]* %4, i32 0, i32 %134*/
if ((cur_state == LEGUP_F_main_BB_132_31))
begin
main_132_139_reg <= main_132_139;
if (reset == 1'b0 && ^(main_132_139) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_132_139_reg"); $finish; end
end
end
always @(*) begin
/* main: %132*/
/*   %140 = load i32* %139, align 4, !tbaa !0*/
begin
main_132_140 = main_0_4_out_a;
end
end
always @(posedge clk) begin
/* main: %132*/
/*   %140 = load i32* %139, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_132_32))
begin
main_132_140_reg <= main_132_140;
if (reset == 1'b0 && ^(main_132_140) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_132_140_reg"); $finish; end
end
end
always @(*) begin
/* main: %132*/
/*   %141 = getelementptr inbounds [28 x i32]* %3, i32 0, i32 %136*/
begin
main_132_141 = (1'd0 + (4 * main_132_136));
end
end
always @(posedge clk) begin
/* main: %132*/
/*   %141 = getelementptr inbounds [28 x i32]* %3, i32 0, i32 %136*/
if ((cur_state == LEGUP_F_main_BB_132_31))
begin
main_132_141_reg <= main_132_141;
if (reset == 1'b0 && ^(main_132_141) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_132_141_reg"); $finish; end
end
end
always @(*) begin
/* main: %132*/
/*   %142 = load i32* %141, align 4, !tbaa !0*/
begin
main_132_142 = main_0_3_out_b;
end
end
always @(posedge clk) begin
/* main: %132*/
/*   %142 = load i32* %141, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_132_32))
begin
main_132_142_reg <= main_132_142;
if (reset == 1'b0 && ^(main_132_142) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_132_142_reg"); $finish; end
end
end
always @(*) begin
/* main: %132*/
/*   %143 = icmp eq i32 %i.0, 0*/
begin
main_132_143 = (main__backedge_i_0_reg == 32'd0);
end
end
always @(posedge clk) begin
/* main: %132*/
/*   %143 = icmp eq i32 %i.0, 0*/
if ((cur_state == LEGUP_F_main_BB_132_30))
begin
main_132_143_reg <= main_132_143;
if (reset == 1'b0 && ^(main_132_143) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_132_143_reg"); $finish; end
end
end
always @(*) begin
/* main: %132*/
/*   %. = select i1 %143, i32 3, i32 2*/
begin
main_132__ = (main_132_143 ? 32'd3 : 32'd2);
end
end
always @(posedge clk) begin
/* main: %132*/
/*   %. = select i1 %143, i32 3, i32 2*/
if ((cur_state == LEGUP_F_main_BB_132_30))
begin
main_132___reg <= main_132__;
if (reset == 1'b0 && ^(main_132__) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_132___reg"); $finish; end
end
end
always @(*) begin
/* main: %144*/
/*   %145 = icmp eq i32 %pos_a_X.0, -1*/
begin
main_144_145 = (main__backedge_pos_a_X_0_reg == -32'd1);
end
end
always @(posedge clk) begin
/* main: %144*/
/*   %145 = icmp eq i32 %pos_a_X.0, -1*/
if ((cur_state == LEGUP_F_main_BB_144_33))
begin
main_144_145_reg <= main_144_145;
if (reset == 1'b0 && ^(main_144_145) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_144_145_reg"); $finish; end
end
end
always @(*) begin
/* main: %146*/
/*   %147 = add nsw i32 %i.0, -1*/
begin
main_146_147 = (main__backedge_i_0_reg + -32'd1);
end
end
always @(posedge clk) begin
/* main: %146*/
/*   %147 = add nsw i32 %i.0, -1*/
if ((cur_state == LEGUP_F_main_BB_146_34))
begin
main_146_147_reg <= main_146_147;
if (reset == 1'b0 && ^(main_146_147) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_146_147_reg"); $finish; end
end
end
always @(*) begin
/* main: %146*/
/*   %148 = getelementptr inbounds [28 x i32]* %3, i32 0, i32 %147*/
begin
main_146_148 = (1'd0 + (4 * main_146_147_reg));
end
end
always @(posedge clk) begin
/* main: %146*/
/*   %148 = getelementptr inbounds [28 x i32]* %3, i32 0, i32 %147*/
if ((cur_state == LEGUP_F_main_BB_146_35))
begin
main_146_148_reg <= main_146_148;
if (reset == 1'b0 && ^(main_146_148) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_146_148_reg"); $finish; end
end
end
always @(*) begin
/* main: %146*/
/*   %149 = load i32* %148, align 4, !tbaa !0*/
begin
main_146_149 = main_0_3_out_b;
end
end
always @(posedge clk) begin
/* main: %146*/
/*   %149 = load i32* %148, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_146_36))
begin
main_146_149_reg <= main_146_149;
if (reset == 1'b0 && ^(main_146_149) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_146_149_reg"); $finish; end
end
end
always @(*) begin
/* main: %146*/
/*   %150 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 %j.0*/
begin
main_146_150 = (1'd0 + (4 * main__backedge_j_0_reg));
end
end
always @(posedge clk) begin
/* main: %146*/
/*   %150 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 %j.0*/
if ((cur_state == LEGUP_F_main_BB_146_34))
begin
main_146_150_reg <= main_146_150;
if (reset == 1'b0 && ^(main_146_150) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_146_150_reg"); $finish; end
end
end
always @(*) begin
/* main: %146*/
/*   %151 = load i32* %150, align 4, !tbaa !0*/
begin
main_146_151 = main_0_6_out_a;
end
end
always @(posedge clk) begin
/* main: %146*/
/*   %151 = load i32* %150, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_146_35))
begin
main_146_151_reg <= main_146_151;
if (reset == 1'b0 && ^(main_146_151) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_146_151_reg"); $finish; end
end
end
always @(*) begin
/* main: %146*/
/*   %152 = add nsw i32 %151, %149*/
begin
main_146_152 = (main_146_151_reg + main_146_149);
end
end
always @(posedge clk) begin
/* main: %146*/
/*   %152 = add nsw i32 %151, %149*/
if ((cur_state == LEGUP_F_main_BB_146_36))
begin
main_146_152_reg <= main_146_152;
if (reset == 1'b0 && ^(main_146_152) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_146_152_reg"); $finish; end
end
end
always @(*) begin
/* main: %146*/
/*   %153 = getelementptr inbounds [28 x i32]* %3, i32 0, i32 %a.0*/
begin
main_146_153 = (1'd0 + (4 * main__backedge_a_0_reg));
end
end
always @(posedge clk) begin
/* main: %146*/
/*   %153 = getelementptr inbounds [28 x i32]* %3, i32 0, i32 %a.0*/
if ((cur_state == LEGUP_F_main_BB_146_34))
begin
main_146_153_reg <= main_146_153;
if (reset == 1'b0 && ^(main_146_153) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_146_153_reg"); $finish; end
end
end
always @(*) begin
/* main: %146*/
/*   %154 = getelementptr inbounds [28 x i32]* %4, i32 0, i32 %147*/
begin
main_146_154 = (1'd0 + (4 * main_146_147_reg));
end
end
always @(posedge clk) begin
/* main: %146*/
/*   %154 = getelementptr inbounds [28 x i32]* %4, i32 0, i32 %147*/
if ((cur_state == LEGUP_F_main_BB_146_35))
begin
main_146_154_reg <= main_146_154;
if (reset == 1'b0 && ^(main_146_154) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_146_154_reg"); $finish; end
end
end
always @(*) begin
/* main: %146*/
/*   %155 = load i32* %154, align 4, !tbaa !0*/
begin
main_146_155 = main_0_4_out_a;
end
end
always @(posedge clk) begin
/* main: %146*/
/*   %155 = load i32* %154, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_146_36))
begin
main_146_155_reg <= main_146_155;
if (reset == 1'b0 && ^(main_146_155) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_146_155_reg"); $finish; end
end
end
always @(*) begin
/* main: %146*/
/*   %156 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 %j.0*/
begin
main_146_156 = (1'd0 + (4 * main__backedge_j_0_reg));
end
end
always @(posedge clk) begin
/* main: %146*/
/*   %156 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 %j.0*/
if ((cur_state == LEGUP_F_main_BB_146_34))
begin
main_146_156_reg <= main_146_156;
if (reset == 1'b0 && ^(main_146_156) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_146_156_reg"); $finish; end
end
end
always @(*) begin
/* main: %146*/
/*   %157 = load i32* %156, align 4, !tbaa !0*/
begin
main_146_157 = main_0_7_out_a;
end
end
always @(posedge clk) begin
/* main: %146*/
/*   %157 = load i32* %156, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_146_35))
begin
main_146_157_reg <= main_146_157;
if (reset == 1'b0 && ^(main_146_157) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_146_157_reg"); $finish; end
end
end
always @(*) begin
/* main: %146*/
/*   %158 = add nsw i32 %157, %155*/
begin
main_146_158 = (main_146_157_reg + main_146_155);
end
end
always @(posedge clk) begin
/* main: %146*/
/*   %158 = add nsw i32 %157, %155*/
if ((cur_state == LEGUP_F_main_BB_146_36))
begin
main_146_158_reg <= main_146_158;
if (reset == 1'b0 && ^(main_146_158) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_146_158_reg"); $finish; end
end
end
always @(*) begin
/* main: %146*/
/*   %159 = getelementptr inbounds [28 x i32]* %4, i32 0, i32 %a.0*/
begin
main_146_159 = (1'd0 + (4 * main__backedge_a_0_reg));
end
end
always @(posedge clk) begin
/* main: %146*/
/*   %159 = getelementptr inbounds [28 x i32]* %4, i32 0, i32 %a.0*/
if ((cur_state == LEGUP_F_main_BB_146_34))
begin
main_146_159_reg <= main_146_159;
if (reset == 1'b0 && ^(main_146_159) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_146_159_reg"); $finish; end
end
end
always @(*) begin
/* main: %146*/
/*   %160 = add nsw i32 %j.0, 1*/
begin
main_146_160 = (main__backedge_j_0_reg + 32'd1);
end
end
always @(posedge clk) begin
/* main: %146*/
/*   %160 = add nsw i32 %j.0, 1*/
if ((cur_state == LEGUP_F_main_BB_146_34))
begin
main_146_160_reg <= main_146_160;
if (reset == 1'b0 && ^(main_146_160) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_146_160_reg"); $finish; end
end
end
always @(*) begin
main_146_idxscale17 = main_146_idxscale17_stage0_reg;
end
always @(posedge clk) begin
/* main: %146*/
/*   %idxscale17 = mul i32 %152, 6*/
if ((cur_state == LEGUP_F_main_BB_146_37))
begin
main_146_idxscale17_reg <= main_146_idxscale17;
if (reset == 1'b0 && ^(main_146_idxscale17) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_146_idxscale17_reg"); $finish; end
end
/* main: %146*/
/*   %idxscale17 = mul i32 %152, 6*/
if ((cur_state == LEGUP_F_main_BB_146_37))
begin
main_146_idxscale17_reg <= main_146_idxscale17;
if (reset == 1'b0 && ^(main_146_idxscale17) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_146_idxscale17_reg"); $finish; end
end
end
always @(*) begin
/* main: %146*/
/*   %.sum18 = add i32 %idxscale17, %158*/
begin
main_146__sum18 = (main_146_idxscale17 + main_146_158_reg);
end
end
always @(posedge clk) begin
/* main: %146*/
/*   %.sum18 = add i32 %idxscale17, %158*/
if ((cur_state == LEGUP_F_main_BB_146_37))
begin
main_146__sum18_reg <= main_146__sum18;
if (reset == 1'b0 && ^(main_146__sum18) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_146__sum18_reg"); $finish; end
end
end
always @(*) begin
/* main: %146*/
/*   %161 = getelementptr inbounds [36 x i32]* %5, i32 0, i32 %.sum18*/
begin
main_146_161 = (1'd0 + (4 * main_146__sum18_reg));
end
end
always @(posedge clk) begin
/* main: %146*/
/*   %161 = getelementptr inbounds [36 x i32]* %5, i32 0, i32 %.sum18*/
if ((cur_state == LEGUP_F_main_BB_146_38))
begin
main_146_161_reg <= main_146_161;
if (reset == 1'b0 && ^(main_146_161) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_146_161_reg"); $finish; end
end
end
always @(*) begin
/* main: %146*/
/*   %162 = load i32* %161, align 4, !tbaa !0*/
begin
main_146_162 = main_0_5_out_a;
end
end
always @(posedge clk) begin
/* main: %146*/
/*   %162 = load i32* %161, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_146_39))
begin
main_146_162_reg <= main_146_162;
if (reset == 1'b0 && ^(main_146_162) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_146_162_reg"); $finish; end
end
end
always @(*) begin
/* main: %146*/
/*   %163 = icmp eq i32 %162, -1*/
begin
main_146_163 = (main_146_162 == -32'd1);
end
end
always @(posedge clk) begin
/* main: %146*/
/*   %163 = icmp eq i32 %162, -1*/
if ((cur_state == LEGUP_F_main_BB_146_39))
begin
main_146_163_reg <= main_146_163;
if (reset == 1'b0 && ^(main_146_163) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_146_163_reg"); $finish; end
end
end
always @(*) begin
/* main: %146*/
/*   %164 = icmp ult i32 %152, 6*/
begin
main_146_164 = (main_146_152 < 32'd6);
end
end
always @(posedge clk) begin
/* main: %146*/
/*   %164 = icmp ult i32 %152, 6*/
if ((cur_state == LEGUP_F_main_BB_146_36))
begin
main_146_164_reg <= main_146_164;
if (reset == 1'b0 && ^(main_146_164) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_146_164_reg"); $finish; end
end
end
always @(*) begin
/* main: %146*/
/*   %or.cond = and i1 %163, %164*/
begin
main_146_or_cond = (main_146_163 & main_146_164_reg);
end
end
always @(posedge clk) begin
/* main: %146*/
/*   %or.cond = and i1 %163, %164*/
if ((cur_state == LEGUP_F_main_BB_146_39))
begin
main_146_or_cond_reg <= main_146_or_cond;
if (reset == 1'b0 && ^(main_146_or_cond) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_146_or_cond_reg"); $finish; end
end
end
always @(*) begin
/* main: %146*/
/*   %165 = icmp ult i32 %158, 6*/
begin
main_146_165 = (main_146_158 < 32'd6);
end
end
always @(posedge clk) begin
/* main: %146*/
/*   %165 = icmp ult i32 %158, 6*/
if ((cur_state == LEGUP_F_main_BB_146_36))
begin
main_146_165_reg <= main_146_165;
if (reset == 1'b0 && ^(main_146_165) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_146_165_reg"); $finish; end
end
end
always @(*) begin
/* main: %146*/
/*   %or.cond22 = and i1 %or.cond, %165*/
begin
main_146_or_cond22 = (main_146_or_cond & main_146_165_reg);
end
end
always @(posedge clk) begin
/* main: %146*/
/*   %or.cond22 = and i1 %or.cond, %165*/
if ((cur_state == LEGUP_F_main_BB_146_39))
begin
main_146_or_cond22_reg <= main_146_or_cond22;
if (reset == 1'b0 && ^(main_146_or_cond22) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_146_or_cond22_reg"); $finish; end
end
end
always @(*) begin
/* main: %167*/
/*   %168 = icmp sgt i32 %160, 28*/
begin
main_167_168 = ($signed(main_146_160_reg) > $signed(32'd28));
end
end
always @(posedge clk) begin
/* main: %167*/
/*   %168 = icmp sgt i32 %160, 28*/
if ((cur_state == LEGUP_F_main_BB_167_42))
begin
main_167_168_reg <= main_167_168;
if (reset == 1'b0 && ^(main_167_168) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_167_168_reg"); $finish; end
end
end
always @(*) begin
/* main: %171*/
/*   %pos_a_Y.1 = phi i32 [ %158, %166 ], [ %pos_a_Y.0, %167 ]*/
if (((cur_state == LEGUP_F_main_BB_166_41) & (memory_controller_waitrequest == 1'd0)))
begin
main_171_pos_a_Y_1 = main_146_158_reg;
end
/* main: %171*/
/*   %pos_a_Y.1 = phi i32 [ %158, %166 ], [ %pos_a_Y.0, %167 ]*/
else /* if ((((cur_state == LEGUP_F_main_BB_167_42) & (memory_controller_waitrequest == 1'd0)) & (main_167_168 == 1'd0))) */
begin
main_171_pos_a_Y_1 = main__backedge_pos_a_Y_0_reg;
end
end
always @(posedge clk) begin
/* main: %171*/
/*   %pos_a_Y.1 = phi i32 [ %158, %166 ], [ %pos_a_Y.0, %167 ]*/
if (((cur_state == LEGUP_F_main_BB_166_41) & (memory_controller_waitrequest == 1'd0)))
begin
main_171_pos_a_Y_1_reg <= main_171_pos_a_Y_1;
if (reset == 1'b0 && ^(main_171_pos_a_Y_1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_171_pos_a_Y_1_reg"); $finish; end
end
/* main: %171*/
/*   %pos_a_Y.1 = phi i32 [ %158, %166 ], [ %pos_a_Y.0, %167 ]*/
if ((((cur_state == LEGUP_F_main_BB_167_42) & (memory_controller_waitrequest == 1'd0)) & (main_167_168 == 1'd0)))
begin
main_171_pos_a_Y_1_reg <= main_171_pos_a_Y_1;
if (reset == 1'b0 && ^(main_171_pos_a_Y_1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_171_pos_a_Y_1_reg"); $finish; end
end
end
always @(*) begin
/* main: %171*/
/*   %pos_a_X.1 = phi i32 [ %152, %166 ], [ %pos_a_X.0, %167 ]*/
if (((cur_state == LEGUP_F_main_BB_166_41) & (memory_controller_waitrequest == 1'd0)))
begin
main_171_pos_a_X_1 = main_146_152_reg;
end
/* main: %171*/
/*   %pos_a_X.1 = phi i32 [ %152, %166 ], [ %pos_a_X.0, %167 ]*/
else /* if ((((cur_state == LEGUP_F_main_BB_167_42) & (memory_controller_waitrequest == 1'd0)) & (main_167_168 == 1'd0))) */
begin
main_171_pos_a_X_1 = main__backedge_pos_a_X_0_reg;
end
end
always @(posedge clk) begin
/* main: %171*/
/*   %pos_a_X.1 = phi i32 [ %152, %166 ], [ %pos_a_X.0, %167 ]*/
if (((cur_state == LEGUP_F_main_BB_166_41) & (memory_controller_waitrequest == 1'd0)))
begin
main_171_pos_a_X_1_reg <= main_171_pos_a_X_1;
if (reset == 1'b0 && ^(main_171_pos_a_X_1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_171_pos_a_X_1_reg"); $finish; end
end
/* main: %171*/
/*   %pos_a_X.1 = phi i32 [ %152, %166 ], [ %pos_a_X.0, %167 ]*/
if ((((cur_state == LEGUP_F_main_BB_167_42) & (memory_controller_waitrequest == 1'd0)) & (main_167_168 == 1'd0)))
begin
main_171_pos_a_X_1_reg <= main_171_pos_a_X_1;
if (reset == 1'b0 && ^(main_171_pos_a_X_1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_171_pos_a_X_1_reg"); $finish; end
end
end
always @(*) begin
/* main: %171*/
/*   %172 = icmp eq i32 %pos_a_X.1, -1*/
begin
main_171_172 = (main_171_pos_a_X_1_reg == -32'd1);
end
end
always @(posedge clk) begin
/* main: %171*/
/*   %172 = icmp eq i32 %pos_a_X.1, -1*/
if ((cur_state == LEGUP_F_main_BB_171_44))
begin
main_171_172_reg <= main_171_172;
if (reset == 1'b0 && ^(main_171_172) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_171_172_reg"); $finish; end
end
end
always @(*) begin
/* main: %171*/
/*   %.23 = select i1 %172, i32 %160, i32 0*/
begin
main_171__23 = (main_171_172 ? main_146_160_reg : 32'd0);
end
end
always @(posedge clk) begin
/* main: %171*/
/*   %.23 = select i1 %172, i32 %160, i32 0*/
if ((cur_state == LEGUP_F_main_BB_171_44))
begin
main_171__23_reg <= main_171__23;
if (reset == 1'b0 && ^(main_171__23) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_171__23_reg"); $finish; end
end
end
always @(*) begin
/* main: %171*/
/*   %.24 = select i1 %172, i32 2, i32 3*/
begin
main_171__24 = (main_171_172 ? 32'd2 : 32'd3);
end
end
always @(posedge clk) begin
/* main: %171*/
/*   %.24 = select i1 %172, i32 2, i32 3*/
if ((cur_state == LEGUP_F_main_BB_171_44))
begin
main_171__24_reg <= main_171__24;
if (reset == 1'b0 && ^(main_171__24) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_171__24_reg"); $finish; end
end
end
always @(*) begin
/* main: %173*/
/*   %174 = icmp eq i32 %pos_b_X.0, -1*/
begin
main_173_174 = (main__backedge_pos_b_X_0_reg == -32'd1);
end
end
always @(posedge clk) begin
/* main: %173*/
/*   %174 = icmp eq i32 %pos_b_X.0, -1*/
if ((cur_state == LEGUP_F_main_BB_173_45))
begin
main_173_174_reg <= main_173_174;
if (reset == 1'b0 && ^(main_173_174) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_173_174_reg"); $finish; end
end
end
always @(*) begin
/* main: %175*/
/*   %176 = add nsw i32 %i.0, 1*/
begin
main_175_176 = (main__backedge_i_0_reg + 32'd1);
end
end
always @(posedge clk) begin
/* main: %175*/
/*   %176 = add nsw i32 %i.0, 1*/
if ((cur_state == LEGUP_F_main_BB_175_46))
begin
main_175_176_reg <= main_175_176;
if (reset == 1'b0 && ^(main_175_176) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_175_176_reg"); $finish; end
end
end
always @(*) begin
/* main: %177*/
/*   %178 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 %j.0*/
begin
main_177_178 = (1'd0 + (4 * main__backedge_j_0_reg));
end
end
always @(posedge clk) begin
/* main: %177*/
/*   %178 = getelementptr inbounds [28 x i32]* %6, i32 0, i32 %j.0*/
if ((cur_state == LEGUP_F_main_BB_177_47))
begin
main_177_178_reg <= main_177_178;
if (reset == 1'b0 && ^(main_177_178) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_177_178_reg"); $finish; end
end
end
always @(*) begin
/* main: %177*/
/*   %179 = load i32* %178, align 4, !tbaa !0*/
begin
main_177_179 = main_0_6_out_b;
end
end
always @(posedge clk) begin
/* main: %177*/
/*   %179 = load i32* %178, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_177_48))
begin
main_177_179_reg <= main_177_179;
if (reset == 1'b0 && ^(main_177_179) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_177_179_reg"); $finish; end
end
end
always @(*) begin
/* main: %177*/
/*   %180 = add nsw i32 %179, %pos_a_X.0*/
begin
main_177_180 = (main_177_179 + main__backedge_pos_a_X_0_reg);
end
end
always @(posedge clk) begin
/* main: %177*/
/*   %180 = add nsw i32 %179, %pos_a_X.0*/
if ((cur_state == LEGUP_F_main_BB_177_48))
begin
main_177_180_reg <= main_177_180;
if (reset == 1'b0 && ^(main_177_180) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_177_180_reg"); $finish; end
end
end
always @(*) begin
/* main: %177*/
/*   %181 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 %j.0*/
begin
main_177_181 = (1'd0 + (4 * main__backedge_j_0_reg));
end
end
always @(posedge clk) begin
/* main: %177*/
/*   %181 = getelementptr inbounds [28 x i32]* %7, i32 0, i32 %j.0*/
if ((cur_state == LEGUP_F_main_BB_177_47))
begin
main_177_181_reg <= main_177_181;
if (reset == 1'b0 && ^(main_177_181) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_177_181_reg"); $finish; end
end
end
always @(*) begin
/* main: %177*/
/*   %182 = load i32* %181, align 4, !tbaa !0*/
begin
main_177_182 = main_0_7_out_b;
end
end
always @(posedge clk) begin
/* main: %177*/
/*   %182 = load i32* %181, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_177_48))
begin
main_177_182_reg <= main_177_182;
if (reset == 1'b0 && ^(main_177_182) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_177_182_reg"); $finish; end
end
end
always @(*) begin
/* main: %177*/
/*   %183 = add nsw i32 %182, %pos_a_Y.0*/
begin
main_177_183 = (main_177_182 + main__backedge_pos_a_Y_0_reg);
end
end
always @(posedge clk) begin
/* main: %177*/
/*   %183 = add nsw i32 %182, %pos_a_Y.0*/
if ((cur_state == LEGUP_F_main_BB_177_48))
begin
main_177_183_reg <= main_177_183;
if (reset == 1'b0 && ^(main_177_183) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_177_183_reg"); $finish; end
end
end
always @(*) begin
/* main: %177*/
/*   %184 = add nsw i32 %j.0, 1*/
begin
main_177_184 = (main__backedge_j_0_reg + 32'd1);
end
end
always @(posedge clk) begin
/* main: %177*/
/*   %184 = add nsw i32 %j.0, 1*/
if ((cur_state == LEGUP_F_main_BB_177_47))
begin
main_177_184_reg <= main_177_184;
if (reset == 1'b0 && ^(main_177_184) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_177_184_reg"); $finish; end
end
end
always @(*) begin
main_177_idxscale15 = main_177_idxscale15_stage0_reg;
end
always @(posedge clk) begin
/* main: %177*/
/*   %idxscale15 = mul i32 %180, 6*/
if ((cur_state == LEGUP_F_main_BB_177_49))
begin
main_177_idxscale15_reg <= main_177_idxscale15;
if (reset == 1'b0 && ^(main_177_idxscale15) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_177_idxscale15_reg"); $finish; end
end
/* main: %177*/
/*   %idxscale15 = mul i32 %180, 6*/
if ((cur_state == LEGUP_F_main_BB_177_49))
begin
main_177_idxscale15_reg <= main_177_idxscale15;
if (reset == 1'b0 && ^(main_177_idxscale15) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_177_idxscale15_reg"); $finish; end
end
end
always @(*) begin
/* main: %177*/
/*   %.sum16 = add i32 %idxscale15, %183*/
begin
main_177__sum16 = (main_177_idxscale15 + main_177_183_reg);
end
end
always @(posedge clk) begin
/* main: %177*/
/*   %.sum16 = add i32 %idxscale15, %183*/
if ((cur_state == LEGUP_F_main_BB_177_49))
begin
main_177__sum16_reg <= main_177__sum16;
if (reset == 1'b0 && ^(main_177__sum16) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_177__sum16_reg"); $finish; end
end
end
always @(*) begin
/* main: %177*/
/*   %185 = getelementptr inbounds [36 x i32]* %5, i32 0, i32 %.sum16*/
begin
main_177_185 = (1'd0 + (4 * main_177__sum16_reg));
end
end
always @(posedge clk) begin
/* main: %177*/
/*   %185 = getelementptr inbounds [36 x i32]* %5, i32 0, i32 %.sum16*/
if ((cur_state == LEGUP_F_main_BB_177_50))
begin
main_177_185_reg <= main_177_185;
if (reset == 1'b0 && ^(main_177_185) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_177_185_reg"); $finish; end
end
end
always @(*) begin
/* main: %177*/
/*   %186 = load i32* %185, align 4, !tbaa !0*/
begin
main_177_186 = main_0_5_out_a;
end
end
always @(posedge clk) begin
/* main: %177*/
/*   %186 = load i32* %185, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_177_51))
begin
main_177_186_reg <= main_177_186;
if (reset == 1'b0 && ^(main_177_186) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_177_186_reg"); $finish; end
end
end
always @(*) begin
/* main: %177*/
/*   %187 = icmp eq i32 %186, -1*/
begin
main_177_187 = (main_177_186 == -32'd1);
end
end
always @(posedge clk) begin
/* main: %177*/
/*   %187 = icmp eq i32 %186, -1*/
if ((cur_state == LEGUP_F_main_BB_177_51))
begin
main_177_187_reg <= main_177_187;
if (reset == 1'b0 && ^(main_177_187) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_177_187_reg"); $finish; end
end
end
always @(*) begin
/* main: %177*/
/*   %188 = icmp ult i32 %180, 6*/
begin
main_177_188 = (main_177_180 < 32'd6);
end
end
always @(posedge clk) begin
/* main: %177*/
/*   %188 = icmp ult i32 %180, 6*/
if ((cur_state == LEGUP_F_main_BB_177_48))
begin
main_177_188_reg <= main_177_188;
if (reset == 1'b0 && ^(main_177_188) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_177_188_reg"); $finish; end
end
end
always @(*) begin
/* main: %177*/
/*   %or.cond25 = and i1 %187, %188*/
begin
main_177_or_cond25 = (main_177_187 & main_177_188_reg);
end
end
always @(posedge clk) begin
/* main: %177*/
/*   %or.cond25 = and i1 %187, %188*/
if ((cur_state == LEGUP_F_main_BB_177_51))
begin
main_177_or_cond25_reg <= main_177_or_cond25;
if (reset == 1'b0 && ^(main_177_or_cond25) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_177_or_cond25_reg"); $finish; end
end
end
always @(*) begin
/* main: %177*/
/*   %189 = icmp ult i32 %183, 6*/
begin
main_177_189 = (main_177_183 < 32'd6);
end
end
always @(posedge clk) begin
/* main: %177*/
/*   %189 = icmp ult i32 %183, 6*/
if ((cur_state == LEGUP_F_main_BB_177_48))
begin
main_177_189_reg <= main_177_189;
if (reset == 1'b0 && ^(main_177_189) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_177_189_reg"); $finish; end
end
end
always @(*) begin
/* main: %177*/
/*   %or.cond26 = and i1 %or.cond25, %189*/
begin
main_177_or_cond26 = (main_177_or_cond25 & main_177_189_reg);
end
end
always @(posedge clk) begin
/* main: %177*/
/*   %or.cond26 = and i1 %or.cond25, %189*/
if ((cur_state == LEGUP_F_main_BB_177_51))
begin
main_177_or_cond26_reg <= main_177_or_cond26;
if (reset == 1'b0 && ^(main_177_or_cond26) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_177_or_cond26_reg"); $finish; end
end
end
always @(*) begin
/* main: %190*/
/*   %191 = getelementptr inbounds [28 x i32]* %3, i32 0, i32 %b.0*/
begin
main_190_191 = (1'd0 + (4 * main__backedge_b_0_reg));
end
end
always @(posedge clk) begin
/* main: %190*/
/*   %191 = getelementptr inbounds [28 x i32]* %3, i32 0, i32 %b.0*/
if ((cur_state == LEGUP_F_main_BB_190_52))
begin
main_190_191_reg <= main_190_191;
if (reset == 1'b0 && ^(main_190_191) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_190_191_reg"); $finish; end
end
end
always @(*) begin
/* main: %190*/
/*   %192 = getelementptr inbounds [28 x i32]* %4, i32 0, i32 %b.0*/
begin
main_190_192 = (1'd0 + (4 * main__backedge_b_0_reg));
end
end
always @(posedge clk) begin
/* main: %190*/
/*   %192 = getelementptr inbounds [28 x i32]* %4, i32 0, i32 %b.0*/
if ((cur_state == LEGUP_F_main_BB_190_52))
begin
main_190_192_reg <= main_190_192;
if (reset == 1'b0 && ^(main_190_192) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_190_192_reg"); $finish; end
end
end
always @(*) begin
/* main: %190*/
/*   %193 = add nsw i32 %i.0, 1*/
begin
main_190_193 = (main__backedge_i_0_reg + 32'd1);
end
end
always @(posedge clk) begin
/* main: %190*/
/*   %193 = add nsw i32 %i.0, 1*/
if ((cur_state == LEGUP_F_main_BB_190_52))
begin
main_190_193_reg <= main_190_193;
if (reset == 1'b0 && ^(main_190_193) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_190_193_reg"); $finish; end
end
end
always @(*) begin
/* main: %194*/
/*   %195 = icmp sgt i32 %184, 28*/
begin
main_194_195 = ($signed(main_177_184_reg) > $signed(32'd28));
end
end
always @(posedge clk) begin
/* main: %194*/
/*   %195 = icmp sgt i32 %184, 28*/
if ((cur_state == LEGUP_F_main_BB_194_54))
begin
main_194_195_reg <= main_194_195;
if (reset == 1'b0 && ^(main_194_195) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_194_195_reg"); $finish; end
end
end
always @(*) begin
/* main: %198*/
/*   %199 = zext i1 %174 to i32*/
begin
main_198_199 = main_173_174_reg;
end
end
always @(posedge clk) begin
/* main: %198*/
/*   %199 = zext i1 %174 to i32*/
if ((cur_state == LEGUP_F_main_BB_198_56))
begin
main_198_199_reg <= main_198_199;
if (reset == 1'b0 && ^(main_198_199) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_198_199_reg"); $finish; end
end
end
always @(*) begin
/* main: %198*/
/*   %200 = xor i32 %199, 1*/
begin
main_198_200 = (main_198_199 ^ 32'd1);
end
end
always @(posedge clk) begin
/* main: %198*/
/*   %200 = xor i32 %199, 1*/
if ((cur_state == LEGUP_F_main_BB_198_56))
begin
main_198_200_reg <= main_198_200;
if (reset == 1'b0 && ^(main_198_200) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_198_200_reg"); $finish; end
end
end
always @(*) begin
/* main: %198*/
/*   %i.0. = add i32 %i.0, %200*/
begin
main_198_i_0_ = (main__backedge_i_0_reg + main_198_200);
end
end
always @(posedge clk) begin
/* main: %198*/
/*   %i.0. = add i32 %i.0, %200*/
if ((cur_state == LEGUP_F_main_BB_198_56))
begin
main_198_i_0__reg <= main_198_i_0_;
if (reset == 1'b0 && ^(main_198_i_0_) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_198_i_0__reg"); $finish; end
end
end
always @(*) begin
/* main: %202*/
/*   %203 = icmp eq i32 %i.0, 30*/
begin
main_202_203 = (main__backedge_i_0_reg == 32'd30);
end
end
always @(posedge clk) begin
/* main: %202*/
/*   %203 = icmp eq i32 %i.0, 30*/
if ((cur_state == LEGUP_F_main_BB_202_58))
begin
main_202_203_reg <= main_202_203;
if (reset == 1'b0 && ^(main_202_203) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_202_203_reg"); $finish; end
end
end
always @(*) begin
/* main: %204*/
/*   %205 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 %i.0*/
begin
main_204_205 = (1'd0 + (4 * main__backedge_i_0_reg));
end
end
always @(posedge clk) begin
/* main: %204*/
/*   %205 = getelementptr inbounds [30 x i32]* %1, i32 0, i32 %i.0*/
if ((cur_state == LEGUP_F_main_BB_204_59))
begin
main_204_205_reg <= main_204_205;
if (reset == 1'b0 && ^(main_204_205) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_204_205_reg"); $finish; end
end
end
always @(*) begin
/* main: %204*/
/*   %206 = load i32* %205, align 4, !tbaa !0*/
begin
main_204_206 = main_0_1_out_b;
end
end
always @(posedge clk) begin
/* main: %204*/
/*   %206 = load i32* %205, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_204_60))
begin
main_204_206_reg <= main_204_206;
if (reset == 1'b0 && ^(main_204_206) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_204_206_reg"); $finish; end
end
end
always @(*) begin
/* main: %204*/
/*   %207 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 %i.0*/
begin
main_204_207 = (1'd0 + (4 * main__backedge_i_0_reg));
end
end
always @(posedge clk) begin
/* main: %204*/
/*   %207 = getelementptr inbounds [30 x i32]* %2, i32 0, i32 %i.0*/
if ((cur_state == LEGUP_F_main_BB_204_59))
begin
main_204_207_reg <= main_204_207;
if (reset == 1'b0 && ^(main_204_207) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_204_207_reg"); $finish; end
end
end
always @(*) begin
/* main: %204*/
/*   %208 = load i32* %207, align 4, !tbaa !0*/
begin
main_204_208 = main_0_2_out_b;
end
end
always @(posedge clk) begin
/* main: %204*/
/*   %208 = load i32* %207, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_204_60))
begin
main_204_208_reg <= main_204_208;
if (reset == 1'b0 && ^(main_204_208) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_204_208_reg"); $finish; end
end
end
always @(*) begin
/* main: %204*/
/*   %209 = getelementptr inbounds [28 x i32]* %3, i32 0, i32 %206*/
begin
main_204_209 = (1'd0 + (4 * main_204_206));
end
end
always @(posedge clk) begin
/* main: %204*/
/*   %209 = getelementptr inbounds [28 x i32]* %3, i32 0, i32 %206*/
if ((cur_state == LEGUP_F_main_BB_204_60))
begin
main_204_209_reg <= main_204_209;
if (reset == 1'b0 && ^(main_204_209) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_204_209_reg"); $finish; end
end
end
always @(*) begin
/* main: %204*/
/*   %210 = load i32* %209, align 4, !tbaa !0*/
begin
main_204_210 = main_0_3_out_a;
end
end
always @(posedge clk) begin
/* main: %204*/
/*   %210 = load i32* %209, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_204_61))
begin
main_204_210_reg <= main_204_210;
if (reset == 1'b0 && ^(main_204_210) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_204_210_reg"); $finish; end
end
end
always @(*) begin
/* main: %204*/
/*   %211 = getelementptr inbounds [28 x i32]* %3, i32 0, i32 %208*/
begin
main_204_211 = (1'd0 + (4 * main_204_208));
end
end
always @(posedge clk) begin
/* main: %204*/
/*   %211 = getelementptr inbounds [28 x i32]* %3, i32 0, i32 %208*/
if ((cur_state == LEGUP_F_main_BB_204_60))
begin
main_204_211_reg <= main_204_211;
if (reset == 1'b0 && ^(main_204_211) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_204_211_reg"); $finish; end
end
end
always @(*) begin
/* main: %204*/
/*   %212 = load i32* %211, align 4, !tbaa !0*/
begin
main_204_212 = main_0_3_out_b;
end
end
always @(posedge clk) begin
/* main: %204*/
/*   %212 = load i32* %211, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_204_61))
begin
main_204_212_reg <= main_204_212;
if (reset == 1'b0 && ^(main_204_212) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_204_212_reg"); $finish; end
end
end
always @(*) begin
/* main: %204*/
/*   %213 = sub nsw i32 %210, %212*/
begin
main_204_213 = (main_204_210 - main_204_212);
end
end
always @(posedge clk) begin
/* main: %204*/
/*   %213 = sub nsw i32 %210, %212*/
if ((cur_state == LEGUP_F_main_BB_204_61))
begin
main_204_213_reg <= main_204_213;
if (reset == 1'b0 && ^(main_204_213) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_204_213_reg"); $finish; end
end
end
always @(*) begin
/* main: %204*/
/*   %214 = sub i32 0, %213*/
begin
main_204_214 = (32'd0 - main_204_213);
end
end
always @(posedge clk) begin
/* main: %204*/
/*   %214 = sub i32 0, %213*/
if ((cur_state == LEGUP_F_main_BB_204_61))
begin
main_204_214_reg <= main_204_214;
if (reset == 1'b0 && ^(main_204_214) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_204_214_reg"); $finish; end
end
end
always @(*) begin
/* main: %204*/
/*   %215 = icmp slt i32 %213, 0*/
begin
main_204_215 = ($signed(main_204_213) < $signed(32'd0));
end
end
always @(posedge clk) begin
/* main: %204*/
/*   %215 = icmp slt i32 %213, 0*/
if ((cur_state == LEGUP_F_main_BB_204_61))
begin
main_204_215_reg <= main_204_215;
if (reset == 1'b0 && ^(main_204_215) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_204_215_reg"); $finish; end
end
end
always @(*) begin
/* main: %204*/
/*   %.27 = select i1 %215, i32 %214, i32 %213*/
begin
main_204__27 = (main_204_215 ? main_204_214 : main_204_213);
end
end
always @(posedge clk) begin
/* main: %204*/
/*   %.27 = select i1 %215, i32 %214, i32 %213*/
if ((cur_state == LEGUP_F_main_BB_204_61))
begin
main_204__27_reg <= main_204__27;
if (reset == 1'b0 && ^(main_204__27) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_204__27_reg"); $finish; end
end
end
always @(*) begin
/* main: %204*/
/*   %216 = getelementptr inbounds [28 x i32]* %4, i32 0, i32 %206*/
begin
main_204_216 = (1'd0 + (4 * main_204_206));
end
end
always @(posedge clk) begin
/* main: %204*/
/*   %216 = getelementptr inbounds [28 x i32]* %4, i32 0, i32 %206*/
if ((cur_state == LEGUP_F_main_BB_204_60))
begin
main_204_216_reg <= main_204_216;
if (reset == 1'b0 && ^(main_204_216) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_204_216_reg"); $finish; end
end
end
always @(*) begin
/* main: %204*/
/*   %217 = load i32* %216, align 4, !tbaa !0*/
begin
main_204_217 = main_0_4_out_a;
end
end
always @(posedge clk) begin
/* main: %204*/
/*   %217 = load i32* %216, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_204_61))
begin
main_204_217_reg <= main_204_217;
if (reset == 1'b0 && ^(main_204_217) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_204_217_reg"); $finish; end
end
end
always @(*) begin
/* main: %204*/
/*   %218 = getelementptr inbounds [28 x i32]* %4, i32 0, i32 %208*/
begin
main_204_218 = (1'd0 + (4 * main_204_208));
end
end
always @(posedge clk) begin
/* main: %204*/
/*   %218 = getelementptr inbounds [28 x i32]* %4, i32 0, i32 %208*/
if ((cur_state == LEGUP_F_main_BB_204_60))
begin
main_204_218_reg <= main_204_218;
if (reset == 1'b0 && ^(main_204_218) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_204_218_reg"); $finish; end
end
end
always @(*) begin
/* main: %204*/
/*   %219 = load i32* %218, align 4, !tbaa !0*/
begin
main_204_219 = main_0_4_out_b;
end
end
always @(posedge clk) begin
/* main: %204*/
/*   %219 = load i32* %218, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_204_61))
begin
main_204_219_reg <= main_204_219;
if (reset == 1'b0 && ^(main_204_219) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_204_219_reg"); $finish; end
end
end
always @(*) begin
/* main: %204*/
/*   %220 = sub nsw i32 %217, %219*/
begin
main_204_220 = (main_204_217 - main_204_219);
end
end
always @(posedge clk) begin
/* main: %204*/
/*   %220 = sub nsw i32 %217, %219*/
if ((cur_state == LEGUP_F_main_BB_204_61))
begin
main_204_220_reg <= main_204_220;
if (reset == 1'b0 && ^(main_204_220) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_204_220_reg"); $finish; end
end
end
always @(*) begin
/* main: %204*/
/*   %221 = icmp slt i32 %220, 0*/
begin
main_204_221 = ($signed(main_204_220) < $signed(32'd0));
end
end
always @(posedge clk) begin
/* main: %204*/
/*   %221 = icmp slt i32 %220, 0*/
if ((cur_state == LEGUP_F_main_BB_204_61))
begin
main_204_221_reg <= main_204_221;
if (reset == 1'b0 && ^(main_204_221) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_204_221_reg"); $finish; end
end
end
always @(*) begin
/* main: %204*/
/*   %222 = sub i32 0, %220*/
begin
main_204_222 = (32'd0 - main_204_220);
end
end
always @(posedge clk) begin
/* main: %204*/
/*   %222 = sub i32 0, %220*/
if ((cur_state == LEGUP_F_main_BB_204_61))
begin
main_204_222_reg <= main_204_222;
if (reset == 1'b0 && ^(main_204_222) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_204_222_reg"); $finish; end
end
end
always @(*) begin
/* main: %204*/
/*   %diff_pos_y.0 = select i1 %221, i32 %222, i32 %220*/
begin
main_204_diff_pos_y_0 = (main_204_221 ? main_204_222 : main_204_220);
end
end
always @(posedge clk) begin
/* main: %204*/
/*   %diff_pos_y.0 = select i1 %221, i32 %222, i32 %220*/
if ((cur_state == LEGUP_F_main_BB_204_61))
begin
main_204_diff_pos_y_0_reg <= main_204_diff_pos_y_0;
if (reset == 1'b0 && ^(main_204_diff_pos_y_0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_204_diff_pos_y_0_reg"); $finish; end
end
end
always @(*) begin
/* main: %204*/
/*   %223 = add i32 %sum.0, -1*/
begin
main_204_223 = (main__backedge_sum_0_reg + -32'd1);
end
end
always @(posedge clk) begin
/* main: %204*/
/*   %223 = add i32 %sum.0, -1*/
if ((cur_state == LEGUP_F_main_BB_204_59))
begin
main_204_223_reg <= main_204_223;
if (reset == 1'b0 && ^(main_204_223) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_204_223_reg"); $finish; end
end
end
always @(*) begin
/* main: %204*/
/*   %224 = add i32 %223, %.27*/
begin
main_204_224 = (main_204_223_reg + main_204__27_reg);
end
end
always @(posedge clk) begin
/* main: %204*/
/*   %224 = add i32 %223, %.27*/
if ((cur_state == LEGUP_F_main_BB_204_62))
begin
main_204_224_reg <= main_204_224;
if (reset == 1'b0 && ^(main_204_224) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_204_224_reg"); $finish; end
end
end
always @(*) begin
/* main: %204*/
/*   %225 = add i32 %224, %diff_pos_y.0*/
begin
main_204_225 = (main_204_224 + main_204_diff_pos_y_0_reg);
end
end
always @(posedge clk) begin
/* main: %204*/
/*   %225 = add i32 %224, %diff_pos_y.0*/
if ((cur_state == LEGUP_F_main_BB_204_62))
begin
main_204_225_reg <= main_204_225;
if (reset == 1'b0 && ^(main_204_225) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_204_225_reg"); $finish; end
end
end
always @(*) begin
main_204_226 = main_signed_divide_32_0;
end
always @(posedge clk) begin
/* main: %204*/
/*   %226 = sdiv i32 %.27, 2*/
if ((cur_state == LEGUP_F_main_BB_204_93))
begin
main_204_226_reg <= main_204_226;
if (reset == 1'b0 && ^(main_204_226) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_204_226_reg"); $finish; end
end
/* main: %204*/
/*   %226 = sdiv i32 %.27, 2*/
if ((cur_state == LEGUP_F_main_BB_204_93))
begin
main_204_226_reg <= main_204_226;
if (reset == 1'b0 && ^(main_204_226) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_204_226_reg"); $finish; end
end
/* main: %204*/
/*   %228 = sdiv i32 %diff_pos_y.0, 2*/
if ((cur_state == LEGUP_F_main_BB_204_94))
begin
main_204_226_reg <= main_204_228;
if (reset == 1'b0 && ^(main_204_228) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_204_226_reg"); $finish; end
end
end
always @(*) begin
main_204_227 = main_signed_modulus_32_0;
end
always @(posedge clk) begin
/* main: %204*/
/*   %227 = srem i32 %.27, 2*/
if ((cur_state == LEGUP_F_main_BB_204_93))
begin
main_204_227_reg <= main_204_227;
if (reset == 1'b0 && ^(main_204_227) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_204_227_reg"); $finish; end
end
/* main: %204*/
/*   %227 = srem i32 %.27, 2*/
if ((cur_state == LEGUP_F_main_BB_204_93))
begin
main_204_227_reg <= main_204_227;
if (reset == 1'b0 && ^(main_204_227) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_204_227_reg"); $finish; end
end
end
always @(*) begin
main_204_228 = main_signed_divide_32_0;
end
always @(*) begin
/* main: %204*/
/*   %228 = sdiv i32 %diff_pos_y.0, 2*/
main_204_228_reg = main_204_226_reg;
end
always @(*) begin
main_204_229 = main_signed_modulus_32_1;
end
always @(posedge clk) begin
/* main: %204*/
/*   %229 = srem i32 %diff_pos_y.0, 2*/
if ((cur_state == LEGUP_F_main_BB_204_93))
begin
main_204_229_reg <= main_204_229;
if (reset == 1'b0 && ^(main_204_229) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_204_229_reg"); $finish; end
end
/* main: %204*/
/*   %229 = srem i32 %diff_pos_y.0, 2*/
if ((cur_state == LEGUP_F_main_BB_204_93))
begin
main_204_229_reg <= main_204_229;
if (reset == 1'b0 && ^(main_204_229) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_204_229_reg"); $finish; end
end
end
always @(*) begin
/* main: %204*/
/*   %230 = add i32 %sum_1hop.0, -1*/
begin
main_204_230 = (main__backedge_sum_1hop_0_reg + -32'd1);
end
end
always @(posedge clk) begin
/* main: %204*/
/*   %230 = add i32 %sum_1hop.0, -1*/
if ((cur_state == LEGUP_F_main_BB_204_59))
begin
main_204_230_reg <= main_204_230;
if (reset == 1'b0 && ^(main_204_230) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_204_230_reg"); $finish; end
end
end
always @(*) begin
/* main: %204*/
/*   %231 = add i32 %230, %226*/
begin
main_204_231 = (main_204_230_reg + main_204_226);
end
end
always @(posedge clk) begin
/* main: %204*/
/*   %231 = add i32 %230, %226*/
if ((cur_state == LEGUP_F_main_BB_204_93))
begin
main_204_231_reg <= main_204_231;
if (reset == 1'b0 && ^(main_204_231) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_204_231_reg"); $finish; end
end
end
always @(*) begin
/* main: %204*/
/*   %232 = add i32 %231, %227*/
begin
main_204_232 = (main_204_231 + main_204_227);
end
end
always @(posedge clk) begin
/* main: %204*/
/*   %232 = add i32 %231, %227*/
if ((cur_state == LEGUP_F_main_BB_204_93))
begin
main_204_232_reg <= main_204_232;
if (reset == 1'b0 && ^(main_204_232) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_204_232_reg"); $finish; end
end
end
always @(*) begin
/* main: %204*/
/*   %233 = add i32 %232, %228*/
begin
main_204_233 = (main_204_232_reg + main_204_228);
end
end
always @(posedge clk) begin
/* main: %204*/
/*   %233 = add i32 %232, %228*/
if ((cur_state == LEGUP_F_main_BB_204_94))
begin
main_204_233_reg <= main_204_233;
if (reset == 1'b0 && ^(main_204_233) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_204_233_reg"); $finish; end
end
end
always @(*) begin
/* main: %204*/
/*   %234 = add i32 %233, %229*/
begin
main_204_234 = (main_204_233 + main_204_229_reg);
end
end
always @(posedge clk) begin
/* main: %204*/
/*   %234 = add i32 %233, %229*/
if ((cur_state == LEGUP_F_main_BB_204_94))
begin
main_204_234_reg <= main_204_234;
if (reset == 1'b0 && ^(main_204_234) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_204_234_reg"); $finish; end
end
end
always @(*) begin
/* main: %204*/
/*   %235 = add nsw i32 %i.0, 1*/
begin
main_204_235 = (main__backedge_i_0_reg + 32'd1);
end
end
always @(posedge clk) begin
/* main: %204*/
/*   %235 = add nsw i32 %i.0, 1*/
if ((cur_state == LEGUP_F_main_BB_204_59))
begin
main_204_235_reg <= main_204_235;
if (reset == 1'b0 && ^(main_204_235) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_204_235_reg"); $finish; end
end
end
always @(*) begin
/* main: %.preheader*/
/*   %i.330 = phi i32 [ %249, %.preheader ], [ 0, %.preheader.preheader ]*/
if (((cur_state == LEGUP_F_main_BB__preheader_preheader_4) & (memory_controller_waitrequest == 1'd0)))
begin
main__preheader_i_330 = 32'd0;
end
/* main: %.preheader*/
/*   %i.330 = phi i32 [ %249, %.preheader ], [ 0, %.preheader.preheader ]*/
else /* if ((((cur_state == LEGUP_F_main_BB__preheader_99) & (memory_controller_waitrequest == 1'd0)) & (main__preheader_exitcond_reg == 1'd0))) */
begin
main__preheader_i_330 = main__preheader_249_reg;
end
end
always @(posedge clk) begin
/* main: %.preheader*/
/*   %i.330 = phi i32 [ %249, %.preheader ], [ 0, %.preheader.preheader ]*/
if (((cur_state == LEGUP_F_main_BB__preheader_preheader_4) & (memory_controller_waitrequest == 1'd0)))
begin
main__preheader_i_330_reg <= main__preheader_i_330;
if (reset == 1'b0 && ^(main__preheader_i_330) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__preheader_i_330_reg"); $finish; end
end
/* main: %.preheader*/
/*   %i.330 = phi i32 [ %249, %.preheader ], [ 0, %.preheader.preheader ]*/
if ((((cur_state == LEGUP_F_main_BB__preheader_99) & (memory_controller_waitrequest == 1'd0)) & (main__preheader_exitcond_reg == 1'd0)))
begin
main__preheader_i_330_reg <= main__preheader_i_330;
if (reset == 1'b0 && ^(main__preheader_i_330) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__preheader_i_330_reg"); $finish; end
end
end
always @(*) begin
main__preheader_tmp40 = main__preheader_tmp40_stage0_reg;
end
always @(posedge clk) begin
/* main: %.preheader*/
/*   %tmp40 = mul i32 %i.330, 6*/
if ((cur_state == LEGUP_F_main_BB__preheader_96))
begin
main__preheader_tmp40_reg <= main__preheader_tmp40;
if (reset == 1'b0 && ^(main__preheader_tmp40) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__preheader_tmp40_reg"); $finish; end
end
/* main: %.preheader*/
/*   %tmp40 = mul i32 %i.330, 6*/
if ((cur_state == LEGUP_F_main_BB__preheader_96))
begin
main__preheader_tmp40_reg <= main__preheader_tmp40;
if (reset == 1'b0 && ^(main__preheader_tmp40) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__preheader_tmp40_reg"); $finish; end
end
end
always @(*) begin
/* main: %.preheader*/
/*   %tmp5080 = or i32 %tmp40, 1*/
begin
main__preheader_tmp5080 = (main__preheader_tmp40 | 32'd1);
end
end
always @(posedge clk) begin
/* main: %.preheader*/
/*   %tmp5080 = or i32 %tmp40, 1*/
if ((cur_state == LEGUP_F_main_BB__preheader_96))
begin
main__preheader_tmp5080_reg <= main__preheader_tmp5080;
if (reset == 1'b0 && ^(main__preheader_tmp5080) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__preheader_tmp5080_reg"); $finish; end
end
end
always @(*) begin
/* main: %.preheader*/
/*   %tmp48 = add i32 %tmp40, 2*/
begin
main__preheader_tmp48 = (main__preheader_tmp40 + 32'd2);
end
end
always @(posedge clk) begin
/* main: %.preheader*/
/*   %tmp48 = add i32 %tmp40, 2*/
if ((cur_state == LEGUP_F_main_BB__preheader_96))
begin
main__preheader_tmp48_reg <= main__preheader_tmp48;
if (reset == 1'b0 && ^(main__preheader_tmp48) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__preheader_tmp48_reg"); $finish; end
end
end
always @(*) begin
/* main: %.preheader*/
/*   %tmp46 = add i32 %tmp40, 3*/
begin
main__preheader_tmp46 = (main__preheader_tmp40 + 32'd3);
end
end
always @(posedge clk) begin
/* main: %.preheader*/
/*   %tmp46 = add i32 %tmp40, 3*/
if ((cur_state == LEGUP_F_main_BB__preheader_96))
begin
main__preheader_tmp46_reg <= main__preheader_tmp46;
if (reset == 1'b0 && ^(main__preheader_tmp46) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__preheader_tmp46_reg"); $finish; end
end
end
always @(*) begin
/* main: %.preheader*/
/*   %tmp44 = add i32 %tmp40, 4*/
begin
main__preheader_tmp44 = (main__preheader_tmp40 + 32'd4);
end
end
always @(posedge clk) begin
/* main: %.preheader*/
/*   %tmp44 = add i32 %tmp40, 4*/
if ((cur_state == LEGUP_F_main_BB__preheader_96))
begin
main__preheader_tmp44_reg <= main__preheader_tmp44;
if (reset == 1'b0 && ^(main__preheader_tmp44) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__preheader_tmp44_reg"); $finish; end
end
end
always @(*) begin
/* main: %.preheader*/
/*   %tmp42 = add i32 %tmp40, 5*/
begin
main__preheader_tmp42 = (main__preheader_tmp40 + 32'd5);
end
end
always @(posedge clk) begin
/* main: %.preheader*/
/*   %tmp42 = add i32 %tmp40, 5*/
if ((cur_state == LEGUP_F_main_BB__preheader_96))
begin
main__preheader_tmp42_reg <= main__preheader_tmp42;
if (reset == 1'b0 && ^(main__preheader_tmp42) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__preheader_tmp42_reg"); $finish; end
end
end
always @(*) begin
/* main: %.preheader*/
/*   %scevgep.1 = getelementptr [36 x i32]* %5, i32 0, i32 %tmp5080*/
begin
main__preheader_scevgep_1 = (1'd0 + (4 * main__preheader_tmp5080));
end
end
always @(posedge clk) begin
/* main: %.preheader*/
/*   %scevgep.1 = getelementptr [36 x i32]* %5, i32 0, i32 %tmp5080*/
if ((cur_state == LEGUP_F_main_BB__preheader_96))
begin
main__preheader_scevgep_1_reg <= main__preheader_scevgep_1;
if (reset == 1'b0 && ^(main__preheader_scevgep_1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__preheader_scevgep_1_reg"); $finish; end
end
end
always @(*) begin
/* main: %.preheader*/
/*   %scevgep.2 = getelementptr [36 x i32]* %5, i32 0, i32 %tmp48*/
begin
main__preheader_scevgep_2 = (1'd0 + (4 * main__preheader_tmp48_reg));
end
end
always @(posedge clk) begin
/* main: %.preheader*/
/*   %scevgep.2 = getelementptr [36 x i32]* %5, i32 0, i32 %tmp48*/
if ((cur_state == LEGUP_F_main_BB__preheader_97))
begin
main__preheader_scevgep_2_reg <= main__preheader_scevgep_2;
if (reset == 1'b0 && ^(main__preheader_scevgep_2) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__preheader_scevgep_2_reg"); $finish; end
end
end
always @(*) begin
/* main: %.preheader*/
/*   %scevgep.3 = getelementptr [36 x i32]* %5, i32 0, i32 %tmp46*/
begin
main__preheader_scevgep_3 = (1'd0 + (4 * main__preheader_tmp46_reg));
end
end
always @(posedge clk) begin
/* main: %.preheader*/
/*   %scevgep.3 = getelementptr [36 x i32]* %5, i32 0, i32 %tmp46*/
if ((cur_state == LEGUP_F_main_BB__preheader_97))
begin
main__preheader_scevgep_3_reg <= main__preheader_scevgep_3;
if (reset == 1'b0 && ^(main__preheader_scevgep_3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__preheader_scevgep_3_reg"); $finish; end
end
end
always @(*) begin
/* main: %.preheader*/
/*   %scevgep.4 = getelementptr [36 x i32]* %5, i32 0, i32 %tmp44*/
begin
main__preheader_scevgep_4 = (1'd0 + (4 * main__preheader_tmp44_reg));
end
end
always @(posedge clk) begin
/* main: %.preheader*/
/*   %scevgep.4 = getelementptr [36 x i32]* %5, i32 0, i32 %tmp44*/
if ((cur_state == LEGUP_F_main_BB__preheader_97))
begin
main__preheader_scevgep_4_reg <= main__preheader_scevgep_4;
if (reset == 1'b0 && ^(main__preheader_scevgep_4) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__preheader_scevgep_4_reg"); $finish; end
end
end
always @(*) begin
/* main: %.preheader*/
/*   %scevgep.5 = getelementptr [36 x i32]* %5, i32 0, i32 %tmp42*/
begin
main__preheader_scevgep_5 = (1'd0 + (4 * main__preheader_tmp42_reg));
end
end
always @(posedge clk) begin
/* main: %.preheader*/
/*   %scevgep.5 = getelementptr [36 x i32]* %5, i32 0, i32 %tmp42*/
if ((cur_state == LEGUP_F_main_BB__preheader_97))
begin
main__preheader_scevgep_5_reg <= main__preheader_scevgep_5;
if (reset == 1'b0 && ^(main__preheader_scevgep_5) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__preheader_scevgep_5_reg"); $finish; end
end
end
always @(*) begin
/* main: %.preheader*/
/*   %scevgep = getelementptr [36 x i32]* %5, i32 0, i32 %tmp40*/
begin
main__preheader_scevgep = (1'd0 + (4 * main__preheader_tmp40));
end
end
always @(posedge clk) begin
/* main: %.preheader*/
/*   %scevgep = getelementptr [36 x i32]* %5, i32 0, i32 %tmp40*/
if ((cur_state == LEGUP_F_main_BB__preheader_96))
begin
main__preheader_scevgep_reg <= main__preheader_scevgep;
if (reset == 1'b0 && ^(main__preheader_scevgep) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__preheader_scevgep_reg"); $finish; end
end
end
always @(*) begin
/* main: %.preheader*/
/*   %236 = load i32* %scevgep, align 4, !tbaa !0*/
begin
main__preheader_236 = main_0_5_out_a;
end
end
always @(posedge clk) begin
/* main: %.preheader*/
/*   %236 = load i32* %scevgep, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader_97))
begin
main__preheader_236_reg <= main__preheader_236;
if (reset == 1'b0 && ^(main__preheader_236) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__preheader_236_reg"); $finish; end
end
end
always @(*) begin
/* main: %.preheader*/
/*   %238 = load i32* %scevgep.1, align 4, !tbaa !0*/
begin
main__preheader_238 = main_0_5_out_b;
end
end
always @(posedge clk) begin
/* main: %.preheader*/
/*   %238 = load i32* %scevgep.1, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader_97))
begin
main__preheader_238_reg <= main__preheader_238;
if (reset == 1'b0 && ^(main__preheader_238) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__preheader_238_reg"); $finish; end
end
end
always @(*) begin
/* main: %.preheader*/
/*   %240 = load i32* %scevgep.2, align 4, !tbaa !0*/
begin
main__preheader_240 = main_0_5_out_a;
end
end
always @(posedge clk) begin
/* main: %.preheader*/
/*   %240 = load i32* %scevgep.2, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader_98))
begin
main__preheader_240_reg <= main__preheader_240;
if (reset == 1'b0 && ^(main__preheader_240) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__preheader_240_reg"); $finish; end
end
end
always @(*) begin
/* main: %.preheader*/
/*   %242 = load i32* %scevgep.3, align 4, !tbaa !0*/
begin
main__preheader_242 = main_0_5_out_b;
end
end
always @(posedge clk) begin
/* main: %.preheader*/
/*   %242 = load i32* %scevgep.3, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader_98))
begin
main__preheader_242_reg <= main__preheader_242;
if (reset == 1'b0 && ^(main__preheader_242) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__preheader_242_reg"); $finish; end
end
end
always @(*) begin
/* main: %.preheader*/
/*   %244 = load i32* %scevgep.4, align 4, !tbaa !0*/
begin
main__preheader_244 = main_0_5_out_a;
end
end
always @(posedge clk) begin
/* main: %.preheader*/
/*   %244 = load i32* %scevgep.4, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader_99))
begin
main__preheader_244_reg <= main__preheader_244;
if (reset == 1'b0 && ^(main__preheader_244) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__preheader_244_reg"); $finish; end
end
end
always @(*) begin
/* main: %.preheader*/
/*   %246 = load i32* %scevgep.5, align 4, !tbaa !0*/
begin
main__preheader_246 = main_0_5_out_b;
end
end
always @(posedge clk) begin
/* main: %.preheader*/
/*   %246 = load i32* %scevgep.5, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader_99))
begin
main__preheader_246_reg <= main__preheader_246;
if (reset == 1'b0 && ^(main__preheader_246) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__preheader_246_reg"); $finish; end
end
end
always @(*) begin
/* main: %.preheader*/
/*   %249 = add nsw i32 %i.330, 1*/
begin
main__preheader_249 = (main__preheader_i_330_reg + 32'd1);
end
end
always @(posedge clk) begin
/* main: %.preheader*/
/*   %249 = add nsw i32 %i.330, 1*/
if ((cur_state == LEGUP_F_main_BB__preheader_95))
begin
main__preheader_249_reg <= main__preheader_249;
if (reset == 1'b0 && ^(main__preheader_249) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__preheader_249_reg"); $finish; end
end
end
always @(*) begin
/* main: %.preheader*/
/*   %exitcond = icmp eq i32 %249, 6*/
begin
main__preheader_exitcond = (main__preheader_249 == 32'd6);
end
end
always @(posedge clk) begin
/* main: %.preheader*/
/*   %exitcond = icmp eq i32 %249, 6*/
if ((cur_state == LEGUP_F_main_BB__preheader_95))
begin
main__preheader_exitcond_reg <= main__preheader_exitcond;
if (reset == 1'b0 && ^(main__preheader_exitcond) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__preheader_exitcond_reg"); $finish; end
end
end
always @(*) begin
/* main: %252*/
/*   %.0 = phi i32 [ 0, %196 ], [ 0, %169 ], [ 1, %250 ]*/
if (((cur_state == LEGUP_F_main_BB_169_43) & (memory_controller_waitrequest == 1'd0)))
begin
main_252__0 = 32'd0;
end
/* main: %252*/
/*   %.0 = phi i32 [ 0, %196 ], [ 0, %169 ], [ 1, %250 ]*/
else if (((cur_state == LEGUP_F_main_BB_196_55) & (memory_controller_waitrequest == 1'd0)))
begin
main_252__0 = 32'd0;
end
/* main: %252*/
/*   %.0 = phi i32 [ 0, %196 ], [ 0, %169 ], [ 1, %250 ]*/
else /* if (((cur_state == LEGUP_F_main_BB_250_100) & (memory_controller_waitrequest == 1'd0))) */
begin
main_252__0 = 32'd1;
end
end
always @(posedge clk) begin
/* main: %252*/
/*   %.0 = phi i32 [ 0, %196 ], [ 0, %169 ], [ 1, %250 ]*/
if (((cur_state == LEGUP_F_main_BB_169_43) & (memory_controller_waitrequest == 1'd0)))
begin
main_252__0_reg <= main_252__0;
if (reset == 1'b0 && ^(main_252__0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_252__0_reg"); $finish; end
end
/* main: %252*/
/*   %.0 = phi i32 [ 0, %196 ], [ 0, %169 ], [ 1, %250 ]*/
if (((cur_state == LEGUP_F_main_BB_196_55) & (memory_controller_waitrequest == 1'd0)))
begin
main_252__0_reg <= main_252__0;
if (reset == 1'b0 && ^(main_252__0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_252__0_reg"); $finish; end
end
/* main: %252*/
/*   %.0 = phi i32 [ 0, %196 ], [ 0, %169 ], [ 1, %250 ]*/
if (((cur_state == LEGUP_F_main_BB_250_100) & (memory_controller_waitrequest == 1'd0)))
begin
main_252__0_reg <= main_252__0;
if (reset == 1'b0 && ^(main_252__0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_252__0_reg"); $finish; end
end
end
always @(*) begin
main_0_1_address_a = 1'd0;
/* main: %.preheader31*/
/*   store i32 0, i32* %.sub8, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_5))
begin
main_0_1_address_a = (main_0__sub8_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 2, i32* %10, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_6))
begin
main_0_1_address_a = (main_0_10_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 4, i32* %14, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_7))
begin
main_0_1_address_a = (main_0_14_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 6, i32* %18, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_8))
begin
main_0_1_address_a = (main_0_18_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 8, i32* %22, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_9))
begin
main_0_1_address_a = (main_0_22_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 10, i32* %26, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_10))
begin
main_0_1_address_a = (main_0_26_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 13, i32* %30, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_11))
begin
main_0_1_address_a = (main_0_30_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 14, i32* %34, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_12))
begin
main_0_1_address_a = (main_0_34_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 16, i32* %38, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_13))
begin
main_0_1_address_a = (main_0_38_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 18, i32* %42, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_14))
begin
main_0_1_address_a = (main_0_42_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 20, i32* %46, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_15))
begin
main_0_1_address_a = (main_0_46_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 21, i32* %50, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_16))
begin
main_0_1_address_a = (main_0_50_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 22, i32* %54, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_17))
begin
main_0_1_address_a = (main_0_54_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 24, i32* %58, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_18))
begin
main_0_1_address_a = (main_0_58_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 26, i32* %62, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_19))
begin
main_0_1_address_a = (main_0_62_reg >>> 3'd2);
end
/* main: %132*/
/*   %134 = load i32* %133, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_132_30))
begin
main_0_1_address_a = (main_132_133 >>> 3'd2);
end
end
always @(*) begin
main_0_1_write_enable_a = 1'd0;
/* main: %.preheader31*/
/*   store i32 0, i32* %.sub8, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_5))
begin
main_0_1_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 2, i32* %10, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_6))
begin
main_0_1_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 4, i32* %14, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_7))
begin
main_0_1_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 6, i32* %18, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_8))
begin
main_0_1_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 8, i32* %22, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_9))
begin
main_0_1_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 10, i32* %26, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_10))
begin
main_0_1_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 13, i32* %30, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_11))
begin
main_0_1_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 14, i32* %34, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_12))
begin
main_0_1_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 16, i32* %38, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_13))
begin
main_0_1_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 18, i32* %42, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_14))
begin
main_0_1_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 20, i32* %46, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_15))
begin
main_0_1_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 21, i32* %50, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_16))
begin
main_0_1_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 22, i32* %54, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_17))
begin
main_0_1_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 24, i32* %58, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_18))
begin
main_0_1_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 26, i32* %62, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_19))
begin
main_0_1_write_enable_a = 1'd1;
end
/* main: %132*/
/*   %134 = load i32* %133, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_132_30))
begin
main_0_1_write_enable_a = 1'd0;
end
end
always @(*) begin
main_0_1_in_a = 1'd0;
/* main: %.preheader31*/
/*   store i32 0, i32* %.sub8, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_5))
begin
main_0_1_in_a = 32'd0;
end
/* main: %.preheader31*/
/*   store i32 2, i32* %10, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_6))
begin
main_0_1_in_a = 32'd2;
end
/* main: %.preheader31*/
/*   store i32 4, i32* %14, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_7))
begin
main_0_1_in_a = 32'd4;
end
/* main: %.preheader31*/
/*   store i32 6, i32* %18, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_8))
begin
main_0_1_in_a = 32'd6;
end
/* main: %.preheader31*/
/*   store i32 8, i32* %22, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_9))
begin
main_0_1_in_a = 32'd8;
end
/* main: %.preheader31*/
/*   store i32 10, i32* %26, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_10))
begin
main_0_1_in_a = 32'd10;
end
/* main: %.preheader31*/
/*   store i32 13, i32* %30, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_11))
begin
main_0_1_in_a = 32'd13;
end
/* main: %.preheader31*/
/*   store i32 14, i32* %34, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_12))
begin
main_0_1_in_a = 32'd14;
end
/* main: %.preheader31*/
/*   store i32 16, i32* %38, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_13))
begin
main_0_1_in_a = 32'd16;
end
/* main: %.preheader31*/
/*   store i32 18, i32* %42, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_14))
begin
main_0_1_in_a = 32'd18;
end
/* main: %.preheader31*/
/*   store i32 20, i32* %46, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_15))
begin
main_0_1_in_a = 32'd20;
end
/* main: %.preheader31*/
/*   store i32 21, i32* %50, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_16))
begin
main_0_1_in_a = 32'd21;
end
/* main: %.preheader31*/
/*   store i32 22, i32* %54, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_17))
begin
main_0_1_in_a = 32'd22;
end
/* main: %.preheader31*/
/*   store i32 24, i32* %58, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_18))
begin
main_0_1_in_a = 32'd24;
end
/* main: %.preheader31*/
/*   store i32 26, i32* %62, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_19))
begin
main_0_1_in_a = 32'd26;
end
end
always @(*) begin
main_0_1_address_b = 1'd0;
/* main: %.preheader31*/
/*   store i32 1, i32* %8, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_5))
begin
main_0_1_address_b = (main_0_8_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 3, i32* %12, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_6))
begin
main_0_1_address_b = (main_0_12_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 5, i32* %16, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_7))
begin
main_0_1_address_b = (main_0_16_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 7, i32* %20, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_8))
begin
main_0_1_address_b = (main_0_20_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 9, i32* %24, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_9))
begin
main_0_1_address_b = (main_0_24_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 11, i32* %28, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_10))
begin
main_0_1_address_b = (main_0_28_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 13, i32* %32, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_11))
begin
main_0_1_address_b = (main_0_32_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 14, i32* %36, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_12))
begin
main_0_1_address_b = (main_0_36_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 17, i32* %40, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_13))
begin
main_0_1_address_b = (main_0_40_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 19, i32* %44, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_14))
begin
main_0_1_address_b = (main_0_44_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 20, i32* %48, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_15))
begin
main_0_1_address_b = (main_0_48_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 21, i32* %52, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_16))
begin
main_0_1_address_b = (main_0_52_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 23, i32* %56, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_17))
begin
main_0_1_address_b = (main_0_56_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 25, i32* %60, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_18))
begin
main_0_1_address_b = (main_0_60_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 27, i32* %64, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_19))
begin
main_0_1_address_b = (main_0_64_reg >>> 3'd2);
end
/* main: %204*/
/*   %206 = load i32* %205, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_204_59))
begin
main_0_1_address_b = (main_204_205 >>> 3'd2);
end
end
always @(*) begin
main_0_1_write_enable_b = 1'd0;
/* main: %.preheader31*/
/*   store i32 1, i32* %8, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_5))
begin
main_0_1_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 3, i32* %12, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_6))
begin
main_0_1_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 5, i32* %16, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_7))
begin
main_0_1_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 7, i32* %20, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_8))
begin
main_0_1_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 9, i32* %24, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_9))
begin
main_0_1_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 11, i32* %28, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_10))
begin
main_0_1_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 13, i32* %32, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_11))
begin
main_0_1_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 14, i32* %36, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_12))
begin
main_0_1_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 17, i32* %40, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_13))
begin
main_0_1_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 19, i32* %44, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_14))
begin
main_0_1_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 20, i32* %48, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_15))
begin
main_0_1_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 21, i32* %52, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_16))
begin
main_0_1_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 23, i32* %56, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_17))
begin
main_0_1_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 25, i32* %60, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_18))
begin
main_0_1_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 27, i32* %64, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_19))
begin
main_0_1_write_enable_b = 1'd1;
end
/* main: %204*/
/*   %206 = load i32* %205, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_204_59))
begin
main_0_1_write_enable_b = 1'd0;
end
end
always @(*) begin
main_0_1_in_b = 1'd0;
/* main: %.preheader31*/
/*   store i32 1, i32* %8, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_5))
begin
main_0_1_in_b = 32'd1;
end
/* main: %.preheader31*/
/*   store i32 3, i32* %12, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_6))
begin
main_0_1_in_b = 32'd3;
end
/* main: %.preheader31*/
/*   store i32 5, i32* %16, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_7))
begin
main_0_1_in_b = 32'd5;
end
/* main: %.preheader31*/
/*   store i32 7, i32* %20, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_8))
begin
main_0_1_in_b = 32'd7;
end
/* main: %.preheader31*/
/*   store i32 9, i32* %24, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_9))
begin
main_0_1_in_b = 32'd9;
end
/* main: %.preheader31*/
/*   store i32 11, i32* %28, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_10))
begin
main_0_1_in_b = 32'd11;
end
/* main: %.preheader31*/
/*   store i32 13, i32* %32, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_11))
begin
main_0_1_in_b = 32'd13;
end
/* main: %.preheader31*/
/*   store i32 14, i32* %36, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_12))
begin
main_0_1_in_b = 32'd14;
end
/* main: %.preheader31*/
/*   store i32 17, i32* %40, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_13))
begin
main_0_1_in_b = 32'd17;
end
/* main: %.preheader31*/
/*   store i32 19, i32* %44, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_14))
begin
main_0_1_in_b = 32'd19;
end
/* main: %.preheader31*/
/*   store i32 20, i32* %48, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_15))
begin
main_0_1_in_b = 32'd20;
end
/* main: %.preheader31*/
/*   store i32 21, i32* %52, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_16))
begin
main_0_1_in_b = 32'd21;
end
/* main: %.preheader31*/
/*   store i32 23, i32* %56, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_17))
begin
main_0_1_in_b = 32'd23;
end
/* main: %.preheader31*/
/*   store i32 25, i32* %60, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_18))
begin
main_0_1_in_b = 32'd25;
end
/* main: %.preheader31*/
/*   store i32 27, i32* %64, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_19))
begin
main_0_1_in_b = 32'd27;
end
end
always @(*) begin
main_0_2_address_a = 1'd0;
/* main: %.preheader31*/
/*   store i32 8, i32* %.sub9, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_5))
begin
main_0_2_address_a = (main_0__sub9_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 9, i32* %11, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_6))
begin
main_0_2_address_a = (main_0_11_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 10, i32* %15, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_7))
begin
main_0_2_address_a = (main_0_15_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 11, i32* %19, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_8))
begin
main_0_2_address_a = (main_0_19_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 12, i32* %23, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_9))
begin
main_0_2_address_a = (main_0_23_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 14, i32* %27, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_10))
begin
main_0_2_address_a = (main_0_27_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 16, i32* %31, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_11))
begin
main_0_2_address_a = (main_0_31_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 18, i32* %35, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_12))
begin
main_0_2_address_a = (main_0_35_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 20, i32* %39, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_13))
begin
main_0_2_address_a = (main_0_39_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 20, i32* %43, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_14))
begin
main_0_2_address_a = (main_0_43_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 22, i32* %47, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_15))
begin
main_0_2_address_a = (main_0_47_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 24, i32* %51, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_16))
begin
main_0_2_address_a = (main_0_51_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 26, i32* %55, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_17))
begin
main_0_2_address_a = (main_0_55_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 26, i32* %59, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_18))
begin
main_0_2_address_a = (main_0_59_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 12, i32* %63, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_19))
begin
main_0_2_address_a = (main_0_63_reg >>> 3'd2);
end
/* main: %132*/
/*   %136 = load i32* %135, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_132_30))
begin
main_0_2_address_a = (main_132_135 >>> 3'd2);
end
end
always @(*) begin
main_0_2_write_enable_a = 1'd0;
/* main: %.preheader31*/
/*   store i32 8, i32* %.sub9, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_5))
begin
main_0_2_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 9, i32* %11, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_6))
begin
main_0_2_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 10, i32* %15, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_7))
begin
main_0_2_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 11, i32* %19, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_8))
begin
main_0_2_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 12, i32* %23, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_9))
begin
main_0_2_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 14, i32* %27, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_10))
begin
main_0_2_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 16, i32* %31, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_11))
begin
main_0_2_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 18, i32* %35, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_12))
begin
main_0_2_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 20, i32* %39, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_13))
begin
main_0_2_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 20, i32* %43, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_14))
begin
main_0_2_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 22, i32* %47, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_15))
begin
main_0_2_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 24, i32* %51, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_16))
begin
main_0_2_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 26, i32* %55, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_17))
begin
main_0_2_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 26, i32* %59, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_18))
begin
main_0_2_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 12, i32* %63, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_19))
begin
main_0_2_write_enable_a = 1'd1;
end
/* main: %132*/
/*   %136 = load i32* %135, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_132_30))
begin
main_0_2_write_enable_a = 1'd0;
end
end
always @(*) begin
main_0_2_in_a = 1'd0;
/* main: %.preheader31*/
/*   store i32 8, i32* %.sub9, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_5))
begin
main_0_2_in_a = 32'd8;
end
/* main: %.preheader31*/
/*   store i32 9, i32* %11, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_6))
begin
main_0_2_in_a = 32'd9;
end
/* main: %.preheader31*/
/*   store i32 10, i32* %15, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_7))
begin
main_0_2_in_a = 32'd10;
end
/* main: %.preheader31*/
/*   store i32 11, i32* %19, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_8))
begin
main_0_2_in_a = 32'd11;
end
/* main: %.preheader31*/
/*   store i32 12, i32* %23, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_9))
begin
main_0_2_in_a = 32'd12;
end
/* main: %.preheader31*/
/*   store i32 14, i32* %27, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_10))
begin
main_0_2_in_a = 32'd14;
end
/* main: %.preheader31*/
/*   store i32 16, i32* %31, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_11))
begin
main_0_2_in_a = 32'd16;
end
/* main: %.preheader31*/
/*   store i32 18, i32* %35, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_12))
begin
main_0_2_in_a = 32'd18;
end
/* main: %.preheader31*/
/*   store i32 20, i32* %39, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_13))
begin
main_0_2_in_a = 32'd20;
end
/* main: %.preheader31*/
/*   store i32 20, i32* %43, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_14))
begin
main_0_2_in_a = 32'd20;
end
/* main: %.preheader31*/
/*   store i32 22, i32* %47, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_15))
begin
main_0_2_in_a = 32'd22;
end
/* main: %.preheader31*/
/*   store i32 24, i32* %51, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_16))
begin
main_0_2_in_a = 32'd24;
end
/* main: %.preheader31*/
/*   store i32 26, i32* %55, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_17))
begin
main_0_2_in_a = 32'd26;
end
/* main: %.preheader31*/
/*   store i32 26, i32* %59, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_18))
begin
main_0_2_in_a = 32'd26;
end
/* main: %.preheader31*/
/*   store i32 12, i32* %63, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_19))
begin
main_0_2_in_a = 32'd12;
end
end
always @(*) begin
main_0_2_address_b = 1'd0;
/* main: %.preheader31*/
/*   store i32 8, i32* %9, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_5))
begin
main_0_2_address_b = (main_0_9_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 9, i32* %13, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_6))
begin
main_0_2_address_b = (main_0_13_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 10, i32* %17, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_7))
begin
main_0_2_address_b = (main_0_17_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 11, i32* %21, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_8))
begin
main_0_2_address_b = (main_0_21_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 13, i32* %25, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_9))
begin
main_0_2_address_b = (main_0_25_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 15, i32* %29, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_10))
begin
main_0_2_address_b = (main_0_29_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 17, i32* %33, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_11))
begin
main_0_2_address_b = (main_0_33_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 19, i32* %37, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_12))
begin
main_0_2_address_b = (main_0_37_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 21, i32* %41, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_13))
begin
main_0_2_address_b = (main_0_41_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 21, i32* %45, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_14))
begin
main_0_2_address_b = (main_0_45_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 23, i32* %49, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_15))
begin
main_0_2_address_b = (main_0_49_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 25, i32* %53, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_16))
begin
main_0_2_address_b = (main_0_53_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 27, i32* %57, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_17))
begin
main_0_2_address_b = (main_0_57_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 27, i32* %61, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_18))
begin
main_0_2_address_b = (main_0_61_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 15, i32* %65, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_19))
begin
main_0_2_address_b = (main_0_65_reg >>> 3'd2);
end
/* main: %204*/
/*   %208 = load i32* %207, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_204_59))
begin
main_0_2_address_b = (main_204_207 >>> 3'd2);
end
end
always @(*) begin
main_0_2_write_enable_b = 1'd0;
/* main: %.preheader31*/
/*   store i32 8, i32* %9, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_5))
begin
main_0_2_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 9, i32* %13, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_6))
begin
main_0_2_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 10, i32* %17, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_7))
begin
main_0_2_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 11, i32* %21, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_8))
begin
main_0_2_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 13, i32* %25, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_9))
begin
main_0_2_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 15, i32* %29, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_10))
begin
main_0_2_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 17, i32* %33, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_11))
begin
main_0_2_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 19, i32* %37, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_12))
begin
main_0_2_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 21, i32* %41, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_13))
begin
main_0_2_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 21, i32* %45, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_14))
begin
main_0_2_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 23, i32* %49, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_15))
begin
main_0_2_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 25, i32* %53, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_16))
begin
main_0_2_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 27, i32* %57, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_17))
begin
main_0_2_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 27, i32* %61, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_18))
begin
main_0_2_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 15, i32* %65, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_19))
begin
main_0_2_write_enable_b = 1'd1;
end
/* main: %204*/
/*   %208 = load i32* %207, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_204_59))
begin
main_0_2_write_enable_b = 1'd0;
end
end
always @(*) begin
main_0_2_in_b = 1'd0;
/* main: %.preheader31*/
/*   store i32 8, i32* %9, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_5))
begin
main_0_2_in_b = 32'd8;
end
/* main: %.preheader31*/
/*   store i32 9, i32* %13, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_6))
begin
main_0_2_in_b = 32'd9;
end
/* main: %.preheader31*/
/*   store i32 10, i32* %17, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_7))
begin
main_0_2_in_b = 32'd10;
end
/* main: %.preheader31*/
/*   store i32 11, i32* %21, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_8))
begin
main_0_2_in_b = 32'd11;
end
/* main: %.preheader31*/
/*   store i32 13, i32* %25, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_9))
begin
main_0_2_in_b = 32'd13;
end
/* main: %.preheader31*/
/*   store i32 15, i32* %29, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_10))
begin
main_0_2_in_b = 32'd15;
end
/* main: %.preheader31*/
/*   store i32 17, i32* %33, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_11))
begin
main_0_2_in_b = 32'd17;
end
/* main: %.preheader31*/
/*   store i32 19, i32* %37, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_12))
begin
main_0_2_in_b = 32'd19;
end
/* main: %.preheader31*/
/*   store i32 21, i32* %41, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_13))
begin
main_0_2_in_b = 32'd21;
end
/* main: %.preheader31*/
/*   store i32 21, i32* %45, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_14))
begin
main_0_2_in_b = 32'd21;
end
/* main: %.preheader31*/
/*   store i32 23, i32* %49, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_15))
begin
main_0_2_in_b = 32'd23;
end
/* main: %.preheader31*/
/*   store i32 25, i32* %53, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_16))
begin
main_0_2_in_b = 32'd25;
end
/* main: %.preheader31*/
/*   store i32 27, i32* %57, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_17))
begin
main_0_2_in_b = 32'd27;
end
/* main: %.preheader31*/
/*   store i32 27, i32* %61, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_18))
begin
main_0_2_in_b = 32'd27;
end
/* main: %.preheader31*/
/*   store i32 15, i32* %65, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_19))
begin
main_0_2_in_b = 32'd15;
end
end
always @(*) begin
main_0_3_address_a = 1'd0;
/* main: %legup_memset_4.exit*/
/*   store i32 -1, i32* %scevgep74, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_legup_memset_4_exit_25))
begin
main_0_3_address_a = (main_legup_memset_4_exit_scevgep74 >>> 3'd2);
end
/* main: %129*/
/*   store i32 0, i32* %120, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_129_27))
begin
main_0_3_address_a = (main_0_120_reg >>> 3'd2);
end
/* main: %132*/
/*   %138 = load i32* %137, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_132_31))
begin
main_0_3_address_a = (main_132_137 >>> 3'd2);
end
/* main: %190*/
/*   store i32 %180, i32* %191, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_190_52))
begin
main_0_3_address_a = (main_190_191 >>> 3'd2);
end
/* main: %204*/
/*   %210 = load i32* %209, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_204_60))
begin
main_0_3_address_a = (main_204_209 >>> 3'd2);
end
end
always @(*) begin
main_0_3_write_enable_a = 1'd0;
/* main: %legup_memset_4.exit*/
/*   store i32 -1, i32* %scevgep74, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_legup_memset_4_exit_25))
begin
main_0_3_write_enable_a = 1'd1;
end
/* main: %129*/
/*   store i32 0, i32* %120, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_129_27))
begin
main_0_3_write_enable_a = 1'd1;
end
/* main: %132*/
/*   %138 = load i32* %137, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_132_31))
begin
main_0_3_write_enable_a = 1'd0;
end
/* main: %190*/
/*   store i32 %180, i32* %191, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_190_52))
begin
main_0_3_write_enable_a = 1'd1;
end
/* main: %204*/
/*   %210 = load i32* %209, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_204_60))
begin
main_0_3_write_enable_a = 1'd0;
end
end
always @(*) begin
main_0_3_in_a = 1'd0;
/* main: %legup_memset_4.exit*/
/*   store i32 -1, i32* %scevgep74, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_legup_memset_4_exit_25))
begin
main_0_3_in_a = -32'd1;
end
/* main: %129*/
/*   store i32 0, i32* %120, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_129_27))
begin
main_0_3_in_a = 32'd0;
end
/* main: %190*/
/*   store i32 %180, i32* %191, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_190_52))
begin
main_0_3_in_a = main_177_180_reg;
end
end
always @(*) begin
main_0_3_address_b = 1'd0;
/* main: %132*/
/*   %142 = load i32* %141, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_132_31))
begin
main_0_3_address_b = (main_132_141 >>> 3'd2);
end
/* main: %146*/
/*   %149 = load i32* %148, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_146_35))
begin
main_0_3_address_b = (main_146_148 >>> 3'd2);
end
/* main: %146*/
/*   store i32 %152, i32* %153, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_146_36))
begin
main_0_3_address_b = (main_146_153_reg >>> 3'd2);
end
/* main: %204*/
/*   %212 = load i32* %211, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_204_60))
begin
main_0_3_address_b = (main_204_211 >>> 3'd2);
end
end
always @(*) begin
main_0_3_write_enable_b = 1'd0;
/* main: %132*/
/*   %142 = load i32* %141, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_132_31))
begin
main_0_3_write_enable_b = 1'd0;
end
/* main: %146*/
/*   %149 = load i32* %148, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_146_35))
begin
main_0_3_write_enable_b = 1'd0;
end
/* main: %146*/
/*   store i32 %152, i32* %153, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_146_36))
begin
main_0_3_write_enable_b = 1'd1;
end
/* main: %204*/
/*   %212 = load i32* %211, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_204_60))
begin
main_0_3_write_enable_b = 1'd0;
end
end
always @(*) begin
main_0_3_in_b = 1'd0;
/* main: %146*/
/*   store i32 %152, i32* %153, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_146_36))
begin
main_0_3_in_b = main_146_152;
end
end
always @(*) begin
main_0_4_address_a = 1'd0;
/* main: %legup_memset_4.exit*/
/*   store i32 -1, i32* %scevgep75, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_legup_memset_4_exit_25))
begin
main_0_4_address_a = (main_legup_memset_4_exit_scevgep75 >>> 3'd2);
end
/* main: %129*/
/*   store i32 0, i32* %121, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_129_27))
begin
main_0_4_address_a = (main_0_121_reg >>> 3'd2);
end
/* main: %132*/
/*   %140 = load i32* %139, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_132_31))
begin
main_0_4_address_a = (main_132_139 >>> 3'd2);
end
/* main: %146*/
/*   %155 = load i32* %154, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_146_35))
begin
main_0_4_address_a = (main_146_154 >>> 3'd2);
end
/* main: %146*/
/*   store i32 %158, i32* %159, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_146_36))
begin
main_0_4_address_a = (main_146_159_reg >>> 3'd2);
end
/* main: %204*/
/*   %217 = load i32* %216, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_204_60))
begin
main_0_4_address_a = (main_204_216 >>> 3'd2);
end
end
always @(*) begin
main_0_4_write_enable_a = 1'd0;
/* main: %legup_memset_4.exit*/
/*   store i32 -1, i32* %scevgep75, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_legup_memset_4_exit_25))
begin
main_0_4_write_enable_a = 1'd1;
end
/* main: %129*/
/*   store i32 0, i32* %121, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_129_27))
begin
main_0_4_write_enable_a = 1'd1;
end
/* main: %132*/
/*   %140 = load i32* %139, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_132_31))
begin
main_0_4_write_enable_a = 1'd0;
end
/* main: %146*/
/*   %155 = load i32* %154, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_146_35))
begin
main_0_4_write_enable_a = 1'd0;
end
/* main: %146*/
/*   store i32 %158, i32* %159, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_146_36))
begin
main_0_4_write_enable_a = 1'd1;
end
/* main: %204*/
/*   %217 = load i32* %216, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_204_60))
begin
main_0_4_write_enable_a = 1'd0;
end
end
always @(*) begin
main_0_4_in_a = 1'd0;
/* main: %legup_memset_4.exit*/
/*   store i32 -1, i32* %scevgep75, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_legup_memset_4_exit_25))
begin
main_0_4_in_a = -32'd1;
end
/* main: %129*/
/*   store i32 0, i32* %121, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_129_27))
begin
main_0_4_in_a = 32'd0;
end
/* main: %146*/
/*   store i32 %158, i32* %159, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_146_36))
begin
main_0_4_in_a = main_146_158;
end
end
always @(*) begin
main_0_4_address_b = 1'd0;
/* main: %190*/
/*   store i32 %183, i32* %192, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_190_52))
begin
main_0_4_address_b = (main_190_192 >>> 3'd2);
end
/* main: %204*/
/*   %219 = load i32* %218, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_204_60))
begin
main_0_4_address_b = (main_204_218 >>> 3'd2);
end
end
always @(*) begin
main_0_4_write_enable_b = 1'd0;
/* main: %190*/
/*   store i32 %183, i32* %192, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_190_52))
begin
main_0_4_write_enable_b = 1'd1;
end
/* main: %204*/
/*   %219 = load i32* %218, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_204_60))
begin
main_0_4_write_enable_b = 1'd0;
end
end
always @(*) begin
main_0_4_in_b = 1'd0;
/* main: %190*/
/*   store i32 %183, i32* %192, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_190_52))
begin
main_0_4_in_b = main_177_183_reg;
end
end
always @(*) begin
main_0_5_address_a = 1'd0;
/* main: %125*/
/*   store i32 -1, i32* %s.i.0, align 4*/
if ((cur_state == LEGUP_F_main_BB_125_22))
begin
main_0_5_address_a = (main_122_s_i_0_reg >>> 3'd2);
end
/* main: %129*/
/*   store i32 0, i32* %scevgep54, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_129_27))
begin
main_0_5_address_a = (main_0_scevgep54_reg >>> 3'd2);
end
/* main: %146*/
/*   %162 = load i32* %161, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_146_38))
begin
main_0_5_address_a = (main_146_161 >>> 3'd2);
end
/* main: %166*/
/*   store i32 %a.0, i32* %161, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_166_40))
begin
main_0_5_address_a = (main_146_161_reg >>> 3'd2);
end
/* main: %177*/
/*   %186 = load i32* %185, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_177_50))
begin
main_0_5_address_a = (main_177_185 >>> 3'd2);
end
/* main: %190*/
/*   store i32 %b.0, i32* %185, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_190_52))
begin
main_0_5_address_a = (main_177_185_reg >>> 3'd2);
end
/* main: %.preheader*/
/*   %236 = load i32* %scevgep, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader_96))
begin
main_0_5_address_a = (main__preheader_scevgep >>> 3'd2);
end
/* main: %.preheader*/
/*   %240 = load i32* %scevgep.2, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader_97))
begin
main_0_5_address_a = (main__preheader_scevgep_2 >>> 3'd2);
end
/* main: %.preheader*/
/*   %244 = load i32* %scevgep.4, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader_98))
begin
main_0_5_address_a = (main__preheader_scevgep_4_reg >>> 3'd2);
end
end
always @(*) begin
main_0_5_write_enable_a = 1'd0;
/* main: %125*/
/*   store i32 -1, i32* %s.i.0, align 4*/
if ((cur_state == LEGUP_F_main_BB_125_22))
begin
main_0_5_write_enable_a = 1'd1;
end
/* main: %129*/
/*   store i32 0, i32* %scevgep54, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_129_27))
begin
main_0_5_write_enable_a = 1'd1;
end
/* main: %146*/
/*   %162 = load i32* %161, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_146_38))
begin
main_0_5_write_enable_a = 1'd0;
end
/* main: %166*/
/*   store i32 %a.0, i32* %161, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_166_40))
begin
main_0_5_write_enable_a = 1'd1;
end
/* main: %177*/
/*   %186 = load i32* %185, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_177_50))
begin
main_0_5_write_enable_a = 1'd0;
end
/* main: %190*/
/*   store i32 %b.0, i32* %185, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_190_52))
begin
main_0_5_write_enable_a = 1'd1;
end
/* main: %.preheader*/
/*   %236 = load i32* %scevgep, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader_96))
begin
main_0_5_write_enable_a = 1'd0;
end
/* main: %.preheader*/
/*   %240 = load i32* %scevgep.2, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader_97))
begin
main_0_5_write_enable_a = 1'd0;
end
/* main: %.preheader*/
/*   %244 = load i32* %scevgep.4, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader_98))
begin
main_0_5_write_enable_a = 1'd0;
end
end
always @(*) begin
main_0_5_in_a = 1'd0;
/* main: %125*/
/*   store i32 -1, i32* %s.i.0, align 4*/
if ((cur_state == LEGUP_F_main_BB_125_22))
begin
main_0_5_in_a = -32'd1;
end
/* main: %129*/
/*   store i32 0, i32* %scevgep54, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_129_27))
begin
main_0_5_in_a = 32'd0;
end
/* main: %166*/
/*   store i32 %a.0, i32* %161, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_166_40))
begin
main_0_5_in_a = main__backedge_a_0_reg;
end
/* main: %190*/
/*   store i32 %b.0, i32* %185, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_190_52))
begin
main_0_5_in_a = main__backedge_b_0_reg;
end
end
always @(*) begin
main_0_5_address_b = 1'd0;
/* main: %.preheader*/
/*   %238 = load i32* %scevgep.1, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader_96))
begin
main_0_5_address_b = (main__preheader_scevgep_1 >>> 3'd2);
end
/* main: %.preheader*/
/*   %242 = load i32* %scevgep.3, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader_97))
begin
main_0_5_address_b = (main__preheader_scevgep_3 >>> 3'd2);
end
/* main: %.preheader*/
/*   %246 = load i32* %scevgep.5, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader_98))
begin
main_0_5_address_b = (main__preheader_scevgep_5_reg >>> 3'd2);
end
end
always @(*) begin
main_0_5_write_enable_b = 1'd0;
/* main: %.preheader*/
/*   %238 = load i32* %scevgep.1, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader_96))
begin
main_0_5_write_enable_b = 1'd0;
end
/* main: %.preheader*/
/*   %242 = load i32* %scevgep.3, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader_97))
begin
main_0_5_write_enable_b = 1'd0;
end
/* main: %.preheader*/
/*   %246 = load i32* %scevgep.5, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader_98))
begin
main_0_5_write_enable_b = 1'd0;
end
end
always @(*) begin
main_0_6_address_a = 1'd0;
/* main: %.preheader31*/
/*   store i32 0, i32* %.sub13, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_5))
begin
main_0_6_address_a = (main_0__sub13_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 0, i32* %68, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_6))
begin
main_0_6_address_a = (main_0_68_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 -1, i32* %72, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_7))
begin
main_0_6_address_a = (main_0_72_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 1, i32* %76, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_8))
begin
main_0_6_address_a = (main_0_76_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 0, i32* %80, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_9))
begin
main_0_6_address_a = (main_0_80_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 0, i32* %84, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_10))
begin
main_0_6_address_a = (main_0_84_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 -1, i32* %88, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_11))
begin
main_0_6_address_a = (main_0_88_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 1, i32* %92, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_12))
begin
main_0_6_address_a = (main_0_92_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 -2, i32* %96, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_13))
begin
main_0_6_address_a = (main_0_96_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 2, i32* %100, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_14))
begin
main_0_6_address_a = (main_0_100_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 0, i32* %104, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_15))
begin
main_0_6_address_a = (main_0_104_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 0, i32* %108, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_16))
begin
main_0_6_address_a = (main_0_108_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 1, i32* %112, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_17))
begin
main_0_6_address_a = (main_0_112_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 -1, i32* %116, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_18))
begin
main_0_6_address_a = (main_0_116_reg >>> 3'd2);
end
/* main: %146*/
/*   %151 = load i32* %150, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_146_34))
begin
main_0_6_address_a = (main_146_150 >>> 3'd2);
end
end
always @(*) begin
main_0_6_write_enable_a = 1'd0;
/* main: %.preheader31*/
/*   store i32 0, i32* %.sub13, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_5))
begin
main_0_6_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 0, i32* %68, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_6))
begin
main_0_6_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 -1, i32* %72, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_7))
begin
main_0_6_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 1, i32* %76, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_8))
begin
main_0_6_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 0, i32* %80, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_9))
begin
main_0_6_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 0, i32* %84, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_10))
begin
main_0_6_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 -1, i32* %88, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_11))
begin
main_0_6_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 1, i32* %92, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_12))
begin
main_0_6_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 -2, i32* %96, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_13))
begin
main_0_6_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 2, i32* %100, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_14))
begin
main_0_6_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 0, i32* %104, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_15))
begin
main_0_6_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 0, i32* %108, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_16))
begin
main_0_6_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 1, i32* %112, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_17))
begin
main_0_6_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 -1, i32* %116, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_18))
begin
main_0_6_write_enable_a = 1'd1;
end
/* main: %146*/
/*   %151 = load i32* %150, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_146_34))
begin
main_0_6_write_enable_a = 1'd0;
end
end
always @(*) begin
main_0_6_in_a = 1'd0;
/* main: %.preheader31*/
/*   store i32 0, i32* %.sub13, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_5))
begin
main_0_6_in_a = 32'd0;
end
/* main: %.preheader31*/
/*   store i32 0, i32* %68, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_6))
begin
main_0_6_in_a = 32'd0;
end
/* main: %.preheader31*/
/*   store i32 -1, i32* %72, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_7))
begin
main_0_6_in_a = -32'd1;
end
/* main: %.preheader31*/
/*   store i32 1, i32* %76, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_8))
begin
main_0_6_in_a = 32'd1;
end
/* main: %.preheader31*/
/*   store i32 0, i32* %80, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_9))
begin
main_0_6_in_a = 32'd0;
end
/* main: %.preheader31*/
/*   store i32 0, i32* %84, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_10))
begin
main_0_6_in_a = 32'd0;
end
/* main: %.preheader31*/
/*   store i32 -1, i32* %88, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_11))
begin
main_0_6_in_a = -32'd1;
end
/* main: %.preheader31*/
/*   store i32 1, i32* %92, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_12))
begin
main_0_6_in_a = 32'd1;
end
/* main: %.preheader31*/
/*   store i32 -2, i32* %96, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_13))
begin
main_0_6_in_a = -32'd2;
end
/* main: %.preheader31*/
/*   store i32 2, i32* %100, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_14))
begin
main_0_6_in_a = 32'd2;
end
/* main: %.preheader31*/
/*   store i32 0, i32* %104, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_15))
begin
main_0_6_in_a = 32'd0;
end
/* main: %.preheader31*/
/*   store i32 0, i32* %108, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_16))
begin
main_0_6_in_a = 32'd0;
end
/* main: %.preheader31*/
/*   store i32 1, i32* %112, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_17))
begin
main_0_6_in_a = 32'd1;
end
/* main: %.preheader31*/
/*   store i32 -1, i32* %116, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_18))
begin
main_0_6_in_a = -32'd1;
end
end
always @(*) begin
main_0_6_address_b = 1'd0;
/* main: %.preheader31*/
/*   store i32 1, i32* %66, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_5))
begin
main_0_6_address_b = (main_0_66_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 -1, i32* %70, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_6))
begin
main_0_6_address_b = (main_0_70_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 1, i32* %74, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_7))
begin
main_0_6_address_b = (main_0_74_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 -1, i32* %78, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_8))
begin
main_0_6_address_b = (main_0_78_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 2, i32* %82, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_9))
begin
main_0_6_address_b = (main_0_82_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 -2, i32* %86, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_10))
begin
main_0_6_address_b = (main_0_86_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 1, i32* %90, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_11))
begin
main_0_6_address_b = (main_0_90_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 -1, i32* %94, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_12))
begin
main_0_6_address_b = (main_0_94_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 2, i32* %98, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_13))
begin
main_0_6_address_b = (main_0_98_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 -2, i32* %102, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_14))
begin
main_0_6_address_b = (main_0_102_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 4, i32* %106, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_15))
begin
main_0_6_address_b = (main_0_106_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 -4, i32* %110, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_16))
begin
main_0_6_address_b = (main_0_110_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 1, i32* %114, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_17))
begin
main_0_6_address_b = (main_0_114_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 -1, i32* %118, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_18))
begin
main_0_6_address_b = (main_0_118_reg >>> 3'd2);
end
/* main: %177*/
/*   %179 = load i32* %178, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_177_47))
begin
main_0_6_address_b = (main_177_178 >>> 3'd2);
end
end
always @(*) begin
main_0_6_write_enable_b = 1'd0;
/* main: %.preheader31*/
/*   store i32 1, i32* %66, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_5))
begin
main_0_6_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 -1, i32* %70, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_6))
begin
main_0_6_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 1, i32* %74, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_7))
begin
main_0_6_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 -1, i32* %78, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_8))
begin
main_0_6_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 2, i32* %82, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_9))
begin
main_0_6_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 -2, i32* %86, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_10))
begin
main_0_6_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 1, i32* %90, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_11))
begin
main_0_6_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 -1, i32* %94, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_12))
begin
main_0_6_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 2, i32* %98, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_13))
begin
main_0_6_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 -2, i32* %102, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_14))
begin
main_0_6_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 4, i32* %106, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_15))
begin
main_0_6_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 -4, i32* %110, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_16))
begin
main_0_6_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 1, i32* %114, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_17))
begin
main_0_6_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 -1, i32* %118, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_18))
begin
main_0_6_write_enable_b = 1'd1;
end
/* main: %177*/
/*   %179 = load i32* %178, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_177_47))
begin
main_0_6_write_enable_b = 1'd0;
end
end
always @(*) begin
main_0_6_in_b = 1'd0;
/* main: %.preheader31*/
/*   store i32 1, i32* %66, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_5))
begin
main_0_6_in_b = 32'd1;
end
/* main: %.preheader31*/
/*   store i32 -1, i32* %70, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_6))
begin
main_0_6_in_b = -32'd1;
end
/* main: %.preheader31*/
/*   store i32 1, i32* %74, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_7))
begin
main_0_6_in_b = 32'd1;
end
/* main: %.preheader31*/
/*   store i32 -1, i32* %78, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_8))
begin
main_0_6_in_b = -32'd1;
end
/* main: %.preheader31*/
/*   store i32 2, i32* %82, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_9))
begin
main_0_6_in_b = 32'd2;
end
/* main: %.preheader31*/
/*   store i32 -2, i32* %86, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_10))
begin
main_0_6_in_b = -32'd2;
end
/* main: %.preheader31*/
/*   store i32 1, i32* %90, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_11))
begin
main_0_6_in_b = 32'd1;
end
/* main: %.preheader31*/
/*   store i32 -1, i32* %94, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_12))
begin
main_0_6_in_b = -32'd1;
end
/* main: %.preheader31*/
/*   store i32 2, i32* %98, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_13))
begin
main_0_6_in_b = 32'd2;
end
/* main: %.preheader31*/
/*   store i32 -2, i32* %102, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_14))
begin
main_0_6_in_b = -32'd2;
end
/* main: %.preheader31*/
/*   store i32 4, i32* %106, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_15))
begin
main_0_6_in_b = 32'd4;
end
/* main: %.preheader31*/
/*   store i32 -4, i32* %110, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_16))
begin
main_0_6_in_b = -32'd4;
end
/* main: %.preheader31*/
/*   store i32 1, i32* %114, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_17))
begin
main_0_6_in_b = 32'd1;
end
/* main: %.preheader31*/
/*   store i32 -1, i32* %118, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_18))
begin
main_0_6_in_b = -32'd1;
end
end
always @(*) begin
main_0_7_address_a = 1'd0;
/* main: %.preheader31*/
/*   store i32 1, i32* %.sub14, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_5))
begin
main_0_7_address_a = (main_0__sub14_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 -1, i32* %69, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_6))
begin
main_0_7_address_a = (main_0_69_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 1, i32* %73, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_7))
begin
main_0_7_address_a = (main_0_73_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 -1, i32* %77, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_8))
begin
main_0_7_address_a = (main_0_77_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 2, i32* %81, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_9))
begin
main_0_7_address_a = (main_0_81_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 -2, i32* %85, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_10))
begin
main_0_7_address_a = (main_0_85_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 2, i32* %89, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_11))
begin
main_0_7_address_a = (main_0_89_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 -2, i32* %93, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_12))
begin
main_0_7_address_a = (main_0_93_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 1, i32* %97, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_13))
begin
main_0_7_address_a = (main_0_97_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 -1, i32* %101, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_14))
begin
main_0_7_address_a = (main_0_101_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 4, i32* %105, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_15))
begin
main_0_7_address_a = (main_0_105_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 -4, i32* %109, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_16))
begin
main_0_7_address_a = (main_0_109_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 3, i32* %113, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_17))
begin
main_0_7_address_a = (main_0_113_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 -3, i32* %117, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_18))
begin
main_0_7_address_a = (main_0_117_reg >>> 3'd2);
end
/* main: %146*/
/*   %157 = load i32* %156, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_146_34))
begin
main_0_7_address_a = (main_146_156 >>> 3'd2);
end
end
always @(*) begin
main_0_7_write_enable_a = 1'd0;
/* main: %.preheader31*/
/*   store i32 1, i32* %.sub14, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_5))
begin
main_0_7_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 -1, i32* %69, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_6))
begin
main_0_7_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 1, i32* %73, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_7))
begin
main_0_7_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 -1, i32* %77, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_8))
begin
main_0_7_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 2, i32* %81, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_9))
begin
main_0_7_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 -2, i32* %85, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_10))
begin
main_0_7_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 2, i32* %89, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_11))
begin
main_0_7_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 -2, i32* %93, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_12))
begin
main_0_7_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 1, i32* %97, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_13))
begin
main_0_7_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 -1, i32* %101, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_14))
begin
main_0_7_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 4, i32* %105, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_15))
begin
main_0_7_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 -4, i32* %109, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_16))
begin
main_0_7_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 3, i32* %113, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_17))
begin
main_0_7_write_enable_a = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 -3, i32* %117, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_18))
begin
main_0_7_write_enable_a = 1'd1;
end
/* main: %146*/
/*   %157 = load i32* %156, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_146_34))
begin
main_0_7_write_enable_a = 1'd0;
end
end
always @(*) begin
main_0_7_in_a = 1'd0;
/* main: %.preheader31*/
/*   store i32 1, i32* %.sub14, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_5))
begin
main_0_7_in_a = 32'd1;
end
/* main: %.preheader31*/
/*   store i32 -1, i32* %69, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_6))
begin
main_0_7_in_a = -32'd1;
end
/* main: %.preheader31*/
/*   store i32 1, i32* %73, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_7))
begin
main_0_7_in_a = 32'd1;
end
/* main: %.preheader31*/
/*   store i32 -1, i32* %77, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_8))
begin
main_0_7_in_a = -32'd1;
end
/* main: %.preheader31*/
/*   store i32 2, i32* %81, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_9))
begin
main_0_7_in_a = 32'd2;
end
/* main: %.preheader31*/
/*   store i32 -2, i32* %85, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_10))
begin
main_0_7_in_a = -32'd2;
end
/* main: %.preheader31*/
/*   store i32 2, i32* %89, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_11))
begin
main_0_7_in_a = 32'd2;
end
/* main: %.preheader31*/
/*   store i32 -2, i32* %93, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_12))
begin
main_0_7_in_a = -32'd2;
end
/* main: %.preheader31*/
/*   store i32 1, i32* %97, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_13))
begin
main_0_7_in_a = 32'd1;
end
/* main: %.preheader31*/
/*   store i32 -1, i32* %101, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_14))
begin
main_0_7_in_a = -32'd1;
end
/* main: %.preheader31*/
/*   store i32 4, i32* %105, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_15))
begin
main_0_7_in_a = 32'd4;
end
/* main: %.preheader31*/
/*   store i32 -4, i32* %109, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_16))
begin
main_0_7_in_a = -32'd4;
end
/* main: %.preheader31*/
/*   store i32 3, i32* %113, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_17))
begin
main_0_7_in_a = 32'd3;
end
/* main: %.preheader31*/
/*   store i32 -3, i32* %117, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_18))
begin
main_0_7_in_a = -32'd3;
end
end
always @(*) begin
main_0_7_address_b = 1'd0;
/* main: %.preheader31*/
/*   store i32 0, i32* %67, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_5))
begin
main_0_7_address_b = (main_0_67_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 0, i32* %71, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_6))
begin
main_0_7_address_b = (main_0_71_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 1, i32* %75, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_7))
begin
main_0_7_address_b = (main_0_75_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 -1, i32* %79, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_8))
begin
main_0_7_address_b = (main_0_79_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 0, i32* %83, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_9))
begin
main_0_7_address_b = (main_0_83_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 0, i32* %87, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_10))
begin
main_0_7_address_b = (main_0_87_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 2, i32* %91, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_11))
begin
main_0_7_address_b = (main_0_91_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 -2, i32* %95, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_12))
begin
main_0_7_address_b = (main_0_95_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 1, i32* %99, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_13))
begin
main_0_7_address_b = (main_0_99_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 -1, i32* %103, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_14))
begin
main_0_7_address_b = (main_0_103_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 0, i32* %107, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_15))
begin
main_0_7_address_b = (main_0_107_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 0, i32* %111, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_16))
begin
main_0_7_address_b = (main_0_111_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 -3, i32* %115, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_17))
begin
main_0_7_address_b = (main_0_115_reg >>> 3'd2);
end
/* main: %.preheader31*/
/*   store i32 3, i32* %119, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_18))
begin
main_0_7_address_b = (main_0_119_reg >>> 3'd2);
end
/* main: %177*/
/*   %182 = load i32* %181, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_177_47))
begin
main_0_7_address_b = (main_177_181 >>> 3'd2);
end
end
always @(*) begin
main_0_7_write_enable_b = 1'd0;
/* main: %.preheader31*/
/*   store i32 0, i32* %67, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_5))
begin
main_0_7_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 0, i32* %71, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_6))
begin
main_0_7_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 1, i32* %75, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_7))
begin
main_0_7_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 -1, i32* %79, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_8))
begin
main_0_7_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 0, i32* %83, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_9))
begin
main_0_7_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 0, i32* %87, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_10))
begin
main_0_7_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 2, i32* %91, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_11))
begin
main_0_7_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 -2, i32* %95, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_12))
begin
main_0_7_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 1, i32* %99, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_13))
begin
main_0_7_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 -1, i32* %103, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_14))
begin
main_0_7_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 0, i32* %107, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_15))
begin
main_0_7_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 0, i32* %111, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_16))
begin
main_0_7_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 -3, i32* %115, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_17))
begin
main_0_7_write_enable_b = 1'd1;
end
/* main: %.preheader31*/
/*   store i32 3, i32* %119, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_18))
begin
main_0_7_write_enable_b = 1'd1;
end
/* main: %177*/
/*   %182 = load i32* %181, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB_177_47))
begin
main_0_7_write_enable_b = 1'd0;
end
end
always @(*) begin
main_0_7_in_b = 1'd0;
/* main: %.preheader31*/
/*   store i32 0, i32* %67, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_5))
begin
main_0_7_in_b = 32'd0;
end
/* main: %.preheader31*/
/*   store i32 0, i32* %71, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_6))
begin
main_0_7_in_b = 32'd0;
end
/* main: %.preheader31*/
/*   store i32 1, i32* %75, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_7))
begin
main_0_7_in_b = 32'd1;
end
/* main: %.preheader31*/
/*   store i32 -1, i32* %79, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_8))
begin
main_0_7_in_b = -32'd1;
end
/* main: %.preheader31*/
/*   store i32 0, i32* %83, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_9))
begin
main_0_7_in_b = 32'd0;
end
/* main: %.preheader31*/
/*   store i32 0, i32* %87, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_10))
begin
main_0_7_in_b = 32'd0;
end
/* main: %.preheader31*/
/*   store i32 2, i32* %91, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_11))
begin
main_0_7_in_b = 32'd2;
end
/* main: %.preheader31*/
/*   store i32 -2, i32* %95, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_12))
begin
main_0_7_in_b = -32'd2;
end
/* main: %.preheader31*/
/*   store i32 1, i32* %99, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_13))
begin
main_0_7_in_b = 32'd1;
end
/* main: %.preheader31*/
/*   store i32 -1, i32* %103, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_14))
begin
main_0_7_in_b = -32'd1;
end
/* main: %.preheader31*/
/*   store i32 0, i32* %107, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_15))
begin
main_0_7_in_b = 32'd0;
end
/* main: %.preheader31*/
/*   store i32 0, i32* %111, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_16))
begin
main_0_7_in_b = 32'd0;
end
/* main: %.preheader31*/
/*   store i32 -3, i32* %115, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_17))
begin
main_0_7_in_b = -32'd3;
end
/* main: %.preheader31*/
/*   store i32 3, i32* %119, align 4, !tbaa !0*/
if ((cur_state == LEGUP_F_main_BB__preheader31_18))
begin
main_0_7_in_b = 32'd3;
end
end
always @(*) begin
/* main: %204*/
/*   %226 = sdiv i32 %.27, 2*/
if ((cur_state == LEGUP_F_main_BB_204_61))
begin
main_signed_divide_32_0_op0 = main_204__27;
end
/* main: %204*/
/*   %228 = sdiv i32 %diff_pos_y.0, 2*/
else /* if ((cur_state == LEGUP_F_main_BB_204_62)) */
begin
main_signed_divide_32_0_op0 = main_204_diff_pos_y_0_reg;
end
end
always @(*) begin
/* main: %204*/
/*   %226 = sdiv i32 %.27, 2*/
if ((cur_state == LEGUP_F_main_BB_204_61))
begin
main_signed_divide_32_0_op1 = 32'd2;
end
/* main: %204*/
/*   %228 = sdiv i32 %diff_pos_y.0, 2*/
else /* if ((cur_state == LEGUP_F_main_BB_204_62)) */
begin
main_signed_divide_32_0_op1 = 32'd2;
end
end
always @(*) begin
lpm_divide_main_204_226_en = (memory_controller_waitrequest == 1'd0);
end
always @(*) begin
lpm_divide_main_204_226_out = lpm_divide_main_204_226_temp_out;
end
always @(*) begin
main_signed_divide_32_0 = lpm_divide_main_204_226_out;
end
always @(*) begin
/* main: %204*/
/*   %227 = srem i32 %.27, 2*/
begin
main_signed_modulus_32_0_op0 = main_204__27;
end
end
always @(*) begin
/* main: %204*/
/*   %227 = srem i32 %.27, 2*/
if (reset) begin main_signed_modulus_32_0_op1 = 0; end
begin
main_signed_modulus_32_0_op1 = 32'd2;
end
end
always @(*) begin
lpm_divide_main_204_227_en = (memory_controller_waitrequest == 1'd0);
end
always @(*) begin
lpm_divide_main_204_227_out = lpm_divide_main_204_227_temp_out;
end
always @(*) begin
main_signed_modulus_32_0 = lpm_divide_main_204_227_out;
end
always @(*) begin
/* main: %204*/
/*   %229 = srem i32 %diff_pos_y.0, 2*/
begin
main_signed_modulus_32_1_op0 = main_204_diff_pos_y_0;
end
end
always @(*) begin
/* main: %204*/
/*   %229 = srem i32 %diff_pos_y.0, 2*/
if (reset) begin main_signed_modulus_32_1_op1 = 0; end
begin
main_signed_modulus_32_1_op1 = 32'd2;
end
end
always @(*) begin
lpm_divide_main_204_229_en = (memory_controller_waitrequest == 1'd0);
end
always @(*) begin
lpm_divide_main_204_229_out = lpm_divide_main_204_229_temp_out;
end
always @(*) begin
main_signed_modulus_32_1 = lpm_divide_main_204_229_out;
end
always @(*) begin
lpm_mult_main_146_idxscale17_en = (memory_controller_waitrequest == 1'd0);
end
always @(posedge clk) begin
/* main: %146*/
/*   %idxscale17 = mul i32 %152, 6*/
if ((lpm_mult_main_146_idxscale17_en == 1'd1))
begin
main_146_idxscale17_stage0_reg <= (main_146_152 * 32'd6);
end
end
always @(*) begin
lpm_mult_main_177_idxscale15_en = (memory_controller_waitrequest == 1'd0);
end
always @(posedge clk) begin
/* main: %177*/
/*   %idxscale15 = mul i32 %180, 6*/
if ((lpm_mult_main_177_idxscale15_en == 1'd1))
begin
main_177_idxscale15_stage0_reg <= (main_177_180 * 32'd6);
end
end
always @(*) begin
lpm_divide_main_204_228_en = (memory_controller_waitrequest == 1'd0);
end
always @(*) begin
lpm_mult_main__preheader_tmp40_en = (memory_controller_waitrequest == 1'd0);
end
always @(posedge clk) begin
/* main: %.preheader*/
/*   %tmp40 = mul i32 %i.330, 6*/
if ((lpm_mult_main__preheader_tmp40_en == 1'd1))
begin
main__preheader_tmp40_stage0_reg <= (main__preheader_i_330_reg * 32'd6);
end
end
always @(posedge clk) begin
if ((cur_state == LEGUP_0))
begin
finish <= 1'd0;
if (reset == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
end
/* main: %252*/
/*   ret i32 %.0*/
if ((cur_state == LEGUP_F_main_BB_252_101))
begin
finish <= (memory_controller_waitrequest == 1'd0);
if (reset == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
end
end
always @(*) begin
memory_controller_enable_a = 1'd0;
if ((cur_state == LEGUP_0))
begin
memory_controller_enable_a = 1'd0;
end
end
always @(*) begin
memory_controller_address_a = 1'd0;
if ((cur_state == LEGUP_0))
begin
memory_controller_address_a = 1'd0;
end
end
always @(*) begin
memory_controller_write_enable_a = 1'd0;
if ((cur_state == LEGUP_0))
begin
memory_controller_write_enable_a = 1'd0;
end
end
always @(*) begin
memory_controller_in_a = 1'd0;
if ((cur_state == LEGUP_0))
begin
memory_controller_in_a = 1'd0;
end
end
always @(*) begin
memory_controller_size_a = 1'd0;
if ((cur_state == LEGUP_0))
begin
memory_controller_size_a = 1'd0;
end
end
always @(*) begin
memory_controller_enable_b = 1'd0;
if ((cur_state == LEGUP_0))
begin
memory_controller_enable_b = 1'd0;
end
end
always @(*) begin
memory_controller_address_b = 1'd0;
if ((cur_state == LEGUP_0))
begin
memory_controller_address_b = 1'd0;
end
end
always @(*) begin
memory_controller_write_enable_b = 1'd0;
if ((cur_state == LEGUP_0))
begin
memory_controller_write_enable_b = 1'd0;
end
end
always @(*) begin
memory_controller_in_b = 1'd0;
if ((cur_state == LEGUP_0))
begin
memory_controller_in_b = 1'd0;
end
end
always @(*) begin
memory_controller_size_b = 1'd0;
if ((cur_state == LEGUP_0))
begin
memory_controller_size_b = 1'd0;
end
end
always @(posedge clk) begin
if ((cur_state == LEGUP_0))
begin
return_val <= 0;
if (reset == 1'b0 && ^(0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
end
/* main: %252*/
/*   ret i32 %.0*/
if ((cur_state == LEGUP_F_main_BB_252_101))
begin
return_val <= main_252__0_reg;
if (reset == 1'b0 && ^(main_252__0_reg) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
end
end

endmodule 
module ram_dual_port
(
	clk,
	address_a,
	address_b,
	wren_a,
	wren_b,
	data_a,
	data_b,
	byteena_a,
	byteena_b,
	q_a,
	q_b
);

parameter  width_a = 1'd0;
parameter  width_b = 1'd0;
parameter  widthad_a = 1'd0;
parameter  widthad_b = 1'd0;
parameter  numwords_a = 1'd0;
parameter  numwords_b = 1'd0;
parameter  init_file = "UNUSED.mif";
parameter  width_be_a = 1'd0;
parameter  width_be_b = 1'd0;
parameter  latency = 1;

input  clk;
input [(widthad_a-1):0] address_a;
input [(widthad_b-1):0] address_b;
output wire [(width_a-1):0] q_a;
output wire [(width_b-1):0] q_b;
reg [(width_a-1):0] q_a_wire;
reg [(width_b-1):0] q_b_wire;
input  wren_a;
input  wren_b;
input [(width_a-1):0] data_a;
input [(width_b-1):0] data_b;
// byte enable is unsupported by inferred RAMs
input [width_be_a-1:0] byteena_a;
input [width_be_b-1:0] byteena_b;

(* ramstyle = "no_rw_check", ram_init_file = init_file *) reg [width_a-1:0] ram[numwords_a-1:0];

/* synthesis translate_off */
integer i;
ALTERA_MF_MEMORY_INITIALIZATION mem ();
reg [8*256:1] ram_ver_file;
initial begin
	if (init_file == "UNUSED.mif")
    begin
		for (i = 0; i < numwords_a; i = i + 1)
			ram[i] = 0;
    end
	else
    begin
        // modelsim can't read .mif files directly. So use Altera function to
        // convert them to .ver files
        mem.convert_to_ver_file(init_file, width_a, ram_ver_file);
        $readmemh(ram_ver_file, ram);
    end
end
/* synthesis translate_on */

always @ (posedge clk)
begin // Port A
if (wren_a)
begin
    ram[address_a] <= data_a;
    q_a_wire <= {width_a{1'bX}};
end
else
    q_a_wire <= ram[address_a];
end
always @ (posedge clk)
begin // Port b
if (wren_b)
begin
    ram[address_b] <= data_b;
    q_b_wire <= {width_b{1'bX}};
end
else
    q_b_wire <= ram[address_b];
end



integer j;
reg [(width_a-1):0] q_a_reg[latency:1], q_b_reg[latency:1];

always @(*)
begin
   q_a_reg[1] <= q_a_wire;
   q_b_reg[1] <= q_b_wire;
end

always @(posedge clk)
begin
   for (j = 1; j < latency; j=j+1)
   begin
       q_a_reg[j+1] <= q_a_reg[j];
       q_b_reg[j+1] <= q_b_reg[j];
   end
end

assign q_a = q_a_reg[latency];
assign q_b = q_b_reg[latency];


endmodule
module rom_dual_port
(
	clk,
	address_a,
	address_b,
	q_a,
	q_b
);

parameter  width_a = 1'd0;
parameter  width_b = 1'd0;
parameter  widthad_a = 1'd0;
parameter  widthad_b = 1'd0;
parameter  numwords_a = 1'd0;
parameter  numwords_b = 1'd0;
parameter  init_file = "UNUSED.mif";
parameter  latency = 1;

input  clk;
input [(widthad_a-1):0] address_a;
input [(widthad_b-1):0] address_b;
output wire [(width_a-1):0] q_a;
output wire [(width_b-1):0] q_b;
reg [(width_a-1):0] q_a_wire;
reg [(width_b-1):0] q_b_wire;

(* ramstyle = "no_rw_check", ram_init_file = init_file *) reg [width_a-1:0] ram[numwords_a-1:0];

/* synthesis translate_off */
integer i;
ALTERA_MF_MEMORY_INITIALIZATION mem ();
reg [8*256:1] ram_ver_file;
initial begin
	if (init_file == "UNUSED.mif")
    begin
		for (i = 0; i < numwords_a; i = i + 1)
			ram[i] = 0;
    end
	else
    begin
        // modelsim can't read .mif files directly. So use Altera function to
        // convert them to .ver files
        mem.convert_to_ver_file(init_file, width_a, ram_ver_file);
        $readmemh(ram_ver_file, ram);
    end
end
/* synthesis translate_on */

always @ (posedge clk)
begin
    q_a_wire <= ram[address_a];
    q_b_wire <= ram[address_b];
end



integer j;
reg [(width_a-1):0] q_a_reg[latency:1], q_b_reg[latency:1];

always @(*)
begin
   q_a_reg[1] <= q_a_wire;
   q_b_reg[1] <= q_b_wire;
end

always @(posedge clk)
begin
   for (j = 1; j < latency; j=j+1)
   begin
       q_a_reg[j+1] <= q_a_reg[j];
       q_b_reg[j+1] <= q_b_reg[j];
   end
end

assign q_a = q_a_reg[latency];
assign q_b = q_b_reg[latency];


endmodule
module de2 (CLOCK_50, KEY, SW, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, HEX6, HEX7, LEDG);
    input CLOCK_50;
    output [7:0] LEDG;
    input [3:0] KEY;
    input [17:0] SW;
    output [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, HEX6, HEX7;

    wire clk = CLOCK_50;
    wire reset = ~KEY[0];
    wire go = ~KEY[1];

    wire  start;
    wire [31:0] return_val;
    wire  finish;

    reg [31:0] return_val_reg;
    
	reg [3:0] hex0, hex1, hex2, hex3, hex4, hex5, hex6, hex7;
	always @ (*) begin
		hex7 <= return_val_reg[31:28];
		hex6 <= return_val_reg[27:24];
		hex5 <= return_val_reg[23:20];
		hex4 <= return_val_reg[19:16];
		hex3 <= return_val_reg[15:12];
		hex2 <= return_val_reg[11:8];
		hex1 <= return_val_reg[7:4];
		hex0 <= return_val_reg[3:0];
	end

    hex_digits h7( .x(hex7), .hex_LEDs(HEX7));
    hex_digits h6( .x(hex6), .hex_LEDs(HEX6));
    hex_digits h5( .x(hex5), .hex_LEDs(HEX5));
    hex_digits h4( .x(hex4), .hex_LEDs(HEX4));
    hex_digits h3( .x(hex3), .hex_LEDs(HEX3));
    hex_digits h2( .x(hex2), .hex_LEDs(HEX2));
    hex_digits h1( .x(hex1), .hex_LEDs(HEX1));
    hex_digits h0( .x(hex0), .hex_LEDs(HEX0));


    top top_inst (
        .clk (clk),
        .reset (reset),
        .start (start),
        .finish (finish),
        .return_val (return_val)
    );

    parameter s_WAIT = 3'b001, s_START = 3'b010, s_EXE = 3'b011,
                s_DONE = 3'b100;

    // state registers
    reg [3:0] y_Q, Y_D;

    assign LEDG[3:0] = y_Q;

    // next state
    always @(*)
    begin
        case (y_Q)
            s_WAIT: if (go) Y_D = s_START; else Y_D = y_Q;

            s_START: Y_D = s_EXE;

            s_EXE: if (!finish) Y_D = s_EXE; else Y_D = s_DONE;

            s_DONE: Y_D = s_DONE;

            default: Y_D = 3'bxxx;
        endcase
    end

    // current state
    always @(posedge clk)
    begin
        if (reset) // synchronous clear
            y_Q <= s_WAIT;
        else
            y_Q <= Y_D;
    end

    always @(posedge clk)
        if (y_Q == s_EXE && finish)
            return_val_reg <= return_val;
        else if (y_Q == s_DONE)
            return_val_reg <= return_val_reg;
        else
            return_val_reg <= 0;


    assign start = (y_Q == s_START);
endmodule

module de4 (
	OSC_50_BANK2,
    BUTTON,
    LED,
	SEG0_D,
	SEG1_D
);
    input OSC_50_BANK2;
    input [1:0] BUTTON;
    output [6:0] SEG0_D;
    output [6:0] SEG1_D;
    output [7:0] LED;

    de2 de2_inst (
        .CLOCK_50 (OSC_50_BANK2),
        .LEDG (LED),
        .KEY (BUTTON),
        .SW (),
        .HEX0 (SEG0_D),
        .HEX1 (SEG1_D),
        .HEX2 (),
        .HEX3 (),
        .HEX4 (),
        .HEX5 (),
        .HEX6 (),
        .HEX7 ()
    );

endmodule
module hex_digits(x, hex_LEDs);
    input [3:0] x;
    output [6:0] hex_LEDs;
    
    assign hex_LEDs[0] = (~x[3] & ~x[2] & ~x[1] & x[0]) |
                            (~x[3] & x[2] & ~x[1] & ~x[0]) |
                            (x[3] & x[2] & ~x[1] & x[0]) |
                            (x[3] & ~x[2] & x[1] & x[0]);
    assign hex_LEDs[1] = (~x[3] & x[2] & ~x[1] & x[0]) |
                            (x[3] & x[1] & x[0]) |
                            (x[3] & x[2] & ~x[0]) |
                            (x[2] & x[1] & ~x[0]);
    assign hex_LEDs[2] = (x[3] & x[2] & ~x[0]) |
                            (x[3] & x[2] & x[1]) |
                            (~x[3] & ~x[2] & x[1] & ~x[0]);
    assign hex_LEDs[3] = (~x[3] & ~x[2] & ~x[1] & x[0]) | 
                            (~x[3] & x[2] & ~x[1] & ~x[0]) | 
                            (x[2] & x[1] & x[0]) | 
                            (x[3] & ~x[2] & x[1] & ~x[0]);
    assign hex_LEDs[4] = (~x[3] & x[0]) |
                            (~x[3] & x[2] & ~x[1]) |
                            (~x[2] & ~x[1] & x[0]);
    assign hex_LEDs[5] = (~x[3] & ~x[2] & x[0]) | 
                            (~x[3] & ~x[2] & x[1]) | 
                            (~x[3] & x[1] & x[0]) | 
                            (x[3] & x[2] & ~x[1] & x[0]);
    assign hex_LEDs[6] = (~x[3] & ~x[2] & ~x[1]) | 
                            (x[3] & x[2] & ~x[1] & ~x[0]) | 
                            (~x[3] & x[2] & x[1] & x[0]);
    
endmodule
`timescale 1 ns / 1 ns
module main_tb
(
);

reg  clk;
reg  reset;
reg  start;
wire [31:0] return_val;
wire  finish;


top top_inst (
	.clk (clk),
	.reset (reset),
	.start (start),
	.finish (finish),
	.return_val (return_val)
);


// Local Rams



initial 
    clk = 0;
always @(clk)
    clk <= #10 ~clk;

initial begin
//$monitor("At t=%t clk=%b %b %b %b %d", $time, clk, reset, start, finish, return_val);
@(negedge clk);
reset <= 1;
@(negedge clk);
reset <= 0;
start <= 1;

end

always@(finish) begin
    if (finish == 1) begin
        $display("At t=%t clk=%b finish=%b return_val=%d", $time, clk, finish, return_val);
        $display("Cycles: %d", ($time-50)/20);
        $finish;
    end
end

endmodule 
