// Seed: 3605258499
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  id_22(
      .id_0({1 - 1{id_15 == id_10}})
  );
  assign id_6 = id_17;
endmodule
module module_1 (
    inout tri id_0,
    input tri id_1,
    input tri0 id_2,
    input uwire id_3
    , id_19,
    input tri1 id_4,
    output tri1 id_5,
    output supply1 id_6,
    input supply0 id_7,
    input wor id_8,
    output tri0 id_9,
    output supply1 id_10,
    output supply0 id_11,
    output wire id_12,
    input wire id_13#(
        .id_20(1),
        .id_21(1)
    ),
    input uwire id_14,
    input supply0 id_15,
    input wand id_16,
    output wor id_17
);
  uwire id_22 = 1'b0, id_23, id_24;
  assign id_6 = 1'b0;
  module_0(
      id_23,
      id_19,
      id_22,
      id_24,
      id_23,
      id_24,
      id_19,
      id_24,
      id_23,
      id_19,
      id_23,
      id_22,
      id_23,
      id_24,
      id_23,
      id_19,
      id_19,
      id_22,
      id_19,
      id_24,
      id_22
  );
  wire id_25, id_26;
  assign id_17 = id_7 != 1;
endmodule
