INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/USM-2022-2/SuperDigitales/IPD432_Carrasco_Espinoza/Tarea3/Paralelismo/Paralelismo.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/USM-2022-2/SuperDigitales/IPD432_Carrasco_Espinoza/Tarea3/Paralelismo/Paralelismo.srcs/sim_1/new/SIM_add_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIM_add_tree
