$date
	Sun Oct 23 04:03:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1028304
b10001 !
1"
#1028306
b10001 &
b10001 %
1$
#1028307
0"
#1028310
b110100 &
b110100 %
#1028314
b11010 &
b11010 %
#1028318
b1101 &
b1101 %
#1028322
b101000 &
b101000 %
#1028326
b10100 &
b10100 %
#1028330
b1010 &
b1010 %
#1028334
b101 &
b101 %
#1028338
b10000 &
b10000 %
#1028342
b1000 &
b1000 %
#1028346
b100 &
b100 %
#1028350
b10 &
b10 %
#1028354
b1 &
b1 %
1#
#1028358
b0 &
0#
b0 %
0$
#1971316
b110 !
1"
#1971318
b110 &
b110 %
1$
#1971319
0"
#1971322
b11 &
b11 %
#1971326
b1010 &
b1010 %
#1971330
b101 &
b101 %
#1971334
b10000 &
b10000 %
#1971338
b1000 &
b1000 %
#1971342
b100 &
b100 %
#1971346
b10 &
b10 %
#1971350
b1 &
1#
b1 %
#1971354
b0 &
b0 %
0#
0$
#3007819
b11 !
1"
#3007822
b11 &
b11 %
1$
#3007823
0"
#3007826
b1010 &
b1010 %
#3007830
b101 &
b101 %
#3007834
b10000 &
b10000 %
#3007838
b1000 &
b1000 %
#3007842
b100 &
b100 %
#3007846
b10 &
b10 %
#3007850
b1 &
b1 %
1#
#3007854
b0 &
0#
b0 %
0$
#4500012
