Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Nov 15 12:53:35 2017
| Host         : pc-b043a-16 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lab4_3_1_timing_summary_routed.rpt -rpx lab4_3_1_timing_summary_routed.rpx
| Design       : lab4_3_1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: clk1_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 23 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    194.619        0.000                      0                   44        0.173        0.000                      0                   44        3.000        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_5MHz_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_5MHz_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_5MHz_clk_wiz_0        194.619        0.000                      0                   44        0.491        0.000                      0                   44       13.360        0.000                       0                    25  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_5MHz_clk_wiz_0_1      194.647        0.000                      0                   44        0.491        0.000                      0                   44       13.360        0.000                       0                    25  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_5MHz_clk_wiz_0_1  clk_5MHz_clk_wiz_0        194.619        0.000                      0                   44        0.173        0.000                      0                   44  
clk_5MHz_clk_wiz_0    clk_5MHz_clk_wiz_0_1      194.619        0.000                      0                   44        0.173        0.000                      0                   44  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_5MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.491ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.619ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 0.766ns (16.963%)  route 3.750ns (83.037%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.676     3.700    counteru[21]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  counteru_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.605   198.585    clk5
    SLICE_X2Y93          FDRE                                         r  counteru_reg[21]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X2Y93          FDRE (Setup_fdre_C_R)       -0.524   198.319    counteru_reg[21]
  -------------------------------------------------------------------
                         required time                        198.319    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                194.619    

Slack (MET) :             194.756ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.766ns (17.500%)  route 3.611ns (82.500%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.538     3.562    counteru[21]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  counteru_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.604   198.584    clk5
    SLICE_X2Y92          FDRE                                         r  counteru_reg[17]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524   198.318    counteru_reg[17]
  -------------------------------------------------------------------
                         required time                        198.318    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                194.756    

Slack (MET) :             194.756ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.766ns (17.500%)  route 3.611ns (82.500%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.538     3.562    counteru[21]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  counteru_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.604   198.584    clk5
    SLICE_X2Y92          FDRE                                         r  counteru_reg[18]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524   198.318    counteru_reg[18]
  -------------------------------------------------------------------
                         required time                        198.318    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                194.756    

Slack (MET) :             194.756ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.766ns (17.500%)  route 3.611ns (82.500%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.538     3.562    counteru[21]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  counteru_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.604   198.584    clk5
    SLICE_X2Y92          FDRE                                         r  counteru_reg[19]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524   198.318    counteru_reg[19]
  -------------------------------------------------------------------
                         required time                        198.318    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                194.756    

Slack (MET) :             194.756ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.766ns (17.500%)  route 3.611ns (82.500%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.538     3.562    counteru[21]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  counteru_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.604   198.584    clk5
    SLICE_X2Y92          FDRE                                         r  counteru_reg[20]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524   198.318    counteru_reg[20]
  -------------------------------------------------------------------
                         required time                        198.318    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                194.756    

Slack (MET) :             194.929ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.766ns (18.113%)  route 3.463ns (81.887%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.389     3.413    counteru[21]_i_1_n_0
    SLICE_X2Y91          FDRE                                         r  counteru_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.604   198.584    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[13]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.524   198.343    counteru_reg[13]
  -------------------------------------------------------------------
                         required time                        198.343    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                194.929    

Slack (MET) :             194.929ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.766ns (18.113%)  route 3.463ns (81.887%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.389     3.413    counteru[21]_i_1_n_0
    SLICE_X2Y91          FDRE                                         r  counteru_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.604   198.584    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[14]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.524   198.343    counteru_reg[14]
  -------------------------------------------------------------------
                         required time                        198.343    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                194.929    

Slack (MET) :             194.929ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.766ns (18.113%)  route 3.463ns (81.887%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.389     3.413    counteru[21]_i_1_n_0
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.604   198.584    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.524   198.343    counteru_reg[15]
  -------------------------------------------------------------------
                         required time                        198.343    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                194.929    

Slack (MET) :             194.929ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.766ns (18.113%)  route 3.463ns (81.887%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.389     3.413    counteru[21]_i_1_n_0
    SLICE_X2Y91          FDRE                                         r  counteru_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.604   198.584    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[16]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.524   198.343    counteru_reg[16]
  -------------------------------------------------------------------
                         required time                        198.343    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                194.929    

Slack (MET) :             195.194ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.766ns (19.454%)  route 3.172ns (80.546%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.098     3.122    counteru[21]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  counteru_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.602   198.582    clk5
    SLICE_X2Y88          FDRE                                         r  counteru_reg[1]/C
                         clock pessimism              0.575   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X2Y88          FDRE (Setup_fdre_C_R)       -0.524   198.316    counteru_reg[1]
  -------------------------------------------------------------------
                         required time                        198.316    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                195.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 counteru_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.299ns (46.737%)  route 0.341ns (53.263%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.603    -0.561    clk5
    SLICE_X3Y92          FDRE                                         r  counteru_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  counteru_reg[0]/Q
                         net (fo=3, routed)           0.341    -0.080    counteru_reg_n_0_[0]
    SLICE_X2Y88          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     0.078 r  counteru_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.078    data0[1]
    SLICE_X2Y88          FDRE                                         r  counteru_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.875    -0.798    clk5
    SLICE_X2Y88          FDRE                                         r  counteru_reg[1]/C
                         clock pessimism              0.252    -0.546    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134    -0.412    counteru_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 counteru_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.186ns (31.252%)  route 0.409ns (68.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.603    -0.561    clk5
    SLICE_X3Y92          FDRE                                         r  counteru_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  counteru_reg[0]/Q
                         net (fo=3, routed)           0.409    -0.011    counteru_reg_n_0_[0]
    SLICE_X3Y92          LUT1 (Prop_lut1_I0_O)        0.045     0.034 r  counteru[0]_i_1/O
                         net (fo=1, routed)           0.000     0.034    counteru[0]
    SLICE_X3Y92          FDRE                                         r  counteru_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.876    -0.797    clk5
    SLICE_X3Y92          FDRE                                         r  counteru_reg[0]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.091    -0.470    counteru_reg[0]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 counteru_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.313ns (47.878%)  route 0.341ns (52.122%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.603    -0.561    clk5
    SLICE_X3Y92          FDRE                                         r  counteru_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  counteru_reg[0]/Q
                         net (fo=3, routed)           0.341    -0.080    counteru_reg_n_0_[0]
    SLICE_X2Y88          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.172     0.092 r  counteru_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.092    data0[3]
    SLICE_X2Y88          FDRE                                         r  counteru_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.875    -0.798    clk5
    SLICE_X2Y88          FDRE                                         r  counteru_reg[3]/C
                         clock pessimism              0.252    -0.546    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134    -0.412    counteru_reg[3]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 counteru_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.325ns (48.817%)  route 0.341ns (51.183%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.603    -0.561    clk5
    SLICE_X3Y92          FDRE                                         r  counteru_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  counteru_reg[0]/Q
                         net (fo=3, routed)           0.341    -0.080    counteru_reg_n_0_[0]
    SLICE_X2Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.184     0.104 r  counteru_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.104    data0[2]
    SLICE_X2Y88          FDRE                                         r  counteru_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.875    -0.798    clk5
    SLICE_X2Y88          FDRE                                         r  counteru_reg[2]/C
                         clock pessimism              0.252    -0.546    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134    -0.412    counteru_reg[2]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 counteru_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.299ns (47.308%)  route 0.333ns (52.692%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.603    -0.561    clk5
    SLICE_X2Y90          FDRE                                         r  counteru_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.397 f  counteru_reg[11]/Q
                         net (fo=2, routed)           0.062    -0.335    counteru_reg_n_0_[11]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.045    -0.290 f  counteru[21]_i_6/O
                         net (fo=1, routed)           0.135    -0.155    counteru[21]_i_6_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I1_O)        0.045    -0.110 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.136     0.026    counteru[21]_i_1_n_0
    SLICE_X1Y89          LUT3 (Prop_lut3_I2_O)        0.045     0.071 r  clk1_i_1/O
                         net (fo=1, routed)           0.000     0.071    clk1_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  clk1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.875    -0.798    clk5
    SLICE_X1Y89          FDRE                                         r  clk1_reg/C
                         clock pessimism              0.252    -0.546    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.091    -0.455    clk1_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 counteru_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.337ns (49.723%)  route 0.341ns (50.277%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.603    -0.561    clk5
    SLICE_X3Y92          FDRE                                         r  counteru_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  counteru_reg[0]/Q
                         net (fo=3, routed)           0.341    -0.080    counteru_reg_n_0_[0]
    SLICE_X2Y88          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.196     0.116 r  counteru_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.116    data0[4]
    SLICE_X2Y88          FDRE                                         r  counteru_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.875    -0.798    clk5
    SLICE_X2Y88          FDRE                                         r  counteru_reg[4]/C
                         clock pessimism              0.252    -0.546    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134    -0.412    counteru_reg[4]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 counteru_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.275ns (41.300%)  route 0.391ns (58.700%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.603    -0.561    clk5
    SLICE_X2Y90          FDRE                                         r  counteru_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  counteru_reg[10]/Q
                         net (fo=2, routed)           0.391    -0.006    counteru_reg_n_0_[10]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.105 r  counteru_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.105    data0[10]
    SLICE_X2Y90          FDRE                                         r  counteru_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.876    -0.797    clk5
    SLICE_X2Y90          FDRE                                         r  counteru_reg[10]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.134    -0.427    counteru_reg[10]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 counteru_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.275ns (41.300%)  route 0.391ns (58.700%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.603    -0.561    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  counteru_reg[14]/Q
                         net (fo=2, routed)           0.391    -0.006    counteru_reg_n_0_[14]
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.105 r  counteru_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.105    data0[14]
    SLICE_X2Y91          FDRE                                         r  counteru_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.876    -0.797    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[14]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.134    -0.427    counteru_reg[14]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 counteru_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.275ns (41.300%)  route 0.391ns (58.700%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.603    -0.561    clk5
    SLICE_X2Y92          FDRE                                         r  counteru_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  counteru_reg[18]/Q
                         net (fo=2, routed)           0.391    -0.006    counteru_reg_n_0_[18]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.105 r  counteru_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.105    data0[18]
    SLICE_X2Y92          FDRE                                         r  counteru_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.876    -0.797    clk5
    SLICE_X2Y92          FDRE                                         r  counteru_reg[18]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.134    -0.427    counteru_reg[18]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 counteru_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.275ns (41.300%)  route 0.391ns (58.700%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.602    -0.562    clk5
    SLICE_X2Y89          FDRE                                         r  counteru_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  counteru_reg[6]/Q
                         net (fo=2, routed)           0.391    -0.007    counteru_reg_n_0_[6]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.104 r  counteru_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.104    data0[6]
    SLICE_X2Y89          FDRE                                         r  counteru_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.875    -0.798    clk5
    SLICE_X2Y89          FDRE                                         r  counteru_reg[6]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.134    -0.428    counteru_reg[6]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.532    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5MHz_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { reloj/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   reloj/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y89      clk1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y92      counteru_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y90      counteru_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y90      counteru_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y90      counteru_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y91      counteru_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y91      counteru_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y91      counteru_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y89      clk1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y90      counteru_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y90      counteru_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y90      counteru_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      counteru_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      counteru_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      counteru_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      counteru_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y90      counteru_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y92      counteru_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y89      clk1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y88      counteru_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y93      counteru_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y93      counteru_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y88      counteru_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y88      counteru_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y88      counteru_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      counteru_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      counteru_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      counteru_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { reloj/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   reloj/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0_1
  To Clock:  clk_5MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      194.647ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.491ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.647ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 0.766ns (16.963%)  route 3.750ns (83.037%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.676     3.700    counteru[21]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  counteru_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.605   198.585    clk5
    SLICE_X2Y93          FDRE                                         r  counteru_reg[21]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X2Y93          FDRE (Setup_fdre_C_R)       -0.524   198.347    counteru_reg[21]
  -------------------------------------------------------------------
                         required time                        198.347    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                194.647    

Slack (MET) :             194.784ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.766ns (17.500%)  route 3.611ns (82.500%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.538     3.562    counteru[21]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  counteru_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.604   198.584    clk5
    SLICE_X2Y92          FDRE                                         r  counteru_reg[17]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.289   198.870    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524   198.346    counteru_reg[17]
  -------------------------------------------------------------------
                         required time                        198.346    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                194.784    

Slack (MET) :             194.784ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.766ns (17.500%)  route 3.611ns (82.500%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.538     3.562    counteru[21]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  counteru_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.604   198.584    clk5
    SLICE_X2Y92          FDRE                                         r  counteru_reg[18]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.289   198.870    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524   198.346    counteru_reg[18]
  -------------------------------------------------------------------
                         required time                        198.346    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                194.784    

Slack (MET) :             194.784ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.766ns (17.500%)  route 3.611ns (82.500%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.538     3.562    counteru[21]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  counteru_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.604   198.584    clk5
    SLICE_X2Y92          FDRE                                         r  counteru_reg[19]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.289   198.870    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524   198.346    counteru_reg[19]
  -------------------------------------------------------------------
                         required time                        198.346    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                194.784    

Slack (MET) :             194.784ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.766ns (17.500%)  route 3.611ns (82.500%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.538     3.562    counteru[21]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  counteru_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.604   198.584    clk5
    SLICE_X2Y92          FDRE                                         r  counteru_reg[20]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.289   198.870    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524   198.346    counteru_reg[20]
  -------------------------------------------------------------------
                         required time                        198.346    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                194.784    

Slack (MET) :             194.958ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.766ns (18.113%)  route 3.463ns (81.887%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.389     3.413    counteru[21]_i_1_n_0
    SLICE_X2Y91          FDRE                                         r  counteru_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.604   198.584    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[13]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.289   198.895    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.524   198.371    counteru_reg[13]
  -------------------------------------------------------------------
                         required time                        198.371    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                194.958    

Slack (MET) :             194.958ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.766ns (18.113%)  route 3.463ns (81.887%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.389     3.413    counteru[21]_i_1_n_0
    SLICE_X2Y91          FDRE                                         r  counteru_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.604   198.584    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[14]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.289   198.895    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.524   198.371    counteru_reg[14]
  -------------------------------------------------------------------
                         required time                        198.371    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                194.958    

Slack (MET) :             194.958ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.766ns (18.113%)  route 3.463ns (81.887%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.389     3.413    counteru[21]_i_1_n_0
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.604   198.584    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.289   198.895    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.524   198.371    counteru_reg[15]
  -------------------------------------------------------------------
                         required time                        198.371    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                194.958    

Slack (MET) :             194.958ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.766ns (18.113%)  route 3.463ns (81.887%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.389     3.413    counteru[21]_i_1_n_0
    SLICE_X2Y91          FDRE                                         r  counteru_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.604   198.584    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[16]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.289   198.895    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.524   198.371    counteru_reg[16]
  -------------------------------------------------------------------
                         required time                        198.371    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                194.958    

Slack (MET) :             195.222ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.766ns (19.454%)  route 3.172ns (80.546%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.098     3.122    counteru[21]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  counteru_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.602   198.582    clk5
    SLICE_X2Y88          FDRE                                         r  counteru_reg[1]/C
                         clock pessimism              0.575   199.157    
                         clock uncertainty           -0.289   198.868    
    SLICE_X2Y88          FDRE (Setup_fdre_C_R)       -0.524   198.344    counteru_reg[1]
  -------------------------------------------------------------------
                         required time                        198.344    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                195.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 counteru_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.299ns (46.737%)  route 0.341ns (53.263%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.603    -0.561    clk5
    SLICE_X3Y92          FDRE                                         r  counteru_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  counteru_reg[0]/Q
                         net (fo=3, routed)           0.341    -0.080    counteru_reg_n_0_[0]
    SLICE_X2Y88          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     0.078 r  counteru_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.078    data0[1]
    SLICE_X2Y88          FDRE                                         r  counteru_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.875    -0.798    clk5
    SLICE_X2Y88          FDRE                                         r  counteru_reg[1]/C
                         clock pessimism              0.252    -0.546    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134    -0.412    counteru_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 counteru_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.186ns (31.252%)  route 0.409ns (68.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.603    -0.561    clk5
    SLICE_X3Y92          FDRE                                         r  counteru_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  counteru_reg[0]/Q
                         net (fo=3, routed)           0.409    -0.011    counteru_reg_n_0_[0]
    SLICE_X3Y92          LUT1 (Prop_lut1_I0_O)        0.045     0.034 r  counteru[0]_i_1/O
                         net (fo=1, routed)           0.000     0.034    counteru[0]
    SLICE_X3Y92          FDRE                                         r  counteru_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.876    -0.797    clk5
    SLICE_X3Y92          FDRE                                         r  counteru_reg[0]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.091    -0.470    counteru_reg[0]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 counteru_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.313ns (47.878%)  route 0.341ns (52.122%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.603    -0.561    clk5
    SLICE_X3Y92          FDRE                                         r  counteru_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  counteru_reg[0]/Q
                         net (fo=3, routed)           0.341    -0.080    counteru_reg_n_0_[0]
    SLICE_X2Y88          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.172     0.092 r  counteru_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.092    data0[3]
    SLICE_X2Y88          FDRE                                         r  counteru_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.875    -0.798    clk5
    SLICE_X2Y88          FDRE                                         r  counteru_reg[3]/C
                         clock pessimism              0.252    -0.546    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134    -0.412    counteru_reg[3]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 counteru_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.325ns (48.817%)  route 0.341ns (51.183%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.603    -0.561    clk5
    SLICE_X3Y92          FDRE                                         r  counteru_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  counteru_reg[0]/Q
                         net (fo=3, routed)           0.341    -0.080    counteru_reg_n_0_[0]
    SLICE_X2Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.184     0.104 r  counteru_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.104    data0[2]
    SLICE_X2Y88          FDRE                                         r  counteru_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.875    -0.798    clk5
    SLICE_X2Y88          FDRE                                         r  counteru_reg[2]/C
                         clock pessimism              0.252    -0.546    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134    -0.412    counteru_reg[2]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 counteru_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.299ns (47.308%)  route 0.333ns (52.692%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.603    -0.561    clk5
    SLICE_X2Y90          FDRE                                         r  counteru_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.397 f  counteru_reg[11]/Q
                         net (fo=2, routed)           0.062    -0.335    counteru_reg_n_0_[11]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.045    -0.290 f  counteru[21]_i_6/O
                         net (fo=1, routed)           0.135    -0.155    counteru[21]_i_6_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I1_O)        0.045    -0.110 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.136     0.026    counteru[21]_i_1_n_0
    SLICE_X1Y89          LUT3 (Prop_lut3_I2_O)        0.045     0.071 r  clk1_i_1/O
                         net (fo=1, routed)           0.000     0.071    clk1_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  clk1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.875    -0.798    clk5
    SLICE_X1Y89          FDRE                                         r  clk1_reg/C
                         clock pessimism              0.252    -0.546    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.091    -0.455    clk1_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 counteru_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.337ns (49.723%)  route 0.341ns (50.277%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.603    -0.561    clk5
    SLICE_X3Y92          FDRE                                         r  counteru_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  counteru_reg[0]/Q
                         net (fo=3, routed)           0.341    -0.080    counteru_reg_n_0_[0]
    SLICE_X2Y88          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.196     0.116 r  counteru_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.116    data0[4]
    SLICE_X2Y88          FDRE                                         r  counteru_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.875    -0.798    clk5
    SLICE_X2Y88          FDRE                                         r  counteru_reg[4]/C
                         clock pessimism              0.252    -0.546    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134    -0.412    counteru_reg[4]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 counteru_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.275ns (41.300%)  route 0.391ns (58.700%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.603    -0.561    clk5
    SLICE_X2Y90          FDRE                                         r  counteru_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  counteru_reg[10]/Q
                         net (fo=2, routed)           0.391    -0.006    counteru_reg_n_0_[10]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.105 r  counteru_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.105    data0[10]
    SLICE_X2Y90          FDRE                                         r  counteru_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.876    -0.797    clk5
    SLICE_X2Y90          FDRE                                         r  counteru_reg[10]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.134    -0.427    counteru_reg[10]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 counteru_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.275ns (41.300%)  route 0.391ns (58.700%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.603    -0.561    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  counteru_reg[14]/Q
                         net (fo=2, routed)           0.391    -0.006    counteru_reg_n_0_[14]
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.105 r  counteru_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.105    data0[14]
    SLICE_X2Y91          FDRE                                         r  counteru_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.876    -0.797    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[14]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.134    -0.427    counteru_reg[14]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 counteru_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.275ns (41.300%)  route 0.391ns (58.700%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.603    -0.561    clk5
    SLICE_X2Y92          FDRE                                         r  counteru_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  counteru_reg[18]/Q
                         net (fo=2, routed)           0.391    -0.006    counteru_reg_n_0_[18]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.105 r  counteru_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.105    data0[18]
    SLICE_X2Y92          FDRE                                         r  counteru_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.876    -0.797    clk5
    SLICE_X2Y92          FDRE                                         r  counteru_reg[18]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.134    -0.427    counteru_reg[18]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 counteru_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.275ns (41.300%)  route 0.391ns (58.700%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.602    -0.562    clk5
    SLICE_X2Y89          FDRE                                         r  counteru_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  counteru_reg[6]/Q
                         net (fo=2, routed)           0.391    -0.007    counteru_reg_n_0_[6]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.104 r  counteru_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.104    data0[6]
    SLICE_X2Y89          FDRE                                         r  counteru_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.875    -0.798    clk5
    SLICE_X2Y89          FDRE                                         r  counteru_reg[6]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.134    -0.428    counteru_reg[6]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.532    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { reloj/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   reloj/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y89      clk1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y92      counteru_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y90      counteru_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y90      counteru_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y90      counteru_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y91      counteru_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y91      counteru_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y91      counteru_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y89      clk1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y90      counteru_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y90      counteru_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y90      counteru_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      counteru_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      counteru_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      counteru_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      counteru_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y90      counteru_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y92      counteru_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y89      clk1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y88      counteru_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y93      counteru_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y93      counteru_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y88      counteru_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y88      counteru_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y88      counteru_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      counteru_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      counteru_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      counteru_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { reloj/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   reloj/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0_1
  To Clock:  clk_5MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.619ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 0.766ns (16.963%)  route 3.750ns (83.037%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.676     3.700    counteru[21]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  counteru_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.605   198.585    clk5
    SLICE_X2Y93          FDRE                                         r  counteru_reg[21]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X2Y93          FDRE (Setup_fdre_C_R)       -0.524   198.319    counteru_reg[21]
  -------------------------------------------------------------------
                         required time                        198.319    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                194.619    

Slack (MET) :             194.756ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.766ns (17.500%)  route 3.611ns (82.500%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.538     3.562    counteru[21]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  counteru_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.604   198.584    clk5
    SLICE_X2Y92          FDRE                                         r  counteru_reg[17]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524   198.318    counteru_reg[17]
  -------------------------------------------------------------------
                         required time                        198.318    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                194.756    

Slack (MET) :             194.756ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.766ns (17.500%)  route 3.611ns (82.500%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.538     3.562    counteru[21]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  counteru_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.604   198.584    clk5
    SLICE_X2Y92          FDRE                                         r  counteru_reg[18]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524   198.318    counteru_reg[18]
  -------------------------------------------------------------------
                         required time                        198.318    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                194.756    

Slack (MET) :             194.756ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.766ns (17.500%)  route 3.611ns (82.500%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.538     3.562    counteru[21]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  counteru_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.604   198.584    clk5
    SLICE_X2Y92          FDRE                                         r  counteru_reg[19]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524   198.318    counteru_reg[19]
  -------------------------------------------------------------------
                         required time                        198.318    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                194.756    

Slack (MET) :             194.756ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.766ns (17.500%)  route 3.611ns (82.500%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.538     3.562    counteru[21]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  counteru_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.604   198.584    clk5
    SLICE_X2Y92          FDRE                                         r  counteru_reg[20]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524   198.318    counteru_reg[20]
  -------------------------------------------------------------------
                         required time                        198.318    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                194.756    

Slack (MET) :             194.929ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.766ns (18.113%)  route 3.463ns (81.887%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.389     3.413    counteru[21]_i_1_n_0
    SLICE_X2Y91          FDRE                                         r  counteru_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.604   198.584    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[13]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.524   198.343    counteru_reg[13]
  -------------------------------------------------------------------
                         required time                        198.343    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                194.929    

Slack (MET) :             194.929ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.766ns (18.113%)  route 3.463ns (81.887%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.389     3.413    counteru[21]_i_1_n_0
    SLICE_X2Y91          FDRE                                         r  counteru_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.604   198.584    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[14]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.524   198.343    counteru_reg[14]
  -------------------------------------------------------------------
                         required time                        198.343    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                194.929    

Slack (MET) :             194.929ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.766ns (18.113%)  route 3.463ns (81.887%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.389     3.413    counteru[21]_i_1_n_0
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.604   198.584    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.524   198.343    counteru_reg[15]
  -------------------------------------------------------------------
                         required time                        198.343    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                194.929    

Slack (MET) :             194.929ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.766ns (18.113%)  route 3.463ns (81.887%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.389     3.413    counteru[21]_i_1_n_0
    SLICE_X2Y91          FDRE                                         r  counteru_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.604   198.584    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[16]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.524   198.343    counteru_reg[16]
  -------------------------------------------------------------------
                         required time                        198.343    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                194.929    

Slack (MET) :             195.194ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.766ns (19.454%)  route 3.172ns (80.546%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.098     3.122    counteru[21]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  counteru_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.602   198.582    clk5
    SLICE_X2Y88          FDRE                                         r  counteru_reg[1]/C
                         clock pessimism              0.575   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X2Y88          FDRE (Setup_fdre_C_R)       -0.524   198.316    counteru_reg[1]
  -------------------------------------------------------------------
                         required time                        198.316    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                195.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 counteru_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.299ns (46.737%)  route 0.341ns (53.263%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.603    -0.561    clk5
    SLICE_X3Y92          FDRE                                         r  counteru_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  counteru_reg[0]/Q
                         net (fo=3, routed)           0.341    -0.080    counteru_reg_n_0_[0]
    SLICE_X2Y88          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     0.078 r  counteru_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.078    data0[1]
    SLICE_X2Y88          FDRE                                         r  counteru_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.875    -0.798    clk5
    SLICE_X2Y88          FDRE                                         r  counteru_reg[1]/C
                         clock pessimism              0.252    -0.546    
                         clock uncertainty            0.318    -0.229    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134    -0.095    counteru_reg[1]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 counteru_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.186ns (31.252%)  route 0.409ns (68.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.603    -0.561    clk5
    SLICE_X3Y92          FDRE                                         r  counteru_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  counteru_reg[0]/Q
                         net (fo=3, routed)           0.409    -0.011    counteru_reg_n_0_[0]
    SLICE_X3Y92          LUT1 (Prop_lut1_I0_O)        0.045     0.034 r  counteru[0]_i_1/O
                         net (fo=1, routed)           0.000     0.034    counteru[0]
    SLICE_X3Y92          FDRE                                         r  counteru_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.876    -0.797    clk5
    SLICE_X3Y92          FDRE                                         r  counteru_reg[0]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.091    -0.153    counteru_reg[0]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 counteru_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.313ns (47.878%)  route 0.341ns (52.122%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.603    -0.561    clk5
    SLICE_X3Y92          FDRE                                         r  counteru_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  counteru_reg[0]/Q
                         net (fo=3, routed)           0.341    -0.080    counteru_reg_n_0_[0]
    SLICE_X2Y88          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.172     0.092 r  counteru_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.092    data0[3]
    SLICE_X2Y88          FDRE                                         r  counteru_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.875    -0.798    clk5
    SLICE_X2Y88          FDRE                                         r  counteru_reg[3]/C
                         clock pessimism              0.252    -0.546    
                         clock uncertainty            0.318    -0.229    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134    -0.095    counteru_reg[3]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 counteru_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.325ns (48.817%)  route 0.341ns (51.183%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.603    -0.561    clk5
    SLICE_X3Y92          FDRE                                         r  counteru_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  counteru_reg[0]/Q
                         net (fo=3, routed)           0.341    -0.080    counteru_reg_n_0_[0]
    SLICE_X2Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.184     0.104 r  counteru_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.104    data0[2]
    SLICE_X2Y88          FDRE                                         r  counteru_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.875    -0.798    clk5
    SLICE_X2Y88          FDRE                                         r  counteru_reg[2]/C
                         clock pessimism              0.252    -0.546    
                         clock uncertainty            0.318    -0.229    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134    -0.095    counteru_reg[2]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 counteru_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.299ns (47.308%)  route 0.333ns (52.692%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.603    -0.561    clk5
    SLICE_X2Y90          FDRE                                         r  counteru_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.397 f  counteru_reg[11]/Q
                         net (fo=2, routed)           0.062    -0.335    counteru_reg_n_0_[11]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.045    -0.290 f  counteru[21]_i_6/O
                         net (fo=1, routed)           0.135    -0.155    counteru[21]_i_6_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I1_O)        0.045    -0.110 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.136     0.026    counteru[21]_i_1_n_0
    SLICE_X1Y89          LUT3 (Prop_lut3_I2_O)        0.045     0.071 r  clk1_i_1/O
                         net (fo=1, routed)           0.000     0.071    clk1_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  clk1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.875    -0.798    clk5
    SLICE_X1Y89          FDRE                                         r  clk1_reg/C
                         clock pessimism              0.252    -0.546    
                         clock uncertainty            0.318    -0.229    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.091    -0.138    clk1_reg
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 counteru_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.337ns (49.723%)  route 0.341ns (50.277%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.603    -0.561    clk5
    SLICE_X3Y92          FDRE                                         r  counteru_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  counteru_reg[0]/Q
                         net (fo=3, routed)           0.341    -0.080    counteru_reg_n_0_[0]
    SLICE_X2Y88          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.196     0.116 r  counteru_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.116    data0[4]
    SLICE_X2Y88          FDRE                                         r  counteru_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.875    -0.798    clk5
    SLICE_X2Y88          FDRE                                         r  counteru_reg[4]/C
                         clock pessimism              0.252    -0.546    
                         clock uncertainty            0.318    -0.229    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134    -0.095    counteru_reg[4]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 counteru_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.275ns (41.300%)  route 0.391ns (58.700%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.603    -0.561    clk5
    SLICE_X2Y90          FDRE                                         r  counteru_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  counteru_reg[10]/Q
                         net (fo=2, routed)           0.391    -0.006    counteru_reg_n_0_[10]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.105 r  counteru_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.105    data0[10]
    SLICE_X2Y90          FDRE                                         r  counteru_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.876    -0.797    clk5
    SLICE_X2Y90          FDRE                                         r  counteru_reg[10]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.134    -0.110    counteru_reg[10]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 counteru_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.275ns (41.300%)  route 0.391ns (58.700%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.603    -0.561    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  counteru_reg[14]/Q
                         net (fo=2, routed)           0.391    -0.006    counteru_reg_n_0_[14]
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.105 r  counteru_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.105    data0[14]
    SLICE_X2Y91          FDRE                                         r  counteru_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.876    -0.797    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[14]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.134    -0.110    counteru_reg[14]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 counteru_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.275ns (41.300%)  route 0.391ns (58.700%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.603    -0.561    clk5
    SLICE_X2Y92          FDRE                                         r  counteru_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  counteru_reg[18]/Q
                         net (fo=2, routed)           0.391    -0.006    counteru_reg_n_0_[18]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.105 r  counteru_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.105    data0[18]
    SLICE_X2Y92          FDRE                                         r  counteru_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.876    -0.797    clk5
    SLICE_X2Y92          FDRE                                         r  counteru_reg[18]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.134    -0.110    counteru_reg[18]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 counteru_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.275ns (41.300%)  route 0.391ns (58.700%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.602    -0.562    clk5
    SLICE_X2Y89          FDRE                                         r  counteru_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  counteru_reg[6]/Q
                         net (fo=2, routed)           0.391    -0.007    counteru_reg_n_0_[6]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.104 r  counteru_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.104    data0[6]
    SLICE_X2Y89          FDRE                                         r  counteru_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.875    -0.798    clk5
    SLICE_X2Y89          FDRE                                         r  counteru_reg[6]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.318    -0.245    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.134    -0.111    counteru_reg[6]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.214    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_5MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      194.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.619ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 0.766ns (16.963%)  route 3.750ns (83.037%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.676     3.700    counteru[21]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  counteru_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.605   198.585    clk5
    SLICE_X2Y93          FDRE                                         r  counteru_reg[21]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X2Y93          FDRE (Setup_fdre_C_R)       -0.524   198.319    counteru_reg[21]
  -------------------------------------------------------------------
                         required time                        198.319    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                194.619    

Slack (MET) :             194.756ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.766ns (17.500%)  route 3.611ns (82.500%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.538     3.562    counteru[21]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  counteru_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.604   198.584    clk5
    SLICE_X2Y92          FDRE                                         r  counteru_reg[17]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524   198.318    counteru_reg[17]
  -------------------------------------------------------------------
                         required time                        198.318    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                194.756    

Slack (MET) :             194.756ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.766ns (17.500%)  route 3.611ns (82.500%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.538     3.562    counteru[21]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  counteru_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.604   198.584    clk5
    SLICE_X2Y92          FDRE                                         r  counteru_reg[18]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524   198.318    counteru_reg[18]
  -------------------------------------------------------------------
                         required time                        198.318    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                194.756    

Slack (MET) :             194.756ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.766ns (17.500%)  route 3.611ns (82.500%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.538     3.562    counteru[21]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  counteru_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.604   198.584    clk5
    SLICE_X2Y92          FDRE                                         r  counteru_reg[19]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524   198.318    counteru_reg[19]
  -------------------------------------------------------------------
                         required time                        198.318    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                194.756    

Slack (MET) :             194.756ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.766ns (17.500%)  route 3.611ns (82.500%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.538     3.562    counteru[21]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  counteru_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.604   198.584    clk5
    SLICE_X2Y92          FDRE                                         r  counteru_reg[20]/C
                         clock pessimism              0.575   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.524   198.318    counteru_reg[20]
  -------------------------------------------------------------------
                         required time                        198.318    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                194.756    

Slack (MET) :             194.929ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.766ns (18.113%)  route 3.463ns (81.887%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.389     3.413    counteru[21]_i_1_n_0
    SLICE_X2Y91          FDRE                                         r  counteru_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.604   198.584    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[13]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.524   198.343    counteru_reg[13]
  -------------------------------------------------------------------
                         required time                        198.343    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                194.929    

Slack (MET) :             194.929ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.766ns (18.113%)  route 3.463ns (81.887%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.389     3.413    counteru[21]_i_1_n_0
    SLICE_X2Y91          FDRE                                         r  counteru_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.604   198.584    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[14]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.524   198.343    counteru_reg[14]
  -------------------------------------------------------------------
                         required time                        198.343    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                194.929    

Slack (MET) :             194.929ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.766ns (18.113%)  route 3.463ns (81.887%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.389     3.413    counteru[21]_i_1_n_0
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.604   198.584    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.524   198.343    counteru_reg[15]
  -------------------------------------------------------------------
                         required time                        198.343    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                194.929    

Slack (MET) :             194.929ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.766ns (18.113%)  route 3.463ns (81.887%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.389     3.413    counteru[21]_i_1_n_0
    SLICE_X2Y91          FDRE                                         r  counteru_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.604   198.584    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[16]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.524   198.343    counteru_reg[16]
  -------------------------------------------------------------------
                         required time                        198.343    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                194.929    

Slack (MET) :             195.194ns  (required time - arrival time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.766ns (19.454%)  route 3.172ns (80.546%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.724    -0.816    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  counteru_reg[15]/Q
                         net (fo=2, routed)           1.566     1.268    counteru_reg_n_0_[15]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.392 f  counteru[21]_i_7/O
                         net (fo=1, routed)           0.508     1.900    counteru[21]_i_7_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.124     2.024 r  counteru[21]_i_3/O
                         net (fo=22, routed)          1.098     3.122    counteru[21]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  counteru_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          1.602   198.582    clk5
    SLICE_X2Y88          FDRE                                         r  counteru_reg[1]/C
                         clock pessimism              0.575   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X2Y88          FDRE (Setup_fdre_C_R)       -0.524   198.316    counteru_reg[1]
  -------------------------------------------------------------------
                         required time                        198.316    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                195.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 counteru_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.299ns (46.737%)  route 0.341ns (53.263%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.603    -0.561    clk5
    SLICE_X3Y92          FDRE                                         r  counteru_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  counteru_reg[0]/Q
                         net (fo=3, routed)           0.341    -0.080    counteru_reg_n_0_[0]
    SLICE_X2Y88          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     0.078 r  counteru_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.078    data0[1]
    SLICE_X2Y88          FDRE                                         r  counteru_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.875    -0.798    clk5
    SLICE_X2Y88          FDRE                                         r  counteru_reg[1]/C
                         clock pessimism              0.252    -0.546    
                         clock uncertainty            0.318    -0.229    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134    -0.095    counteru_reg[1]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 counteru_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.186ns (31.252%)  route 0.409ns (68.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.603    -0.561    clk5
    SLICE_X3Y92          FDRE                                         r  counteru_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  counteru_reg[0]/Q
                         net (fo=3, routed)           0.409    -0.011    counteru_reg_n_0_[0]
    SLICE_X3Y92          LUT1 (Prop_lut1_I0_O)        0.045     0.034 r  counteru[0]_i_1/O
                         net (fo=1, routed)           0.000     0.034    counteru[0]
    SLICE_X3Y92          FDRE                                         r  counteru_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.876    -0.797    clk5
    SLICE_X3Y92          FDRE                                         r  counteru_reg[0]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.091    -0.153    counteru_reg[0]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 counteru_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.313ns (47.878%)  route 0.341ns (52.122%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.603    -0.561    clk5
    SLICE_X3Y92          FDRE                                         r  counteru_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  counteru_reg[0]/Q
                         net (fo=3, routed)           0.341    -0.080    counteru_reg_n_0_[0]
    SLICE_X2Y88          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.172     0.092 r  counteru_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.092    data0[3]
    SLICE_X2Y88          FDRE                                         r  counteru_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.875    -0.798    clk5
    SLICE_X2Y88          FDRE                                         r  counteru_reg[3]/C
                         clock pessimism              0.252    -0.546    
                         clock uncertainty            0.318    -0.229    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134    -0.095    counteru_reg[3]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 counteru_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.325ns (48.817%)  route 0.341ns (51.183%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.603    -0.561    clk5
    SLICE_X3Y92          FDRE                                         r  counteru_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  counteru_reg[0]/Q
                         net (fo=3, routed)           0.341    -0.080    counteru_reg_n_0_[0]
    SLICE_X2Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.184     0.104 r  counteru_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.104    data0[2]
    SLICE_X2Y88          FDRE                                         r  counteru_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.875    -0.798    clk5
    SLICE_X2Y88          FDRE                                         r  counteru_reg[2]/C
                         clock pessimism              0.252    -0.546    
                         clock uncertainty            0.318    -0.229    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134    -0.095    counteru_reg[2]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 counteru_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.299ns (47.308%)  route 0.333ns (52.692%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.603    -0.561    clk5
    SLICE_X2Y90          FDRE                                         r  counteru_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.397 f  counteru_reg[11]/Q
                         net (fo=2, routed)           0.062    -0.335    counteru_reg_n_0_[11]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.045    -0.290 f  counteru[21]_i_6/O
                         net (fo=1, routed)           0.135    -0.155    counteru[21]_i_6_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I1_O)        0.045    -0.110 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.136     0.026    counteru[21]_i_1_n_0
    SLICE_X1Y89          LUT3 (Prop_lut3_I2_O)        0.045     0.071 r  clk1_i_1/O
                         net (fo=1, routed)           0.000     0.071    clk1_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  clk1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.875    -0.798    clk5
    SLICE_X1Y89          FDRE                                         r  clk1_reg/C
                         clock pessimism              0.252    -0.546    
                         clock uncertainty            0.318    -0.229    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.091    -0.138    clk1_reg
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 counteru_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.337ns (49.723%)  route 0.341ns (50.277%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.603    -0.561    clk5
    SLICE_X3Y92          FDRE                                         r  counteru_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  counteru_reg[0]/Q
                         net (fo=3, routed)           0.341    -0.080    counteru_reg_n_0_[0]
    SLICE_X2Y88          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.196     0.116 r  counteru_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.116    data0[4]
    SLICE_X2Y88          FDRE                                         r  counteru_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.875    -0.798    clk5
    SLICE_X2Y88          FDRE                                         r  counteru_reg[4]/C
                         clock pessimism              0.252    -0.546    
                         clock uncertainty            0.318    -0.229    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134    -0.095    counteru_reg[4]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 counteru_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.275ns (41.300%)  route 0.391ns (58.700%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.603    -0.561    clk5
    SLICE_X2Y90          FDRE                                         r  counteru_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  counteru_reg[10]/Q
                         net (fo=2, routed)           0.391    -0.006    counteru_reg_n_0_[10]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.105 r  counteru_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.105    data0[10]
    SLICE_X2Y90          FDRE                                         r  counteru_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.876    -0.797    clk5
    SLICE_X2Y90          FDRE                                         r  counteru_reg[10]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.134    -0.110    counteru_reg[10]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 counteru_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.275ns (41.300%)  route 0.391ns (58.700%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.603    -0.561    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  counteru_reg[14]/Q
                         net (fo=2, routed)           0.391    -0.006    counteru_reg_n_0_[14]
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.105 r  counteru_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.105    data0[14]
    SLICE_X2Y91          FDRE                                         r  counteru_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.876    -0.797    clk5
    SLICE_X2Y91          FDRE                                         r  counteru_reg[14]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.134    -0.110    counteru_reg[14]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 counteru_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.275ns (41.300%)  route 0.391ns (58.700%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.603    -0.561    clk5
    SLICE_X2Y92          FDRE                                         r  counteru_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  counteru_reg[18]/Q
                         net (fo=2, routed)           0.391    -0.006    counteru_reg_n_0_[18]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.105 r  counteru_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.105    data0[18]
    SLICE_X2Y92          FDRE                                         r  counteru_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.876    -0.797    clk5
    SLICE_X2Y92          FDRE                                         r  counteru_reg[18]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.134    -0.110    counteru_reg[18]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 counteru_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.275ns (41.300%)  route 0.391ns (58.700%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.602    -0.562    clk5
    SLICE_X2Y89          FDRE                                         r  counteru_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  counteru_reg[6]/Q
                         net (fo=2, routed)           0.391    -0.007    counteru_reg_n_0_[6]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.104 r  counteru_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.104    data0[6]
    SLICE_X2Y89          FDRE                                         r  counteru_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=23, routed)          0.875    -0.798    clk5
    SLICE_X2Y89          FDRE                                         r  counteru_reg[6]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.318    -0.245    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.134    -0.111    counteru_reg[6]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.214    





