TimeQuest Timing Analyzer report for vga_rot_banner
Sat Jan 18 09:03:46 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'vga_sync:vga_sync_unit|v_count_reg[6]'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Hold: 'vga_sync:vga_sync_unit|v_count_reg[6]'
 15. Slow Model Recovery: 'vga_sync:vga_sync_unit|v_count_reg[6]'
 16. Slow Model Removal: 'vga_sync:vga_sync_unit|v_count_reg[6]'
 17. Slow Model Minimum Pulse Width: 'CLOCK_50'
 18. Slow Model Minimum Pulse Width: 'vga_sync:vga_sync_unit|v_count_reg[6]'
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'vga_sync:vga_sync_unit|v_count_reg[6]'
 27. Fast Model Setup: 'CLOCK_50'
 28. Fast Model Hold: 'CLOCK_50'
 29. Fast Model Hold: 'vga_sync:vga_sync_unit|v_count_reg[6]'
 30. Fast Model Recovery: 'vga_sync:vga_sync_unit|v_count_reg[6]'
 31. Fast Model Removal: 'vga_sync:vga_sync_unit|v_count_reg[6]'
 32. Fast Model Minimum Pulse Width: 'CLOCK_50'
 33. Fast Model Minimum Pulse Width: 'vga_sync:vga_sync_unit|v_count_reg[6]'
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Setup Transfers
 40. Hold Transfers
 41. Recovery Transfers
 42. Removal Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; vga_rot_banner                                                    ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                       ;
+---------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------+
; Clock Name                            ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                   ;
+---------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------+
; CLOCK_50                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                              ;
; vga_sync:vga_sync_unit|v_count_reg[6] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { vga_sync:vga_sync_unit|v_count_reg[6] } ;
+---------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 125.33 MHz ; 125.33 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------+
; Slow Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; vga_sync:vga_sync_unit|v_count_reg[6] ; -8.504 ; -8.504        ;
; CLOCK_50                              ; -6.979 ; -335.506      ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow Model Hold Summary                                        ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; -1.934 ; -13.347       ;
; vga_sync:vga_sync_unit|v_count_reg[6] ; 2.523  ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow Model Recovery Summary                                    ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; vga_sync:vga_sync_unit|v_count_reg[6] ; -4.817 ; -4.817        ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow Model Removal Summary                                    ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.507 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; -2.064 ; -413.771      ;
; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500  ; 0.000         ;
+---------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_sync:vga_sync_unit|v_count_reg[6]'                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                    ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; -8.504 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg0  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.001     ; 6.681      ;
; -8.504 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg1  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.001     ; 6.681      ;
; -8.504 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg2  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.001     ; 6.681      ;
; -8.504 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg3  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.001     ; 6.681      ;
; -8.504 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg4  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.001     ; 6.681      ;
; -8.504 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg5  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.001     ; 6.681      ;
; -8.504 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg6  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.001     ; 6.681      ;
; -8.504 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg7  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.001     ; 6.681      ;
; -8.504 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg8  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.001     ; 6.681      ;
; -8.504 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg9  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.001     ; 6.681      ;
; -8.504 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg10 ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.001     ; 6.681      ;
; -8.274 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg0  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.005     ; 6.447      ;
; -8.274 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg1  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.005     ; 6.447      ;
; -8.274 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg2  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.005     ; 6.447      ;
; -8.274 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg3  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.005     ; 6.447      ;
; -8.274 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg4  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.005     ; 6.447      ;
; -8.274 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg5  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.005     ; 6.447      ;
; -8.274 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg6  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.005     ; 6.447      ;
; -8.274 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg7  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.005     ; 6.447      ;
; -8.274 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg8  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.005     ; 6.447      ;
; -8.274 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg9  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.005     ; 6.447      ;
; -8.274 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg10 ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.005     ; 6.447      ;
; -8.028 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg0  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.003     ; 6.203      ;
; -8.028 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg1  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.003     ; 6.203      ;
; -8.028 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg2  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.003     ; 6.203      ;
; -8.028 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg3  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.003     ; 6.203      ;
; -8.028 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg4  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.003     ; 6.203      ;
; -8.028 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg5  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.003     ; 6.203      ;
; -8.028 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg6  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.003     ; 6.203      ;
; -8.028 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg7  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.003     ; 6.203      ;
; -8.028 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg8  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.003     ; 6.203      ;
; -8.028 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg9  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.003     ; 6.203      ;
; -8.028 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg10 ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.003     ; 6.203      ;
; -7.886 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg0  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.002     ; 6.062      ;
; -7.886 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg1  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.002     ; 6.062      ;
; -7.886 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg2  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.002     ; 6.062      ;
; -7.886 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg3  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.002     ; 6.062      ;
; -7.886 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg4  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.002     ; 6.062      ;
; -7.886 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg5  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.002     ; 6.062      ;
; -7.886 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg6  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.002     ; 6.062      ;
; -7.886 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg7  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.002     ; 6.062      ;
; -7.886 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg8  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.002     ; 6.062      ;
; -7.886 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg9  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.002     ; 6.062      ;
; -7.886 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg10 ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.002     ; 6.062      ;
; -5.631 ; vga_rot_banner:rot_banner_unit|pix_x2_reg[2]                                                                                            ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -0.921     ; 3.888      ;
; -4.475 ; vga_rot_banner:rot_banner_unit|pix_x2_reg[3]                                                                                            ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -0.921     ; 2.732      ;
; -2.845 ; vga_rot_banner:rot_banner_unit|pix_x2_reg[4]                                                                                            ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -0.921     ; 1.102      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.979 ; vga_rot_banner:rot_banner_unit|shift_reg[2]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 8.005      ;
; -6.860 ; vga_rot_banner:rot_banner_unit|shift_reg[2]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.886      ;
; -6.847 ; vga_rot_banner:rot_banner_unit|shift_reg[2]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.873      ;
; -6.807 ; vga_sync:vga_sync_unit|h_count_reg[7]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.833      ;
; -6.754 ; vga_rot_banner:rot_banner_unit|shift_reg[1]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.780      ;
; -6.728 ; vga_rot_banner:rot_banner_unit|shift_reg[0]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.754      ;
; -6.708 ; vga_sync:vga_sync_unit|h_count_reg[9]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.734      ;
; -6.688 ; vga_sync:vga_sync_unit|h_count_reg[7]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.714      ;
; -6.675 ; vga_sync:vga_sync_unit|h_count_reg[7]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.701      ;
; -6.632 ; vga_rot_banner:rot_banner_unit|shift_reg[1]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.658      ;
; -6.623 ; vga_rot_banner:rot_banner_unit|shift_reg[1]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.649      ;
; -6.622 ; vga_sync:vga_sync_unit|h_count_reg[9]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.648      ;
; -6.613 ; vga_sync:vga_sync_unit|h_count_reg[9]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.639      ;
; -6.611 ; vga_rot_banner:rot_banner_unit|shift_reg[0]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.637      ;
; -6.602 ; vga_rot_banner:rot_banner_unit|shift_reg[0]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.628      ;
; -6.492 ; vga_rot_banner:rot_banner_unit|shift_reg[3]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.518      ;
; -6.435 ; vga_sync:vga_sync_unit|h_count_reg[8]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.461      ;
; -6.406 ; vga_rot_banner:rot_banner_unit|shift_reg[3]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.432      ;
; -6.397 ; vga_rot_banner:rot_banner_unit|shift_reg[3]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.423      ;
; -6.372 ; vga_rot_banner:rot_banner_unit|shift_reg[4]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.398      ;
; -6.368 ; vga_rot_banner:rot_banner_unit|shift_reg[2]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.394      ;
; -6.349 ; vga_sync:vga_sync_unit|h_count_reg[8]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.375      ;
; -6.340 ; vga_sync:vga_sync_unit|h_count_reg[8]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.366      ;
; -6.337 ; vga_rot_banner:rot_banner_unit|shift_reg[2]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.363      ;
; -6.322 ; vga_rot_banner:rot_banner_unit|shift_reg[2]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.348      ;
; -6.286 ; vga_rot_banner:rot_banner_unit|shift_reg[4]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.312      ;
; -6.277 ; vga_rot_banner:rot_banner_unit|shift_reg[4]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.303      ;
; -6.241 ; vga_rot_banner:rot_banner_unit|shift_reg[1]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.267      ;
; -6.234 ; vga_rot_banner:rot_banner_unit|shift_reg[2]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.260      ;
; -6.231 ; vga_sync:vga_sync_unit|h_count_reg[9]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.257      ;
; -6.226 ; vga_rot_banner:rot_banner_unit|shift_reg[1]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.252      ;
; -6.220 ; vga_rot_banner:rot_banner_unit|shift_reg[0]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.246      ;
; -6.216 ; vga_sync:vga_sync_unit|h_count_reg[9]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.242      ;
; -6.205 ; vga_rot_banner:rot_banner_unit|shift_reg[0]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.231      ;
; -6.199 ; vga_sync:vga_sync_unit|h_count_reg[9]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.225      ;
; -6.196 ; vga_sync:vga_sync_unit|h_count_reg[7]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.222      ;
; -6.188 ; vga_rot_banner:rot_banner_unit|shift_reg[0]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.214      ;
; -6.177 ; vga_sync:vga_sync_unit|h_count_reg[6]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.203      ;
; -6.165 ; vga_sync:vga_sync_unit|h_count_reg[7]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.191      ;
; -6.150 ; vga_sync:vga_sync_unit|h_count_reg[7]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.176      ;
; -6.121 ; vga_rot_banner:rot_banner_unit|shift_reg[1]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.147      ;
; -6.117 ; vga_rot_banner:rot_banner_unit|shift_reg[0]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.143      ;
; -6.062 ; vga_sync:vga_sync_unit|h_count_reg[7]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.088      ;
; -6.058 ; vga_sync:vga_sync_unit|h_count_reg[6]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.084      ;
; -6.045 ; vga_sync:vga_sync_unit|h_count_reg[6]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.071      ;
; -6.015 ; vga_rot_banner:rot_banner_unit|shift_reg[3]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.041      ;
; -6.000 ; vga_rot_banner:rot_banner_unit|shift_reg[3]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.026      ;
; -5.983 ; vga_rot_banner:rot_banner_unit|shift_reg[3]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 7.009      ;
; -5.973 ; vga_rot_banner:rot_banner_unit|shift_reg[1]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 6.999      ;
; -5.958 ; vga_sync:vga_sync_unit|h_count_reg[8]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 6.984      ;
; -5.943 ; vga_sync:vga_sync_unit|h_count_reg[8]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 6.969      ;
; -5.926 ; vga_sync:vga_sync_unit|h_count_reg[8]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 6.952      ;
; -5.925 ; vga_sync:vga_sync_unit|h_count_reg[5]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.075      ; 6.960      ;
; -5.895 ; vga_rot_banner:rot_banner_unit|shift_reg[4]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 6.921      ;
; -5.880 ; vga_rot_banner:rot_banner_unit|shift_reg[4]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 6.906      ;
; -5.873 ; vga_rot_banner:rot_banner_unit|shift_reg[3]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 6.899      ;
; -5.863 ; vga_rot_banner:rot_banner_unit|shift_reg[4]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 6.889      ;
; -5.822 ; vga_sync:vga_sync_unit|h_count_reg[9]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 6.848      ;
; -5.804 ; vga_sync:vga_sync_unit|h_count_reg[5]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.075      ; 6.839      ;
; -5.794 ; vga_sync:vga_sync_unit|h_count_reg[5]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.075      ; 6.829      ;
; -5.600 ; vga_sync:vga_sync_unit|h_count_reg[8]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 6.626      ;
; -5.566 ; vga_sync:vga_sync_unit|h_count_reg[6]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 6.592      ;
; -5.565 ; vga_sync:vga_sync_unit|h_count_reg[6]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 6.591      ;
; -5.550 ; vga_sync:vga_sync_unit|h_count_reg[6]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 6.576      ;
; -5.533 ; vga_sync:vga_sync_unit|h_count_reg[6]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 6.559      ;
; -5.486 ; vga_rot_banner:rot_banner_unit|shift_reg[4]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.066      ; 6.512      ;
; -5.412 ; vga_sync:vga_sync_unit|h_count_reg[5]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.075      ; 6.447      ;
; -5.397 ; vga_sync:vga_sync_unit|h_count_reg[5]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.075      ; 6.432      ;
; -5.312 ; vga_sync:vga_sync_unit|h_count_reg[5]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.075      ; 6.347      ;
; -5.234 ; vga_sync:vga_sync_unit|h_count_reg[5]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.075      ; 6.269      ;
; -4.469 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg0 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg8                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.427      ;
; -4.469 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg1 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg8                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.427      ;
; -4.469 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg2 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg8                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.427      ;
; -4.469 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg3 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg8                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.427      ;
; -4.469 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg4 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg8                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.427      ;
; -4.469 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg5 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg8                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.427      ;
; -4.469 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg6 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg8                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.427      ;
; -4.469 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg7 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg8                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.427      ;
; -4.350 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg0 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.308      ;
; -4.350 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg1 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.308      ;
; -4.350 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg2 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.308      ;
; -4.350 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg3 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.308      ;
; -4.350 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg4 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.308      ;
; -4.350 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg5 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.308      ;
; -4.350 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg6 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.308      ;
; -4.350 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg7 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.308      ;
; -4.157 ; vga_sync:vga_sync_unit|h_count_reg[8]                                                                                                                  ; vga_sync:vga_sync_unit|v_count_reg[7]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.151     ; 5.044      ;
; -4.157 ; vga_sync:vga_sync_unit|h_count_reg[8]                                                                                                                  ; vga_sync:vga_sync_unit|v_count_reg[8]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.151     ; 5.044      ;
; -4.148 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg0 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 5.105      ;
; -4.148 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg1 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 5.105      ;
; -4.148 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg2 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 5.105      ;
; -4.148 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg3 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 5.105      ;
; -4.148 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg4 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 5.105      ;
; -4.148 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg5 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 5.105      ;
; -4.148 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg6 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 5.105      ;
; -4.148 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg7 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 5.105      ;
; -4.145 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg0 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg10               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 5.102      ;
; -4.145 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg1 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg10               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 5.102      ;
; -4.145 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg2 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg10               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 5.102      ;
; -4.145 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg3 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg10               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 5.102      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                                                                                                                ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -1.934 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_sync:vga_sync_unit|v_count_reg[6]                                                                                                                  ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; 0.000        ; 2.860      ; 1.489      ;
; -1.605 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_address_reg5 ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; 0.000        ; 2.974      ; 1.896      ;
; -1.569 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg5 ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; 0.000        ; 2.938      ; 1.896      ;
; -1.445 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_sync:vga_sync_unit|v_sync_reg                                                                                                                      ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; 0.000        ; 2.861      ; 1.979      ;
; -1.434 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_sync:vga_sync_unit|v_count_reg[6]                                                                                                                  ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; -0.500       ; 2.860      ; 1.489      ;
; -1.362 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_sync:vga_sync_unit|v_count_reg[7]                                                                                                                  ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; 0.000        ; 2.720      ; 1.921      ;
; -1.188 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_sync:vga_sync_unit|v_count_reg[8]                                                                                                                  ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; 0.000        ; 2.720      ; 2.095      ;
; -1.105 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_address_reg5 ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; -0.500       ; 2.974      ; 1.896      ;
; -1.069 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg5 ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; -0.500       ; 2.938      ; 1.896      ;
; -0.945 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_sync:vga_sync_unit|v_sync_reg                                                                                                                      ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; -0.500       ; 2.861      ; 1.979      ;
; -0.916 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_sync:vga_sync_unit|v_count_reg[9]                                                                                                                  ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; 0.000        ; 2.860      ; 2.507      ;
; -0.915 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_sync:vga_sync_unit|v_count_reg[3]                                                                                                                  ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; 0.000        ; 2.860      ; 2.508      ;
; -0.914 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_sync:vga_sync_unit|v_count_reg[2]                                                                                                                  ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; 0.000        ; 2.860      ; 2.509      ;
; -0.888 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_sync:vga_sync_unit|v_count_reg[0]                                                                                                                  ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; 0.000        ; 2.861      ; 2.536      ;
; -0.862 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_sync:vga_sync_unit|v_count_reg[7]                                                                                                                  ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; -0.500       ; 2.720      ; 1.921      ;
; -0.688 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_sync:vga_sync_unit|v_count_reg[8]                                                                                                                  ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; -0.500       ; 2.720      ; 2.095      ;
; -0.611 ; vga_rot_banner:rot_banner_unit|text_rgb[1]   ; rgb_reg[1]                                                                                                                                             ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; -0.500       ; 0.921      ; 0.096      ;
; -0.416 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_sync:vga_sync_unit|v_count_reg[9]                                                                                                                  ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; -0.500       ; 2.860      ; 2.507      ;
; -0.415 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_sync:vga_sync_unit|v_count_reg[3]                                                                                                                  ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; -0.500       ; 2.860      ; 2.508      ;
; -0.414 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_sync:vga_sync_unit|v_count_reg[2]                                                                                                                  ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; -0.500       ; 2.860      ; 2.509      ;
; -0.388 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_sync:vga_sync_unit|v_count_reg[0]                                                                                                                  ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; -0.500       ; 2.861      ; 2.536      ;
; 0.445  ; vga_sync:vga_sync_unit|mod2_reg              ; vga_sync:vga_sync_unit|mod2_reg                                                                                                                        ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; vga_rot_banner:rot_banner_unit|count_reg[0]  ; vga_rot_banner:rot_banner_unit|count_reg[0]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; vga_rot_banner:rot_banner_unit|shift_reg[0]  ; vga_rot_banner:rot_banner_unit|shift_reg[0]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.772  ; vga_rot_banner:rot_banner_unit|pix_x1_reg[3] ; vga_rot_banner:rot_banner_unit|pix_x2_reg[3]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.058      ;
; 0.845  ; vga_rot_banner:rot_banner_unit|pix_x1_reg[2] ; vga_rot_banner:rot_banner_unit|pix_x2_reg[2]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.131      ;
; 0.966  ; vga_sync:vga_sync_unit|h_count_reg[0]        ; vga_sync:vga_sync_unit|h_count_reg[0]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.252      ;
; 0.967  ; vga_rot_banner:rot_banner_unit|count_reg[12] ; vga_rot_banner:rot_banner_unit|count_reg[12]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.253      ;
; 0.971  ; vga_sync:vga_sync_unit|v_count_reg[1]        ; vga_sync:vga_sync_unit|v_count_reg[1]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.257      ;
; 0.971  ; vga_rot_banner:rot_banner_unit|count_reg[13] ; vga_rot_banner:rot_banner_unit|count_reg[13]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.257      ;
; 0.974  ; vga_sync:vga_sync_unit|h_count_reg[1]        ; vga_sync:vga_sync_unit|h_count_reg[1]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.260      ;
; 0.976  ; vga_rot_banner:rot_banner_unit|count_reg[21] ; vga_rot_banner:rot_banner_unit|count_reg[21]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.979  ; vga_rot_banner:rot_banner_unit|count_reg[5]  ; vga_rot_banner:rot_banner_unit|count_reg[5]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.265      ;
; 0.980  ; vga_sync:vga_sync_unit|v_count_reg[4]        ; vga_sync:vga_sync_unit|v_count_reg[4]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.266      ;
; 0.980  ; vga_rot_banner:rot_banner_unit|count_reg[7]  ; vga_rot_banner:rot_banner_unit|count_reg[7]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.266      ;
; 0.980  ; vga_rot_banner:rot_banner_unit|count_reg[10] ; vga_rot_banner:rot_banner_unit|count_reg[10]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.266      ;
; 0.981  ; vga_rot_banner:rot_banner_unit|count_reg[0]  ; vga_rot_banner:rot_banner_unit|count_reg[1]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.267      ;
; 0.981  ; vga_rot_banner:rot_banner_unit|count_reg[3]  ; vga_rot_banner:rot_banner_unit|count_reg[3]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.267      ;
; 0.981  ; vga_rot_banner:rot_banner_unit|count_reg[9]  ; vga_rot_banner:rot_banner_unit|count_reg[9]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.267      ;
; 0.983  ; vga_rot_banner:rot_banner_unit|shift_reg[3]  ; vga_rot_banner:rot_banner_unit|shift_reg[3]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.269      ;
; 0.984  ; vga_rot_banner:rot_banner_unit|count_reg[14] ; vga_rot_banner:rot_banner_unit|count_reg[14]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.270      ;
; 0.984  ; vga_rot_banner:rot_banner_unit|count_reg[16] ; vga_rot_banner:rot_banner_unit|count_reg[16]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.270      ;
; 0.985  ; vga_sync:vga_sync_unit|h_count_reg[2]        ; vga_sync:vga_sync_unit|h_count_reg[2]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.271      ;
; 0.985  ; vga_rot_banner:rot_banner_unit|count_reg[11] ; vga_rot_banner:rot_banner_unit|count_reg[11]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.271      ;
; 0.985  ; vga_rot_banner:rot_banner_unit|count_reg[19] ; vga_rot_banner:rot_banner_unit|count_reg[19]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.271      ;
; 0.988  ; vga_sync:vga_sync_unit|h_count_reg[4]        ; vga_sync:vga_sync_unit|h_count_reg[4]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.274      ;
; 0.998  ; vga_sync:vga_sync_unit|h_count_reg[7]        ; vga_sync:vga_sync_unit|h_count_reg[7]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.284      ;
; 1.011  ; vga_rot_banner:rot_banner_unit|count_reg[20] ; vga_rot_banner:rot_banner_unit|count_reg[20]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.297      ;
; 1.011  ; vga_rot_banner:rot_banner_unit|count_reg[22] ; vga_rot_banner:rot_banner_unit|count_reg[22]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.297      ;
; 1.019  ; vga_rot_banner:rot_banner_unit|count_reg[2]  ; vga_rot_banner:rot_banner_unit|count_reg[2]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.305      ;
; 1.020  ; vga_sync:vga_sync_unit|v_count_reg[7]        ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_address_reg6 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.254      ; 1.524      ;
; 1.021  ; vga_rot_banner:rot_banner_unit|count_reg[4]  ; vga_rot_banner:rot_banner_unit|count_reg[4]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.307      ;
; 1.021  ; vga_rot_banner:rot_banner_unit|count_reg[1]  ; vga_rot_banner:rot_banner_unit|count_reg[1]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.307      ;
; 1.022  ; vga_sync:vga_sync_unit|h_count_reg[3]        ; vga_sync:vga_sync_unit|h_count_reg[3]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.308      ;
; 1.022  ; vga_rot_banner:rot_banner_unit|count_reg[6]  ; vga_rot_banner:rot_banner_unit|count_reg[6]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.308      ;
; 1.022  ; vga_rot_banner:rot_banner_unit|count_reg[15] ; vga_rot_banner:rot_banner_unit|count_reg[15]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.308      ;
; 1.023  ; vga_rot_banner:rot_banner_unit|count_reg[8]  ; vga_rot_banner:rot_banner_unit|count_reg[8]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.309      ;
; 1.023  ; vga_rot_banner:rot_banner_unit|count_reg[17] ; vga_rot_banner:rot_banner_unit|count_reg[17]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.309      ;
; 1.023  ; vga_rot_banner:rot_banner_unit|count_reg[18] ; vga_rot_banner:rot_banner_unit|count_reg[18]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.309      ;
; 1.028  ; vga_rot_banner:rot_banner_unit|shift_reg[4]  ; vga_rot_banner:rot_banner_unit|shift_reg[4]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.314      ;
; 1.029  ; vga_sync:vga_sync_unit|h_count_reg[6]        ; vga_sync:vga_sync_unit|h_count_reg[6]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.315      ;
; 1.039  ; vga_rot_banner:rot_banner_unit|shift_reg[2]  ; vga_rot_banner:rot_banner_unit|shift_reg[2]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.325      ;
; 1.056  ; vga_sync:vga_sync_unit|v_count_reg[7]        ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.218      ; 1.524      ;
; 1.101  ; vga_sync:vga_sync_unit|mod2_reg              ; vga_sync:vga_sync_unit|h_count_reg[0]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.387      ;
; 1.101  ; vga_sync:vga_sync_unit|mod2_reg              ; vga_sync:vga_sync_unit|h_count_reg[1]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.387      ;
; 1.101  ; vga_sync:vga_sync_unit|mod2_reg              ; vga_sync:vga_sync_unit|h_count_reg[2]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.387      ;
; 1.101  ; vga_sync:vga_sync_unit|mod2_reg              ; vga_sync:vga_sync_unit|h_count_reg[3]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.387      ;
; 1.101  ; vga_sync:vga_sync_unit|mod2_reg              ; vga_sync:vga_sync_unit|h_count_reg[4]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.387      ;
; 1.101  ; vga_sync:vga_sync_unit|mod2_reg              ; vga_sync:vga_sync_unit|h_count_reg[6]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.387      ;
; 1.101  ; vga_sync:vga_sync_unit|mod2_reg              ; vga_sync:vga_sync_unit|h_count_reg[7]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.387      ;
; 1.101  ; vga_sync:vga_sync_unit|mod2_reg              ; vga_sync:vga_sync_unit|h_count_reg[9]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.387      ;
; 1.132  ; vga_sync:vga_sync_unit|v_count_reg[4]        ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg2                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.079      ; 1.461      ;
; 1.139  ; vga_sync:vga_sync_unit|v_count_reg[3]        ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg1                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.079      ; 1.468      ;
; 1.193  ; vga_sync:vga_sync_unit|v_count_reg[7]        ; vga_sync:vga_sync_unit|v_count_reg[7]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.479      ;
; 1.210  ; vga_sync:vga_sync_unit|v_count_reg[5]        ; vga_sync:vga_sync_unit|v_count_reg[5]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.496      ;
; 1.255  ; vga_sync:vga_sync_unit|v_count_reg[1]        ; vga_sync:vga_sync_unit|v_sync_reg                                                                                                                      ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.001      ; 1.542      ;
; 1.279  ; vga_sync:vga_sync_unit|h_count_reg[1]        ; vga_sync:vga_sync_unit|h_count_reg[9]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.565      ;
; 1.282  ; vga_rot_banner:rot_banner_unit|pix_x1_reg[4] ; vga_rot_banner:rot_banner_unit|pix_x2_reg[4]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.568      ;
; 1.315  ; vga_sync:vga_sync_unit|h_count_reg[3]        ; vga_rot_banner:rot_banner_unit|pix_x1_reg[3]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; -0.016     ; 1.585      ;
; 1.318  ; vga_sync:vga_sync_unit|h_count_reg[2]        ; vga_rot_banner:rot_banner_unit|pix_x1_reg[2]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; -0.016     ; 1.588      ;
; 1.398  ; vga_sync:vga_sync_unit|h_count_reg[0]        ; vga_sync:vga_sync_unit|h_count_reg[1]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.684      ;
; 1.399  ; vga_rot_banner:rot_banner_unit|count_reg[12] ; vga_rot_banner:rot_banner_unit|count_reg[13]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.685      ;
; 1.403  ; vga_rot_banner:rot_banner_unit|count_reg[13] ; vga_rot_banner:rot_banner_unit|count_reg[14]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.689      ;
; 1.406  ; vga_sync:vga_sync_unit|h_count_reg[1]        ; vga_sync:vga_sync_unit|h_count_reg[2]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.692      ;
; 1.408  ; vga_rot_banner:rot_banner_unit|count_reg[21] ; vga_rot_banner:rot_banner_unit|count_reg[22]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.694      ;
; 1.411  ; vga_rot_banner:rot_banner_unit|count_reg[5]  ; vga_rot_banner:rot_banner_unit|count_reg[6]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.697      ;
; 1.412  ; vga_rot_banner:rot_banner_unit|count_reg[10] ; vga_rot_banner:rot_banner_unit|count_reg[11]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.698      ;
; 1.412  ; vga_rot_banner:rot_banner_unit|count_reg[7]  ; vga_rot_banner:rot_banner_unit|count_reg[8]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.698      ;
; 1.412  ; vga_sync:vga_sync_unit|v_count_reg[4]        ; vga_sync:vga_sync_unit|v_count_reg[5]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.698      ;
; 1.413  ; vga_rot_banner:rot_banner_unit|count_reg[9]  ; vga_rot_banner:rot_banner_unit|count_reg[10]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.699      ;
; 1.413  ; vga_rot_banner:rot_banner_unit|count_reg[0]  ; vga_rot_banner:rot_banner_unit|count_reg[2]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.699      ;
; 1.416  ; vga_sync:vga_sync_unit|v_count_reg[3]        ; vga_sync:vga_sync_unit|v_count_reg[4]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.702      ;
; 1.416  ; vga_rot_banner:rot_banner_unit|count_reg[14] ; vga_rot_banner:rot_banner_unit|count_reg[15]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.702      ;
; 1.416  ; vga_rot_banner:rot_banner_unit|count_reg[16] ; vga_rot_banner:rot_banner_unit|count_reg[17]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.702      ;
; 1.417  ; vga_sync:vga_sync_unit|h_count_reg[2]        ; vga_sync:vga_sync_unit|h_count_reg[3]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.703      ;
; 1.444  ; vga_rot_banner:rot_banner_unit|count_reg[20] ; vga_rot_banner:rot_banner_unit|count_reg[21]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.730      ;
; 1.452  ; vga_rot_banner:rot_banner_unit|count_reg[2]  ; vga_rot_banner:rot_banner_unit|count_reg[3]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.738      ;
; 1.452  ; vga_rot_banner:rot_banner_unit|count_reg[1]  ; vga_rot_banner:rot_banner_unit|count_reg[2]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.738      ;
; 1.454  ; vga_rot_banner:rot_banner_unit|count_reg[4]  ; vga_rot_banner:rot_banner_unit|count_reg[5]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.740      ;
; 1.455  ; vga_rot_banner:rot_banner_unit|count_reg[6]  ; vga_rot_banner:rot_banner_unit|count_reg[7]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 1.741      ;
+--------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_sync:vga_sync_unit|v_count_reg[6]'                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                    ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; 2.523 ; vga_rot_banner:rot_banner_unit|pix_x2_reg[4]                                                                                            ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -0.921     ; 1.102      ;
; 3.568 ; vga_rot_banner:rot_banner_unit|pix_x2_reg[3]                                                                                            ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -0.921     ; 2.147      ;
; 4.961 ; vga_rot_banner:rot_banner_unit|pix_x2_reg[2]                                                                                            ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -0.921     ; 3.540      ;
; 7.417 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg0  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.003     ; 5.914      ;
; 7.417 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg1  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.003     ; 5.914      ;
; 7.417 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg2  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.003     ; 5.914      ;
; 7.417 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg3  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.003     ; 5.914      ;
; 7.417 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg4  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.003     ; 5.914      ;
; 7.417 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg5  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.003     ; 5.914      ;
; 7.417 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg6  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.003     ; 5.914      ;
; 7.417 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg7  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.003     ; 5.914      ;
; 7.417 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg8  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.003     ; 5.914      ;
; 7.417 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg9  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.003     ; 5.914      ;
; 7.417 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg10 ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.003     ; 5.914      ;
; 7.432 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg0  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.005     ; 5.927      ;
; 7.432 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg1  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.005     ; 5.927      ;
; 7.432 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg2  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.005     ; 5.927      ;
; 7.432 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg3  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.005     ; 5.927      ;
; 7.432 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg4  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.005     ; 5.927      ;
; 7.432 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg5  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.005     ; 5.927      ;
; 7.432 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg6  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.005     ; 5.927      ;
; 7.432 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg7  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.005     ; 5.927      ;
; 7.432 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg8  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.005     ; 5.927      ;
; 7.432 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg9  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.005     ; 5.927      ;
; 7.432 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg10 ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.005     ; 5.927      ;
; 7.503 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg0  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.002     ; 6.001      ;
; 7.503 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg1  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.002     ; 6.001      ;
; 7.503 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg2  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.002     ; 6.001      ;
; 7.503 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg3  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.002     ; 6.001      ;
; 7.503 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg4  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.002     ; 6.001      ;
; 7.503 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg5  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.002     ; 6.001      ;
; 7.503 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg6  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.002     ; 6.001      ;
; 7.503 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg7  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.002     ; 6.001      ;
; 7.503 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg8  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.002     ; 6.001      ;
; 7.503 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg9  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.002     ; 6.001      ;
; 7.503 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg10 ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.002     ; 6.001      ;
; 7.842 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg0  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.001     ; 6.341      ;
; 7.842 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg1  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.001     ; 6.341      ;
; 7.842 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg2  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.001     ; 6.341      ;
; 7.842 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg3  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.001     ; 6.341      ;
; 7.842 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg4  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.001     ; 6.341      ;
; 7.842 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg5  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.001     ; 6.341      ;
; 7.842 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg6  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.001     ; 6.341      ;
; 7.842 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg7  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.001     ; 6.341      ;
; 7.842 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg8  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.001     ; 6.341      ;
; 7.842 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg9  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.001     ; 6.341      ;
; 7.842 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg10 ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.001     ; 6.341      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'vga_sync:vga_sync_unit|v_count_reg[6]'                                                                                                                                                         ;
+--------+---------------------------------------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                    ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -4.817 ; vga_sync:vga_sync_unit|v_count_reg[5] ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50                              ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -0.926     ; 3.069      ;
; -4.636 ; vga_sync:vga_sync_unit|v_count_reg[7] ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50                              ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -0.786     ; 3.028      ;
; -4.569 ; vga_sync:vga_sync_unit|h_count_reg[7] ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50                              ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -0.937     ; 2.810      ;
; -4.543 ; vga_sync:vga_sync_unit|h_count_reg[9] ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50                              ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -0.937     ; 2.784      ;
; -4.460 ; vga_sync:vga_sync_unit|v_count_reg[8] ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50                              ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -0.786     ; 2.852      ;
; -4.329 ; vga_sync:vga_sync_unit|v_count_reg[9] ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50                              ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -0.926     ; 2.581      ;
; -4.245 ; vga_sync:vga_sync_unit|h_count_reg[8] ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50                              ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -0.937     ; 2.486      ;
; -1.329 ; vga_sync:vga_sync_unit|v_count_reg[6] ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; vga_sync:vga_sync_unit|v_count_reg[6] ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; 1.934      ; 2.718      ;
; -0.829 ; vga_sync:vga_sync_unit|v_count_reg[6] ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; vga_sync:vga_sync_unit|v_count_reg[6] ; vga_sync:vga_sync_unit|v_count_reg[6] ; 1.000        ; 1.934      ; 2.718      ;
+--------+---------------------------------------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'vga_sync:vga_sync_unit|v_count_reg[6]'                                                                                                                                                         ;
+-------+---------------------------------------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                    ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.507 ; vga_sync:vga_sync_unit|v_count_reg[6] ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; vga_sync:vga_sync_unit|v_count_reg[6] ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.000        ; 1.934      ; 2.718      ;
; 1.007 ; vga_sync:vga_sync_unit|v_count_reg[6] ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; vga_sync:vga_sync_unit|v_count_reg[6] ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; 1.934      ; 2.718      ;
; 3.923 ; vga_sync:vga_sync_unit|h_count_reg[8] ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50                              ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -0.937     ; 2.486      ;
; 4.007 ; vga_sync:vga_sync_unit|v_count_reg[9] ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50                              ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -0.926     ; 2.581      ;
; 4.138 ; vga_sync:vga_sync_unit|v_count_reg[8] ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50                              ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -0.786     ; 2.852      ;
; 4.221 ; vga_sync:vga_sync_unit|h_count_reg[9] ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50                              ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -0.937     ; 2.784      ;
; 4.247 ; vga_sync:vga_sync_unit|h_count_reg[7] ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50                              ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -0.937     ; 2.810      ;
; 4.314 ; vga_sync:vga_sync_unit|v_count_reg[7] ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50                              ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -0.786     ; 3.028      ;
; 4.495 ; vga_sync:vga_sync_unit|v_count_reg[5] ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50                              ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -0.926     ; 3.069      ;
+-------+---------------------------------------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg0                 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg0                 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg1                 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg1                 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg10                ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg10                ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg2                 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg2                 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg3                 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg3                 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg4                 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg4                 ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_sync:vga_sync_unit|v_count_reg[6]'                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+--------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                     ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+--------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; vga_sync:vga_sync_unit|v_count_reg[6] ; Rise       ; rot_banner_unit|Equal1~0|combout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; vga_sync:vga_sync_unit|v_count_reg[6] ; Rise       ; rot_banner_unit|Equal1~0|combout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; vga_sync:vga_sync_unit|v_count_reg[6] ; Rise       ; rot_banner_unit|Equal1~0|datad             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; vga_sync:vga_sync_unit|v_count_reg[6] ; Rise       ; rot_banner_unit|Equal1~0|datad             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; vga_sync:vga_sync_unit|v_count_reg[6] ; Rise       ; rot_banner_unit|text_rgb[1]|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; vga_sync:vga_sync_unit|v_count_reg[6] ; Rise       ; rot_banner_unit|text_rgb[1]|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; vga_sync:vga_sync_unit|v_count_reg[6] ; Fall       ; vga_rot_banner:rot_banner_unit|text_rgb[1] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; vga_sync:vga_sync_unit|v_count_reg[6] ; Fall       ; vga_rot_banner:rot_banner_unit|text_rgb[1] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; vga_sync:vga_sync_unit|v_count_reg[6] ; Rise       ; vga_sync_unit|v_count_reg[6]|regout        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; vga_sync:vga_sync_unit|v_count_reg[6] ; Rise       ; vga_sync_unit|v_count_reg[6]|regout        ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+--------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; VGA_G[*]  ; CLOCK_50   ; 8.886 ; 8.886 ; Rise       ; CLOCK_50        ;
;  VGA_G[0] ; CLOCK_50   ; 8.268 ; 8.268 ; Rise       ; CLOCK_50        ;
;  VGA_G[1] ; CLOCK_50   ; 8.886 ; 8.886 ; Rise       ; CLOCK_50        ;
;  VGA_G[2] ; CLOCK_50   ; 8.883 ; 8.883 ; Rise       ; CLOCK_50        ;
; VGA_HS    ; CLOCK_50   ; 8.853 ; 8.853 ; Rise       ; CLOCK_50        ;
; VGA_VS    ; CLOCK_50   ; 8.222 ; 8.222 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; VGA_G[*]  ; CLOCK_50   ; 8.268 ; 8.268 ; Rise       ; CLOCK_50        ;
;  VGA_G[0] ; CLOCK_50   ; 8.268 ; 8.268 ; Rise       ; CLOCK_50        ;
;  VGA_G[1] ; CLOCK_50   ; 8.886 ; 8.886 ; Rise       ; CLOCK_50        ;
;  VGA_G[2] ; CLOCK_50   ; 8.883 ; 8.883 ; Rise       ; CLOCK_50        ;
; VGA_HS    ; CLOCK_50   ; 8.853 ; 8.853 ; Rise       ; CLOCK_50        ;
; VGA_VS    ; CLOCK_50   ; 8.222 ; 8.222 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------+
; Fast Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; vga_sync:vga_sync_unit|v_count_reg[6] ; -4.239 ; -4.239        ;
; CLOCK_50                              ; -1.940 ; -99.801       ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Fast Model Hold Summary                                        ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; -1.496 ; -12.308       ;
; vga_sync:vga_sync_unit|v_count_reg[6] ; 2.053  ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Fast Model Recovery Summary                                    ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; vga_sync:vga_sync_unit|v_count_reg[6] ; -2.254 ; -2.254        ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Fast Model Removal Summary                                    ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.221 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; -2.000 ; -360.604      ;
; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500  ; 0.000         ;
+---------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_sync:vga_sync_unit|v_count_reg[6]'                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                    ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; -4.239 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg0  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.133     ; 3.143      ;
; -4.239 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg1  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.133     ; 3.143      ;
; -4.239 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg2  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.133     ; 3.143      ;
; -4.239 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg3  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.133     ; 3.143      ;
; -4.239 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg4  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.133     ; 3.143      ;
; -4.239 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg5  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.133     ; 3.143      ;
; -4.239 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg6  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.133     ; 3.143      ;
; -4.239 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg7  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.133     ; 3.143      ;
; -4.239 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg8  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.133     ; 3.143      ;
; -4.239 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg9  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.133     ; 3.143      ;
; -4.239 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg10 ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.133     ; 3.143      ;
; -4.134 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg0  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.136     ; 3.035      ;
; -4.134 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg1  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.136     ; 3.035      ;
; -4.134 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg2  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.136     ; 3.035      ;
; -4.134 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg3  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.136     ; 3.035      ;
; -4.134 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg4  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.136     ; 3.035      ;
; -4.134 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg5  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.136     ; 3.035      ;
; -4.134 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg6  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.136     ; 3.035      ;
; -4.134 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg7  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.136     ; 3.035      ;
; -4.134 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg8  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.136     ; 3.035      ;
; -4.134 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg9  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.136     ; 3.035      ;
; -4.134 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg10 ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.136     ; 3.035      ;
; -4.064 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg0  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.134     ; 2.967      ;
; -4.064 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg1  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.134     ; 2.967      ;
; -4.064 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg2  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.134     ; 2.967      ;
; -4.064 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg3  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.134     ; 2.967      ;
; -4.064 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg4  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.134     ; 2.967      ;
; -4.064 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg5  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.134     ; 2.967      ;
; -4.064 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg6  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.134     ; 2.967      ;
; -4.064 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg7  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.134     ; 2.967      ;
; -4.064 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg8  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.134     ; 2.967      ;
; -4.064 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg9  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.134     ; 2.967      ;
; -4.064 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg10 ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.134     ; 2.967      ;
; -4.024 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg0  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.133     ; 2.928      ;
; -4.024 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg1  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.133     ; 2.928      ;
; -4.024 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg2  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.133     ; 2.928      ;
; -4.024 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg3  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.133     ; 2.928      ;
; -4.024 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg4  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.133     ; 2.928      ;
; -4.024 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg5  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.133     ; 2.928      ;
; -4.024 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg6  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.133     ; 2.928      ;
; -4.024 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg7  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.133     ; 2.928      ;
; -4.024 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg8  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.133     ; 2.928      ;
; -4.024 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg9  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.133     ; 2.928      ;
; -4.024 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg10 ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.133     ; 2.928      ;
; -2.501 ; vga_rot_banner:rot_banner_unit|pix_x2_reg[2]                                                                                            ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.065     ; 1.473      ;
; -2.052 ; vga_rot_banner:rot_banner_unit|pix_x2_reg[3]                                                                                            ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.065     ; 1.024      ;
; -1.516 ; vga_rot_banner:rot_banner_unit|pix_x2_reg[4]                                                                                            ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.065     ; 0.488      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.940 ; vga_rot_banner:rot_banner_unit|shift_reg[2]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.057      ; 2.996      ;
; -1.906 ; vga_rot_banner:rot_banner_unit|shift_reg[2]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.057      ; 2.962      ;
; -1.900 ; vga_rot_banner:rot_banner_unit|shift_reg[2]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.057      ; 2.956      ;
; -1.900 ; vga_sync:vga_sync_unit|h_count_reg[9]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.058      ; 2.957      ;
; -1.864 ; vga_sync:vga_sync_unit|h_count_reg[7]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.058      ; 2.921      ;
; -1.850 ; vga_sync:vga_sync_unit|h_count_reg[9]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.058      ; 2.907      ;
; -1.847 ; vga_sync:vga_sync_unit|h_count_reg[9]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.058      ; 2.904      ;
; -1.830 ; vga_sync:vga_sync_unit|h_count_reg[7]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.058      ; 2.887      ;
; -1.826 ; vga_rot_banner:rot_banner_unit|shift_reg[0]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.057      ; 2.882      ;
; -1.824 ; vga_sync:vga_sync_unit|h_count_reg[7]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.058      ; 2.881      ;
; -1.821 ; vga_rot_banner:rot_banner_unit|shift_reg[1]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.057      ; 2.877      ;
; -1.820 ; vga_rot_banner:rot_banner_unit|shift_reg[3]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.057      ; 2.876      ;
; -1.795 ; vga_sync:vga_sync_unit|h_count_reg[8]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.057      ; 2.851      ;
; -1.789 ; vga_rot_banner:rot_banner_unit|shift_reg[0]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.057      ; 2.845      ;
; -1.789 ; vga_rot_banner:rot_banner_unit|shift_reg[4]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.057      ; 2.845      ;
; -1.783 ; vga_rot_banner:rot_banner_unit|shift_reg[0]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.057      ; 2.839      ;
; -1.775 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg0 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg8                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.772      ;
; -1.775 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg1 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg8                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.772      ;
; -1.775 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg2 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg8                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.772      ;
; -1.775 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg3 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg8                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.772      ;
; -1.775 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg4 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg8                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.772      ;
; -1.775 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg5 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg8                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.772      ;
; -1.775 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg6 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg8                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.772      ;
; -1.775 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg7 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg8                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.772      ;
; -1.771 ; vga_rot_banner:rot_banner_unit|shift_reg[1]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.057      ; 2.827      ;
; -1.770 ; vga_rot_banner:rot_banner_unit|shift_reg[3]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.057      ; 2.826      ;
; -1.768 ; vga_rot_banner:rot_banner_unit|shift_reg[1]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.057      ; 2.824      ;
; -1.767 ; vga_rot_banner:rot_banner_unit|shift_reg[3]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.057      ; 2.823      ;
; -1.749 ; vga_rot_banner:rot_banner_unit|shift_reg[2]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.057      ; 2.805      ;
; -1.745 ; vga_sync:vga_sync_unit|h_count_reg[8]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.057      ; 2.801      ;
; -1.742 ; vga_sync:vga_sync_unit|h_count_reg[8]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.057      ; 2.798      ;
; -1.740 ; vga_rot_banner:rot_banner_unit|shift_reg[2]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.057      ; 2.796      ;
; -1.739 ; vga_rot_banner:rot_banner_unit|shift_reg[4]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.057      ; 2.795      ;
; -1.736 ; vga_rot_banner:rot_banner_unit|shift_reg[4]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.057      ; 2.792      ;
; -1.727 ; vga_rot_banner:rot_banner_unit|shift_reg[2]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.057      ; 2.783      ;
; -1.709 ; vga_sync:vga_sync_unit|h_count_reg[9]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.058      ; 2.766      ;
; -1.700 ; vga_sync:vga_sync_unit|h_count_reg[9]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.058      ; 2.757      ;
; -1.696 ; vga_sync:vga_sync_unit|h_count_reg[9]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.058      ; 2.753      ;
; -1.692 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg0 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.689      ;
; -1.692 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg1 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.689      ;
; -1.692 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg2 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.689      ;
; -1.692 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg3 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.689      ;
; -1.692 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg4 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.689      ;
; -1.692 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg5 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.689      ;
; -1.692 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg6 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.689      ;
; -1.692 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg7 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.689      ;
; -1.683 ; vga_rot_banner:rot_banner_unit|shift_reg[2]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.057      ; 2.739      ;
; -1.673 ; vga_sync:vga_sync_unit|h_count_reg[7]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.058      ; 2.730      ;
; -1.664 ; vga_sync:vga_sync_unit|h_count_reg[7]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.058      ; 2.721      ;
; -1.651 ; vga_sync:vga_sync_unit|h_count_reg[7]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.058      ; 2.708      ;
; -1.649 ; vga_sync:vga_sync_unit|h_count_reg[6]                                                                                                                  ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.058      ; 2.706      ;
; -1.648 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg0 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg10               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.645      ;
; -1.648 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg1 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg10               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.645      ;
; -1.648 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg2 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg10               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.645      ;
; -1.648 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg3 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg10               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.645      ;
; -1.648 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg4 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg10               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.645      ;
; -1.648 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg5 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg10               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.645      ;
; -1.648 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg6 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg10               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.645      ;
; -1.648 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg7 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg10               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.645      ;
; -1.647 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg0 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.644      ;
; -1.647 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg1 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.644      ;
; -1.647 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg2 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.644      ;
; -1.647 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg3 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.644      ;
; -1.647 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg4 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.644      ;
; -1.647 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg5 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.644      ;
; -1.647 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg6 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.644      ;
; -1.647 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg7 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.644      ;
; -1.643 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg0 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg10               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.641      ;
; -1.643 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg1 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg10               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.641      ;
; -1.643 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg2 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg10               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.641      ;
; -1.643 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg3 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg10               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.641      ;
; -1.643 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg4 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg10               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.641      ;
; -1.643 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg5 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg10               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.641      ;
; -1.643 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg6 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg10               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.641      ;
; -1.643 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg7 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg10               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.641      ;
; -1.640 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg0 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.638      ;
; -1.640 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg1 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.638      ;
; -1.640 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg2 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.638      ;
; -1.640 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg3 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.638      ;
; -1.640 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg4 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.638      ;
; -1.640 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg5 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.638      ;
; -1.640 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg6 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.638      ;
; -1.640 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg7 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg6                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.638      ;
; -1.635 ; vga_rot_banner:rot_banner_unit|shift_reg[0]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.057      ; 2.691      ;
; -1.630 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg0 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg5                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.627      ;
; -1.630 ; vga_rot_banner:rot_banner_unit|shift_reg[1]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.057      ; 2.686      ;
; -1.630 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg1 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg5                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.627      ;
; -1.630 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg2 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg5                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.627      ;
; -1.630 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg3 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg5                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.627      ;
; -1.630 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg4 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg5                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.627      ;
; -1.630 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg5 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg5                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.627      ;
; -1.630 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg6 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg5                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.627      ;
; -1.630 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg7 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg5                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.627      ;
; -1.629 ; vga_rot_banner:rot_banner_unit|shift_reg[3]                                                                                                            ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.057      ; 2.685      ;
; -1.628 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg0 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg7                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.625      ;
; -1.628 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg1 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg7                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.625      ;
; -1.628 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg2 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg7                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.625      ;
; -1.628 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg3 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg7                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.625      ;
; -1.628 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg4 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg7                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.625      ;
; -1.628 ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg5 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg7                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.625      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                                                                                                                ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -1.496 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_sync:vga_sync_unit|v_count_reg[6]                                                                                                                  ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; 0.000        ; 1.797      ; 0.594      ;
; -1.343 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_address_reg5 ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; 0.000        ; 1.866      ; 0.802      ;
; -1.339 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg5 ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; 0.000        ; 1.862      ; 0.802      ;
; -1.318 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_sync:vga_sync_unit|v_sync_reg                                                                                                                      ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; 0.000        ; 1.797      ; 0.772      ;
; -1.101 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_sync:vga_sync_unit|v_count_reg[2]                                                                                                                  ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; 0.000        ; 1.797      ; 0.989      ;
; -1.101 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_sync:vga_sync_unit|v_count_reg[9]                                                                                                                  ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; 0.000        ; 1.797      ; 0.989      ;
; -1.100 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_sync:vga_sync_unit|v_count_reg[3]                                                                                                                  ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; 0.000        ; 1.797      ; 0.990      ;
; -1.083 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_sync:vga_sync_unit|v_count_reg[0]                                                                                                                  ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; 0.000        ; 1.797      ; 1.007      ;
; -0.996 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_sync:vga_sync_unit|v_count_reg[6]                                                                                                                  ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; -0.500       ; 1.797      ; 0.594      ;
; -0.897 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_sync:vga_sync_unit|v_count_reg[7]                                                                                                                  ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; 0.000        ; 1.336      ; 0.732      ;
; -0.843 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_address_reg5 ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; -0.500       ; 1.866      ; 0.802      ;
; -0.839 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg5 ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; -0.500       ; 1.862      ; 0.802      ;
; -0.818 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_sync:vga_sync_unit|v_sync_reg                                                                                                                      ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; -0.500       ; 1.797      ; 0.772      ;
; -0.803 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_sync:vga_sync_unit|v_count_reg[8]                                                                                                                  ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; 0.000        ; 1.336      ; 0.826      ;
; -0.675 ; vga_rot_banner:rot_banner_unit|text_rgb[1]   ; rgb_reg[1]                                                                                                                                             ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; -0.500       ; 1.065      ; 0.042      ;
; -0.601 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_sync:vga_sync_unit|v_count_reg[2]                                                                                                                  ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; -0.500       ; 1.797      ; 0.989      ;
; -0.601 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_sync:vga_sync_unit|v_count_reg[9]                                                                                                                  ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; -0.500       ; 1.797      ; 0.989      ;
; -0.600 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_sync:vga_sync_unit|v_count_reg[3]                                                                                                                  ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; -0.500       ; 1.797      ; 0.990      ;
; -0.583 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_sync:vga_sync_unit|v_count_reg[0]                                                                                                                  ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; -0.500       ; 1.797      ; 1.007      ;
; -0.397 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_sync:vga_sync_unit|v_count_reg[7]                                                                                                                  ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; -0.500       ; 1.336      ; 0.732      ;
; -0.303 ; vga_sync:vga_sync_unit|v_count_reg[6]        ; vga_sync:vga_sync_unit|v_count_reg[8]                                                                                                                  ; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50    ; -0.500       ; 1.336      ; 0.826      ;
; -0.028 ; vga_sync:vga_sync_unit|v_count_reg[7]        ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_address_reg6 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.530      ; 0.640      ;
; -0.024 ; vga_sync:vga_sync_unit|v_count_reg[7]        ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.526      ; 0.640      ;
; 0.172  ; vga_sync:vga_sync_unit|v_count_reg[8]        ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_address_reg7 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.530      ; 0.840      ;
; 0.176  ; vga_sync:vga_sync_unit|v_count_reg[8]        ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.526      ; 0.840      ;
; 0.215  ; vga_sync:vga_sync_unit|mod2_reg              ; vga_sync:vga_sync_unit|mod2_reg                                                                                                                        ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; vga_rot_banner:rot_banner_unit|count_reg[0]  ; vga_rot_banner:rot_banner_unit|count_reg[0]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; vga_rot_banner:rot_banner_unit|shift_reg[0]  ; vga_rot_banner:rot_banner_unit|shift_reg[0]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.225  ; vga_sync:vga_sync_unit|v_count_reg[8]        ; vga_sync:vga_sync_unit|v_sync_reg                                                                                                                      ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.461      ; 0.838      ;
; 0.277  ; vga_sync:vga_sync_unit|v_count_reg[7]        ; vga_sync:vga_sync_unit|v_sync_reg                                                                                                                      ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.461      ; 0.890      ;
; 0.320  ; vga_rot_banner:rot_banner_unit|pix_x1_reg[2] ; vga_rot_banner:rot_banner_unit|pix_x2_reg[2]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.472      ;
; 0.330  ; vga_rot_banner:rot_banner_unit|pix_x1_reg[3] ; vga_rot_banner:rot_banner_unit|pix_x2_reg[3]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.482      ;
; 0.357  ; vga_sync:vga_sync_unit|h_count_reg[0]        ; vga_sync:vga_sync_unit|h_count_reg[0]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.357  ; vga_sync:vga_sync_unit|v_count_reg[1]        ; vga_sync:vga_sync_unit|v_count_reg[1]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.357  ; vga_rot_banner:rot_banner_unit|count_reg[12] ; vga_rot_banner:rot_banner_unit|count_reg[12]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.359  ; vga_rot_banner:rot_banner_unit|count_reg[13] ; vga_rot_banner:rot_banner_unit|count_reg[13]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; vga_sync:vga_sync_unit|h_count_reg[1]        ; vga_sync:vga_sync_unit|h_count_reg[1]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; vga_rot_banner:rot_banner_unit|count_reg[21] ; vga_rot_banner:rot_banner_unit|count_reg[21]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.362  ; vga_sync:vga_sync_unit|v_count_reg[4]        ; vga_sync:vga_sync_unit|v_count_reg[4]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.364  ; vga_rot_banner:rot_banner_unit|count_reg[5]  ; vga_rot_banner:rot_banner_unit|count_reg[5]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; vga_rot_banner:rot_banner_unit|count_reg[7]  ; vga_rot_banner:rot_banner_unit|count_reg[7]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; vga_rot_banner:rot_banner_unit|shift_reg[3]  ; vga_rot_banner:rot_banner_unit|shift_reg[3]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; vga_sync:vga_sync_unit|h_count_reg[2]        ; vga_sync:vga_sync_unit|h_count_reg[2]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; vga_rot_banner:rot_banner_unit|count_reg[9]  ; vga_rot_banner:rot_banner_unit|count_reg[9]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; vga_rot_banner:rot_banner_unit|count_reg[10] ; vga_rot_banner:rot_banner_unit|count_reg[10]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; vga_rot_banner:rot_banner_unit|count_reg[11] ; vga_rot_banner:rot_banner_unit|count_reg[11]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; vga_rot_banner:rot_banner_unit|count_reg[3]  ; vga_rot_banner:rot_banner_unit|count_reg[3]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; vga_sync:vga_sync_unit|h_count_reg[4]        ; vga_sync:vga_sync_unit|h_count_reg[4]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; vga_rot_banner:rot_banner_unit|count_reg[14] ; vga_rot_banner:rot_banner_unit|count_reg[14]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; vga_rot_banner:rot_banner_unit|count_reg[16] ; vga_rot_banner:rot_banner_unit|count_reg[16]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; vga_rot_banner:rot_banner_unit|count_reg[19] ; vga_rot_banner:rot_banner_unit|count_reg[19]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; vga_rot_banner:rot_banner_unit|count_reg[0]  ; vga_rot_banner:rot_banner_unit|count_reg[1]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; vga_rot_banner:rot_banner_unit|count_reg[20] ; vga_rot_banner:rot_banner_unit|count_reg[20]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; vga_rot_banner:rot_banner_unit|count_reg[22] ; vga_rot_banner:rot_banner_unit|count_reg[22]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.371  ; vga_sync:vga_sync_unit|h_count_reg[7]        ; vga_sync:vga_sync_unit|h_count_reg[7]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.375  ; vga_sync:vga_sync_unit|h_count_reg[3]        ; vga_sync:vga_sync_unit|h_count_reg[3]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; vga_rot_banner:rot_banner_unit|count_reg[2]  ; vga_rot_banner:rot_banner_unit|count_reg[2]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; vga_rot_banner:rot_banner_unit|count_reg[1]  ; vga_rot_banner:rot_banner_unit|count_reg[1]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; vga_sync:vga_sync_unit|h_count_reg[6]        ; vga_sync:vga_sync_unit|h_count_reg[6]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; vga_rot_banner:rot_banner_unit|count_reg[4]  ; vga_rot_banner:rot_banner_unit|count_reg[4]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; vga_rot_banner:rot_banner_unit|count_reg[6]  ; vga_rot_banner:rot_banner_unit|count_reg[6]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; vga_rot_banner:rot_banner_unit|count_reg[15] ; vga_rot_banner:rot_banner_unit|count_reg[15]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; vga_rot_banner:rot_banner_unit|count_reg[8]  ; vga_rot_banner:rot_banner_unit|count_reg[8]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; vga_rot_banner:rot_banner_unit|count_reg[17] ; vga_rot_banner:rot_banner_unit|count_reg[17]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; vga_rot_banner:rot_banner_unit|count_reg[18] ; vga_rot_banner:rot_banner_unit|count_reg[18]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; vga_rot_banner:rot_banner_unit|shift_reg[4]  ; vga_rot_banner:rot_banner_unit|shift_reg[4]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.383  ; vga_rot_banner:rot_banner_unit|shift_reg[2]  ; vga_rot_banner:rot_banner_unit|shift_reg[2]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.535      ;
; 0.410  ; vga_sync:vga_sync_unit|v_count_reg[4]        ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg2                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.066      ; 0.614      ;
; 0.414  ; vga_sync:vga_sync_unit|v_count_reg[3]        ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg1                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.066      ; 0.618      ;
; 0.445  ; vga_sync:vga_sync_unit|v_count_reg[7]        ; vga_sync:vga_sync_unit|v_count_reg[7]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.597      ;
; 0.447  ; vga_sync:vga_sync_unit|v_count_reg[5]        ; vga_sync:vga_sync_unit|v_count_reg[5]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.599      ;
; 0.458  ; vga_sync:vga_sync_unit|v_count_reg[1]        ; vga_sync:vga_sync_unit|v_sync_reg                                                                                                                      ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.610      ;
; 0.476  ; vga_sync:vga_sync_unit|h_count_reg[1]        ; vga_sync:vga_sync_unit|h_count_reg[9]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.628      ;
; 0.495  ; vga_rot_banner:rot_banner_unit|count_reg[12] ; vga_rot_banner:rot_banner_unit|count_reg[13]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.495  ; vga_sync:vga_sync_unit|h_count_reg[0]        ; vga_sync:vga_sync_unit|h_count_reg[1]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.497  ; vga_rot_banner:rot_banner_unit|count_reg[13] ; vga_rot_banner:rot_banner_unit|count_reg[14]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.649      ;
; 0.498  ; vga_sync:vga_sync_unit|h_count_reg[1]        ; vga_sync:vga_sync_unit|h_count_reg[2]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; vga_rot_banner:rot_banner_unit|count_reg[21] ; vga_rot_banner:rot_banner_unit|count_reg[22]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.500  ; vga_sync:vga_sync_unit|v_count_reg[7]        ; vga_sync:vga_sync_unit|v_count_reg[9]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.461      ; 1.113      ;
; 0.500  ; vga_sync:vga_sync_unit|v_count_reg[4]        ; vga_sync:vga_sync_unit|v_count_reg[5]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.502  ; vga_rot_banner:rot_banner_unit|count_reg[5]  ; vga_rot_banner:rot_banner_unit|count_reg[6]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.654      ;
; 0.502  ; vga_rot_banner:rot_banner_unit|count_reg[7]  ; vga_rot_banner:rot_banner_unit|count_reg[8]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.654      ;
; 0.503  ; vga_sync:vga_sync_unit|v_count_reg[3]        ; vga_sync:vga_sync_unit|v_count_reg[4]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.503  ; vga_rot_banner:rot_banner_unit|count_reg[9]  ; vga_rot_banner:rot_banner_unit|count_reg[10]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.503  ; vga_rot_banner:rot_banner_unit|count_reg[10] ; vga_rot_banner:rot_banner_unit|count_reg[11]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.503  ; vga_sync:vga_sync_unit|h_count_reg[2]        ; vga_sync:vga_sync_unit|h_count_reg[3]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.504  ; vga_rot_banner:rot_banner_unit|count_reg[0]  ; vga_rot_banner:rot_banner_unit|count_reg[2]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.656      ;
; 0.505  ; vga_rot_banner:rot_banner_unit|count_reg[14] ; vga_rot_banner:rot_banner_unit|count_reg[15]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.506  ; vga_rot_banner:rot_banner_unit|count_reg[16] ; vga_rot_banner:rot_banner_unit|count_reg[17]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.658      ;
; 0.509  ; vga_rot_banner:rot_banner_unit|count_reg[20] ; vga_rot_banner:rot_banner_unit|count_reg[21]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.661      ;
; 0.514  ; vga_rot_banner:rot_banner_unit|pix_x1_reg[4] ; vga_rot_banner:rot_banner_unit|pix_x2_reg[4]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.666      ;
; 0.515  ; vga_sync:vga_sync_unit|h_count_reg[3]        ; vga_sync:vga_sync_unit|h_count_reg[4]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.667      ;
; 0.516  ; vga_rot_banner:rot_banner_unit|count_reg[2]  ; vga_rot_banner:rot_banner_unit|count_reg[3]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.668      ;
; 0.516  ; vga_rot_banner:rot_banner_unit|count_reg[1]  ; vga_rot_banner:rot_banner_unit|count_reg[2]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.668      ;
; 0.517  ; vga_rot_banner:rot_banner_unit|count_reg[4]  ; vga_rot_banner:rot_banner_unit|count_reg[5]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.669      ;
; 0.517  ; vga_rot_banner:rot_banner_unit|count_reg[6]  ; vga_rot_banner:rot_banner_unit|count_reg[7]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.669      ;
; 0.517  ; vga_rot_banner:rot_banner_unit|count_reg[15] ; vga_rot_banner:rot_banner_unit|count_reg[16]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.669      ;
; 0.517  ; vga_sync:vga_sync_unit|h_count_reg[6]        ; vga_sync:vga_sync_unit|h_count_reg[7]                                                                                                                  ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.669      ;
; 0.518  ; vga_rot_banner:rot_banner_unit|count_reg[8]  ; vga_rot_banner:rot_banner_unit|count_reg[9]                                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.670      ;
; 0.518  ; vga_rot_banner:rot_banner_unit|count_reg[18] ; vga_rot_banner:rot_banner_unit|count_reg[19]                                                                                                           ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.670      ;
+--------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_sync:vga_sync_unit|v_count_reg[6]'                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                    ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; 2.053 ; vga_rot_banner:rot_banner_unit|pix_x2_reg[4]                                                                                            ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.065     ; 0.488      ;
; 2.380 ; vga_rot_banner:rot_banner_unit|pix_x2_reg[3]                                                                                            ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.065     ; 0.815      ;
; 2.919 ; vga_rot_banner:rot_banner_unit|pix_x2_reg[2]                                                                                            ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.065     ; 1.354      ;
; 4.490 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg0  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.136     ; 2.854      ;
; 4.490 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg1  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.136     ; 2.854      ;
; 4.490 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg2  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.136     ; 2.854      ;
; 4.490 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg3  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.136     ; 2.854      ;
; 4.490 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg4  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.136     ; 2.854      ;
; 4.490 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg5  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.136     ; 2.854      ;
; 4.490 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg6  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.136     ; 2.854      ;
; 4.490 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg7  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.136     ; 2.854      ;
; 4.490 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg8  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.136     ; 2.854      ;
; 4.490 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg9  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.136     ; 2.854      ;
; 4.490 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a1~porta_address_reg10 ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.136     ; 2.854      ;
; 4.494 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg0  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.134     ; 2.860      ;
; 4.494 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg1  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.134     ; 2.860      ;
; 4.494 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg2  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.134     ; 2.860      ;
; 4.494 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg3  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.134     ; 2.860      ;
; 4.494 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg4  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.134     ; 2.860      ;
; 4.494 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg5  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.134     ; 2.860      ;
; 4.494 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg6  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.134     ; 2.860      ;
; 4.494 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg7  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.134     ; 2.860      ;
; 4.494 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg8  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.134     ; 2.860      ;
; 4.494 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg9  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.134     ; 2.860      ;
; 4.494 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a5~porta_address_reg10 ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.134     ; 2.860      ;
; 4.543 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg0  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.133     ; 2.910      ;
; 4.543 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg1  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.133     ; 2.910      ;
; 4.543 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg2  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.133     ; 2.910      ;
; 4.543 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg3  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.133     ; 2.910      ;
; 4.543 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg4  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.133     ; 2.910      ;
; 4.543 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg5  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.133     ; 2.910      ;
; 4.543 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg6  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.133     ; 2.910      ;
; 4.543 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg7  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.133     ; 2.910      ;
; 4.543 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg8  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.133     ; 2.910      ;
; 4.543 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg9  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.133     ; 2.910      ;
; 4.543 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a4~porta_address_reg10 ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.133     ; 2.910      ;
; 4.652 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg0  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.133     ; 3.019      ;
; 4.652 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg1  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.133     ; 3.019      ;
; 4.652 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg2  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.133     ; 3.019      ;
; 4.652 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg3  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.133     ; 3.019      ;
; 4.652 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg4  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.133     ; 3.019      ;
; 4.652 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg5  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.133     ; 3.019      ;
; 4.652 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg6  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.133     ; 3.019      ;
; 4.652 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg7  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.133     ; 3.019      ;
; 4.652 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg8  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.133     ; 3.019      ;
; 4.652 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg9  ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.133     ; 3.019      ;
; 4.652 ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg10 ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50     ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.133     ; 3.019      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'vga_sync:vga_sync_unit|v_count_reg[6]'                                                                                                                                                         ;
+--------+---------------------------------------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                    ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -2.254 ; vga_sync:vga_sync_unit|v_count_reg[5] ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50                              ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.070     ; 1.221      ;
; -2.132 ; vga_sync:vga_sync_unit|h_count_reg[7] ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50                              ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.076     ; 1.093      ;
; -2.112 ; vga_sync:vga_sync_unit|h_count_reg[9] ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50                              ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.076     ; 1.073      ;
; -2.054 ; vga_sync:vga_sync_unit|v_count_reg[9] ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50                              ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.070     ; 1.021      ;
; -2.020 ; vga_sync:vga_sync_unit|h_count_reg[8] ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50                              ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -1.077     ; 0.980      ;
; -1.779 ; vga_sync:vga_sync_unit|v_count_reg[7] ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50                              ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -0.609     ; 1.207      ;
; -1.727 ; vga_sync:vga_sync_unit|v_count_reg[8] ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50                              ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; -0.609     ; 1.155      ;
; -0.184 ; vga_sync:vga_sync_unit|v_count_reg[6] ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; vga_sync:vga_sync_unit|v_count_reg[6] ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.500        ; 0.727      ; 1.089      ;
; 0.316  ; vga_sync:vga_sync_unit|v_count_reg[6] ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; vga_sync:vga_sync_unit|v_count_reg[6] ; vga_sync:vga_sync_unit|v_count_reg[6] ; 1.000        ; 0.727      ; 1.089      ;
+--------+---------------------------------------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'vga_sync:vga_sync_unit|v_count_reg[6]'                                                                                                                                                         ;
+-------+---------------------------------------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                    ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.221 ; vga_sync:vga_sync_unit|v_count_reg[6] ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; vga_sync:vga_sync_unit|v_count_reg[6] ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0.000        ; 0.727      ; 1.089      ;
; 0.721 ; vga_sync:vga_sync_unit|v_count_reg[6] ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; vga_sync:vga_sync_unit|v_count_reg[6] ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; 0.727      ; 1.089      ;
; 2.264 ; vga_sync:vga_sync_unit|v_count_reg[8] ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50                              ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -0.609     ; 1.155      ;
; 2.316 ; vga_sync:vga_sync_unit|v_count_reg[7] ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50                              ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -0.609     ; 1.207      ;
; 2.557 ; vga_sync:vga_sync_unit|h_count_reg[8] ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50                              ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.077     ; 0.980      ;
; 2.591 ; vga_sync:vga_sync_unit|v_count_reg[9] ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50                              ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.070     ; 1.021      ;
; 2.649 ; vga_sync:vga_sync_unit|h_count_reg[9] ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50                              ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.076     ; 1.073      ;
; 2.669 ; vga_sync:vga_sync_unit|h_count_reg[7] ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50                              ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.076     ; 1.093      ;
; 2.791 ; vga_sync:vga_sync_unit|v_count_reg[5] ; vga_rot_banner:rot_banner_unit|text_rgb[1] ; CLOCK_50                              ; vga_sync:vga_sync_unit|v_count_reg[6] ; -0.500       ; -1.070     ; 1.221      ;
+-------+---------------------------------------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_1gl1:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg0                 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg0                 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg1                 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg1                 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg10                ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg10                ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg2                 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg2                 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg3                 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg3                 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg4                 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_rot_banner:rot_banner_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_g311:auto_generated|ram_block1a0~porta_address_reg4                 ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_sync:vga_sync_unit|v_count_reg[6]'                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+--------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                     ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+--------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; vga_sync:vga_sync_unit|v_count_reg[6] ; Rise       ; rot_banner_unit|Equal1~0|combout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; vga_sync:vga_sync_unit|v_count_reg[6] ; Rise       ; rot_banner_unit|Equal1~0|combout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; vga_sync:vga_sync_unit|v_count_reg[6] ; Rise       ; rot_banner_unit|Equal1~0|datad             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; vga_sync:vga_sync_unit|v_count_reg[6] ; Rise       ; rot_banner_unit|Equal1~0|datad             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; vga_sync:vga_sync_unit|v_count_reg[6] ; Rise       ; rot_banner_unit|text_rgb[1]|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; vga_sync:vga_sync_unit|v_count_reg[6] ; Rise       ; rot_banner_unit|text_rgb[1]|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; vga_sync:vga_sync_unit|v_count_reg[6] ; Fall       ; vga_rot_banner:rot_banner_unit|text_rgb[1] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; vga_sync:vga_sync_unit|v_count_reg[6] ; Fall       ; vga_rot_banner:rot_banner_unit|text_rgb[1] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; vga_sync:vga_sync_unit|v_count_reg[6] ; Rise       ; vga_sync_unit|v_count_reg[6]|regout        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; vga_sync:vga_sync_unit|v_count_reg[6] ; Rise       ; vga_sync_unit|v_count_reg[6]|regout        ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+--------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; VGA_G[*]  ; CLOCK_50   ; 4.578 ; 4.578 ; Rise       ; CLOCK_50        ;
;  VGA_G[0] ; CLOCK_50   ; 4.339 ; 4.339 ; Rise       ; CLOCK_50        ;
;  VGA_G[1] ; CLOCK_50   ; 4.578 ; 4.578 ; Rise       ; CLOCK_50        ;
;  VGA_G[2] ; CLOCK_50   ; 4.574 ; 4.574 ; Rise       ; CLOCK_50        ;
; VGA_HS    ; CLOCK_50   ; 4.564 ; 4.564 ; Rise       ; CLOCK_50        ;
; VGA_VS    ; CLOCK_50   ; 4.300 ; 4.300 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; VGA_G[*]  ; CLOCK_50   ; 4.339 ; 4.339 ; Rise       ; CLOCK_50        ;
;  VGA_G[0] ; CLOCK_50   ; 4.339 ; 4.339 ; Rise       ; CLOCK_50        ;
;  VGA_G[1] ; CLOCK_50   ; 4.578 ; 4.578 ; Rise       ; CLOCK_50        ;
;  VGA_G[2] ; CLOCK_50   ; 4.574 ; 4.574 ; Rise       ; CLOCK_50        ;
; VGA_HS    ; CLOCK_50   ; 4.564 ; 4.564 ; Rise       ; CLOCK_50        ;
; VGA_VS    ; CLOCK_50   ; 4.300 ; 4.300 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                    ;
+----------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                  ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                       ; -8.504   ; -1.934  ; -4.817   ; 0.221   ; -2.064              ;
;  CLOCK_50                              ; -6.979   ; -1.934  ; N/A      ; N/A     ; -2.064              ;
;  vga_sync:vga_sync_unit|v_count_reg[6] ; -8.504   ; 2.053   ; -4.817   ; 0.221   ; 0.500               ;
; Design-wide TNS                        ; -344.01  ; -13.347 ; -4.817   ; 0.0     ; -413.771            ;
;  CLOCK_50                              ; -335.506 ; -13.347 ; N/A      ; N/A     ; -413.771            ;
;  vga_sync:vga_sync_unit|v_count_reg[6] ; -8.504   ; 0.000   ; -4.817   ; 0.000   ; 0.000               ;
+----------------------------------------+----------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; VGA_G[*]  ; CLOCK_50   ; 8.886 ; 8.886 ; Rise       ; CLOCK_50        ;
;  VGA_G[0] ; CLOCK_50   ; 8.268 ; 8.268 ; Rise       ; CLOCK_50        ;
;  VGA_G[1] ; CLOCK_50   ; 8.886 ; 8.886 ; Rise       ; CLOCK_50        ;
;  VGA_G[2] ; CLOCK_50   ; 8.883 ; 8.883 ; Rise       ; CLOCK_50        ;
; VGA_HS    ; CLOCK_50   ; 8.853 ; 8.853 ; Rise       ; CLOCK_50        ;
; VGA_VS    ; CLOCK_50   ; 8.222 ; 8.222 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; VGA_G[*]  ; CLOCK_50   ; 4.339 ; 4.339 ; Rise       ; CLOCK_50        ;
;  VGA_G[0] ; CLOCK_50   ; 4.339 ; 4.339 ; Rise       ; CLOCK_50        ;
;  VGA_G[1] ; CLOCK_50   ; 4.578 ; 4.578 ; Rise       ; CLOCK_50        ;
;  VGA_G[2] ; CLOCK_50   ; 4.574 ; 4.574 ; Rise       ; CLOCK_50        ;
; VGA_HS    ; CLOCK_50   ; 4.564 ; 4.564 ; Rise       ; CLOCK_50        ;
; VGA_VS    ; CLOCK_50   ; 4.300 ; 4.300 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                           ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 4454     ; 0        ; 0        ; 0        ;
; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50                              ; 11       ; 12       ; 0        ; 0        ;
; CLOCK_50                              ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0        ; 0        ; 95       ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                            ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 4454     ; 0        ; 0        ; 0        ;
; vga_sync:vga_sync_unit|v_count_reg[6] ; CLOCK_50                              ; 11       ; 12       ; 0        ; 0        ;
; CLOCK_50                              ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0        ; 0        ; 95       ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0        ; 0        ; 7        ; 0        ;
; vga_sync:vga_sync_unit|v_count_reg[6] ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0        ; 0        ; 1        ; 1        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                         ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0        ; 0        ; 7        ; 0        ;
; vga_sync:vga_sync_unit|v_count_reg[6] ; vga_sync:vga_sync_unit|v_count_reg[6] ; 0        ; 0        ; 1        ; 1        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 23    ; 23   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Jan 18 09:03:43 2020
Info: Command: quartus_sta vga_rot_banner -c vga_rot_banner
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vga_rot_banner.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name vga_sync:vga_sync_unit|v_count_reg[6] vga_sync:vga_sync_unit|v_count_reg[6]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.504
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.504        -8.504 vga_sync:vga_sync_unit|v_count_reg[6] 
    Info (332119):    -6.979      -335.506 CLOCK_50 
Info (332146): Worst-case hold slack is -1.934
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.934       -13.347 CLOCK_50 
    Info (332119):     2.523         0.000 vga_sync:vga_sync_unit|v_count_reg[6] 
Info (332146): Worst-case recovery slack is -4.817
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.817        -4.817 vga_sync:vga_sync_unit|v_count_reg[6] 
Info (332146): Worst-case removal slack is 0.507
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.507         0.000 vga_sync:vga_sync_unit|v_count_reg[6] 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064      -413.771 CLOCK_50 
    Info (332119):     0.500         0.000 vga_sync:vga_sync_unit|v_count_reg[6] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.239
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.239        -4.239 vga_sync:vga_sync_unit|v_count_reg[6] 
    Info (332119):    -1.940       -99.801 CLOCK_50 
Info (332146): Worst-case hold slack is -1.496
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.496       -12.308 CLOCK_50 
    Info (332119):     2.053         0.000 vga_sync:vga_sync_unit|v_count_reg[6] 
Info (332146): Worst-case recovery slack is -2.254
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.254        -2.254 vga_sync:vga_sync_unit|v_count_reg[6] 
Info (332146): Worst-case removal slack is 0.221
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.221         0.000 vga_sync:vga_sync_unit|v_count_reg[6] 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -360.604 CLOCK_50 
    Info (332119):     0.500         0.000 vga_sync:vga_sync_unit|v_count_reg[6] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4547 megabytes
    Info: Processing ended: Sat Jan 18 09:03:46 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


