// Seed: 3183212324
`timescale 1 ps / 1ps
`define pp_2 0
module module_0 ();
  wire  id_1;
  logic id_2 = id_1[1'h0];
endmodule
module module_1 (
    input id_0,
    input id_1
);
  logic id_2 = 1;
endmodule
