$date
	Sun Apr  1 22:42:41 2018
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_dataMemory $end
$var wire 16 ! D_Data [15:0] $end
$var reg 16 " A_DataAddress [15:0] $end
$var reg 1 # C_DMRead $end
$var reg 1 $ C_DMWrite $end
$var reg 16 % D_WriteData [15:0] $end
$var reg 1 & rst $end
$scope module uut $end
$var wire 16 ' A_DataAddress [15:0] $end
$var wire 1 ( C_DMRead $end
$var wire 1 ) C_DMWrite $end
$var wire 16 * D_WriteData [15:0] $end
$var wire 1 + rst $end
$var reg 16 , D_Data [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
1+
b10100 *
0)
1(
b0 '
1&
b10100 %
0$
1#
b0 "
b0 !
$end
#3000
b100010101100001 ,
b100010101100001 !
0&
0+
#5000
b100010101100111 ,
b100010101100111 !
b1 "
b1 '
#15000
b1000000010000 ,
b1000000010000 !
b10 "
b10 '
#20000
1$
1)
0#
0(
#40000
0$
0)
#60000
b10100 ,
b10100 !
1$
1)
1#
1(
#80000
