== IOP-16 ==

<img src="https://raw.githubusercontent.com/douggilliland/MultiComp/master/MultiComp%20(VHDL%20Template)/Components/CPU/IOP16/IOP16_Block_Diagram.PNG"></img>
