$date
	Thu Jan 27 03:23:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module comb_test $end
$var wire 1 ! Out $end
$var reg 1 " X $end
$var reg 1 # Y $end
$var reg 1 $ Z $end
$scope module c1 $end
$var wire 1 ! Out $end
$var wire 1 " X $end
$var wire 1 # Y $end
$var wire 1 $ Z $end
$var wire 1 % nand_w1 $end
$var wire 1 & nand_w2 $end
$var wire 1 ' not_w $end
$var wire 1 ( or_w $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1(
1'
1&
1%
0$
0#
0"
1!
$end
#4
0!
0'
1$
#6
1!
1'
0$
1#
#8
0!
0'
1$
#10
1!
1'
0$
0#
1"
#12
0!
0'
1$
#14
0(
1'
0%
0&
0$
1#
#16
0'
1$
#18
1!
1(
1'
1%
1&
0$
0#
#20
0!
0'
1$
0"
#25
