Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ef51e16054b34be096acd580904d1822 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_5 -L sim_clk_gen_v1_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_seno_wrapper_behav xil_defaultlib.design_seno_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.sen_ref_4oPi_tablbkb_rom [sen_ref_4opi_tablbkb_rom_default]
Compiling architecture arch of entity xil_defaultlib.sen_ref_4oPi_tablbkb [sen_ref_4opi_tablbkb_default]
Compiling architecture rtl of entity xil_defaultlib.sen_second_order_cud_rom [sen_second_order_cud_rom_default]
Compiling architecture arch of entity xil_defaultlib.sen_second_order_cud [sen_second_order_cud_default]
Compiling architecture rtl of entity xil_defaultlib.sen_second_order_dEe_rom [sen_second_order_dee_rom_default]
Compiling architecture arch of entity xil_defaultlib.sen_second_order_dEe [sen_second_order_dee_default]
Compiling architecture rtl of entity xil_defaultlib.sen_second_order_eOg_rom [sen_second_order_eog_rom_default]
Compiling architecture arch of entity xil_defaultlib.sen_second_order_eOg [sen_second_order_eog_default]
Compiling architecture behav of entity xil_defaultlib.scaled_fixed2ieee [scaled_fixed2ieee_default]
Compiling architecture behav of entity xil_defaultlib.sen_mul_80ns_24nsfYi_MulnS_0 [sen_mul_80ns_24nsfyi_mulns_0_def...]
Compiling architecture arch of entity xil_defaultlib.sen_mul_80ns_24nsfYi [\sen_mul_80ns_24nsfYi(id=1,num_s...]
Compiling architecture rtl of entity xil_defaultlib.sen_mux_83_1_1_1 [\sen_mux_83_1_1_1(id=1,din0_widt...]
Compiling architecture rtl of entity xil_defaultlib.sen_mux_164_1_1_1 [\sen_mux_164_1_1_1(id=1,din0_wid...]
Compiling architecture behav of entity xil_defaultlib.sen_mul_mul_15ns_g8j_DSP48_0 [sen_mul_mul_15ns_g8j_dsp48_0_def...]
Compiling architecture arch of entity xil_defaultlib.sen_mul_mul_15ns_g8j [\sen_mul_mul_15ns_g8j(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.sen_mul_mul_15ns_hbi_DSP48_1 [sen_mul_mul_15ns_hbi_dsp48_1_def...]
Compiling architecture arch of entity xil_defaultlib.sen_mul_mul_15ns_hbi [\sen_mul_mul_15ns_hbi(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.sen [sen_default]
Compiling architecture design_seno_sen_0_0_arch of entity xil_defaultlib.design_seno_sen_0_0 [design_seno_sen_0_0_default]
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=10,RESE...
Compiling module xil_defaultlib.design_seno_sim_clk_gen_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.design_seno_xlconstant_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.design_seno_xlconstant_1_0
Compiling module xil_defaultlib.design_seno
Compiling module xil_defaultlib.design_seno_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_seno_wrapper_behav
