

================================================================
== Vivado HLS Report for 'xfChannelExtractKern'
================================================================
* Date:           Wed Mar 18 11:33:38 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 50.00 ns | 14.141 ns |   6.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    58141|    58141| 2.907 ms | 2.907 ms |  58141|  58141|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RowLoop   |    58140|    58140|       323|          -|          -|   180|    no    |
        | + ColLoop  |      320|      320|         2|          1|          1|   320|    yes   |
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.81>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %p_src_mat_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_mat_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_channel_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_channel)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:51]   --->   Operation 8 'read' 'p_channel_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i4 %p_channel_read to i3" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:65]   --->   Operation 9 'trunc' 'trunc_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.13ns)   --->   "%icmp_ln65 = icmp eq i3 %trunc_ln65, -4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:65]   --->   Operation 10 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%or_ln65_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %icmp_ln65)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:65]   --->   Operation 11 'bitconcatenate' 'or_ln65_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.47ns)   --->   "%icmp_ln65_1 = icmp eq i32 %or_ln65_1, 0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:65]   --->   Operation 12 'icmp' 'icmp_ln65_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.13ns)   --->   "%icmp_ln69 = icmp eq i3 %trunc_ln65, -3" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:69]   --->   Operation 13 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%or_ln69_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %icmp_ln69)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:69]   --->   Operation 14 'bitconcatenate' 'or_ln69_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.13ns)   --->   "%icmp_ln73 = icmp eq i3 %trunc_ln65, -2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:73]   --->   Operation 15 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln73_1)   --->   "%or_ln73_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %icmp_ln73)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:73]   --->   Operation 16 'bitconcatenate' 'or_ln73_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln73_1)   --->   "%or_ln73 = or i32 %or_ln69_1, %or_ln73_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:73]   --->   Operation 17 'or' 'or_ln73' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln73_1)   --->   "%or_ln73_2 = or i32 %or_ln73, %or_ln65_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:73]   --->   Operation 18 'or' 'or_ln73_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln73_1 = icmp eq i32 %or_ln73_2, 0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:73]   --->   Operation 19 'icmp' 'icmp_ln73_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node select_ln69)   --->   "%select_ln73 = select i1 %icmp_ln73_1, i5 0, i5 -16" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:73]   --->   Operation 20 'select' 'select_ln73' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node select_ln69)   --->   "%select_ln65 = select i1 %icmp_ln65_1, i5 %select_ln73, i5 0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:65]   --->   Operation 21 'select' 'select_ln65' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.47ns)   --->   "%icmp_ln69_1 = icmp ne i32 %or_ln69_1, 0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:69]   --->   Operation 22 'icmp' 'icmp_ln69_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln69)   --->   "%and_ln69 = and i1 %icmp_ln65_1, %icmp_ln69_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:69]   --->   Operation 23 'and' 'and_ln69' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln69 = select i1 %and_ln69, i5 8, i5 %select_ln65" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:69]   --->   Operation 24 'select' 'select_ln69' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%or_ln100 = or i5 %select_ln69, 7" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:100]   --->   Operation 25 'or' 'or_ln100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "br label %0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:83]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.58>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%t_V_3 = phi i8 [ 0, %_ifconv ], [ %i_V, %RowLoop_end ]"   --->   Operation 27 'phi' 't_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.55ns)   --->   "%icmp_ln887 = icmp ult i8 %t_V_3, -76" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:83]   --->   Operation 28 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.91ns)   --->   "%i_V = add i8 %t_V_3, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:83]   --->   Operation 29 'add' 'i_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %RowLoop_begin, label %2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:83]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str86) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:84]   --->   Operation 31 'specloopname' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str86)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:84]   --->   Operation 32 'specregionbegin' 'tmp' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 180, i32 180, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:85]   --->   Operation 33 'speclooptripcount' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.76ns)   --->   "br label %1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:88]   --->   Operation 34 'br' <Predicate = (icmp_ln887)> <Delay = 1.76>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "ret void" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:107]   --->   Operation 35 'ret' <Predicate = (!icmp_ln887)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%t_V = phi i9 [ 0, %RowLoop_begin ], [ %add_ln1597, %ColLoop ]" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:88]   --->   Operation 36 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.66ns)   --->   "%icmp_ln88 = icmp eq i9 %t_V, -192" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:88]   --->   Operation 37 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.82ns)   --->   "%add_ln1597 = add i9 %t_V, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:88]   --->   Operation 38 'add' 'add_ln1597' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln88, label %RowLoop_end, label %ColLoop" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:88]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 14.1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str87) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:89]   --->   Operation 40 'specloopname' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str87)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:89]   --->   Operation 41 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 320, i32 320, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:90]   --->   Operation 42 'speclooptripcount' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:91]   --->   Operation 43 'specpipeline' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (3.63ns)   --->   "%in_pix_V = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %p_src_mat_data_V)" [D:/Xilinx/xfopencv-master/include\common/xf_structs.h:622->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:93]   --->   Operation 44 'read' 'in_pix_V' <Predicate = (!icmp_ln88)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_4 : Operation 45 [1/1] (1.36ns)   --->   "%icmp_ln647 = icmp ugt i5 %select_ln69, %or_ln100" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:100]   --->   Operation 45 'icmp' 'icmp_ln647' <Predicate = (!icmp_ln88)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln647)   --->   "%tmp_6 = call i24 @llvm.part.select.i24(i24 %in_pix_V, i32 23, i32 0)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:100]   --->   Operation 46 'partselect' 'tmp_6' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.78ns)   --->   "%sub_ln647 = sub i5 %select_ln69, %or_ln100" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:100]   --->   Operation 47 'sub' 'sub_ln647' <Predicate = (!icmp_ln88)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (1.78ns)   --->   "%sub_ln647_1 = sub i5 -9, %select_ln69" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:100]   --->   Operation 48 'sub' 'sub_ln647_1' <Predicate = (!icmp_ln88)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (1.78ns)   --->   "%sub_ln647_2 = sub i5 %or_ln100, %select_ln69" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:100]   --->   Operation 49 'sub' 'sub_ln647_2' <Predicate = (!icmp_ln88)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node sub_ln647_3)   --->   "%select_ln647 = select i1 %icmp_ln647, i5 %sub_ln647, i5 %sub_ln647_2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:100]   --->   Operation 50 'select' 'select_ln647' <Predicate = (!icmp_ln88)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln647)   --->   "%select_ln647_1 = select i1 %icmp_ln647, i24 %tmp_6, i24 %in_pix_V" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:100]   --->   Operation 51 'select' 'select_ln647_1' <Predicate = (!icmp_ln88)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln647)   --->   "%select_ln647_2 = select i1 %icmp_ln647, i5 %sub_ln647_1, i5 %select_ln69" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:100]   --->   Operation 52 'select' 'select_ln647_2' <Predicate = (!icmp_ln88)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (1.78ns) (out node of the LUT)   --->   "%sub_ln647_3 = sub i5 -9, %select_ln647" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:100]   --->   Operation 53 'sub' 'sub_ln647_3' <Predicate = (!icmp_ln88)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln647)   --->   "%zext_ln647 = zext i5 %select_ln647_2 to i24" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:100]   --->   Operation 54 'zext' 'zext_ln647' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln647)   --->   "%zext_ln647_1 = zext i5 %sub_ln647_3 to i24" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:100]   --->   Operation 55 'zext' 'zext_ln647_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (4.20ns) (out node of the LUT)   --->   "%lshr_ln647 = lshr i24 %select_ln647_1, %zext_ln647" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:100]   --->   Operation 56 'lshr' 'lshr_ln647' <Predicate = (!icmp_ln88)> <Delay = 4.20> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln647)   --->   "%lshr_ln647_1 = lshr i24 -1, %zext_ln647_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:100]   --->   Operation 57 'lshr' 'lshr_ln647_1' <Predicate = (!icmp_ln88)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (2.66ns) (out node of the LUT)   --->   "%and_ln647 = and i24 %lshr_ln647, %lshr_ln647_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:100]   --->   Operation 58 'and' 'and_ln647' <Predicate = (!icmp_ln88)> <Delay = 2.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln364 = trunc i24 %and_ln647 to i8" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:100]   --->   Operation 59 'trunc' 'trunc_ln364' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_mat_data_V, i8 %trunc_ln364)" [D:/Xilinx/xfopencv-master/include\common/xf_structs.h:651->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:104]   --->   Operation 60 'write' <Predicate = (!icmp_ln88)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str87, i32 %tmp_s)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:105]   --->   Operation 61 'specregionend' 'empty' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "br label %1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:88]   --->   Operation 62 'br' <Predicate = (!icmp_ln88)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str86, i32 %tmp)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:106]   --->   Operation 63 'specregionend' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "br label %0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:83]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_mat_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_mat_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_channel]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface    ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
p_channel_read         (read             ) [ 000000]
trunc_ln65             (trunc            ) [ 000000]
icmp_ln65              (icmp             ) [ 000000]
or_ln65_1              (bitconcatenate   ) [ 000000]
icmp_ln65_1            (icmp             ) [ 000000]
icmp_ln69              (icmp             ) [ 000000]
or_ln69_1              (bitconcatenate   ) [ 000000]
icmp_ln73              (icmp             ) [ 000000]
or_ln73_1              (bitconcatenate   ) [ 000000]
or_ln73                (or               ) [ 000000]
or_ln73_2              (or               ) [ 000000]
icmp_ln73_1            (icmp             ) [ 000000]
select_ln73            (select           ) [ 000000]
select_ln65            (select           ) [ 000000]
icmp_ln69_1            (icmp             ) [ 000000]
and_ln69               (and              ) [ 000000]
select_ln69            (select           ) [ 001111]
or_ln100               (or               ) [ 001111]
br_ln83                (br               ) [ 011111]
t_V_3                  (phi              ) [ 001000]
icmp_ln887             (icmp             ) [ 001111]
i_V                    (add              ) [ 011111]
br_ln83                (br               ) [ 000000]
specloopname_ln84      (specloopname     ) [ 000000]
tmp                    (specregionbegin  ) [ 000111]
speclooptripcount_ln85 (speclooptripcount) [ 000000]
br_ln88                (br               ) [ 001111]
ret_ln107              (ret              ) [ 000000]
t_V                    (phi              ) [ 000100]
icmp_ln88              (icmp             ) [ 001111]
add_ln1597             (add              ) [ 001111]
br_ln88                (br               ) [ 000000]
specloopname_ln89      (specloopname     ) [ 000000]
tmp_s                  (specregionbegin  ) [ 000000]
speclooptripcount_ln90 (speclooptripcount) [ 000000]
specpipeline_ln91      (specpipeline     ) [ 000000]
in_pix_V               (read             ) [ 000000]
icmp_ln647             (icmp             ) [ 000000]
tmp_6                  (partselect       ) [ 000000]
sub_ln647              (sub              ) [ 000000]
sub_ln647_1            (sub              ) [ 000000]
sub_ln647_2            (sub              ) [ 000000]
select_ln647           (select           ) [ 000000]
select_ln647_1         (select           ) [ 000000]
select_ln647_2         (select           ) [ 000000]
sub_ln647_3            (sub              ) [ 000000]
zext_ln647             (zext             ) [ 000000]
zext_ln647_1           (zext             ) [ 000000]
lshr_ln647             (lshr             ) [ 000000]
lshr_ln647_1           (lshr             ) [ 000000]
and_ln647              (and              ) [ 000000]
trunc_ln364            (trunc            ) [ 000000]
write_ln651            (write            ) [ 000000]
empty                  (specregionend    ) [ 000000]
br_ln88                (br               ) [ 001111]
empty_87               (specregionend    ) [ 000000]
br_ln83                (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_mat_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_mat_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_dst_mat_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_mat_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_channel">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_channel"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str86"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str87"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i24"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="p_channel_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="0"/>
<pin id="86" dir="0" index="1" bw="4" slack="0"/>
<pin id="87" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_channel_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="in_pix_V_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="24" slack="0"/>
<pin id="92" dir="0" index="1" bw="24" slack="0"/>
<pin id="93" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_pix_V/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln651_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="0" index="2" bw="8" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln651/4 "/>
</bind>
</comp>

<comp id="103" class="1005" name="t_V_3_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="1"/>
<pin id="105" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_V_3 (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="t_V_3_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="8" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_3/2 "/>
</bind>
</comp>

<comp id="114" class="1005" name="t_V_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="9" slack="1"/>
<pin id="116" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="t_V_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="9" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="trunc_ln65_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="4" slack="0"/>
<pin id="127" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln65_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="3" slack="0"/>
<pin id="131" dir="0" index="1" bw="3" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="or_ln65_1_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="1" slack="0"/>
<pin id="139" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln65_1/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="icmp_ln65_1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_1/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="icmp_ln69_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="0"/>
<pin id="151" dir="0" index="1" bw="3" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="or_ln69_1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln69_1/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="icmp_ln73_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="3" slack="0"/>
<pin id="165" dir="0" index="1" bw="2" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="or_ln73_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="1" slack="0"/>
<pin id="173" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln73_1/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="or_ln73_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="or_ln73_2_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73_2/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln73_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73_1/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="select_ln73_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="5" slack="0"/>
<pin id="199" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln73/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="select_ln65_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="5" slack="0"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln69_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69_1/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="and_ln69_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln69/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="select_ln69_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="5" slack="0"/>
<pin id="226" dir="0" index="2" bw="5" slack="0"/>
<pin id="227" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln69/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="or_ln100_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="0"/>
<pin id="233" dir="0" index="1" bw="4" slack="0"/>
<pin id="234" dir="1" index="2" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln100/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="icmp_ln887_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="8" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="i_V_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln88_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="9" slack="0"/>
<pin id="251" dir="0" index="1" bw="9" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln1597_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="9" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1597/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="icmp_ln647_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="3"/>
<pin id="263" dir="0" index="1" bw="5" slack="3"/>
<pin id="264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln647/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_6_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="24" slack="0"/>
<pin id="267" dir="0" index="1" bw="24" slack="0"/>
<pin id="268" dir="0" index="2" bw="6" slack="0"/>
<pin id="269" dir="0" index="3" bw="1" slack="0"/>
<pin id="270" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="sub_ln647_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="3"/>
<pin id="277" dir="0" index="1" bw="5" slack="3"/>
<pin id="278" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln647/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="sub_ln647_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="0"/>
<pin id="281" dir="0" index="1" bw="5" slack="3"/>
<pin id="282" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln647_1/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="sub_ln647_2_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="5" slack="3"/>
<pin id="286" dir="0" index="1" bw="5" slack="3"/>
<pin id="287" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln647_2/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="select_ln647_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="5" slack="0"/>
<pin id="291" dir="0" index="2" bw="5" slack="0"/>
<pin id="292" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln647/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="select_ln647_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="24" slack="0"/>
<pin id="299" dir="0" index="2" bw="24" slack="0"/>
<pin id="300" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln647_1/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="select_ln647_2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="5" slack="0"/>
<pin id="307" dir="0" index="2" bw="5" slack="3"/>
<pin id="308" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln647_2/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="sub_ln647_3_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="5" slack="0"/>
<pin id="313" dir="0" index="1" bw="5" slack="0"/>
<pin id="314" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln647_3/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln647_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln647/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln647_1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="0"/>
<pin id="323" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln647_1/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="lshr_ln647_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="24" slack="0"/>
<pin id="327" dir="0" index="1" bw="5" slack="0"/>
<pin id="328" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln647/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="lshr_ln647_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="5" slack="0"/>
<pin id="334" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln647_1/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="and_ln647_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="24" slack="0"/>
<pin id="339" dir="0" index="1" bw="24" slack="0"/>
<pin id="340" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln647/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="trunc_ln364_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="24" slack="0"/>
<pin id="345" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln364/4 "/>
</bind>
</comp>

<comp id="348" class="1005" name="select_ln69_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="5" slack="3"/>
<pin id="350" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="select_ln69 "/>
</bind>
</comp>

<comp id="357" class="1005" name="or_ln100_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="5" slack="3"/>
<pin id="359" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="or_ln100 "/>
</bind>
</comp>

<comp id="364" class="1005" name="icmp_ln887_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887 "/>
</bind>
</comp>

<comp id="368" class="1005" name="i_V_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="373" class="1005" name="icmp_ln88_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="1"/>
<pin id="375" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln88 "/>
</bind>
</comp>

<comp id="377" class="1005" name="add_ln1597_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="9" slack="0"/>
<pin id="379" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1597 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="70" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="80" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="38" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="54" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="84" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="129" pin="2"/><net_sink comp="135" pin=2"/></net>

<net id="147"><net_src comp="135" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="125" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="26" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="160"><net_src comp="22" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="149" pin="2"/><net_sink comp="155" pin=2"/></net>

<net id="167"><net_src comp="125" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="24" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="163" pin="2"/><net_sink comp="169" pin=2"/></net>

<net id="181"><net_src comp="155" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="169" pin="3"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="177" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="135" pin="3"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="183" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="10" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="200"><net_src comp="189" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="30" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="32" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="208"><net_src comp="143" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="195" pin="3"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="30" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="215"><net_src comp="155" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="10" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="143" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="211" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="217" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="34" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="203" pin="3"/><net_sink comp="223" pin=2"/></net>

<net id="235"><net_src comp="223" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="36" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="107" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="40" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="107" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="42" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="118" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="56" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="118" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="58" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="271"><net_src comp="72" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="90" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="74" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="274"><net_src comp="10" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="283"><net_src comp="76" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="293"><net_src comp="261" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="275" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="284" pin="2"/><net_sink comp="288" pin=2"/></net>

<net id="301"><net_src comp="261" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="265" pin="4"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="90" pin="2"/><net_sink comp="296" pin=2"/></net>

<net id="309"><net_src comp="261" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="279" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="76" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="288" pin="3"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="304" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="311" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="296" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="317" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="78" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="321" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="325" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="331" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="337" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="351"><net_src comp="223" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="354"><net_src comp="348" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="355"><net_src comp="348" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="356"><net_src comp="348" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="360"><net_src comp="231" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="363"><net_src comp="357" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="367"><net_src comp="237" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="243" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="376"><net_src comp="249" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="255" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="118" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_mat_data_V | {4 }
 - Input state : 
	Port: xfChannelExtractKern : p_src_mat_data_V | {4 }
	Port: xfChannelExtractKern : p_channel | {1 }
  - Chain level:
	State 1
		icmp_ln65 : 1
		or_ln65_1 : 2
		icmp_ln65_1 : 3
		icmp_ln69 : 1
		or_ln69_1 : 2
		icmp_ln73 : 1
		or_ln73_1 : 2
		or_ln73 : 3
		or_ln73_2 : 3
		icmp_ln73_1 : 3
		select_ln73 : 4
		select_ln65 : 5
		icmp_ln69_1 : 3
		and_ln69 : 4
		select_ln69 : 6
		or_ln100 : 7
	State 2
		icmp_ln887 : 1
		i_V : 1
		br_ln83 : 2
	State 3
		icmp_ln88 : 1
		add_ln1597 : 1
		br_ln88 : 2
	State 4
		select_ln647 : 1
		select_ln647_1 : 1
		select_ln647_2 : 1
		sub_ln647_3 : 2
		zext_ln647 : 2
		zext_ln647_1 : 3
		lshr_ln647 : 3
		lshr_ln647_1 : 4
		and_ln647 : 5
		trunc_ln364 : 5
		write_ln651 : 6
		empty : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      icmp_ln65_fu_129     |    0    |    9    |
|          |     icmp_ln65_1_fu_143    |    0    |    18   |
|          |      icmp_ln69_fu_149     |    0    |    9    |
|          |      icmp_ln73_fu_163     |    0    |    9    |
|   icmp   |     icmp_ln73_1_fu_189    |    0    |    18   |
|          |     icmp_ln69_1_fu_211    |    0    |    18   |
|          |     icmp_ln887_fu_237     |    0    |    11   |
|          |      icmp_ln88_fu_249     |    0    |    13   |
|          |     icmp_ln647_fu_261     |    0    |    11   |
|----------|---------------------------|---------|---------|
|   lshr   |     lshr_ln647_fu_325     |    0    |    69   |
|          |    lshr_ln647_1_fu_331    |    0    |    12   |
|----------|---------------------------|---------|---------|
|          |       or_ln73_fu_177      |    0    |    32   |
|    or    |      or_ln73_2_fu_183     |    0    |    32   |
|          |      or_ln100_fu_231      |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      sub_ln647_fu_275     |    0    |    15   |
|    sub   |     sub_ln647_1_fu_279    |    0    |    15   |
|          |     sub_ln647_2_fu_284    |    0    |    15   |
|          |     sub_ln647_3_fu_311    |    0    |    15   |
|----------|---------------------------|---------|---------|
|          |     select_ln73_fu_195    |    0    |    5    |
|          |     select_ln65_fu_203    |    0    |    5    |
|  select  |     select_ln69_fu_223    |    0    |    5    |
|          |    select_ln647_fu_288    |    0    |    5    |
|          |   select_ln647_1_fu_296   |    0    |    24   |
|          |   select_ln647_2_fu_304   |    0    |    5    |
|----------|---------------------------|---------|---------|
|    add   |         i_V_fu_243        |    0    |    15   |
|          |     add_ln1597_fu_255     |    0    |    15   |
|----------|---------------------------|---------|---------|
|    and   |      and_ln69_fu_217      |    0    |    2    |
|          |      and_ln647_fu_337     |    0    |    24   |
|----------|---------------------------|---------|---------|
|   read   | p_channel_read_read_fu_84 |    0    |    0    |
|          |    in_pix_V_read_fu_90    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |  write_ln651_write_fu_96  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln65_fu_125     |    0    |    0    |
|          |     trunc_ln364_fu_343    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      or_ln65_1_fu_135     |    0    |    0    |
|bitconcatenate|      or_ln69_1_fu_155     |    0    |    0    |
|          |      or_ln73_1_fu_169     |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|        tmp_6_fu_265       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |     zext_ln647_fu_317     |    0    |    0    |
|          |    zext_ln647_1_fu_321    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   426   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| add_ln1597_reg_377|    9   |
|    i_V_reg_368    |    8   |
| icmp_ln887_reg_364|    1   |
| icmp_ln88_reg_373 |    1   |
|  or_ln100_reg_357 |    5   |
|select_ln69_reg_348|    5   |
|   t_V_3_reg_103   |    8   |
|    t_V_reg_114    |    9   |
+-------------------+--------+
|       Total       |   46   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   426  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   46   |    -   |
+-----------+--------+--------+
|   Total   |   46   |   426  |
+-----------+--------+--------+
