// Seed: 1750611945
module module_0;
  logic [-1 : -1] id_1 = 1;
  assign module_2.id_0 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output tri1 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    output tri1 id_5
);
  wire id_7;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_5 = 32'd40
) (
    input tri  id_0,
    input wire id_1
);
  logic id_3, id_4, _id_5;
  module_0 modCall_1 ();
  assign id_4[id_5] = id_5;
endmodule
module module_3 #(
    parameter id_13 = 32'd52
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15,
    id_16
);
  inout supply1 id_16;
  output wire id_15;
  inout wire id_14;
  input wire _id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output logic [7:0] id_2;
  inout wire id_1;
  tri0 id_17 = 1;
  assign id_16 = -1 > id_4;
endmodule
