{"vcs1":{"timestamp_begin":1730999266.606728040, "rt":2.32, "ut":0.44, "st":0.24}}
{"vcselab":{"timestamp_begin":1730999269.015326357, "rt":1.34, "ut":0.25, "st":0.19}}
{"link":{"timestamp_begin":1730999270.447705969, "rt":0.40, "ut":0.18, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730999265.891978390}
{"VCS_COMP_START_TIME": 1730999265.891978390}
{"VCS_COMP_END_TIME": 1730999272.157232265}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 330444}}
{"stitch_vcselab": {"peak_mem": 231552}}
