Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:/Users/Mackintosh/Documents/GitHub/project-vhdl-bleCom/BLE_Control_prj/port_3v3_test/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to C:/Users/Mackintosh/Documents/GitHub/project-vhdl-bleCom/BLE_Control_prj/port_3v3_test/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> WARNING:Xst:3164 - Option "-debug" found multiple times in the command line. Only the first occurence is considered.

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "port_3v3_test.v" in library work
ERROR:HDLCompilers:26 - "port_3v3_test.v" line 1 expecting 'IDENTIFIER', found '3'
Analysis of file <".prj"> failed.
--> 

Total memory usage is 234980 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

