Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu May  8 00:18:40 2025
| Host         : DESKTOP-Q62E4QT running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_drc -file zybo_design_wrapper_drc_opted.rpt -pb zybo_design_wrapper_drc_opted.pb -rpx zybo_design_wrapper_drc_opted.rpx
| Design       : zybo_design_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+----------+----------+------------------+------------+
| Rule     | Severity | Description      | Violations |
+----------+----------+------------------+------------+
| DPIP-1   | Warning  | Input pipelining | 1          |
| REQP-181 | Advisory | writefirst       | 1          |
+----------+----------+------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP zybo_design_i/toplevel_0/inst/mac_muladd_9ns_11ns_32ns_32_4_1_U23/toplevel_mac_muladd_9ns_11ns_32ns_32_4_1_DSP48_3_U/p_reg_reg input zybo_design_i/toplevel_0/inst/mac_muladd_9ns_11ns_32ns_32_4_1_U23/toplevel_mac_muladd_9ns_11ns_32ns_32_4_1_DSP48_3_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

REQP-181#1 Advisory
writefirst  
Synchronous clocking is detected for BRAM (zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>


