# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do recSeq_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/recSeq/recSeq.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity recSeq
# -- Compiling architecture behavior of recSeq
# 
vcom -reportprogress 300 -work work C:/recSeq/simulation/modelsim/recSeq.vht
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity recSeq_vhd_tst
# -- Compiling architecture recSeq_arch of recSeq_vhd_tst
vcom -reportprogress 300 -work work C:/recSeq/simulation/modelsim/recSeq.vht
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity recSeq_vhd_tst
# -- Compiling architecture recSeq_arch of recSeq_vhd_tst
vsim work.recseq_vhd_tst
# vsim work.recseq_vhd_tst 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.recseq_vhd_tst(recseq_arch)
# Loading work.recseq(behavior)
add wave sim:/recseq_vhd_tst/*
run -all
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/recSeq/simulation/modelsim/wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/recSeq/simulation/modelsim/wave.do
