/******************************************************************************
 *  Copyright (C) 2015 Hisilicon Technologies CO.,LTD.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 * http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 * Create By Cai Zhiyong 2015.6.25
 *
******************************************************************************/
#define DEVNAME "hifmc100: "
#define pr_fmt(fmt) "spinor: " fmt

#include <linux/kernel.h>
#include <linux/clk.h>
#include <linux/dma-mapping.h>
#include <linux/slab.h>
#include <asm/io.h>
#include <linux/mtd/mtd.h>
#include <linux/platform_device.h>
#include <linux/hikapi.h>

#include "hifmc100_reg.h"
#include "hifmc100_host.h"

/******************************************************************************/

static int hifmc100_spinor_read_sr(struct flash_regop *regop)
{
	u8 status;
	struct flash_regop_info info = {0};

	info.priv = regop->priv;
	info.cmd = SPINOR_OP_RDSR;
	info.nr_cmd = 1;
	info.buf = &status;
	info.sz_buf = 1;
	regop->read_reg(&info);

	return status;
}
/******************************************************************************/

static int hifmc100_spinor_wait_device_ready(struct flash_regop *regop)
{
	u32 regval;
	ulong deadline = jiffies + 4 * HZ;

	do {
		regval = regop->read_sr(regop);
		if (!(regval & SPINOR_STATUS_WIP))
			return 0;

		schedule_timeout_uninterruptible(1);

	} while (!time_after_eq(jiffies, deadline));

	pr_err("wait spi-nor chip ready timeout.\n");

	return 1;
}
/******************************************************************************/

static void hifmc100_spinor_select_chip(struct hifmc_spinor *spinor, int chipselect)
{
	struct hifmc_host *hifmc = spinor->host;
	hifmc->chipselect = spinor->chipselect[chipselect];
}
/******************************************************************************/

static int hifmc100_spinor_erase(struct mtd_info *mtd, struct erase_info *instr)
{
	int nrchip = 0;
	u32 offset = (u32)instr->addr;
	loff_t len = instr->len;
	struct flash_regop_info info = {0};
	struct hifmc_spinor *spinor = (struct hifmc_spinor *)mtd->priv;
	struct hifmc_host *hifmc = spinor->host;
	struct flash_regop *regop = spinor->regop;
	struct hifmc_reg *erase = &spinor->xfer.erase;

	if (offset & (spinor->erasesize - 1)) {
		pr_err("erase address(0x%08x) not block aligned.\n", offset);
		return -EINVAL;
	}

	if (len & (spinor->erasesize - 1)) {
		pr_err("erase len(0x%08x) not block aligned.\n", offset);
		return -EINVAL;
	}

	mutex_lock(&hifmc->lock);
	hifmc->set_ifmode(hifmc, HIFMC_IFMODE_SPINOR);
	clk_set_rate(hifmc->clk, erase->clock);

	nrchip = (int)(offset >> spinor->chipsize_shift);

	hifmc100_spinor_select_chip(spinor, nrchip);

	offset = offset & spinor->chipsize_mask;

	info.priv = regop->priv;
	info.cmd = erase->cmd;
	info.nr_cmd = 1;
	info.addr_cycle = spinor->addr_cycle;

	while (len > 0) {
		regop->wait_device_ready(regop);
		spinor->drv->write_enable(regop);

		info.addrl = offset;
		regop->read_reg(&info);

		offset += spinor->erasesize;
		len -= spinor->erasesize;

		if (offset > spinor->chipsize) {
			offset -= spinor->chipsize;
			hifmc100_spinor_select_chip(spinor, ++nrchip);
		}
	}
	mutex_unlock(&hifmc->lock);

	instr->state = MTD_ERASE_DONE;
	mtd_erase_callback(instr);

	return 0;
}
/******************************************************************************/

static void hifmc100_spinor_dma_transfer(struct hifmc_spinor *spinor,
					 struct hifmc_reg *xfer, u32 offset,
					 int size)
{
	u32 regval;
	struct hifmc_host *hifmc = spinor->host;

	/* set dummy */
	regval = 0;
	if (xfer->dummy)
		regval |= HIFMC100_OP_DUMMY_EN;
	hifmc_write(hifmc, regval, HIFMC100_OP);

	hifmc_write(hifmc, (u32)spinor->dma_paddr, HIFMC100_DMA_SADDR_D0);
	hifmc_write(hifmc, HIFMC100_DMA_LEN_MASK(size), HIFMC100_DMA_LEN);

	/* set 3/4 bytes address mode */
	regval = hifmc_read(hifmc, HIFMC100_CFG);
	if (spinor->addr_cycle >= 4)
		regval |= HIFMC100_CFG_SPI_NOR_ADDR_MODE_4B;
	else
		regval &= ~HIFMC100_CFG_SPI_NOR_ADDR_MODE_4B;
	hifmc_write(hifmc, regval, HIFMC100_CFG);

	/* set address cycle and chip select */
	regval = xfer->op_cfg;
	if (hifmc->chipselect)
		regval |= HIFMC100_OP_CFG_FM_CS;
	hifmc_write(hifmc, regval, HIFMC100_OP_CFG);

	/* set address */
	hifmc_write(hifmc, 0, HIFMC100_ADDRH);
	hifmc_write(hifmc, offset, HIFMC100_ADDRL);

	hifmc->irq_enable(hifmc);

	hifmc_write(hifmc, xfer->op_ctrl, HIFMC100_OP_CTRL);

	hifmc->wait_dma_finish(hifmc);

	/* disable dma done interrupt */
	regval = hifmc_read(hifmc, HIFMC100_INT_EN);
	regval &= ~HIFMC100_INT_EN_OP_DONE;
	hifmc_write(hifmc, regval, HIFMC100_INT_EN);
}
/******************************************************************************/

static int hifmc100_spinor_dma_read(struct mtd_info *mtd, loff_t from, size_t len,
				    size_t *retlen, u_char *buf)
{
	int size;
	int nrchip = 0;
	u8 *ptr = (u8 *)buf;
	u32 offset = (u32)from;
	struct hifmc_spinor *spinor = (struct hifmc_spinor *)mtd->priv;
	struct hifmc_host *hifmc = spinor->host;
	struct hifmc_reg *read = &spinor->xfer.read;

	mutex_lock(&hifmc->lock);
	hifmc->set_ifmode(hifmc, HIFMC_IFMODE_SPINOR);
	clk_set_rate(hifmc->clk, read->clock);

	nrchip = (int)(offset >> spinor->chipsize_shift);

	hifmc100_spinor_select_chip(spinor, nrchip);
	spinor->regop->wait_device_ready(spinor->regop);

	offset = offset & spinor->chipsize_mask;

	while (len > 0) {
		if (offset & HIFMC100_SPINOR_DMA_SIZE_MASK) {
			size = HIFMC100_SPINOR_DMA_SIZE -
				(offset & HIFMC100_SPINOR_DMA_SIZE_MASK);
			if (size > len)
				size = len;
		} else {
			if (len > HIFMC100_SPINOR_DMA_SIZE)
				size = HIFMC100_SPINOR_DMA_SIZE;
			else
				size = len;
		}

		hifmc100_spinor_dma_transfer(spinor, read, offset, size);

		memcpy(ptr, spinor->dma_vaddr, size);

		offset += size;
		ptr += size;
		len -= size;

		if (offset > spinor->chipsize) {
			offset -= spinor->chipsize;

			hifmc100_spinor_select_chip(spinor, ++nrchip);
			spinor->regop->wait_device_ready(spinor->regop);
		}
	}

	*retlen = (size_t)(ptr - buf);

	mutex_unlock(&hifmc->lock);

	return 0;
}
/******************************************************************************/

static int hifmc100_spinor_dma_write(struct mtd_info *mtd, loff_t to, size_t len,
				     size_t *retlen, const u_char *buf)
{
	int size;
	int nrchip = 0;
	u8 *ptr = (u8 *)buf;
	u32 offset = (u32)to;
	struct hifmc_spinor *spinor = (struct hifmc_spinor *)mtd->priv;
	struct hifmc_host *hifmc = spinor->host;
	struct hifmc_reg *write = &spinor->xfer.write;

	mutex_lock(&hifmc->lock);
	hifmc->set_ifmode(hifmc, HIFMC_IFMODE_SPINOR);
	clk_set_rate(hifmc->clk, write->clock);

	nrchip = (int)(offset >> spinor->chipsize_shift);

	hifmc100_spinor_select_chip(spinor, nrchip);
	spinor->regop->wait_device_ready(spinor->regop);
	spinor->drv->write_enable(spinor->regop);

	offset = offset & spinor->chipsize_mask;

	while (len > 0) {
		if (offset & HIFMC100_SPINOR_DMA_SIZE_MASK) {
			size = HIFMC100_SPINOR_DMA_SIZE -
				(offset & HIFMC100_SPINOR_DMA_SIZE_MASK);
			if (size > len)
				size = len;
		} else {
			if (len > HIFMC100_SPINOR_DMA_SIZE)
				size = HIFMC100_SPINOR_DMA_SIZE;
			else
				size = len;
		}

		memcpy(spinor->dma_vaddr, ptr, size);

		hifmc100_spinor_dma_transfer(spinor, write, offset, size);

		offset += size;
		ptr += size;
		len -= size;

		if (offset > spinor->chipsize) {
			offset -= spinor->chipsize;

			hifmc100_spinor_select_chip(spinor, ++nrchip);
			spinor->regop->wait_device_ready(spinor->regop);
			spinor->drv->write_enable(spinor->regop);
		}
	}

	*retlen = (size_t)(ptr - buf);

	mutex_unlock(&hifmc->lock);

	return 0;
}
/******************************************************************************/

static u32 hifmc100_spinor_op_iftype(u32 op)
{
	int ix;
	u32 op_iftype[] = {
		SPINOR_OP_READ,         HIFMC100_OP_CFG_MEM_IFTYPE_STD,
		SPINOR_OP_READ_4B,      HIFMC100_OP_CFG_MEM_IFTYPE_STD,
		SPINOR_OP_READ_FAST,    HIFMC100_OP_CFG_MEM_IFTYPE_STD,
		SPINOR_OP_READ_FAST_4B, HIFMC100_OP_CFG_MEM_IFTYPE_STD,
		SPINOR_OP_PP,           HIFMC100_OP_CFG_MEM_IFTYPE_STD,
		SPINOR_OP_PP_4B,        HIFMC100_OP_CFG_MEM_IFTYPE_STD,
		SPINOR_OP_READ_DUAL,    HIFMC100_OP_CFG_MEM_IFTYPE_DUAL,
		SPINOR_OP_READ_DUAL_4B, HIFMC100_OP_CFG_MEM_IFTYPE_DUAL,
		SPINOR_OP_READ_QUAD,    HIFMC100_OP_CFG_MEM_IFTYPE_QUAD,
		SPINOR_OP_READ_QUAD_4B, HIFMC100_OP_CFG_MEM_IFTYPE_QUAD,
		SPINOR_OP_PP_QUAD,      HIFMC100_OP_CFG_MEM_IFTYPE_QUAD,
		SPINOR_OP_PP_QUAD_4B,   HIFMC100_OP_CFG_MEM_IFTYPE_QUAD,
	};

	for (ix = 0; ix < ARRAY_SIZE(op_iftype); ix += 2) {
		if (op_iftype[ix] == op)
			return op_iftype[ix+1];
	}

	panic(DEVNAME "invalid spi-nor op cmd: 0x%02x\n", op);

	return 0;
}
/******************************************************************************/

static void hifmc100_spinor_setup(struct hifmc_spinor *spinor,
				  struct spinor_chip_xfer *chip_xfer)
{
	struct hifmc_reg *reg;
	struct spiflash_xfer *xfer;

	/* setup erase config */
	xfer = chip_xfer->erase;
	reg = &spinor->xfer.erase;

	spinor->erasesize = xfer->size;
	reg->cmd = xfer->cmd;
	reg->clock = xfer->clock * 1000000;
	reg->dummy = xfer->dummy;

	/* setup read config */
	xfer = chip_xfer->read;
	reg = &spinor->xfer.read;

	reg->clock = xfer->clock * 1000000;
	reg->cmd = xfer->cmd;
	reg->dummy = xfer->dummy;

	reg->op_cfg = HIFMC100_OP_CFG_ADDR_NUM(spinor->addr_cycle) |
		HIFMC100_OP_CFG_DUMMY_NUM(reg->dummy) |
		hifmc100_spinor_op_iftype(xfer->cmd);

	reg->op_ctrl = HIFMC100_OP_CTRL_DMA_OP_READY |
		HIFMC100_OP_CTRL_RD_OPCODE(xfer->cmd);

	/* setup write config */
	xfer = chip_xfer->write;
	reg = &spinor->xfer.write;

	reg->clock = xfer->clock * 1000000;
	reg->cmd = xfer->cmd;
	reg->dummy = xfer->dummy;

	reg->op_cfg = HIFMC100_OP_CFG_ADDR_NUM(spinor->addr_cycle) |
		HIFMC100_OP_CFG_DUMMY_NUM(reg->dummy) |
		hifmc100_spinor_op_iftype(xfer->cmd);

	reg->op_ctrl = HIFMC100_OP_CTRL_DMA_OP_READY |
		HIFMC100_OP_CTRL_RW_OP_WRITE |
		HIFMC100_OP_CTRL_WR_OPCODE(xfer->cmd);
}
/******************************************************************************/

static int hifmc100_spinor_probe_device(struct hifmc_spinor *spinor)
{
	int nrchip;
	u8 id[FLASH_ID_LEN];
	char strblk[8];
	char strchip[8];
	struct flash_regop_info info;
	struct spinor_chip_xfer *chip_xfer;
	struct spinor_flash_dev *flash_dev = NULL;

	spinor->chipsize = 0;
	spinor->nr_chips = 0;
	spinor->erasesize = 0;

	clk_set_rate(spinor->host->clk, 12000000/* 12MHz */);

	for (nrchip = 0; nrchip < HIFMC100_OP_CFG_NUM_CS; nrchip++) {
		memset(&info, 0, sizeof(info));

		spinor->host->chipselect = nrchip;

		info.priv = spinor->host;
		info.cmd = SPINOR_OP_RDID;
		info.nr_cmd = 1;
		info.buf = id;
		info.sz_buf = sizeof(id);
		spinor->regop->read_reg(&info);

		if (!id[0])
			continue;

		pr_info("id: 0x%02X 0x%02X 0x%02X 0x%02X 0x%02X 0x%02X\n",
			id[0], id[1], id[2], id[3], id[4], id[5]);

		spinor->chipselect[spinor->nr_chips] = nrchip;

		if (!spinor->nr_chips) {
			flash_dev = spinor_match_id(id, sizeof(id));
			if (!flash_dev) {
				pr_info("Can't recognize this chip(cs%d).\n", nrchip);
				return -EINVAL;
			}

			spinor->nr_chips = 1;
			spinor->chipsize = flash_dev->chipsize;
			spinor->chipsize_shift = ffs(spinor->chipsize) - 1;
			spinor->chipsize_mask = spinor->chipsize - 1;

			spinor->drv = spinor_get_driver(id, sizeof(id));

			if (spinor->chipsize >= SZ_32M)
				spinor->addr_cycle = 4;
			else
				spinor->addr_cycle = 3;

			continue;
		}

		if (memcmp(id, flash_dev->id, flash_dev->id_len))
			break;

		spinor->nr_chips++;
	}

	if (!flash_dev)
		return -EINVAL;

	/* anytime, there is a default value return. */
	chip_xfer = spinor_get_xfer(hifmc100_spinor_chip_xfer,
				    (char *)flash_dev->id, flash_dev->id_len);

	hifmc100_spinor_setup(spinor, chip_xfer);

	pr_info("Block:%sB Chip:%sB Name:\"%s\"\n",
		ultohstr((u64)spinor->erasesize, strblk, sizeof(strblk)),
		ultohstr((u64)spinor->chipsize, strchip, sizeof(strchip)),
		flash_dev->name);

	return 0;
}
/******************************************************************************/

static void hifmc100_spinor_chip_init(struct hifmc_spinor *spinor)
{
	int nrchip;

	for (nrchip = 0; nrchip < spinor->nr_chips; nrchip++) {
		hifmc100_spinor_select_chip(spinor, nrchip);

		if (spinor->drv->quad_enable(spinor->regop))
			pr_warn("quad enable fail!\n");

		if (spinor->addr_cycle >= 4)
			spinor->drv->entry_4addr(spinor->regop);
	}
}
/******************************************************************************/

static int hifmc100_spinor_regop_open(void *priv)
{
	struct hifmc_spinor *spinor = (struct hifmc_spinor *)priv;
	struct hifmc_host *hifmc = spinor->host;

	mutex_lock(&hifmc->lock);
	hifmc->set_ifmode(hifmc, HIFMC_IFMODE_SPINOR);
	clk_set_rate(hifmc->clk, 0);
	hifmc100_spinor_select_chip(spinor, 0);

	return 0;
}
/******************************************************************************/

static int hifmc100_spinor_regop_release(void *priv)
{
	struct hifmc_spinor *spinor = (struct hifmc_spinor *)priv;
	struct hifmc_host *hifmc = spinor->host;

	mutex_unlock(&hifmc->lock);

	return 0;
}
/******************************************************************************/

static void hifmc100_spinor_shutdown(struct hifmc_spinor *spinor)
{
	int nrchip;
	struct hifmc_host *hifmc = spinor->host;

	mutex_lock(&hifmc->lock);

	hifmc->fmc_crg_value = readl(hifmc->fmc_crg_addr);

	hifmc->set_ifmode(hifmc, HIFMC_IFMODE_SPINOR);
	clk_set_rate(hifmc->clk, 0);

	for (nrchip = 0; nrchip < spinor->nr_chips; nrchip++) {
		hifmc100_spinor_select_chip(spinor, nrchip);

		spinor->drv->quad_disable(spinor->regop);
		if (spinor->addr_cycle >= 4)
			spinor->drv->exit_4addr(spinor->regop);
	}

	mutex_unlock(&hifmc->lock);
}
/******************************************************************************/

static void hifmc100_spinor_suspend(struct hifmc_spinor *spinor)
{
	hifmc100_spinor_shutdown(spinor);
}
/******************************************************************************/

static void hifmc100_spinor_resume(struct hifmc_spinor *spinor)
{
	u32 regval;
	struct hifmc_host *hifmc = spinor->host;

	mutex_lock(&hifmc->lock);

	regval = hifmc_read(hifmc, HIFMC100_CFG);
	regval |= HIFMC100_CFG_OP_MODE_NORMAL;
	hifmc_write(hifmc, regval, HIFMC100_CFG);

	hifmc_write(hifmc, 0x6F, HIFMC100_TIMING_SPI_CFG);

	hifmc->set_ifmode(hifmc, HIFMC_IFMODE_SPINOR);
	clk_set_rate(hifmc->clk, 0);

	hifmc100_spinor_chip_init(spinor);

	writel(hifmc->fmc_crg_value, hifmc->fmc_crg_addr);

	mutex_unlock(&hifmc->lock);
}
/******************************************************************************/

int hifmc100_spinor_probe(struct platform_device *pdev, struct hifmc_host *host)
{
	int ret;
	struct mtd_info *mtd;
	struct hifmc_spinor *spinor;
	struct flash_regop_intf *regop_intf;

	spinor = devm_kzalloc(&pdev->dev, sizeof(struct hifmc_spinor), GFP_KERNEL);
	if (!spinor) {
		pr_err("failed to allocate hifmc_spinor structure.\n");
		return -ENOMEM;
	}

	spinor->name = "spinor";
	spinor->host = host;
	spinor->dev = &pdev->dev;
	spinor->regop->priv = host;
	spinor->regop->read_reg = hifmc100_read_reg;
	spinor->regop->write_reg = hifmc100_write_reg;
	spinor->regop->read_sr = hifmc100_spinor_read_sr;
	spinor->regop->wait_device_ready = hifmc100_spinor_wait_device_ready;

	spinor->shutdown = hifmc100_spinor_shutdown;
	spinor->resume = hifmc100_spinor_resume;
	spinor->suspend = hifmc100_spinor_suspend;

	host->spinor = spinor;

	mtd = spinor->mtd;
	mtd->name = "hi_sfc";
	mtd->type = MTD_NORFLASH;
	mtd->writesize = 1;
	mtd->flags = MTD_CAP_NORFLASH;
	mtd->owner = THIS_MODULE;
	mtd->priv = spinor;

	mtd->_erase = hifmc100_spinor_erase;
	mtd->_write = hifmc100_spinor_dma_write;
	mtd->_read  = hifmc100_spinor_dma_read;

	host->set_ifmode(host, HIFMC_IFMODE_SPINOR);
	hifmc_write(host, 0x6F, HIFMC100_TIMING_SPI_CFG);

	ret = hifmc100_spinor_probe_device(spinor);
	if (ret)
		goto fail;

	hifmc100_spinor_chip_init(spinor);

	mtd->size = spinor->chipsize * spinor->nr_chips;
	mtd->erasesize = spinor->erasesize;

	spinor->dma_vaddr = dma_alloc_coherent(spinor->dev,
		HIFMC100_SPINOR_DMA_SIZE, &spinor->dma_paddr, GFP_KERNEL);
	if (!spinor->dma_vaddr) {
		pr_err("failed to allocate dma memory.\n");
		ret = -ENOMEM;
		goto fail;
	}

	ret = mtd_device_parse_register(mtd, NULL, NULL, NULL, 0);
	if (ret) {
		dma_free_coherent(spinor->dev, HIFMC100_SPINOR_DMA_SIZE,
			spinor->dma_vaddr, spinor->dma_paddr);
		goto fail;
	}

	regop_intf = &spinor->regop_intf;

	strncpy(regop_intf->name, spinor->name, sizeof(regop_intf->name) - 1);

	regop_intf->sz_buf = host->sz_iobase;
	regop_intf->args = spinor;
	regop_intf->regop = spinor->regop;
	regop_intf->open = hifmc100_spinor_regop_open;
	regop_intf->release = hifmc100_spinor_regop_release;

	regop_intf_create(regop_intf);

	return 0;
fail:
	host->spinor = NULL;
	devm_kfree(spinor->dev, spinor);

	return ret;
}
/******************************************************************************/

int hifmc100_spinor_destory(struct hifmc_spinor *spinor)
{
	regop_intf_destory(&spinor->regop_intf);

	mtd_device_unregister(spinor->mtd);

	dma_free_coherent(spinor->dev, HIFMC100_SPINOR_DMA_SIZE,
		spinor->dma_vaddr, spinor->dma_paddr);

	devm_kfree(spinor->dev, spinor);

	return 0;
}
