Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Jul 11 15:09:01 2025
| Host         : DESKTOP-S15BKKL running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 5 -file ./report/example_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xa7z010clg225-1I
| Speed File   : -1I
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------+-------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
|        Instance       |                Module               | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+-----------------------+-------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
| bd_0_wrapper          |                               (top) |         64 |         64 |       0 |    0 |  61 |      0 |      0 |          0 |
|   bd_0_i              |                                bd_0 |         64 |         64 |       0 |    0 |  61 |      0 |      0 |          0 |
|     hls_inst          |                     bd_0_hls_inst_0 |         64 |         64 |       0 |    0 |  61 |      0 |      0 |          0 |
|       (hls_inst)      |                     bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          0 |
|       inst            |             bd_0_hls_inst_0_example |         64 |         64 |       0 |    0 |  61 |      0 |      0 |          0 |
|         BUS_A_s_axi_U | bd_0_hls_inst_0_example_BUS_A_s_axi |         64 |         64 |       0 |    0 |  61 |      0 |      0 |          0 |
+-----------------------+-------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


