%TF.GenerationSoftware,KiCad,Pcbnew,9.0.6*%
%TF.CreationDate,2025-12-29T15:43:59-03:00*%
%TF.ProjectId,adaptador_central,61646170-7461-4646-9f72-5f63656e7472,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L1,Top*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 9.0.6) date 2025-12-29 15:43:59*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,NonConductor*%
%ADD10C,0.200000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD11RoundRect,0.250000X-0.625000X0.400000X-0.625000X-0.400000X0.625000X-0.400000X0.625000X0.400000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12C,1.700000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD13R,2.510000X1.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD14R,3.000000X6.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD15R,2.250000X2.250000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD16C,2.250000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD17RoundRect,2.500000X-2.500000X-2.500000X2.500000X-2.500000X2.500000X2.500000X-2.500000X2.500000X0*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD18C,0.800000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD19C,1.000000*%
%TD*%
G04 APERTURE END LIST*
D10*
X132638800Y-78435200D02*
X231241600Y-78435200D01*
X231241600Y-130556000D01*
X132638800Y-130556000D01*
X132638800Y-78435200D01*
D11*
%TO.P,R3,1*%
%TO.N,Net-(U1-MTCK{slash}GPIO39{slash}CLK_OUT3{slash}SUBSPICS1)*%
X146913600Y-87248400D03*
%TO.P,R3,2*%
%TO.N,Net-(D3-K)*%
X146913600Y-90348400D03*
%TD*%
D12*
%TO.P,U1,1,GND*%
%TO.N,Net-(Brd1-GND)*%
X136753600Y-120243600D03*
%TO.P,U1,2,3V3*%
%TO.N,Net-(BZ1-+)*%
X136753600Y-117703600D03*
%TO.P,U1,3,EN*%
%TO.N,unconnected-(U1-EN-Pad3)*%
X139293600Y-120243600D03*
%TO.P,U1,3v*%
%TO.N,N/C*%
X162153600Y-93723600D03*
%TO.P,U1,4,GPIO4/TOUCH4/ADC1_CH3*%
%TO.N,Net-(Jtouch1-Pin_1)*%
X139293600Y-117703600D03*
%TO.P,U1,5,GPIO5/TOUCH5/ADC1_CH4*%
%TO.N,Net-(Jtouch1-Pin_4)*%
X141833600Y-120243600D03*
%TO.P,U1,5v*%
%TO.N,N/C*%
X162153600Y-108963600D03*
%TO.P,U1,6,GPIO6/TOUCH6/ADC1_CH5*%
%TO.N,Net-(Jtouch1-Pin_2)*%
X141833600Y-117703600D03*
%TO.P,U1,7,GPIO7/TOUCH7/ADC1_CH6*%
%TO.N,Net-(Jtouch1-Pin_3)*%
X144373600Y-120243600D03*
%TO.P,U1,8,GPIO15/U0RTS/ADC2_CH4/XTAL_32K_P*%
%TO.N,unconnected-(U1-GPIO15{slash}U0RTS{slash}ADC2_CH4{slash}XTAL_32K_P-Pad8)*%
X144373600Y-117703600D03*
%TO.P,U1,9,GPIO16/U0CTS/ADC2_CH5/XTAL_32K_N*%
%TO.N,unconnected-(U1-GPIO16{slash}U0CTS{slash}ADC2_CH5{slash}XTAL_32K_N-Pad9)*%
X146913600Y-120243600D03*
%TO.P,U1,10,GPIO17/U1TXD/ADC2_CH6*%
%TO.N,Net-(Brd1-SDA)*%
X146913600Y-117703600D03*
%TO.P,U1,11,GPIO18/U1RXD/ADC2_CH7/CLK_OUT3*%
%TO.N,Net-(Brd1-SCL)*%
X149453600Y-120243600D03*
%TO.P,U1,13,GPIO19/U1RTS/ADC2_CH8/CLK_OUT2/USB_D-*%
%TO.N,unconnected-(U1-GPIO19{slash}U1RTS{slash}ADC2_CH8{slash}CLK_OUT2{slash}USB_D--Pad13)*%
X151993600Y-120243600D03*
%TO.P,U1,17,GPIO9/TOUCH9/ADC1_CH8/FSPIHD/SUBSPIHD*%
%TO.N,unconnected-(U1-GPIO9{slash}TOUCH9{slash}ADC1_CH8{slash}FSPIHD{slash}SUBSPIHD-Pad17)*%
X159613600Y-106423600D03*
%TO.P,U1,18,GPIO10/TOUCH10/ADC1_CH9/FSPICS0/FSPIIO4/SUBSPICS0*%
%TO.N,unconnected-(U1-GPIO10{slash}TOUCH10{slash}ADC1_CH9{slash}FSPICS0{slash}FSPIIO4{slash}SUBSPICS0-Pad18)*%
X162153600Y-103883600D03*
%TO.P,U1,19,GPIO11/TOUCH11/ADC2_CH0/FSPID/FSPIIO5/SUBSPID*%
%TO.N,unconnected-(U1-GPIO11{slash}TOUCH11{slash}ADC2_CH0{slash}FSPID{slash}FSPIIO5{slash}SUBSPID-Pad19)*%
X159613600Y-103883600D03*
%TO.P,U1,20,GPIO12/TOUCH12/ADC2_CH1/FSPICLK/FSPIIO6/SUBSPICLK*%
%TO.N,unconnected-(U1-GPIO12{slash}TOUCH12{slash}ADC2_CH1{slash}FSPICLK{slash}FSPIIO6{slash}SUBSPICLK-Pad20)*%
X162153600Y-101343600D03*
%TO.P,U1,21,GPIO13/TOUCH13/ADC2_CH2/FSPIQ/FSPIIO7/SUBSPIQ*%
%TO.N,unconnected-(U1-GPIO13{slash}TOUCH13{slash}ADC2_CH2{slash}FSPIQ{slash}FSPIIO7{slash}SUBSPIQ-Pad21)*%
X159613600Y-101343600D03*
%TO.P,U1,22,GPIO14/TOUCH14/ADC2_CH3/FSPIWP/FSPIDQS/SUBSPIWP*%
%TO.N,unconnected-(U1-GPIO14{slash}TOUCH14{slash}ADC2_CH3{slash}FSPIWP{slash}FSPIDQS{slash}SUBSPIWP-Pad22)*%
X162153600Y-98803600D03*
%TO.P,U1,23,GPIO21*%
%TO.N,unconnected-(U1-GPIO21-Pad23)*%
X159613600Y-98803600D03*
%TO.P,U1,24,GPIO47/SPICLK_P/SUBSPICLK_P_DIFF*%
%TO.N,unconnected-(U1-GPIO47{slash}SPICLK_P{slash}SUBSPICLK_P_DIFF-Pad24)*%
X162153600Y-96263600D03*
%TO.P,U1,25,GPIO48/SPICLK_N/SUBSPICLK_N_DIFF*%
%TO.N,unconnected-(U1-GPIO48{slash}SPICLK_N{slash}SUBSPICLK_N_DIFF-Pad25)*%
X159613600Y-96263600D03*
%TO.P,U1,27,GPIO0/BOOT*%
%TO.N,unconnected-(U1-GPIO0{slash}BOOT-Pad27)*%
X151993600Y-84543600D03*
%TO.P,U1,28,SPIIO6/GPIO35/FSPID/SUBSPID*%
%TO.N,unconnected-(U1-SPIIO6{slash}GPIO35{slash}FSPID{slash}SUBSPID-Pad28)*%
X151993600Y-82003600D03*
%TO.P,U1,29,SPIIO7/GPIO36/FSPICLK/SUBSPICLK*%
%TO.N,unconnected-(U1-SPIIO7{slash}GPIO36{slash}FSPICLK{slash}SUBSPICLK-Pad29)*%
X149453600Y-84543600D03*
%TO.P,U1,30,SPIDQS/GPIO37/FSPIQ/SUBSPIQ*%
%TO.N,unconnected-(U1-SPIDQS{slash}GPIO37{slash}FSPIQ{slash}SUBSPIQ-Pad30)*%
X149453600Y-82003600D03*
%TO.P,U1,32,MTCK/GPIO39/CLK_OUT3/SUBSPICS1*%
%TO.N,Net-(U1-MTCK{slash}GPIO39{slash}CLK_OUT3{slash}SUBSPICS1)*%
X146913600Y-82003600D03*
%TO.P,U1,33,MTDO/GPIO40/CLK_OUT2*%
%TO.N,Net-(U1-MTDO{slash}GPIO40{slash}CLK_OUT2)*%
X144373600Y-84543600D03*
%TO.P,U1,34,MTDI/GPIO41/CLK_OUT1*%
%TO.N,unconnected-(U1-MTDI{slash}GPIO41{slash}CLK_OUT1-Pad34)*%
X144373600Y-82003600D03*
%TO.P,U1,35,MTMS/GPIO42*%
%TO.N,Net-(U1-MTMS{slash}GPIO42)*%
X141833600Y-84543600D03*
%TO.P,U1,36,U0RXD/GPIO44/CLK_OUT2*%
%TO.N,unconnected-(U1-U0RXD{slash}GPIO44{slash}CLK_OUT2-Pad36)*%
X141833600Y-82003600D03*
%TO.P,U1,37,U0TXD/GPIO43/CLK_OUT1*%
%TO.N,unconnected-(U1-U0TXD{slash}GPIO43{slash}CLK_OUT1-Pad37)*%
X139293600Y-84543600D03*
%TO.P,U1,38,GPIO2/TOUCH2/ADC1_CH1*%
%TO.N,Net-(U1-GPIO2{slash}TOUCH2{slash}ADC1_CH1)*%
X139293600Y-82003600D03*
%TO.P,U1,39,GPIO1/TOUCH1/ADC1_CH0*%
%TO.N,Net-(BZ1--)*%
X136753600Y-84543600D03*
%TO.P,U1,40,GND*%
%TO.N,Net-(Brd1-GND)*%
X136753600Y-82003600D03*
%TO.P,U1,G*%
%TO.N,N/C*%
X159613600Y-93723600D03*
X159613600Y-108963600D03*
X162153600Y-106423600D03*
%TD*%
D11*
%TO.P,R2,1*%
%TO.N,Net-(U1-MTDO{slash}GPIO40{slash}CLK_OUT2)*%
X144373600Y-87248400D03*
%TO.P,R2,2*%
%TO.N,Net-(D2-K)*%
X144373600Y-90348400D03*
%TD*%
%TO.P,D1,1,K*%
%TO.N,Net-(D1-K)*%
X141833600Y-93090400D03*
%TO.P,D1,2,A*%
%TO.N,Net-(BZ1-+)*%
X141833600Y-96190400D03*
%TD*%
D13*
%TO.P,Brd1,1,GND*%
%TO.N,Net-(Brd1-GND)*%
X204825600Y-94945200D03*
%TO.P,Brd1,2,VCC*%
%TO.N,Net-(BZ1-+)*%
X201515600Y-92405200D03*
%TO.P,Brd1,3,SCL*%
%TO.N,Net-(Brd1-SCL)*%
X204825600Y-89865200D03*
%TO.P,Brd1,4,SDA*%
%TO.N,Net-(Brd1-SDA)*%
X201515600Y-87325200D03*
%TD*%
D14*
%TO.P,BZ1,1,+*%
%TO.N,Net-(BZ1-+)*%
X136798800Y-104952800D03*
%TO.P,BZ1,2,-*%
%TO.N,Net-(BZ1--)*%
X148798800Y-104952800D03*
%TD*%
D11*
%TO.P,R1,1*%
%TO.N,Net-(U1-MTMS{slash}GPIO42)*%
X141833600Y-87248400D03*
%TO.P,R1,2*%
%TO.N,Net-(D1-K)*%
X141833600Y-90348400D03*
%TD*%
D15*
%TO.P,SW1,1,A*%
%TO.N,Net-(U1-GPIO2{slash}TOUCH2{slash}ADC1_CH1)*%
X157176400Y-83312000D03*
D16*
%TO.P,SW1,2,A*%
%TO.N,Net-(BZ1-+)*%
X163676400Y-83312000D03*
%TD*%
D17*
%TO.P,Jtouch1,0,Pin_1*%
%TO.N,Net-(Jtouch1-Pin_1)*%
X178215200Y-115062000D03*
%TO.P,Jtouch1,1,Pin_2*%
%TO.N,Net-(Jtouch1-Pin_2)*%
X193215200Y-115062000D03*
%TO.P,Jtouch1,2,Pin_3*%
%TO.N,Net-(Jtouch1-Pin_3)*%
X208215200Y-115062000D03*
%TO.P,Jtouch1,3,Pin_4*%
%TO.N,Net-(Jtouch1-Pin_4)*%
X223215200Y-115062000D03*
%TD*%
D11*
%TO.P,D2,1,K*%
%TO.N,Net-(D2-K)*%
X144373600Y-93065600D03*
%TO.P,D2,2,A*%
%TO.N,Net-(BZ1-+)*%
X144373600Y-96165600D03*
%TD*%
%TO.P,D3,1,K*%
%TO.N,Net-(D3-K)*%
X146913600Y-93064400D03*
%TO.P,D3,2,A*%
%TO.N,Net-(BZ1-+)*%
X146913600Y-96164400D03*
%TD*%
D18*
%TO.N,*%
X112476000Y-55643600D03*
X252476000Y-145643600D03*
X252476000Y-55643600D03*
X112476000Y-145643600D03*
%TD*%
D19*
%TO.N,Net-(Jtouch1-Pin_2)*%
X141833600Y-117703600D02*
X141833600Y-113639600D01*
X141833600Y-113639600D02*
X163779200Y-113639600D01*
X163779200Y-122682000D02*
X193192400Y-122682000D01*
X193192400Y-122682000D02*
X193192400Y-115084800D01*
X163779200Y-113639600D02*
X163779200Y-122682000D01*
X193192400Y-115084800D02*
X193215200Y-115062000D01*
%TO.N,Net-(Jtouch1-Pin_4)*%
X223215200Y-128879600D02*
X141833600Y-128879600D01*
X223215200Y-115062000D02*
X223215200Y-128879600D01*
X141833600Y-128879600D02*
X141833600Y-120243600D01*
%TO.N,Net-(Jtouch1-Pin_1)*%
X139242800Y-117652800D02*
X139293600Y-117703600D01*
X139242800Y-111810800D02*
X139242800Y-117652800D01*
X174964000Y-111810800D02*
X139242800Y-111810800D01*
X178215200Y-115062000D02*
X174964000Y-111810800D01*
%TO.N,Net-(Jtouch1-Pin_3)*%
X208280000Y-127355600D02*
X208280000Y-115126800D01*
X144373600Y-120243600D02*
X144373600Y-127355600D01*
X144373600Y-127355600D02*
X208280000Y-127355600D01*
X208280000Y-115126800D02*
X208215200Y-115062000D01*
%TO.N,Net-(Brd1-SCL)*%
X149453600Y-125780800D02*
X149453600Y-120243600D01*
X201574400Y-125780800D02*
X149453600Y-125780800D01*
X198424800Y-89865200D02*
X198424800Y-99568000D01*
X204825600Y-89865200D02*
X198424800Y-89865200D01*
X201574400Y-102717600D02*
X201574400Y-125780800D01*
X198424800Y-99568000D02*
X201574400Y-102717600D01*
%TO.N,Net-(Brd1-SDA)*%
X200050400Y-104800400D02*
X200050400Y-124256800D01*
X195427600Y-100177600D02*
X200050400Y-104800400D01*
X146913600Y-117652800D02*
X146913600Y-117703600D01*
X201515600Y-87325200D02*
X195427600Y-87325200D01*
X161239200Y-124256800D02*
X161239200Y-117652800D01*
X161239200Y-117652800D02*
X146913600Y-117652800D01*
X195427600Y-87325200D02*
X195427600Y-100177600D01*
X200050400Y-124256800D02*
X161239200Y-124256800D01*
%TO.N,Net-(Brd1-GND)*%
X211819279Y-94945200D02*
X212034814Y-94729665D01*
X204825600Y-94945200D02*
X211819279Y-94945200D01*
X212034814Y-83519586D02*
X212039200Y-83515200D01*
X212039200Y-83515200D02*
X212039200Y-80010000D01*
X177736956Y-90791844D02*
X159613600Y-90791844D01*
X188518800Y-80010000D02*
X177736956Y-90791844D01*
X212039200Y-80010000D02*
X188518800Y-80010000D01*
X212034814Y-94729665D02*
X212034814Y-83519586D01*
X159613600Y-90791844D02*
X159613600Y-93723600D01*
%TO.N,Net-(BZ1-+)*%
X136753600Y-109626400D02*
X155498800Y-109626400D01*
X146913600Y-96164400D02*
X155498800Y-96164400D01*
X201548446Y-92438046D02*
X201515600Y-92405200D01*
X136753600Y-104998000D02*
X136798800Y-104952800D01*
X144348800Y-96190400D02*
X144373600Y-96165600D01*
X155498800Y-96164400D02*
X155498800Y-88087200D01*
X136753600Y-104998000D02*
X136753600Y-109626400D01*
X155498800Y-109626400D02*
X155498800Y-96164400D01*
X189788800Y-82905600D02*
X209510712Y-82905600D01*
X155498800Y-88087200D02*
X155549600Y-88036400D01*
X162153600Y-93723600D02*
X178970800Y-93723600D01*
X209510712Y-92438046D02*
X201548446Y-92438046D01*
X155549600Y-88036400D02*
X162052000Y-88036400D01*
X162052000Y-88036400D02*
X163676400Y-86412000D01*
X178970800Y-93723600D02*
X189788800Y-82905600D01*
X144373600Y-96165600D02*
X146912400Y-96165600D01*
X136753600Y-117703600D02*
X136753600Y-104998000D01*
X146912400Y-96165600D02*
X146913600Y-96164400D01*
X209510712Y-82905600D02*
X209510712Y-92438046D01*
X141833600Y-96190400D02*
X144348800Y-96190400D01*
X163676400Y-86412000D02*
X163676400Y-83312000D01*
%TO.N,Net-(BZ1--)*%
X143718800Y-99872800D02*
X148798800Y-104952800D01*
X136753600Y-99872800D02*
X143718800Y-99872800D01*
X136753600Y-84543600D02*
X136753600Y-99872800D01*
%TO.N,Net-(U1-GPIO2{slash}TOUCH2{slash}ADC1_CH1)*%
X139293600Y-82003600D02*
X139293600Y-79756000D01*
X139293600Y-79756000D02*
X157176400Y-79756000D01*
X157176400Y-79756000D02*
X157176400Y-83312000D01*
%TO.N,Net-(D1-K)*%
X141833600Y-90348400D02*
X141833600Y-93090400D01*
%TO.N,Net-(D2-K)*%
X144373600Y-90348400D02*
X144373600Y-93065600D01*
%TO.N,Net-(D3-K)*%
X146913600Y-90348400D02*
X146913600Y-93064400D01*
%TO.N,Net-(U1-MTMS{slash}GPIO42)*%
X141833600Y-84543600D02*
X141833600Y-87248400D01*
%TO.N,Net-(U1-MTDO{slash}GPIO40{slash}CLK_OUT2)*%
X144373600Y-84543600D02*
X144373600Y-87248400D01*
%TO.N,Net-(U1-MTCK{slash}GPIO39{slash}CLK_OUT3{slash}SUBSPICS1)*%
X146913600Y-82003600D02*
X146913600Y-87248400D01*
%TD*%
M02*
