D:\ispLEVER_Classic2_1\synpbase\bin64\c_ver.exe  -osyn  D:\myducuments\_junior_1\electricsystemdesign\isp_lab14\synwork\toplevel_comp.srs  -top  toplevel  -prodtype  synplify_pro  -nostructver -I d:\myducuments\_junior_1\electricsystemdesign\isp_lab14\  -I D:\ispLEVER_Classic2_1\synpbase\lib  -v2001  -encrypt  -pro  -dmgen  D:\myducuments\_junior_1\electricsystemdesign\isp_lab14\dm  -compiler_compatible -ui -fid2 -ram -sharing on -ll 2000 -autosm -lib work D:\ispLEVER_Classic2_1\ispcpld\..\cae_library\synthesis\verilog\mach.v -lib work D:\myducuments\_junior_1\electricsystemdesign\isp_lab14\isp_lab14.h -lib work D:\myducuments\_junior_1\electricsystemdesign\isp_lab14\vga_data.v -lib work D:\myducuments\_junior_1\electricsystemdesign\isp_lab14\FrameScan.v -lib work D:\myducuments\_junior_1\electricsystemdesign\isp_lab14\LineScan.v -lib work D:\myducuments\_junior_1\electricsystemdesign\isp_lab14\VCounter.v -lib work D:\myducuments\_junior_1\electricsystemdesign\isp_lab14\HCounter.v -lib work D:\myducuments\_junior_1\electricsystemdesign\isp_lab14\vga_ctrl.v -lib work D:\myducuments\_junior_1\electricsystemdesign\isp_lab14\vga_top.v -loga  D:\myducuments\_junior_1\electricsystemdesign\isp_lab14\toplevel.srr 
rc:1 success:1
D:\myducuments\_junior_1\electricsystemdesign\isp_lab14\synwork\toplevel_comp.srs|o|1685348231|9448
D:\ispLEVER_Classic2_1\ispcpld\..\cae_library\synthesis\verilog\mach.v|i|1336476608|12168
D:\myducuments\_junior_1\electricsystemdesign\isp_lab14\isp_lab14.h|i|1685345443|0
D:\myducuments\_junior_1\electricsystemdesign\isp_lab14\vga_data.v|i|1685348004|1153
D:\myducuments\_junior_1\electricsystemdesign\isp_lab14\FrameScan.v|i|1685348206|1909
D:\myducuments\_junior_1\electricsystemdesign\isp_lab14\LineScan.v|i|1685348189|1579
D:\myducuments\_junior_1\electricsystemdesign\isp_lab14\VCounter.v|i|1685345671|1048
D:\myducuments\_junior_1\electricsystemdesign\isp_lab14\HCounter.v|i|1685345736|926
D:\myducuments\_junior_1\electricsystemdesign\isp_lab14\vga_ctrl.v|i|1685345584|1108
D:\myducuments\_junior_1\electricsystemdesign\isp_lab14\vga_top.v|i|1685347940|820
D:\myducuments\_junior_1\electricsystemdesign\isp_lab14\toplevel.srr|o|1685348231|5025
D:\ispLEVER_Classic2_1\synpbase\bin\c_ver.exe|i|1401198650|2292224
D:\ispLEVER_Classic2_1\synpbase\bin64\c_ver.exe|i|1401198850|5829632
