
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl

WARNING: [Common 17-306] Update version (2017.4_AR70530) does not match product version (2018.1).

****** Vivado v2018.1_AR70530 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:\Xilinx\Vivado\2017.4\patches\AR70530\vivado/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0'. The one found in location 'c:/Xilinx/Vivado/2017.4/patches/AR70530/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_2/interfaces/hssio_ctrl.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2018.1/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_ctrl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_high_speed_selectio_wiz:hssio_data_bidir:1.0'. The one found in location 'c:/Xilinx/Vivado/2017.4/patches/AR70530/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_2/interfaces/hssio_data_bidir.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2018.1/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_data_bidir.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_high_speed_selectio_wiz:hssio_data_rx:1.0'. The one found in location 'c:/Xilinx/Vivado/2017.4/patches/AR70530/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_2/interfaces/hssio_data_rx.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2018.1/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_data_rx.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_high_speed_selectio_wiz:hssio_data_tx:1.0'. The one found in location 'c:/Xilinx/Vivado/2017.4/patches/AR70530/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_2/interfaces/hssio_data_tx.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2018.1/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_data_tx.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_high_speed_selectio_wiz:hssio_fab_to_ip:1.0'. The one found in location 'c:/Xilinx/Vivado/2017.4/patches/AR70530/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_2/interfaces/hssio_fab_to_ip.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2018.1/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_fab_to_ip.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_high_speed_selectio_wiz:hssio_ip_to_pins:1.0'. The one found in location 'c:/Xilinx/Vivado/2017.4/patches/AR70530/vivado/data/ip/xilinx/high_speed_selectio_wiz_v3_2/interfaces/hssio_ip_to_pins.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2018.1/data/ip/xilinx/high_speed_selectio_wiz_v3_3/interfaces/hssio_ip_to_pins.xml'
add_files: Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 738.078 ; gain = 452.070
Command: synth_design -top design_1_wrapper -part xczu3eg-sbva484-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 872 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 738.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/hdl_projects/u96_linux_hackster/u96_linux_hackster.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:20]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/hdl_projects/u96_linux_hackster/u96_linux_hackster.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [C:/hdl_projects/u96_linux_hackster/u96_linux_hackster.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:27]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/hdl_projects/u96_linux_hackster/u96_linux_hackster.srcs/sources_1/bd/design_1/synth/design_1.vhd:24]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_0' declared at 'C:/hdl_projects/u96_linux_hackster/u96_linux_hackster.runs/synth_1/.Xil/Vivado-20096-DESKTOP-HQKVQ13/realtime/design_1_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'design_1_axi_gpio_0_0' [C:/hdl_projects/u96_linux_hackster/u96_linux_hackster.srcs/sources_1/bd/design_1/synth/design_1.vhd:303]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [C:/hdl_projects/u96_linux_hackster/u96_linux_hackster.runs/synth_1/.Xil/Vivado-20096-DESKTOP-HQKVQ13/realtime/design_1_axi_gpio_0_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_axi_smc_0' declared at 'C:/hdl_projects/u96_linux_hackster/u96_linux_hackster.runs/synth_1/.Xil/Vivado-20096-DESKTOP-HQKVQ13/realtime/design_1_axi_smc_0_stub.vhdl:5' bound to instance 'axi_smc' of component 'design_1_axi_smc_0' [C:/hdl_projects/u96_linux_hackster/u96_linux_hackster.srcs/sources_1/bd/design_1/synth/design_1.vhd:326]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_smc_0' [C:/hdl_projects/u96_linux_hackster/u96_linux_hackster.runs/synth_1/.Xil/Vivado-20096-DESKTOP-HQKVQ13/realtime/design_1_axi_smc_0_stub.vhdl:106]
INFO: [Synth 8-3491] module 'design_1_rst_ps8_0_99M_0' declared at 'C:/hdl_projects/u96_linux_hackster/u96_linux_hackster.runs/synth_1/.Xil/Vivado-20096-DESKTOP-HQKVQ13/realtime/design_1_rst_ps8_0_99M_0_stub.vhdl:5' bound to instance 'rst_ps8_0_99M' of component 'design_1_rst_ps8_0_99M_0' [C:/hdl_projects/u96_linux_hackster/u96_linux_hackster.srcs/sources_1/bd/design_1/synth/design_1.vhd:424]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps8_0_99M_0' [C:/hdl_projects/u96_linux_hackster/u96_linux_hackster.runs/synth_1/.Xil/Vivado-20096-DESKTOP-HQKVQ13/realtime/design_1_rst_ps8_0_99M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_zynq_ultra_ps_e_0_0' declared at 'C:/hdl_projects/u96_linux_hackster/u96_linux_hackster.runs/synth_1/.Xil/Vivado-20096-DESKTOP-HQKVQ13/realtime/design_1_zynq_ultra_ps_e_0_0_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'design_1_zynq_ultra_ps_e_0_0' [C:/hdl_projects/u96_linux_hackster/u96_linux_hackster.srcs/sources_1/bd/design_1/synth/design_1.vhd:437]
INFO: [Synth 8-638] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [C:/hdl_projects/u96_linux_hackster/u96_linux_hackster.runs/synth_1/.Xil/Vivado-20096-DESKTOP-HQKVQ13/realtime/design_1_zynq_ultra_ps_e_0_0_stub.vhdl:54]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [C:/hdl_projects/u96_linux_hackster/u96_linux_hackster.srcs/sources_1/bd/design_1/synth/design_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [C:/hdl_projects/u96_linux_hackster/u96_linux_hackster.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 738.078 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 738.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 738.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/hdl_projects/u96_linux_hackster/u96_linux_hackster.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [c:/hdl_projects/u96_linux_hackster/u96_linux_hackster.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/hdl_projects/u96_linux_hackster/u96_linux_hackster.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [c:/hdl_projects/u96_linux_hackster/u96_linux_hackster.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [c:/hdl_projects/u96_linux_hackster/u96_linux_hackster.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Finished Parsing XDC File [c:/hdl_projects/u96_linux_hackster/u96_linux_hackster.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Parsing XDC File [c:/hdl_projects/u96_linux_hackster/u96_linux_hackster.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [c:/hdl_projects/u96_linux_hackster/u96_linux_hackster.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [C:/hdl_projects/u96_linux_hackster/u96_linux_hackster.srcs/constrs_1/new/const.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 26]]'. [C:/hdl_projects/u96_linux_hackster/u96_linux_hackster.srcs/constrs_1/new/const.xdc:4]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 65]]'. [C:/hdl_projects/u96_linux_hackster/u96_linux_hackster.srcs/constrs_1/new/const.xdc:7]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 66]]'. [C:/hdl_projects/u96_linux_hackster/u96_linux_hackster.srcs/constrs_1/new/const.xdc:10]
Finished Parsing XDC File [C:/hdl_projects/u96_linux_hackster/u96_linux_hackster.srcs/constrs_1/new/const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/hdl_projects/u96_linux_hackster/u96_linux_hackster.srcs/constrs_1/new/const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/hdl_projects/u96_linux_hackster/u96_linux_hackster.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/hdl_projects/u96_linux_hackster/u96_linux_hackster.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1468.461 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:49 . Memory (MB): peak = 1468.461 ; gain = 730.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:49 . Memory (MB): peak = 1468.461 ; gain = 730.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps8_0_99M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:49 . Memory (MB): peak = 1468.461 ; gain = 730.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:49 . Memory (MB): peak = 1468.461 ; gain = 730.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 1468.461 ; gain = 730.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'design_1_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:25 . Memory (MB): peak = 2076.887 ; gain = 1338.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:25 . Memory (MB): peak = 2076.887 ; gain = 1338.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:01:25 . Memory (MB): peak = 2077.797 ; gain = 1339.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:28 . Memory (MB): peak = 2078.547 ; gain = 1340.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:28 . Memory (MB): peak = 2078.547 ; gain = 1340.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:28 . Memory (MB): peak = 2078.547 ; gain = 1340.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:28 . Memory (MB): peak = 2078.547 ; gain = 1340.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:28 . Memory (MB): peak = 2078.547 ; gain = 1340.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:28 . Memory (MB): peak = 2078.547 ; gain = 1340.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_axi_gpio_0_0        |         1|
|2     |design_1_axi_smc_0           |         1|
|3     |design_1_rst_ps8_0_99M_0     |         1|
|4     |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |design_1_axi_gpio_0_0_bbox_0        |     1|
|2     |design_1_axi_smc_0_bbox_1           |     1|
|3     |design_1_rst_ps8_0_99M_0_bbox_2     |     1|
|4     |design_1_zynq_ultra_ps_e_0_0_bbox_3 |     1|
|5     |OBUF                                |     1|
+------+------------------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   777|
|2     |  design_1_i |design_1 |   776|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:28 . Memory (MB): peak = 2078.547 ; gain = 1340.469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:56 . Memory (MB): peak = 2078.547 ; gain = 610.086
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:28 . Memory (MB): peak = 2078.547 ; gain = 1340.469
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:33 . Memory (MB): peak = 2114.125 ; gain = 1376.047
INFO: [Common 17-1381] The checkpoint 'C:/hdl_projects/u96_linux_hackster/u96_linux_hackster.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 2114.391 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jul  8 15:49:53 2018...
