###############################################################
#  Generated by:      Cadence Encounter 14.26-s039_1
#  OS:                Linux x86_64(Host ID lab1-16.eng.utah.edu)
#  Generated on:      Wed Dec 16 22:57:31 2015
#  Design:            FPU_Control
#  Command:           optDesign -preCTS
###############################################################
Path 1: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_3_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_3_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.501
+ Phase Shift                  15.000
= Required Time                14.499
- Arrival Time                 12.943
= Slack Time                    1.556
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |              Net              |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                               |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------------------------+---------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                          |         |       |   0.566 |    2.122 | 
     | FE_OFC837_RSTn/IN                       |   v   | RSTn                          | INVX4   | 0.000 |   0.566 |    2.122 | 
     | FE_OFC837_RSTn/OUT                      |   ^   | FE_OFN837_RSTn                | INVX4   | 0.372 |   0.938 |    2.495 | 
     | FE_OFC838_RSTn/IN                       |   ^   | FE_OFN837_RSTn                | INVX8   | 0.000 |   0.939 |    2.495 | 
     | FE_OFC838_RSTn/OUT                      |   v   | FE_OFN838_RSTn                | INVX8   | 0.852 |   1.790 |    3.346 | 
     | U1601/IN                                |   v   | FE_OFN838_RSTn                | INVX8   | 0.070 |   1.860 |    3.416 | 
     | U1601/OUT                               |   ^   | n1833                         | INVX8   | 1.094 |   2.955 |    4.511 | 
     | FE_OFC490_n1833/IN                      |   ^   | n1833                         | INVX4   | 0.009 |   2.963 |    4.519 | 
     | FE_OFC490_n1833/OUT                     |   v   | FE_OFN490_n1833               | INVX4   | 0.453 |   3.416 |    4.972 | 
     | FE_OFC492_n1833/IN                      |   v   | FE_OFN490_n1833               | INVX4   | 0.000 |   3.416 |    4.972 | 
     | FE_OFC492_n1833/OUT                     |   ^   | FE_OFN492_n1833               | INVX4   | 0.892 |   4.308 |    5.864 | 
     | u_adder_cntrl/U1040/IN2                 |   ^   | FE_OFN492_n1833               | NOR2X1  | 0.016 |   4.324 |    5.880 | 
     | u_adder_cntrl/U1040/OUT                 |   v   | u_adder_cntrl/n885            | NOR2X1  | 1.145 |   5.469 |    7.025 | 
     | u_adder_cntrl/FE_OFC916_n885/IN         |   v   | u_adder_cntrl/n885            | BUF4X   | 0.001 |   5.470 |    7.026 | 
     | u_adder_cntrl/FE_OFC916_n885/OUT        |   v   | u_adder_cntrl/FE_OFN916_n885  | BUF4X   | 0.830 |   6.301 |    7.857 | 
     | u_adder_cntrl/U634/IN1                  |   v   | u_adder_cntrl/FE_OFN916_n885  | NANDX2  | 0.003 |   6.304 |    7.860 | 
     | u_adder_cntrl/U634/OUT                  |   ^   | u_adder_cntrl/n1118           | NANDX2  | 0.739 |   7.043 |    8.599 | 
     | u_adder_cntrl/U414/IN                   |   ^   | u_adder_cntrl/n1118           | INVX8   | 0.002 |   7.045 |    8.601 | 
     | u_adder_cntrl/U414/OUT                  |   v   | u_adder_cntrl/n821            | INVX8   | 0.848 |   7.893 |    9.449 | 
     | u_adder_cntrl/U1125/IN1                 |   v   | u_adder_cntrl/n821            | NAND3X1 | 0.015 |   7.908 |    9.465 | 
     | u_adder_cntrl/U1125/OUT                 |   ^   | u_adder_cntrl/n1008           | NAND3X1 | 1.495 |   9.404 |   10.960 | 
     | u_adder_cntrl/U1166/IN1                 |   ^   | u_adder_cntrl/n1008           | NOR2X1  | 0.001 |   9.405 |   10.961 | 
     | u_adder_cntrl/U1166/OUT                 |   v   | u_adder_cntrl/n1048           | NOR2X1  | 1.082 |  10.487 |   12.043 | 
     | u_adder_cntrl/FE_OFC647_n1048/IN        |   v   | u_adder_cntrl/n1048           | BUF4X   | 0.000 |  10.487 |   12.043 | 
     | u_adder_cntrl/FE_OFC647_n1048/OUT       |   v   | u_adder_cntrl/FE_OFN647_n1048 | BUF4X   | 0.729 |  11.216 |   12.772 | 
     | u_adder_cntrl/U1167/IN                  |   v   | u_adder_cntrl/FE_OFN647_n1048 | INVX4   | 0.002 |  11.218 |   12.775 | 
     | u_adder_cntrl/U1167/OUT                 |   ^   | u_adder_cntrl/n1009           | INVX4   | 0.216 |  11.434 |   12.991 | 
     | u_adder_cntrl/U1168/IN3                 |   ^   | u_adder_cntrl/n1009           | AOI21   | 0.000 |  11.434 |   12.991 | 
     | u_adder_cntrl/U1168/OUT                 |   v   | u_adder_cntrl/n1014           | AOI21   | 0.442 |  11.876 |   13.432 | 
     | u_adder_cntrl/U1171/IN1                 |   v   | u_adder_cntrl/n1014           | AOI22   | 0.000 |  11.876 |   13.433 | 
     | u_adder_cntrl/U1171/OUT                 |   ^   | u_adder_cntrl/n1026           | AOI22   | 0.482 |  12.358 |   13.914 | 
     | u_adder_cntrl/FE_RC_893_0/IN3           |   ^   | u_adder_cntrl/n1026           | NAND3X1 | 0.000 |  12.358 |   13.915 | 
     | u_adder_cntrl/FE_RC_893_0/OUT           |   v   | u_adder_cntrl/n1077           | NAND3X1 | 0.584 |  12.942 |   14.498 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_3_/D |   v   | u_adder_cntrl/n1077           | DFFRX1  | 0.001 |  12.943 |   14.499 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                           |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK   |        |       |   0.000 |   -1.556 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_3_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -1.556 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin MulCntrl_Op2_reg_0_/CLK 
Endpoint:   MulCntrl_Op2_reg_0_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.739
+ Phase Shift                  15.000
= Required Time                14.261
- Arrival Time                 12.371
= Slack Time                    1.890
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                       |       |                 |        |       |  Time   |   Time   | 
     |-----------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn            |        |       |   0.566 |    2.456 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.456 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.938 |    2.828 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    2.829 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    3.680 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    3.750 | 
     | U1601/OUT             |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    4.845 | 
     | U2215/IN2             |   ^   | n1833           | NOR2X1 | 0.006 |   2.961 |    4.851 | 
     | U2215/OUT             |   v   | n2176           | NOR2X1 | 2.305 |   5.266 |    7.156 | 
     | FE_OFC534_n2176/IN    |   v   | n2176           | BUF4X  | 0.011 |   5.277 |    7.167 | 
     | FE_OFC534_n2176/OUT   |   v   | FE_OFN534_n2176 | BUF4X  | 1.608 |   6.885 |    8.775 | 
     | U1769/IN              |   v   | FE_OFN534_n2176 | INVX4  | 0.005 |   6.890 |    8.780 | 
     | U1769/OUT             |   ^   | n1828           | INVX4  | 0.369 |   7.259 |    9.149 | 
     | U1885/IN              |   ^   | n1828           | INVX4  | 0.000 |   7.259 |    9.149 | 
     | U1885/OUT             |   v   | n1827           | INVX4  | 1.038 |   8.297 |   10.187 | 
     | U2216/IN1             |   v   | n1827           | NOR2X1 | 0.003 |   8.300 |   10.190 | 
     | U2216/OUT             |   ^   | n2175           | NOR2X1 | 0.510 |   8.810 |   10.700 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175           | BUF4X  | 0.000 |   8.810 |   10.700 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175 | BUF4X  | 0.797 |   9.607 |   11.497 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175 | INVX4  | 0.001 |   9.608 |   11.498 | 
     | U1716/OUT             |   v   | n1826           | INVX4  | 0.284 |   9.892 |   11.781 | 
     | U1805/IN              |   v   | n1826           | INVX4  | 0.000 |   9.892 |   11.782 | 
     | U1805/OUT             |   ^   | n1825           | INVX4  | 1.030 |  10.922 |   12.812 | 
     | U2217/IN2             |   ^   | n1825           | AOI22  | 0.002 |  10.924 |   12.814 | 
     | U2217/OUT             |   v   | n2144           | AOI22  | 0.748 |  11.672 |   13.562 | 
     | U1642/IN              |   v   | n2144           | INVX1  | 0.000 |  11.672 |   13.562 | 
     | U1642/OUT             |   ^   | n583            | INVX1  | 0.698 |  12.371 |   14.261 | 
     | MulCntrl_Op2_reg_0_/D |   ^   | n583            | DFFRX1 | 0.000 |  12.371 |   14.261 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                         |       |       |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK   |        |       |   0.000 |   -1.890 | 
     | MulCntrl_Op2_reg_0_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -1.890 | 
     +-------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin MulCntrl_Op2_reg_11_/CLK 
Endpoint:   MulCntrl_Op2_reg_11_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                   (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.766
+ Phase Shift                  15.000
= Required Time                14.234
- Arrival Time                 12.247
= Slack Time                    1.987
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                        |       |                 |        |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                   |   v   | RSTn            |        |       |   0.566 |    2.553 | 
     | FE_OFC837_RSTn/IN      |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.553 | 
     | FE_OFC837_RSTn/OUT     |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.938 |    2.926 | 
     | FE_OFC838_RSTn/IN      |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    2.926 | 
     | FE_OFC838_RSTn/OUT     |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    3.778 | 
     | U1601/IN               |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    3.847 | 
     | U1601/OUT              |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    4.942 | 
     | U2215/IN2              |   ^   | n1833           | NOR2X1 | 0.006 |   2.961 |    4.948 | 
     | U2215/OUT              |   v   | n2176           | NOR2X1 | 2.305 |   5.266 |    7.253 | 
     | FE_OFC534_n2176/IN     |   v   | n2176           | BUF4X  | 0.011 |   5.277 |    7.264 | 
     | FE_OFC534_n2176/OUT    |   v   | FE_OFN534_n2176 | BUF4X  | 1.608 |   6.885 |    8.872 | 
     | U1769/IN               |   v   | FE_OFN534_n2176 | INVX4  | 0.005 |   6.890 |    8.877 | 
     | U1769/OUT              |   ^   | n1828           | INVX4  | 0.369 |   7.259 |    9.246 | 
     | U1885/IN               |   ^   | n1828           | INVX4  | 0.000 |   7.259 |    9.246 | 
     | U1885/OUT              |   v   | n1827           | INVX4  | 1.038 |   8.297 |   10.284 | 
     | U2216/IN1              |   v   | n1827           | NOR2X1 | 0.003 |   8.300 |   10.287 | 
     | U2216/OUT              |   ^   | n2175           | NOR2X1 | 0.510 |   8.810 |   10.797 | 
     | FE_OFC533_n2175/IN     |   ^   | n2175           | BUF4X  | 0.000 |   8.810 |   10.797 | 
     | FE_OFC533_n2175/OUT    |   ^   | FE_OFN533_n2175 | BUF4X  | 0.797 |   9.607 |   11.594 | 
     | U1716/IN               |   ^   | FE_OFN533_n2175 | INVX4  | 0.001 |   9.608 |   11.595 | 
     | U1716/OUT              |   v   | n1826           | INVX4  | 0.284 |   9.892 |   11.879 | 
     | U1805/IN               |   v   | n1826           | INVX4  | 0.000 |   9.892 |   11.879 | 
     | U1805/OUT              |   ^   | n1825           | INVX4  | 1.030 |  10.922 |   12.909 | 
     | U2228/IN3              |   ^   | n1825           | AOI22  | 0.009 |  10.931 |   12.918 | 
     | U2228/OUT              |   v   | n2155           | AOI22  | 0.579 |  11.510 |   13.497 | 
     | U1628/IN               |   v   | n2155           | INVX1  | 0.000 |  11.510 |   13.497 | 
     | U1628/OUT              |   ^   | n572            | INVX1  | 0.737 |  12.247 |   14.234 | 
     | MulCntrl_Op2_reg_11_/D |   ^   | n572            | DFFRX1 | 0.000 |  12.247 |   14.234 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                          |       |       |        |       |  Time   |   Time   | 
     |--------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK   |        |       |   0.000 |   -1.987 | 
     | MulCntrl_Op2_reg_11_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -1.987 | 
     +--------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin MulCntrl_Op2_reg_15_/CLK 
Endpoint:   MulCntrl_Op2_reg_15_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                   (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.758
+ Phase Shift                  15.000
= Required Time                14.242
- Arrival Time                 12.250
= Slack Time                    1.992
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                        |       |                 |        |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                   |   v   | RSTn            |        |       |   0.566 |    2.558 | 
     | FE_OFC837_RSTn/IN      |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.558 | 
     | FE_OFC837_RSTn/OUT     |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.938 |    2.930 | 
     | FE_OFC838_RSTn/IN      |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    2.931 | 
     | FE_OFC838_RSTn/OUT     |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    3.782 | 
     | U1601/IN               |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    3.852 | 
     | U1601/OUT              |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    4.947 | 
     | U2215/IN2              |   ^   | n1833           | NOR2X1 | 0.006 |   2.961 |    4.953 | 
     | U2215/OUT              |   v   | n2176           | NOR2X1 | 2.305 |   5.266 |    7.258 | 
     | FE_OFC534_n2176/IN     |   v   | n2176           | BUF4X  | 0.011 |   5.277 |    7.269 | 
     | FE_OFC534_n2176/OUT    |   v   | FE_OFN534_n2176 | BUF4X  | 1.608 |   6.885 |    8.877 | 
     | U1769/IN               |   v   | FE_OFN534_n2176 | INVX4  | 0.005 |   6.890 |    8.882 | 
     | U1769/OUT              |   ^   | n1828           | INVX4  | 0.369 |   7.259 |    9.251 | 
     | U1885/IN               |   ^   | n1828           | INVX4  | 0.000 |   7.259 |    9.251 | 
     | U1885/OUT              |   v   | n1827           | INVX4  | 1.038 |   8.297 |   10.289 | 
     | U2216/IN1              |   v   | n1827           | NOR2X1 | 0.003 |   8.300 |   10.292 | 
     | U2216/OUT              |   ^   | n2175           | NOR2X1 | 0.510 |   8.810 |   10.802 | 
     | FE_OFC533_n2175/IN     |   ^   | n2175           | BUF4X  | 0.000 |   8.810 |   10.802 | 
     | FE_OFC533_n2175/OUT    |   ^   | FE_OFN533_n2175 | BUF4X  | 0.797 |   9.607 |   11.599 | 
     | U1716/IN               |   ^   | FE_OFN533_n2175 | INVX4  | 0.001 |   9.608 |   11.600 | 
     | U1716/OUT              |   v   | n1826           | INVX4  | 0.284 |   9.892 |   11.884 | 
     | U1805/IN               |   v   | n1826           | INVX4  | 0.000 |   9.892 |   11.884 | 
     | U1805/OUT              |   ^   | n1825           | INVX4  | 1.030 |  10.922 |   12.914 | 
     | U2232/IN3              |   ^   | n1825           | AOI22  | 0.003 |  10.925 |   12.917 | 
     | U2232/OUT              |   v   | n2159           | AOI22  | 0.596 |  11.521 |   13.513 | 
     | U1638/IN               |   v   | n2159           | INVX1  | 0.000 |  11.521 |   13.513 | 
     | U1638/OUT              |   ^   | n568            | INVX1  | 0.729 |  12.250 |   14.242 | 
     | MulCntrl_Op2_reg_15_/D |   ^   | n568            | DFFRX1 | 0.000 |  12.250 |   14.242 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                          |       |       |        |       |  Time   |   Time   | 
     |--------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK   |        |       |   0.000 |   -1.992 | 
     | MulCntrl_Op2_reg_15_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -1.992 | 
     +--------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin MulCntrl_Op1_reg_8_/CLK 
Endpoint:   MulCntrl_Op1_reg_8_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.757
+ Phase Shift                  15.000
= Required Time                14.243
- Arrival Time                 12.247
= Slack Time                    1.995
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                       |       |                 |        |       |  Time   |   Time   | 
     |-----------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn            |        |       |   0.566 |    2.561 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.561 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.938 |    2.934 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    2.934 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    3.786 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    3.855 | 
     | U1601/OUT             |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    4.950 | 
     | U2215/IN2             |   ^   | n1833           | NOR2X1 | 0.006 |   2.961 |    4.956 | 
     | U2215/OUT             |   v   | n2176           | NOR2X1 | 2.305 |   5.266 |    7.261 | 
     | FE_OFC534_n2176/IN    |   v   | n2176           | BUF4X  | 0.011 |   5.277 |    7.272 | 
     | FE_OFC534_n2176/OUT   |   v   | FE_OFN534_n2176 | BUF4X  | 1.608 |   6.885 |    8.880 | 
     | U1769/IN              |   v   | FE_OFN534_n2176 | INVX4  | 0.005 |   6.890 |    8.885 | 
     | U1769/OUT             |   ^   | n1828           | INVX4  | 0.369 |   7.259 |    9.254 | 
     | U1885/IN              |   ^   | n1828           | INVX4  | 0.000 |   7.259 |    9.254 | 
     | U1885/OUT             |   v   | n1827           | INVX4  | 1.038 |   8.297 |   10.292 | 
     | U2216/IN1             |   v   | n1827           | NOR2X1 | 0.003 |   8.300 |   10.295 | 
     | U2216/OUT             |   ^   | n2175           | NOR2X1 | 0.510 |   8.810 |   10.805 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175           | BUF4X  | 0.000 |   8.810 |   10.805 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175 | BUF4X  | 0.797 |   9.607 |   11.602 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175 | INVX4  | 0.001 |   9.608 |   11.603 | 
     | U1716/OUT             |   v   | n1826           | INVX4  | 0.284 |   9.892 |   11.887 | 
     | U1805/IN              |   v   | n1826           | INVX4  | 0.000 |   9.892 |   11.887 | 
     | U1805/OUT             |   ^   | n1825           | INVX4  | 1.030 |  10.922 |   12.917 | 
     | U2241/IN3             |   ^   | n1825           | AOI22  | 0.009 |  10.931 |   12.927 | 
     | U2241/OUT             |   v   | n2168           | AOI22  | 0.589 |  11.520 |   13.515 | 
     | U1655/IN              |   v   | n2168           | INVX1  | 0.000 |  11.520 |   13.515 | 
     | U1655/OUT             |   ^   | n559            | INVX1  | 0.727 |  12.247 |   14.242 | 
     | MulCntrl_Op1_reg_8_/D |   ^   | n559            | DFFRX1 | 0.000 |  12.247 |   14.243 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                         |       |       |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK   |        |       |   0.000 |   -1.995 | 
     | MulCntrl_Op1_reg_8_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -1.995 | 
     +-------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin MulCntrl_Op1_reg_13_/CLK 
Endpoint:   MulCntrl_Op1_reg_13_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                   (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.758
+ Phase Shift                  15.000
= Required Time                14.242
- Arrival Time                 12.245
= Slack Time                    1.997
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                        |       |                 |        |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                   |   v   | RSTn            |        |       |   0.566 |    2.563 | 
     | FE_OFC837_RSTn/IN      |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.563 | 
     | FE_OFC837_RSTn/OUT     |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.938 |    2.936 | 
     | FE_OFC838_RSTn/IN      |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    2.936 | 
     | FE_OFC838_RSTn/OUT     |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    3.787 | 
     | U1601/IN               |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    3.857 | 
     | U1601/OUT              |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    4.952 | 
     | U2215/IN2              |   ^   | n1833           | NOR2X1 | 0.006 |   2.961 |    4.958 | 
     | U2215/OUT              |   v   | n2176           | NOR2X1 | 2.305 |   5.266 |    7.263 | 
     | FE_OFC534_n2176/IN     |   v   | n2176           | BUF4X  | 0.011 |   5.277 |    7.274 | 
     | FE_OFC534_n2176/OUT    |   v   | FE_OFN534_n2176 | BUF4X  | 1.608 |   6.885 |    8.882 | 
     | U1769/IN               |   v   | FE_OFN534_n2176 | INVX4  | 0.005 |   6.890 |    8.887 | 
     | U1769/OUT              |   ^   | n1828           | INVX4  | 0.369 |   7.259 |    9.256 | 
     | U1885/IN               |   ^   | n1828           | INVX4  | 0.000 |   7.259 |    9.256 | 
     | U1885/OUT              |   v   | n1827           | INVX4  | 1.038 |   8.297 |   10.294 | 
     | U2216/IN1              |   v   | n1827           | NOR2X1 | 0.003 |   8.300 |   10.297 | 
     | U2216/OUT              |   ^   | n2175           | NOR2X1 | 0.510 |   8.810 |   10.807 | 
     | FE_OFC533_n2175/IN     |   ^   | n2175           | BUF4X  | 0.000 |   8.810 |   10.807 | 
     | FE_OFC533_n2175/OUT    |   ^   | FE_OFN533_n2175 | BUF4X  | 0.797 |   9.607 |   11.604 | 
     | U1716/IN               |   ^   | FE_OFN533_n2175 | INVX4  | 0.001 |   9.608 |   11.605 | 
     | U1716/OUT              |   v   | n1826           | INVX4  | 0.284 |   9.892 |   11.889 | 
     | U1805/IN               |   v   | n1826           | INVX4  | 0.000 |   9.892 |   11.889 | 
     | U1805/OUT              |   ^   | n1825           | INVX4  | 1.030 |  10.922 |   12.919 | 
     | U2246/IN3              |   ^   | n1825           | AOI22  | 0.011 |  10.932 |   12.929 | 
     | U2246/OUT              |   v   | n2173           | AOI22  | 0.585 |  11.518 |   13.515 | 
     | U1659/IN               |   v   | n2173           | INVX1  | 0.000 |  11.518 |   13.515 | 
     | U1659/OUT              |   ^   | n554            | INVX1  | 0.727 |  12.244 |   14.241 | 
     | MulCntrl_Op1_reg_13_/D |   ^   | n554            | DFFRX1 | 0.001 |  12.245 |   14.242 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                          |       |       |        |       |  Time   |   Time   | 
     |--------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK   |        |       |   0.000 |   -1.997 | 
     | MulCntrl_Op1_reg_13_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -1.997 | 
     +--------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin MulCntrl_Op2_reg_14_/CLK 
Endpoint:   MulCntrl_Op2_reg_14_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                   (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.756
+ Phase Shift                  15.000
= Required Time                14.244
- Arrival Time                 12.239
= Slack Time                    2.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                        |       |                 |        |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                   |   v   | RSTn            |        |       |   0.566 |    2.570 | 
     | FE_OFC837_RSTn/IN      |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.571 | 
     | FE_OFC837_RSTn/OUT     |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.938 |    2.943 | 
     | FE_OFC838_RSTn/IN      |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    2.943 | 
     | FE_OFC838_RSTn/OUT     |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    3.795 | 
     | U1601/IN               |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    3.865 | 
     | U1601/OUT              |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    4.959 | 
     | U2215/IN2              |   ^   | n1833           | NOR2X1 | 0.006 |   2.961 |    4.965 | 
     | U2215/OUT              |   v   | n2176           | NOR2X1 | 2.305 |   5.266 |    7.270 | 
     | FE_OFC534_n2176/IN     |   v   | n2176           | BUF4X  | 0.011 |   5.277 |    7.281 | 
     | FE_OFC534_n2176/OUT    |   v   | FE_OFN534_n2176 | BUF4X  | 1.608 |   6.885 |    8.889 | 
     | U1769/IN               |   v   | FE_OFN534_n2176 | INVX4  | 0.005 |   6.890 |    8.894 | 
     | U1769/OUT              |   ^   | n1828           | INVX4  | 0.369 |   7.259 |    9.263 | 
     | U1885/IN               |   ^   | n1828           | INVX4  | 0.000 |   7.259 |    9.264 | 
     | U1885/OUT              |   v   | n1827           | INVX4  | 1.038 |   8.297 |   10.301 | 
     | U2216/IN1              |   v   | n1827           | NOR2X1 | 0.003 |   8.300 |   10.304 | 
     | U2216/OUT              |   ^   | n2175           | NOR2X1 | 0.510 |   8.810 |   10.814 | 
     | FE_OFC533_n2175/IN     |   ^   | n2175           | BUF4X  | 0.000 |   8.810 |   10.814 | 
     | FE_OFC533_n2175/OUT    |   ^   | FE_OFN533_n2175 | BUF4X  | 0.797 |   9.607 |   11.611 | 
     | U1716/IN               |   ^   | FE_OFN533_n2175 | INVX4  | 0.001 |   9.608 |   11.612 | 
     | U1716/OUT              |   v   | n1826           | INVX4  | 0.284 |   9.892 |   11.896 | 
     | U1805/IN               |   v   | n1826           | INVX4  | 0.000 |   9.892 |   11.896 | 
     | U1805/OUT              |   ^   | n1825           | INVX4  | 1.030 |  10.922 |   12.926 | 
     | U2231/IN3              |   ^   | n1825           | AOI22  | 0.009 |  10.930 |   12.935 | 
     | U2231/OUT              |   v   | n2158           | AOI22  | 0.584 |  11.515 |   13.519 | 
     | U1635/IN               |   v   | n2158           | INVX1  | 0.000 |  11.515 |   13.519 | 
     | U1635/OUT              |   ^   | n569            | INVX1  | 0.724 |  12.239 |   14.243 | 
     | MulCntrl_Op2_reg_14_/D |   ^   | n569            | DFFRX1 | 0.000 |  12.239 |   14.244 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                          |       |       |        |       |  Time   |   Time   | 
     |--------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK   |        |       |   0.000 |   -2.004 | 
     | MulCntrl_Op2_reg_14_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.004 | 
     +--------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin MulCntrl_Op1_reg_3_/CLK 
Endpoint:   MulCntrl_Op1_reg_3_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.755
+ Phase Shift                  15.000
= Required Time                14.245
- Arrival Time                 12.223
= Slack Time                    2.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                       |       |                 |        |       |  Time   |   Time   | 
     |-----------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn            |        |       |   0.566 |    2.588 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.588 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.938 |    2.961 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    2.961 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    3.812 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    3.882 | 
     | U1601/OUT             |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    4.977 | 
     | U2215/IN2             |   ^   | n1833           | NOR2X1 | 0.006 |   2.961 |    4.983 | 
     | U2215/OUT             |   v   | n2176           | NOR2X1 | 2.305 |   5.266 |    7.288 | 
     | FE_OFC534_n2176/IN    |   v   | n2176           | BUF4X  | 0.011 |   5.277 |    7.299 | 
     | FE_OFC534_n2176/OUT   |   v   | FE_OFN534_n2176 | BUF4X  | 1.608 |   6.885 |    8.907 | 
     | U1769/IN              |   v   | FE_OFN534_n2176 | INVX4  | 0.005 |   6.890 |    8.912 | 
     | U1769/OUT             |   ^   | n1828           | INVX4  | 0.369 |   7.259 |    9.281 | 
     | U1885/IN              |   ^   | n1828           | INVX4  | 0.000 |   7.259 |    9.281 | 
     | U1885/OUT             |   v   | n1827           | INVX4  | 1.038 |   8.297 |   10.319 | 
     | U2216/IN1             |   v   | n1827           | NOR2X1 | 0.003 |   8.300 |   10.322 | 
     | U2216/OUT             |   ^   | n2175           | NOR2X1 | 0.510 |   8.810 |   10.832 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175           | BUF4X  | 0.000 |   8.810 |   10.832 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175 | BUF4X  | 0.797 |   9.607 |   11.629 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175 | INVX4  | 0.001 |   9.608 |   11.630 | 
     | U1716/OUT             |   v   | n1826           | INVX4  | 0.284 |   9.892 |   11.914 | 
     | U1805/IN              |   v   | n1826           | INVX4  | 0.000 |   9.892 |   11.914 | 
     | U1805/OUT             |   ^   | n1825           | INVX4  | 1.030 |  10.922 |   12.944 | 
     | U2236/IN3             |   ^   | n1825           | AOI22  | 0.002 |  10.924 |   12.946 | 
     | U2236/OUT             |   v   | n2163           | AOI22  | 0.579 |  11.503 |   13.525 | 
     | U1646/IN              |   v   | n2163           | INVX1  | 0.000 |  11.503 |   13.525 | 
     | U1646/OUT             |   ^   | n564            | INVX1  | 0.720 |  12.223 |   14.245 | 
     | MulCntrl_Op1_reg_3_/D |   ^   | n564            | DFFRX1 | 0.000 |  12.223 |   14.245 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                         |       |       |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK   |        |       |   0.000 |   -2.022 | 
     | MulCntrl_Op1_reg_3_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.022 | 
     +-------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin MulCntrl_Op1_reg_7_/CLK 
Endpoint:   MulCntrl_Op1_reg_7_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.746
+ Phase Shift                  15.000
= Required Time                14.254
- Arrival Time                 12.227
= Slack Time                    2.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                       |       |                 |        |       |  Time   |   Time   | 
     |-----------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn            |        |       |   0.566 |    2.593 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.593 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.938 |    2.966 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    2.966 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    3.817 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    3.887 | 
     | U1601/OUT             |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    4.982 | 
     | U2215/IN2             |   ^   | n1833           | NOR2X1 | 0.006 |   2.961 |    4.988 | 
     | U2215/OUT             |   v   | n2176           | NOR2X1 | 2.305 |   5.266 |    7.293 | 
     | FE_OFC534_n2176/IN    |   v   | n2176           | BUF4X  | 0.011 |   5.277 |    7.304 | 
     | FE_OFC534_n2176/OUT   |   v   | FE_OFN534_n2176 | BUF4X  | 1.608 |   6.885 |    8.912 | 
     | U1769/IN              |   v   | FE_OFN534_n2176 | INVX4  | 0.005 |   6.890 |    8.917 | 
     | U1769/OUT             |   ^   | n1828           | INVX4  | 0.369 |   7.259 |    9.286 | 
     | U1885/IN              |   ^   | n1828           | INVX4  | 0.000 |   7.259 |    9.286 | 
     | U1885/OUT             |   v   | n1827           | INVX4  | 1.038 |   8.297 |   10.324 | 
     | U2216/IN1             |   v   | n1827           | NOR2X1 | 0.003 |   8.300 |   10.327 | 
     | U2216/OUT             |   ^   | n2175           | NOR2X1 | 0.510 |   8.810 |   10.837 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175           | BUF4X  | 0.000 |   8.810 |   10.837 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175 | BUF4X  | 0.797 |   9.607 |   11.634 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175 | INVX4  | 0.001 |   9.608 |   11.635 | 
     | U1716/OUT             |   v   | n1826           | INVX4  | 0.284 |   9.892 |   11.919 | 
     | U1805/IN              |   v   | n1826           | INVX4  | 0.000 |   9.892 |   11.919 | 
     | U1805/OUT             |   ^   | n1825           | INVX4  | 1.030 |  10.922 |   12.949 | 
     | U2240/IN3             |   ^   | n1825           | AOI22  | 0.007 |  10.929 |   12.956 | 
     | U2240/OUT             |   v   | n2167           | AOI22  | 0.589 |  11.518 |   13.545 | 
     | U1653/IN              |   v   | n2167           | INVX1  | 0.000 |  11.518 |   13.545 | 
     | U1653/OUT             |   ^   | n560            | INVX1  | 0.709 |  12.227 |   14.254 | 
     | MulCntrl_Op1_reg_7_/D |   ^   | n560            | DFFRX1 | 0.000 |  12.227 |   14.254 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                         |       |       |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK   |        |       |   0.000 |   -2.027 | 
     | MulCntrl_Op1_reg_7_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.027 | 
     +-------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin MulCntrl_Op2_reg_1_/CLK 
Endpoint:   MulCntrl_Op2_reg_1_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.740
+ Phase Shift                  15.000
= Required Time                14.260
- Arrival Time                 12.231
= Slack Time                    2.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                       |       |                 |        |       |  Time   |   Time   | 
     |-----------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn            |        |       |   0.566 |    2.594 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.594 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.938 |    2.967 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    2.967 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    3.819 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    3.888 | 
     | U1601/OUT             |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    4.983 | 
     | U2215/IN2             |   ^   | n1833           | NOR2X1 | 0.006 |   2.961 |    4.989 | 
     | U2215/OUT             |   v   | n2176           | NOR2X1 | 2.305 |   5.266 |    7.294 | 
     | FE_OFC534_n2176/IN    |   v   | n2176           | BUF4X  | 0.011 |   5.277 |    7.305 | 
     | FE_OFC534_n2176/OUT   |   v   | FE_OFN534_n2176 | BUF4X  | 1.608 |   6.885 |    8.913 | 
     | U1769/IN              |   v   | FE_OFN534_n2176 | INVX4  | 0.005 |   6.890 |    8.918 | 
     | U1769/OUT             |   ^   | n1828           | INVX4  | 0.369 |   7.259 |    9.287 | 
     | U1885/IN              |   ^   | n1828           | INVX4  | 0.000 |   7.259 |    9.287 | 
     | U1885/OUT             |   v   | n1827           | INVX4  | 1.038 |   8.297 |   10.325 | 
     | U2216/IN1             |   v   | n1827           | NOR2X1 | 0.003 |   8.300 |   10.328 | 
     | U2216/OUT             |   ^   | n2175           | NOR2X1 | 0.510 |   8.810 |   10.838 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175           | BUF4X  | 0.000 |   8.810 |   10.838 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175 | BUF4X  | 0.797 |   9.607 |   11.635 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175 | INVX4  | 0.001 |   9.608 |   11.636 | 
     | U1716/OUT             |   v   | n1826           | INVX4  | 0.284 |   9.892 |   11.920 | 
     | U1805/IN              |   v   | n1826           | INVX4  | 0.000 |   9.892 |   11.920 | 
     | U1805/OUT             |   ^   | n1825           | INVX4  | 1.030 |  10.922 |   12.950 | 
     | U2218/IN3             |   ^   | n1825           | AOI22  | 0.002 |  10.924 |   12.952 | 
     | U2218/OUT             |   v   | n2145           | AOI22  | 0.604 |  11.528 |   13.556 | 
     | U1640/IN              |   v   | n2145           | INVX1  | 0.000 |  11.528 |   13.556 | 
     | U1640/OUT             |   ^   | n582            | INVX1  | 0.703 |  12.231 |   14.259 | 
     | MulCntrl_Op2_reg_1_/D |   ^   | n582            | DFFRX1 | 0.000 |  12.231 |   14.260 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                         |       |       |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK   |        |       |   0.000 |   -2.028 | 
     | MulCntrl_Op2_reg_1_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.028 | 
     +-------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin MulCntrl_Op1_reg_9_/CLK 
Endpoint:   MulCntrl_Op1_reg_9_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.727
+ Phase Shift                  15.000
= Required Time                14.273
- Arrival Time                 12.244
= Slack Time                    2.029
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                       |       |                 |        |       |  Time   |   Time   | 
     |-----------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn            |        |       |   0.566 |    2.595 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.595 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.938 |    2.967 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    2.967 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    3.819 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    3.889 | 
     | U1601/OUT             |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    4.983 | 
     | U2215/IN2             |   ^   | n1833           | NOR2X1 | 0.006 |   2.961 |    4.989 | 
     | U2215/OUT             |   v   | n2176           | NOR2X1 | 2.305 |   5.266 |    7.294 | 
     | FE_OFC534_n2176/IN    |   v   | n2176           | BUF4X  | 0.011 |   5.277 |    7.306 | 
     | FE_OFC534_n2176/OUT   |   v   | FE_OFN534_n2176 | BUF4X  | 1.608 |   6.885 |    8.913 | 
     | U1769/IN              |   v   | FE_OFN534_n2176 | INVX4  | 0.005 |   6.890 |    8.918 | 
     | U1769/OUT             |   ^   | n1828           | INVX4  | 0.369 |   7.259 |    9.288 | 
     | U1885/IN              |   ^   | n1828           | INVX4  | 0.000 |   7.259 |    9.288 | 
     | U1885/OUT             |   v   | n1827           | INVX4  | 1.038 |   8.297 |   10.325 | 
     | U2216/IN1             |   v   | n1827           | NOR2X1 | 0.003 |   8.300 |   10.328 | 
     | U2216/OUT             |   ^   | n2175           | NOR2X1 | 0.510 |   8.810 |   10.838 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175           | BUF4X  | 0.000 |   8.810 |   10.838 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175 | BUF4X  | 0.797 |   9.607 |   11.636 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175 | INVX4  | 0.001 |   9.608 |   11.636 | 
     | U1716/OUT             |   v   | n1826           | INVX4  | 0.284 |   9.892 |   11.920 | 
     | U1805/IN              |   v   | n1826           | INVX4  | 0.000 |   9.892 |   11.920 | 
     | U1805/OUT             |   ^   | n1825           | INVX4  | 1.030 |  10.922 |   12.950 | 
     | U2242/IN3             |   ^   | n1825           | AOI22  | 0.011 |  10.933 |   12.961 | 
     | U2242/OUT             |   v   | n2169           | AOI22  | 0.625 |  11.557 |   13.586 | 
     | U1658/IN              |   v   | n2169           | INVX1  | 0.000 |  11.557 |   13.586 | 
     | U1658/OUT             |   ^   | n558            | INVX1  | 0.687 |  12.244 |   14.273 | 
     | MulCntrl_Op1_reg_9_/D |   ^   | n558            | DFFRX1 | 0.000 |  12.244 |   14.273 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                         |       |       |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK   |        |       |   0.000 |   -2.029 | 
     | MulCntrl_Op1_reg_9_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.029 | 
     +-------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin MulCntrl_Op1_reg_11_/CLK 
Endpoint:   MulCntrl_Op1_reg_11_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                   (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.750
+ Phase Shift                  15.000
= Required Time                14.250
- Arrival Time                 12.219
= Slack Time                    2.031
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                        |       |                 |        |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                   |   v   | RSTn            |        |       |   0.566 |    2.597 | 
     | FE_OFC837_RSTn/IN      |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.597 | 
     | FE_OFC837_RSTn/OUT     |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.938 |    2.969 | 
     | FE_OFC838_RSTn/IN      |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    2.969 | 
     | FE_OFC838_RSTn/OUT     |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    3.821 | 
     | U1601/IN               |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    3.891 | 
     | U1601/OUT              |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    4.985 | 
     | U2215/IN2              |   ^   | n1833           | NOR2X1 | 0.006 |   2.961 |    4.991 | 
     | U2215/OUT              |   v   | n2176           | NOR2X1 | 2.305 |   5.266 |    7.296 | 
     | FE_OFC534_n2176/IN     |   v   | n2176           | BUF4X  | 0.011 |   5.277 |    7.308 | 
     | FE_OFC534_n2176/OUT    |   v   | FE_OFN534_n2176 | BUF4X  | 1.608 |   6.885 |    8.915 | 
     | U1769/IN               |   v   | FE_OFN534_n2176 | INVX4  | 0.005 |   6.890 |    8.920 | 
     | U1769/OUT              |   ^   | n1828           | INVX4  | 0.369 |   7.259 |    9.290 | 
     | U1885/IN               |   ^   | n1828           | INVX4  | 0.000 |   7.259 |    9.290 | 
     | U1885/OUT              |   v   | n1827           | INVX4  | 1.038 |   8.297 |   10.328 | 
     | U2216/IN1              |   v   | n1827           | NOR2X1 | 0.003 |   8.300 |   10.331 | 
     | U2216/OUT              |   ^   | n2175           | NOR2X1 | 0.510 |   8.810 |   10.840 | 
     | FE_OFC533_n2175/IN     |   ^   | n2175           | BUF4X  | 0.000 |   8.810 |   10.840 | 
     | FE_OFC533_n2175/OUT    |   ^   | FE_OFN533_n2175 | BUF4X  | 0.797 |   9.607 |   11.638 | 
     | U1716/IN               |   ^   | FE_OFN533_n2175 | INVX4  | 0.001 |   9.608 |   11.638 | 
     | U1716/OUT              |   v   | n1826           | INVX4  | 0.284 |   9.892 |   11.922 | 
     | U1805/IN               |   v   | n1826           | INVX4  | 0.000 |   9.892 |   11.923 | 
     | U1805/OUT              |   ^   | n1825           | INVX4  | 1.030 |  10.922 |   12.953 | 
     | U2244/IN3              |   ^   | n1825           | AOI22  | 0.004 |  10.926 |   12.957 | 
     | U2244/OUT              |   v   | n2171           | AOI22  | 0.579 |  11.505 |   13.535 | 
     | U1650/IN               |   v   | n2171           | INVX1  | 0.000 |  11.505 |   13.535 | 
     | U1650/OUT              |   ^   | n556            | INVX1  | 0.714 |  12.218 |   14.249 | 
     | MulCntrl_Op1_reg_11_/D |   ^   | n556            | DFFRX1 | 0.000 |  12.219 |   14.250 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                          |       |       |        |       |  Time   |   Time   | 
     |--------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK   |        |       |   0.000 |   -2.031 | 
     | MulCntrl_Op1_reg_11_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.031 | 
     +--------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin MulCntrl_Op2_reg_5_/CLK 
Endpoint:   MulCntrl_Op2_reg_5_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.734
+ Phase Shift                  15.000
= Required Time                14.266
- Arrival Time                 12.220
= Slack Time                    2.045
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                       |       |                 |        |       |  Time   |   Time   | 
     |-----------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn            |        |       |   0.566 |    2.612 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.612 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.938 |    2.984 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    2.984 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    3.836 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    3.906 | 
     | U1601/OUT             |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    5.000 | 
     | U2215/IN2             |   ^   | n1833           | NOR2X1 | 0.006 |   2.961 |    5.006 | 
     | U2215/OUT             |   v   | n2176           | NOR2X1 | 2.305 |   5.266 |    7.311 | 
     | FE_OFC534_n2176/IN    |   v   | n2176           | BUF4X  | 0.011 |   5.277 |    7.322 | 
     | FE_OFC534_n2176/OUT   |   v   | FE_OFN534_n2176 | BUF4X  | 1.608 |   6.885 |    8.930 | 
     | U1769/IN              |   v   | FE_OFN534_n2176 | INVX4  | 0.005 |   6.890 |    8.935 | 
     | U1769/OUT             |   ^   | n1828           | INVX4  | 0.369 |   7.259 |    9.305 | 
     | U1885/IN              |   ^   | n1828           | INVX4  | 0.000 |   7.259 |    9.305 | 
     | U1885/OUT             |   v   | n1827           | INVX4  | 1.038 |   8.297 |   10.342 | 
     | U2216/IN1             |   v   | n1827           | NOR2X1 | 0.003 |   8.300 |   10.345 | 
     | U2216/OUT             |   ^   | n2175           | NOR2X1 | 0.510 |   8.810 |   10.855 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175           | BUF4X  | 0.000 |   8.810 |   10.855 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175 | BUF4X  | 0.797 |   9.607 |   11.652 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175 | INVX4  | 0.001 |   9.608 |   11.653 | 
     | U1716/OUT             |   v   | n1826           | INVX4  | 0.284 |   9.892 |   11.937 | 
     | U1805/IN              |   v   | n1826           | INVX4  | 0.000 |   9.892 |   11.937 | 
     | U1805/OUT             |   ^   | n1825           | INVX4  | 1.030 |  10.922 |   12.967 | 
     | U2222/IN3             |   ^   | n1825           | AOI22  | 0.009 |  10.931 |   12.976 | 
     | U2222/OUT             |   v   | n2149           | AOI22  | 0.596 |  11.527 |   13.572 | 
     | U1634/IN              |   v   | n2149           | INVX1  | 0.000 |  11.527 |   13.572 | 
     | U1634/OUT             |   ^   | n578            | INVX1  | 0.693 |  12.220 |   14.265 | 
     | MulCntrl_Op2_reg_5_/D |   ^   | n578            | DFFRX1 | 0.000 |  12.220 |   14.266 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                         |       |       |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK   |        |       |   0.000 |   -2.045 | 
     | MulCntrl_Op2_reg_5_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.045 | 
     +-------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin MulCntrl_Op1_reg_12_/CLK 
Endpoint:   MulCntrl_Op1_reg_12_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                   (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.727
+ Phase Shift                  15.000
= Required Time                14.273
- Arrival Time                 12.223
= Slack Time                    2.050
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                        |       |                 |        |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                   |   v   | RSTn            |        |       |   0.566 |    2.616 | 
     | FE_OFC837_RSTn/IN      |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.616 | 
     | FE_OFC837_RSTn/OUT     |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.938 |    2.989 | 
     | FE_OFC838_RSTn/IN      |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    2.989 | 
     | FE_OFC838_RSTn/OUT     |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    3.841 | 
     | U1601/IN               |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    3.910 | 
     | U1601/OUT              |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    5.005 | 
     | U2215/IN2              |   ^   | n1833           | NOR2X1 | 0.006 |   2.961 |    5.011 | 
     | U2215/OUT              |   v   | n2176           | NOR2X1 | 2.305 |   5.266 |    7.316 | 
     | FE_OFC534_n2176/IN     |   v   | n2176           | BUF4X  | 0.011 |   5.277 |    7.327 | 
     | FE_OFC534_n2176/OUT    |   v   | FE_OFN534_n2176 | BUF4X  | 1.608 |   6.885 |    8.935 | 
     | U1769/IN               |   v   | FE_OFN534_n2176 | INVX4  | 0.005 |   6.890 |    8.940 | 
     | U1769/OUT              |   ^   | n1828           | INVX4  | 0.369 |   7.259 |    9.309 | 
     | U1885/IN               |   ^   | n1828           | INVX4  | 0.000 |   7.259 |    9.309 | 
     | U1885/OUT              |   v   | n1827           | INVX4  | 1.038 |   8.297 |   10.347 | 
     | U2216/IN1              |   v   | n1827           | NOR2X1 | 0.003 |   8.300 |   10.350 | 
     | U2216/OUT              |   ^   | n2175           | NOR2X1 | 0.510 |   8.810 |   10.860 | 
     | FE_OFC533_n2175/IN     |   ^   | n2175           | BUF4X  | 0.000 |   8.810 |   10.860 | 
     | FE_OFC533_n2175/OUT    |   ^   | FE_OFN533_n2175 | BUF4X  | 0.797 |   9.607 |   11.657 | 
     | U1716/IN               |   ^   | FE_OFN533_n2175 | INVX4  | 0.001 |   9.608 |   11.658 | 
     | U1716/OUT              |   v   | n1826           | INVX4  | 0.284 |   9.892 |   11.942 | 
     | U1805/IN               |   v   | n1826           | INVX4  | 0.000 |   9.892 |   11.942 | 
     | U1805/OUT              |   ^   | n1825           | INVX4  | 1.030 |  10.922 |   12.972 | 
     | U2245/IN3              |   ^   | n1825           | AOI22  | 0.011 |  10.932 |   12.983 | 
     | U2245/OUT              |   v   | n2172           | AOI22  | 0.607 |  11.539 |   13.590 | 
     | U1654/IN               |   v   | n2172           | INVX1  | 0.000 |  11.540 |   13.590 | 
     | U1654/OUT              |   ^   | n555            | INVX1  | 0.683 |  12.222 |   14.273 | 
     | MulCntrl_Op1_reg_12_/D |   ^   | n555            | DFFRX1 | 0.000 |  12.223 |   14.273 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                          |       |       |        |       |  Time   |   Time   | 
     |--------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK   |        |       |   0.000 |   -2.050 | 
     | MulCntrl_Op1_reg_12_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.050 | 
     +--------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin MulCntrl_Op1_reg_15_/CLK 
Endpoint:   MulCntrl_Op1_reg_15_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                   (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.736
+ Phase Shift                  15.000
= Required Time                14.264
- Arrival Time                 12.206
= Slack Time                    2.058
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                        |       |                 |        |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                   |   v   | RSTn            |        |       |   0.566 |    2.624 | 
     | FE_OFC837_RSTn/IN      |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.624 | 
     | FE_OFC837_RSTn/OUT     |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.938 |    2.996 | 
     | FE_OFC838_RSTn/IN      |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    2.997 | 
     | FE_OFC838_RSTn/OUT     |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    3.848 | 
     | U1601/IN               |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    3.918 | 
     | U1601/OUT              |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    5.013 | 
     | U2215/IN2              |   ^   | n1833           | NOR2X1 | 0.006 |   2.961 |    5.019 | 
     | U2215/OUT              |   v   | n2176           | NOR2X1 | 2.305 |   5.266 |    7.324 | 
     | FE_OFC534_n2176/IN     |   v   | n2176           | BUF4X  | 0.011 |   5.277 |    7.335 | 
     | FE_OFC534_n2176/OUT    |   v   | FE_OFN534_n2176 | BUF4X  | 1.608 |   6.885 |    8.943 | 
     | U1769/IN               |   v   | FE_OFN534_n2176 | INVX4  | 0.005 |   6.890 |    8.948 | 
     | U1769/OUT              |   ^   | n1828           | INVX4  | 0.369 |   7.259 |    9.317 | 
     | U1885/IN               |   ^   | n1828           | INVX4  | 0.000 |   7.259 |    9.317 | 
     | U1885/OUT              |   v   | n1827           | INVX4  | 1.038 |   8.297 |   10.355 | 
     | U2216/IN1              |   v   | n1827           | NOR2X1 | 0.003 |   8.300 |   10.358 | 
     | U2216/OUT              |   ^   | n2175           | NOR2X1 | 0.510 |   8.810 |   10.868 | 
     | FE_OFC533_n2175/IN     |   ^   | n2175           | BUF4X  | 0.000 |   8.810 |   10.868 | 
     | FE_OFC533_n2175/OUT    |   ^   | FE_OFN533_n2175 | BUF4X  | 0.797 |   9.607 |   11.665 | 
     | U1716/IN               |   ^   | FE_OFN533_n2175 | INVX4  | 0.001 |   9.608 |   11.666 | 
     | U1716/OUT              |   v   | n1826           | INVX4  | 0.284 |   9.892 |   11.949 | 
     | U1805/IN               |   v   | n1826           | INVX4  | 0.000 |   9.892 |   11.950 | 
     | U1805/OUT              |   ^   | n1825           | INVX4  | 1.030 |  10.922 |   12.980 | 
     | U2248/IN3              |   ^   | n1825           | AOI22  | 0.011 |  10.932 |   12.990 | 
     | U2248/OUT              |   v   | n2177           | AOI22  | 0.581 |  11.514 |   13.572 | 
     | U1651/IN               |   v   | n2177           | INVX1  | 0.000 |  11.514 |   13.572 | 
     | U1651/OUT              |   ^   | n552            | INVX1  | 0.692 |  12.206 |   14.264 | 
     | MulCntrl_Op1_reg_15_/D |   ^   | n552            | DFFRX1 | 0.000 |  12.206 |   14.264 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                          |       |       |        |       |  Time   |   Time   | 
     |--------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK   |        |       |   0.000 |   -2.058 | 
     | MulCntrl_Op1_reg_15_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.058 | 
     +--------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin MulCntrl_Op2_reg_6_/CLK 
Endpoint:   MulCntrl_Op2_reg_6_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.734
+ Phase Shift                  15.000
= Required Time                14.266
- Arrival Time                 12.207
= Slack Time                    2.060
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                       |       |                 |        |       |  Time   |   Time   | 
     |-----------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn            |        |       |   0.566 |    2.626 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.626 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.938 |    2.998 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    2.998 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    3.850 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    3.920 | 
     | U1601/OUT             |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    5.014 | 
     | U2215/IN2             |   ^   | n1833           | NOR2X1 | 0.006 |   2.961 |    5.020 | 
     | U2215/OUT             |   v   | n2176           | NOR2X1 | 2.305 |   5.266 |    7.325 | 
     | FE_OFC534_n2176/IN    |   v   | n2176           | BUF4X  | 0.011 |   5.277 |    7.337 | 
     | FE_OFC534_n2176/OUT   |   v   | FE_OFN534_n2176 | BUF4X  | 1.608 |   6.885 |    8.944 | 
     | U1769/IN              |   v   | FE_OFN534_n2176 | INVX4  | 0.005 |   6.890 |    8.949 | 
     | U1769/OUT             |   ^   | n1828           | INVX4  | 0.369 |   7.259 |    9.319 | 
     | U1885/IN              |   ^   | n1828           | INVX4  | 0.000 |   7.259 |    9.319 | 
     | U1885/OUT             |   v   | n1827           | INVX4  | 1.038 |   8.297 |   10.357 | 
     | U2216/IN1             |   v   | n1827           | NOR2X1 | 0.003 |   8.300 |   10.360 | 
     | U2216/OUT             |   ^   | n2175           | NOR2X1 | 0.510 |   8.810 |   10.869 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175           | BUF4X  | 0.000 |   8.810 |   10.869 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175 | BUF4X  | 0.797 |   9.607 |   11.667 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175 | INVX4  | 0.001 |   9.608 |   11.667 | 
     | U1716/OUT             |   v   | n1826           | INVX4  | 0.284 |   9.892 |   11.951 | 
     | U1805/IN              |   v   | n1826           | INVX4  | 0.000 |   9.892 |   11.951 | 
     | U1805/OUT             |   ^   | n1825           | INVX4  | 1.030 |  10.922 |   12.982 | 
     | U2223/IN3             |   ^   | n1825           | AOI22  | 0.009 |  10.931 |   12.990 | 
     | U2223/OUT             |   v   | n2150           | AOI22  | 0.586 |  11.517 |   13.577 | 
     | U1633/IN              |   v   | n2150           | INVX1  | 0.000 |  11.517 |   13.577 | 
     | U1633/OUT             |   ^   | n577            | INVX1  | 0.689 |  12.206 |   14.266 | 
     | MulCntrl_Op2_reg_6_/D |   ^   | n577            | DFFRX1 | 0.000 |  12.207 |   14.266 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                         |       |       |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK   |        |       |   0.000 |   -2.060 | 
     | MulCntrl_Op2_reg_6_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.060 | 
     +-------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin MulCntrl_Op2_reg_10_/CLK 
Endpoint:   MulCntrl_Op2_reg_10_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                   (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.738
+ Phase Shift                  15.000
= Required Time                14.262
- Arrival Time                 12.198
= Slack Time                    2.064
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                        |       |                 |        |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                   |   v   | RSTn            |        |       |   0.566 |    2.630 | 
     | FE_OFC837_RSTn/IN      |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.630 | 
     | FE_OFC837_RSTn/OUT     |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.938 |    3.002 | 
     | FE_OFC838_RSTn/IN      |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    3.003 | 
     | FE_OFC838_RSTn/OUT     |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    3.854 | 
     | U1601/IN               |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    3.924 | 
     | U1601/OUT              |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    5.019 | 
     | U2215/IN2              |   ^   | n1833           | NOR2X1 | 0.006 |   2.961 |    5.024 | 
     | U2215/OUT              |   v   | n2176           | NOR2X1 | 2.305 |   5.266 |    7.330 | 
     | FE_OFC534_n2176/IN     |   v   | n2176           | BUF4X  | 0.011 |   5.277 |    7.341 | 
     | FE_OFC534_n2176/OUT    |   v   | FE_OFN534_n2176 | BUF4X  | 1.608 |   6.885 |    8.949 | 
     | U1769/IN               |   v   | FE_OFN534_n2176 | INVX4  | 0.005 |   6.890 |    8.954 | 
     | U1769/OUT              |   ^   | n1828           | INVX4  | 0.369 |   7.259 |    9.323 | 
     | U1885/IN               |   ^   | n1828           | INVX4  | 0.000 |   7.259 |    9.323 | 
     | U1885/OUT              |   v   | n1827           | INVX4  | 1.038 |   8.297 |   10.361 | 
     | U2216/IN1              |   v   | n1827           | NOR2X1 | 0.003 |   8.300 |   10.364 | 
     | U2216/OUT              |   ^   | n2175           | NOR2X1 | 0.510 |   8.810 |   10.874 | 
     | FE_OFC533_n2175/IN     |   ^   | n2175           | BUF4X  | 0.000 |   8.810 |   10.874 | 
     | FE_OFC533_n2175/OUT    |   ^   | FE_OFN533_n2175 | BUF4X  | 0.797 |   9.607 |   11.671 | 
     | U1716/IN               |   ^   | FE_OFN533_n2175 | INVX4  | 0.001 |   9.608 |   11.672 | 
     | U1716/OUT              |   v   | n1826           | INVX4  | 0.284 |   9.892 |   11.955 | 
     | U1805/IN               |   v   | n1826           | INVX4  | 0.000 |   9.892 |   11.956 | 
     | U1805/OUT              |   ^   | n1825           | INVX4  | 1.030 |  10.922 |   12.986 | 
     | U2227/IN3              |   ^   | n1825           | AOI22  | 0.003 |  10.925 |   12.989 | 
     | U2227/OUT              |   v   | n2154           | AOI22  | 0.579 |  11.504 |   13.568 | 
     | U1648/IN               |   v   | n2154           | INVX1  | 0.000 |  11.504 |   13.568 | 
     | U1648/OUT              |   ^   | n573            | INVX1  | 0.694 |  12.198 |   14.262 | 
     | MulCntrl_Op2_reg_10_/D |   ^   | n573            | DFFRX1 | 0.000 |  12.198 |   14.262 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                          |       |       |        |       |  Time   |   Time   | 
     |--------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK   |        |       |   0.000 |   -2.064 | 
     | MulCntrl_Op2_reg_10_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.064 | 
     +--------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin MulCntrl_Op1_reg_10_/CLK 
Endpoint:   MulCntrl_Op1_reg_10_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                   (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.725
+ Phase Shift                  15.000
= Required Time                14.275
- Arrival Time                 12.203
= Slack Time                    2.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                        |       |                 |        |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                   |   v   | RSTn            |        |       |   0.566 |    2.637 | 
     | FE_OFC837_RSTn/IN      |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.638 | 
     | FE_OFC837_RSTn/OUT     |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.938 |    3.010 | 
     | FE_OFC838_RSTn/IN      |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    3.010 | 
     | FE_OFC838_RSTn/OUT     |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    3.862 | 
     | U1601/IN               |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    3.932 | 
     | U1601/OUT              |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    5.026 | 
     | U2215/IN2              |   ^   | n1833           | NOR2X1 | 0.006 |   2.961 |    5.032 | 
     | U2215/OUT              |   v   | n2176           | NOR2X1 | 2.305 |   5.266 |    7.337 | 
     | FE_OFC534_n2176/IN     |   v   | n2176           | BUF4X  | 0.011 |   5.277 |    7.348 | 
     | FE_OFC534_n2176/OUT    |   v   | FE_OFN534_n2176 | BUF4X  | 1.608 |   6.885 |    8.956 | 
     | U1769/IN               |   v   | FE_OFN534_n2176 | INVX4  | 0.005 |   6.890 |    8.961 | 
     | U1769/OUT              |   ^   | n1828           | INVX4  | 0.369 |   7.259 |    9.330 | 
     | U1885/IN               |   ^   | n1828           | INVX4  | 0.000 |   7.259 |    9.331 | 
     | U1885/OUT              |   v   | n1827           | INVX4  | 1.038 |   8.297 |   10.368 | 
     | U2216/IN1              |   v   | n1827           | NOR2X1 | 0.003 |   8.300 |   10.371 | 
     | U2216/OUT              |   ^   | n2175           | NOR2X1 | 0.510 |   8.810 |   10.881 | 
     | FE_OFC533_n2175/IN     |   ^   | n2175           | BUF4X  | 0.000 |   8.810 |   10.881 | 
     | FE_OFC533_n2175/OUT    |   ^   | FE_OFN533_n2175 | BUF4X  | 0.797 |   9.607 |   11.678 | 
     | U1716/IN               |   ^   | FE_OFN533_n2175 | INVX4  | 0.001 |   9.608 |   11.679 | 
     | U1716/OUT              |   v   | n1826           | INVX4  | 0.284 |   9.892 |   11.963 | 
     | U1805/IN               |   v   | n1826           | INVX4  | 0.000 |   9.892 |   11.963 | 
     | U1805/OUT              |   ^   | n1825           | INVX4  | 1.030 |  10.922 |   12.993 | 
     | U2243/IN3              |   ^   | n1825           | AOI22  | 0.010 |  10.932 |   13.004 | 
     | U2243/OUT              |   v   | n2170           | AOI22  | 0.595 |  11.527 |   13.599 | 
     | U1652/IN               |   v   | n2170           | INVX1  | 0.000 |  11.528 |   13.599 | 
     | U1652/OUT              |   ^   | n557            | INVX1  | 0.676 |  12.203 |   14.274 | 
     | MulCntrl_Op1_reg_10_/D |   ^   | n557            | DFFRX1 | 0.000 |  12.203 |   14.275 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                          |       |       |        |       |  Time   |   Time   | 
     |--------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK   |        |       |   0.000 |   -2.071 | 
     | MulCntrl_Op1_reg_10_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.071 | 
     +--------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin MulCntrl_Op1_reg_2_/CLK 
Endpoint:   MulCntrl_Op1_reg_2_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.726
+ Phase Shift                  15.000
= Required Time                14.274
- Arrival Time                 12.193
= Slack Time                    2.081
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                       |       |                 |        |       |  Time   |   Time   | 
     |-----------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn            |        |       |   0.566 |    2.648 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.648 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.938 |    3.020 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    3.020 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    3.872 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    3.942 | 
     | U1601/OUT             |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    5.036 | 
     | U2215/IN2             |   ^   | n1833           | NOR2X1 | 0.006 |   2.961 |    5.042 | 
     | U2215/OUT             |   v   | n2176           | NOR2X1 | 2.305 |   5.266 |    7.347 | 
     | FE_OFC534_n2176/IN    |   v   | n2176           | BUF4X  | 0.011 |   5.277 |    7.358 | 
     | FE_OFC534_n2176/OUT   |   v   | FE_OFN534_n2176 | BUF4X  | 1.608 |   6.885 |    8.966 | 
     | U1769/IN              |   v   | FE_OFN534_n2176 | INVX4  | 0.005 |   6.890 |    8.971 | 
     | U1769/OUT             |   ^   | n1828           | INVX4  | 0.369 |   7.259 |    9.341 | 
     | U1885/IN              |   ^   | n1828           | INVX4  | 0.000 |   7.259 |    9.341 | 
     | U1885/OUT             |   v   | n1827           | INVX4  | 1.038 |   8.297 |   10.378 | 
     | U2216/IN1             |   v   | n1827           | NOR2X1 | 0.003 |   8.300 |   10.381 | 
     | U2216/OUT             |   ^   | n2175           | NOR2X1 | 0.510 |   8.810 |   10.891 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175           | BUF4X  | 0.000 |   8.810 |   10.891 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175 | BUF4X  | 0.797 |   9.607 |   11.688 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175 | INVX4  | 0.001 |   9.608 |   11.689 | 
     | U1716/OUT             |   v   | n1826           | INVX4  | 0.284 |   9.892 |   11.973 | 
     | U1805/IN              |   v   | n1826           | INVX4  | 0.000 |   9.892 |   11.973 | 
     | U1805/OUT             |   ^   | n1825           | INVX4  | 1.030 |  10.922 |   13.003 | 
     | U2235/IN3             |   ^   | n1825           | AOI22  | 0.003 |  10.925 |   13.007 | 
     | U2235/OUT             |   v   | n2162           | AOI22  | 0.590 |  11.516 |   13.597 | 
     | U1644/IN              |   v   | n2162           | INVX1  | 0.000 |  11.516 |   13.597 | 
     | U1644/OUT             |   ^   | n565            | INVX1  | 0.677 |  12.192 |   14.274 | 
     | MulCntrl_Op1_reg_2_/D |   ^   | n565            | DFFRX1 | 0.000 |  12.193 |   14.274 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                         |       |       |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK   |        |       |   0.000 |   -2.081 | 
     | MulCntrl_Op1_reg_2_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.081 | 
     +-------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_0_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_0_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.460
+ Phase Shift                  15.000
= Required Time                14.540
- Arrival Time                 12.457
= Slack Time                    2.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |              Net              |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                               |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------------------------+---------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                          |         |       |   0.566 |    2.649 | 
     | FE_OFC837_RSTn/IN                       |   v   | RSTn                          | INVX4   | 0.000 |   0.566 |    2.649 | 
     | FE_OFC837_RSTn/OUT                      |   ^   | FE_OFN837_RSTn                | INVX4   | 0.372 |   0.938 |    3.022 | 
     | FE_OFC838_RSTn/IN                       |   ^   | FE_OFN837_RSTn                | INVX8   | 0.000 |   0.939 |    3.022 | 
     | FE_OFC838_RSTn/OUT                      |   v   | FE_OFN838_RSTn                | INVX8   | 0.852 |   1.790 |    3.873 | 
     | U1601/IN                                |   v   | FE_OFN838_RSTn                | INVX8   | 0.070 |   1.860 |    3.943 | 
     | U1601/OUT                               |   ^   | n1833                         | INVX8   | 1.094 |   2.955 |    5.038 | 
     | FE_OFC490_n1833/IN                      |   ^   | n1833                         | INVX4   | 0.009 |   2.963 |    5.046 | 
     | FE_OFC490_n1833/OUT                     |   v   | FE_OFN490_n1833               | INVX4   | 0.453 |   3.416 |    5.499 | 
     | FE_OFC492_n1833/IN                      |   v   | FE_OFN490_n1833               | INVX4   | 0.000 |   3.416 |    5.499 | 
     | FE_OFC492_n1833/OUT                     |   ^   | FE_OFN492_n1833               | INVX4   | 0.892 |   4.308 |    6.391 | 
     | u_adder_cntrl/U1040/IN2                 |   ^   | FE_OFN492_n1833               | NOR2X1  | 0.016 |   4.324 |    6.407 | 
     | u_adder_cntrl/U1040/OUT                 |   v   | u_adder_cntrl/n885            | NOR2X1  | 1.145 |   5.469 |    7.552 | 
     | u_adder_cntrl/FE_OFC916_n885/IN         |   v   | u_adder_cntrl/n885            | BUF4X   | 0.001 |   5.470 |    7.553 | 
     | u_adder_cntrl/FE_OFC916_n885/OUT        |   v   | u_adder_cntrl/FE_OFN916_n885  | BUF4X   | 0.830 |   6.301 |    8.384 | 
     | u_adder_cntrl/U634/IN1                  |   v   | u_adder_cntrl/FE_OFN916_n885  | NANDX2  | 0.003 |   6.304 |    8.387 | 
     | u_adder_cntrl/U634/OUT                  |   ^   | u_adder_cntrl/n1118           | NANDX2  | 0.739 |   7.043 |    9.126 | 
     | u_adder_cntrl/U414/IN                   |   ^   | u_adder_cntrl/n1118           | INVX8   | 0.002 |   7.045 |    9.128 | 
     | u_adder_cntrl/U414/OUT                  |   v   | u_adder_cntrl/n821            | INVX8   | 0.848 |   7.893 |    9.976 | 
     | u_adder_cntrl/U556/IN1                  |   v   | u_adder_cntrl/n821            | NANDX2  | 0.014 |   7.907 |    9.990 | 
     | u_adder_cntrl/U556/OUT                  |   ^   | u_adder_cntrl/n1001           | NANDX2  | 0.610 |   8.517 |   10.600 | 
     | u_adder_cntrl/U1110/IN2                 |   ^   | u_adder_cntrl/n1001           | NOR2X1  | 0.000 |   8.517 |   10.600 | 
     | u_adder_cntrl/U1110/OUT                 |   v   | u_adder_cntrl/n1038           | NOR2X1  | 0.585 |   9.102 |   11.185 | 
     | u_adder_cntrl/FE_OFC917_n1038/IN        |   v   | u_adder_cntrl/n1038           | BUF8X   | 0.000 |   9.102 |   11.185 | 
     | u_adder_cntrl/FE_OFC917_n1038/OUT       |   v   | u_adder_cntrl/FE_OFN917_n1038 | BUF8X   | 0.608 |   9.710 |   11.794 | 
     | u_adder_cntrl/U550/IN2                  |   v   | u_adder_cntrl/FE_OFN917_n1038 | NANDX2  | 0.000 |   9.711 |   11.794 | 
     | u_adder_cntrl/U550/OUT                  |   ^   | u_adder_cntrl/n1055           | NANDX2  | 0.336 |  10.047 |   12.130 | 
     | u_adder_cntrl/U549/IN                   |   ^   | u_adder_cntrl/n1055           | INVX4   | 0.000 |  10.047 |   12.130 | 
     | u_adder_cntrl/U549/OUT                  |   v   | u_adder_cntrl/n1045           | INVX4   | 0.367 |  10.414 |   12.497 | 
     | u_adder_cntrl/U1112/IN3                 |   v   | u_adder_cntrl/n1045           | AOI22   | 0.000 |  10.414 |   12.497 | 
     | u_adder_cntrl/U1112/OUT                 |   ^   | u_adder_cntrl/n956            | AOI22   | 0.581 |  10.995 |   13.079 | 
     | u_adder_cntrl/U1114/IN2                 |   ^   | u_adder_cntrl/n956            | AOI22   | 0.001 |  10.997 |   13.080 | 
     | u_adder_cntrl/U1114/OUT                 |   v   | u_adder_cntrl/n939            | AOI22   | 0.562 |  11.559 |   13.642 | 
     | u_adder_cntrl/U1115/IN2                 |   v   | u_adder_cntrl/n939            | NOR2X1  | 0.000 |  11.559 |   13.642 | 
     | u_adder_cntrl/U1115/OUT                 |   ^   | u_adder_cntrl/n949            | NOR2X1  | 0.424 |  11.983 |   14.066 | 
     | u_adder_cntrl/U1127/IN1                 |   ^   | u_adder_cntrl/n949            | NAND3X1 | 0.000 |  11.983 |   14.066 | 
     | u_adder_cntrl/U1127/OUT                 |   v   | u_adder_cntrl/n1080           | NAND3X1 | 0.473 |  12.456 |   14.539 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_0_/D |   v   | u_adder_cntrl/n1080           | DFFRX1  | 0.000 |  12.457 |   14.540 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                           |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK   |        |       |   0.000 |   -2.083 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_0_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.083 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin MulCntrl_Op1_reg_4_/CLK 
Endpoint:   MulCntrl_Op1_reg_4_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.726
+ Phase Shift                  15.000
= Required Time                14.274
- Arrival Time                 12.189
= Slack Time                    2.085
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                       |       |                 |        |       |  Time   |   Time   | 
     |-----------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn            |        |       |   0.566 |    2.651 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.651 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.938 |    3.023 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    3.024 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    3.875 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    3.945 | 
     | U1601/OUT             |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    5.040 | 
     | U2215/IN2             |   ^   | n1833           | NOR2X1 | 0.006 |   2.961 |    5.045 | 
     | U2215/OUT             |   v   | n2176           | NOR2X1 | 2.305 |   5.266 |    7.351 | 
     | FE_OFC534_n2176/IN    |   v   | n2176           | BUF4X  | 0.011 |   5.277 |    7.362 | 
     | FE_OFC534_n2176/OUT   |   v   | FE_OFN534_n2176 | BUF4X  | 1.608 |   6.885 |    8.970 | 
     | U1769/IN              |   v   | FE_OFN534_n2176 | INVX4  | 0.005 |   6.890 |    8.975 | 
     | U1769/OUT             |   ^   | n1828           | INVX4  | 0.369 |   7.259 |    9.344 | 
     | U1885/IN              |   ^   | n1828           | INVX4  | 0.000 |   7.259 |    9.344 | 
     | U1885/OUT             |   v   | n1827           | INVX4  | 1.038 |   8.297 |   10.382 | 
     | U2216/IN1             |   v   | n1827           | NOR2X1 | 0.003 |   8.300 |   10.385 | 
     | U2216/OUT             |   ^   | n2175           | NOR2X1 | 0.510 |   8.810 |   10.895 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175           | BUF4X  | 0.000 |   8.810 |   10.895 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175 | BUF4X  | 0.797 |   9.607 |   11.692 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175 | INVX4  | 0.001 |   9.608 |   11.692 | 
     | U1716/OUT             |   v   | n1826           | INVX4  | 0.284 |   9.892 |   11.976 | 
     | U1805/IN              |   v   | n1826           | INVX4  | 0.000 |   9.892 |   11.977 | 
     | U1805/OUT             |   ^   | n1825           | INVX4  | 1.030 |  10.922 |   13.007 | 
     | U2237/IN3             |   ^   | n1825           | AOI22  | 0.004 |  10.925 |   13.010 | 
     | U2237/OUT             |   v   | n2164           | AOI22  | 0.588 |  11.513 |   13.598 | 
     | U1647/IN              |   v   | n2164           | INVX1  | 0.000 |  11.513 |   13.598 | 
     | U1647/OUT             |   ^   | n563            | INVX1  | 0.676 |  12.189 |   14.274 | 
     | MulCntrl_Op1_reg_4_/D |   ^   | n563            | DFFRX1 | 0.000 |  12.189 |   14.274 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                         |       |       |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK   |        |       |   0.000 |   -2.085 | 
     | MulCntrl_Op1_reg_4_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.085 | 
     +-------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin MulCntrl_Op2_reg_8_/CLK 
Endpoint:   MulCntrl_Op2_reg_8_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.748
+ Phase Shift                  15.000
= Required Time                14.252
- Arrival Time                 12.167
= Slack Time                    2.085
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                       |       |                 |        |       |  Time   |   Time   | 
     |-----------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn            |        |       |   0.566 |    2.651 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.651 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.938 |    3.023 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    3.024 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    3.875 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    3.945 | 
     | U1601/OUT             |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    5.040 | 
     | U2215/IN2             |   ^   | n1833           | NOR2X1 | 0.006 |   2.961 |    5.045 | 
     | U2215/OUT             |   v   | n2176           | NOR2X1 | 2.305 |   5.266 |    7.351 | 
     | FE_OFC534_n2176/IN    |   v   | n2176           | BUF4X  | 0.011 |   5.277 |    7.362 | 
     | FE_OFC534_n2176/OUT   |   v   | FE_OFN534_n2176 | BUF4X  | 1.608 |   6.885 |    8.970 | 
     | U1769/IN              |   v   | FE_OFN534_n2176 | INVX4  | 0.005 |   6.890 |    8.975 | 
     | U1769/OUT             |   ^   | n1828           | INVX4  | 0.369 |   7.259 |    9.344 | 
     | U1885/IN              |   ^   | n1828           | INVX4  | 0.000 |   7.259 |    9.344 | 
     | U1885/OUT             |   v   | n1827           | INVX4  | 1.038 |   8.297 |   10.382 | 
     | U2216/IN1             |   v   | n1827           | NOR2X1 | 0.003 |   8.300 |   10.385 | 
     | U2216/OUT             |   ^   | n2175           | NOR2X1 | 0.510 |   8.810 |   10.895 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175           | BUF4X  | 0.000 |   8.810 |   10.895 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175 | BUF4X  | 0.797 |   9.607 |   11.692 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175 | INVX4  | 0.001 |   9.608 |   11.692 | 
     | U1716/OUT             |   v   | n1826           | INVX4  | 0.284 |   9.892 |   11.976 | 
     | U1805/IN              |   v   | n1826           | INVX4  | 0.000 |   9.892 |   11.977 | 
     | U1805/OUT             |   ^   | n1825           | INVX4  | 1.030 |  10.922 |   13.007 | 
     | U2225/IN3             |   ^   | n1825           | AOI22  | 0.008 |  10.930 |   13.015 | 
     | U2225/OUT             |   v   | n2152           | AOI22  | 0.584 |  11.513 |   13.598 | 
     | U1630/IN              |   v   | n2152           | INVX1  | 0.000 |  11.513 |   13.598 | 
     | U1630/OUT             |   ^   | n575            | INVX1  | 0.653 |  12.167 |   14.252 | 
     | MulCntrl_Op2_reg_8_/D |   ^   | n575            | DFFRX1 | 0.000 |  12.167 |   14.252 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                         |       |       |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK   |        |       |   0.000 |   -2.085 | 
     | MulCntrl_Op2_reg_8_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.085 | 
     +-------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin MulCntrl_Op2_reg_3_/CLK 
Endpoint:   MulCntrl_Op2_reg_3_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.743
+ Phase Shift                  15.000
= Required Time                14.257
- Arrival Time                 12.171
= Slack Time                    2.086
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                       |       |                 |        |       |  Time   |   Time   | 
     |-----------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn            |        |       |   0.566 |    2.652 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.652 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.938 |    3.025 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    3.025 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    3.876 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    3.946 | 
     | U1601/OUT             |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    5.041 | 
     | U2215/IN2             |   ^   | n1833           | NOR2X1 | 0.006 |   2.961 |    5.047 | 
     | U2215/OUT             |   v   | n2176           | NOR2X1 | 2.305 |   5.266 |    7.352 | 
     | FE_OFC534_n2176/IN    |   v   | n2176           | BUF4X  | 0.011 |   5.277 |    7.363 | 
     | FE_OFC534_n2176/OUT   |   v   | FE_OFN534_n2176 | BUF4X  | 1.608 |   6.885 |    8.971 | 
     | U1769/IN              |   v   | FE_OFN534_n2176 | INVX4  | 0.005 |   6.890 |    8.976 | 
     | U1769/OUT             |   ^   | n1828           | INVX4  | 0.369 |   7.259 |    9.345 | 
     | U1885/IN              |   ^   | n1828           | INVX4  | 0.000 |   7.259 |    9.345 | 
     | U1885/OUT             |   v   | n1827           | INVX4  | 1.038 |   8.297 |   10.383 | 
     | U2216/IN1             |   v   | n1827           | NOR2X1 | 0.003 |   8.300 |   10.386 | 
     | U2216/OUT             |   ^   | n2175           | NOR2X1 | 0.510 |   8.810 |   10.896 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175           | BUF4X  | 0.000 |   8.810 |   10.896 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175 | BUF4X  | 0.797 |   9.607 |   11.693 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175 | INVX4  | 0.001 |   9.608 |   11.694 | 
     | U1716/OUT             |   v   | n1826           | INVX4  | 0.284 |   9.892 |   11.978 | 
     | U1805/IN              |   v   | n1826           | INVX4  | 0.000 |   9.892 |   11.978 | 
     | U1805/OUT             |   ^   | n1825           | INVX4  | 1.030 |  10.922 |   13.008 | 
     | U2220/IN3             |   ^   | n1825           | AOI22  | 0.009 |  10.931 |   13.017 | 
     | U2220/OUT             |   v   | n2147           | AOI22  | 0.591 |  11.522 |   13.608 | 
     | U1637/IN              |   v   | n2147           | INVX1  | 0.000 |  11.522 |   13.608 | 
     | U1637/OUT             |   ^   | n580            | INVX1  | 0.649 |  12.171 |   14.257 | 
     | MulCntrl_Op2_reg_3_/D |   ^   | n580            | DFFRX1 | 0.000 |  12.171 |   14.257 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                         |       |       |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK   |        |       |   0.000 |   -2.086 | 
     | MulCntrl_Op2_reg_3_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.086 | 
     +-------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin MulCntrl_Op2_reg_7_/CLK 
Endpoint:   MulCntrl_Op2_reg_7_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.737
+ Phase Shift                  15.000
= Required Time                14.263
- Arrival Time                 12.166
= Slack Time                    2.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                       |       |                 |        |       |  Time   |   Time   | 
     |-----------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn            |        |       |   0.566 |    2.664 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.664 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.938 |    3.036 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    3.036 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    3.888 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    3.958 | 
     | U1601/OUT             |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    5.052 | 
     | U2215/IN2             |   ^   | n1833           | NOR2X1 | 0.006 |   2.961 |    5.058 | 
     | U2215/OUT             |   v   | n2176           | NOR2X1 | 2.305 |   5.266 |    7.363 | 
     | FE_OFC534_n2176/IN    |   v   | n2176           | BUF4X  | 0.011 |   5.277 |    7.375 | 
     | FE_OFC534_n2176/OUT   |   v   | FE_OFN534_n2176 | BUF4X  | 1.608 |   6.885 |    8.982 | 
     | U1769/IN              |   v   | FE_OFN534_n2176 | INVX4  | 0.005 |   6.890 |    8.987 | 
     | U1769/OUT             |   ^   | n1828           | INVX4  | 0.369 |   7.259 |    9.357 | 
     | U1885/IN              |   ^   | n1828           | INVX4  | 0.000 |   7.259 |    9.357 | 
     | U1885/OUT             |   v   | n1827           | INVX4  | 1.038 |   8.297 |   10.394 | 
     | U2216/IN1             |   v   | n1827           | NOR2X1 | 0.003 |   8.300 |   10.397 | 
     | U2216/OUT             |   ^   | n2175           | NOR2X1 | 0.510 |   8.810 |   10.907 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175           | BUF4X  | 0.000 |   8.810 |   10.907 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175 | BUF4X  | 0.797 |   9.607 |   11.704 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175 | INVX4  | 0.001 |   9.608 |   11.705 | 
     | U1716/OUT             |   v   | n1826           | INVX4  | 0.284 |   9.892 |   11.989 | 
     | U1805/IN              |   v   | n1826           | INVX4  | 0.000 |   9.892 |   11.989 | 
     | U1805/OUT             |   ^   | n1825           | INVX4  | 1.030 |  10.922 |   13.019 | 
     | U2224/IN3             |   ^   | n1825           | AOI22  | 0.008 |  10.930 |   13.028 | 
     | U2224/OUT             |   v   | n2151           | AOI22  | 0.594 |  11.524 |   13.621 | 
     | U1631/IN              |   v   | n2151           | INVX1  | 0.000 |  11.524 |   13.621 | 
     | U1631/OUT             |   ^   | n576            | INVX1  | 0.641 |  12.165 |   14.263 | 
     | MulCntrl_Op2_reg_7_/D |   ^   | n576            | DFFRX1 | 0.000 |  12.166 |   14.263 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                         |       |       |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK   |        |       |   0.000 |   -2.098 | 
     | MulCntrl_Op2_reg_7_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.098 | 
     +-------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin MulCntrl_Op2_reg_9_/CLK 
Endpoint:   MulCntrl_Op2_reg_9_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.742
+ Phase Shift                  15.000
= Required Time                14.258
- Arrival Time                 12.155
= Slack Time                    2.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                       |       |                 |        |       |  Time   |   Time   | 
     |-----------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn            |        |       |   0.566 |    2.669 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.669 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.938 |    3.042 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    3.042 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    3.894 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    3.963 | 
     | U1601/OUT             |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    5.058 | 
     | U2215/IN2             |   ^   | n1833           | NOR2X1 | 0.006 |   2.961 |    5.064 | 
     | U2215/OUT             |   v   | n2176           | NOR2X1 | 2.305 |   5.266 |    7.369 | 
     | FE_OFC534_n2176/IN    |   v   | n2176           | BUF4X  | 0.011 |   5.277 |    7.380 | 
     | FE_OFC534_n2176/OUT   |   v   | FE_OFN534_n2176 | BUF4X  | 1.608 |   6.885 |    8.988 | 
     | U1769/IN              |   v   | FE_OFN534_n2176 | INVX4  | 0.005 |   6.890 |    8.993 | 
     | U1769/OUT             |   ^   | n1828           | INVX4  | 0.369 |   7.259 |    9.362 | 
     | U1885/IN              |   ^   | n1828           | INVX4  | 0.000 |   7.259 |    9.362 | 
     | U1885/OUT             |   v   | n1827           | INVX4  | 1.038 |   8.297 |   10.400 | 
     | U2216/IN1             |   v   | n1827           | NOR2X1 | 0.003 |   8.300 |   10.403 | 
     | U2216/OUT             |   ^   | n2175           | NOR2X1 | 0.510 |   8.810 |   10.913 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175           | BUF4X  | 0.000 |   8.810 |   10.913 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175 | BUF4X  | 0.797 |   9.607 |   11.710 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175 | INVX4  | 0.001 |   9.608 |   11.711 | 
     | U1716/OUT             |   v   | n1826           | INVX4  | 0.284 |   9.892 |   11.995 | 
     | U1805/IN              |   v   | n1826           | INVX4  | 0.000 |   9.892 |   11.995 | 
     | U1805/OUT             |   ^   | n1825           | INVX4  | 1.030 |  10.922 |   13.025 | 
     | U2226/IN3             |   ^   | n1825           | AOI22  | 0.011 |  10.933 |   13.036 | 
     | U2226/OUT             |   v   | n2153           | AOI22  | 0.579 |  11.512 |   13.615 | 
     | U1629/IN              |   v   | n2153           | INVX1  | 0.000 |  11.512 |   13.615 | 
     | U1629/OUT             |   ^   | n574            | INVX1  | 0.643 |  12.155 |   14.258 | 
     | MulCntrl_Op2_reg_9_/D |   ^   | n574            | DFFRX1 | 0.000 |  12.155 |   14.258 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                         |       |       |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK   |        |       |   0.000 |   -2.103 | 
     | MulCntrl_Op2_reg_9_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.103 | 
     +-------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin MulCntrl_Op2_reg_2_/CLK 
Endpoint:   MulCntrl_Op2_reg_2_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.738
+ Phase Shift                  15.000
= Required Time                14.262
- Arrival Time                 12.151
= Slack Time                    2.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                       |       |                 |        |       |  Time   |   Time   | 
     |-----------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn            |        |       |   0.566 |    2.676 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.676 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.938 |    3.049 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    3.049 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    3.900 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    3.970 | 
     | U1601/OUT             |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    5.065 | 
     | U2215/IN2             |   ^   | n1833           | NOR2X1 | 0.006 |   2.961 |    5.071 | 
     | U2215/OUT             |   v   | n2176           | NOR2X1 | 2.305 |   5.266 |    7.376 | 
     | FE_OFC534_n2176/IN    |   v   | n2176           | BUF4X  | 0.011 |   5.277 |    7.387 | 
     | FE_OFC534_n2176/OUT   |   v   | FE_OFN534_n2176 | BUF4X  | 1.608 |   6.885 |    8.995 | 
     | U1769/IN              |   v   | FE_OFN534_n2176 | INVX4  | 0.005 |   6.890 |    9.000 | 
     | U1769/OUT             |   ^   | n1828           | INVX4  | 0.369 |   7.259 |    9.369 | 
     | U1885/IN              |   ^   | n1828           | INVX4  | 0.000 |   7.259 |    9.369 | 
     | U1885/OUT             |   v   | n1827           | INVX4  | 1.038 |   8.297 |   10.407 | 
     | U2216/IN1             |   v   | n1827           | NOR2X1 | 0.003 |   8.300 |   10.410 | 
     | U2216/OUT             |   ^   | n2175           | NOR2X1 | 0.510 |   8.810 |   10.920 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175           | BUF4X  | 0.000 |   8.810 |   10.920 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175 | BUF4X  | 0.797 |   9.607 |   11.717 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175 | INVX4  | 0.001 |   9.608 |   11.718 | 
     | U1716/OUT             |   v   | n1826           | INVX4  | 0.284 |   9.892 |   12.002 | 
     | U1805/IN              |   v   | n1826           | INVX4  | 0.000 |   9.892 |   12.002 | 
     | U1805/OUT             |   ^   | n1825           | INVX4  | 1.030 |  10.922 |   13.032 | 
     | U2219/IN3             |   ^   | n1825           | AOI22  | 0.009 |  10.931 |   13.041 | 
     | U2219/OUT             |   v   | n2146           | AOI22  | 0.581 |  11.512 |   13.622 | 
     | U1639/IN              |   v   | n2146           | INVX1  | 0.000 |  11.512 |   13.622 | 
     | U1639/OUT             |   ^   | n581            | INVX1  | 0.639 |  12.151 |   14.261 | 
     | MulCntrl_Op2_reg_2_/D |   ^   | n581            | DFFRX1 | 0.000 |  12.151 |   14.262 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                         |       |       |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK   |        |       |   0.000 |   -2.110 | 
     | MulCntrl_Op2_reg_2_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.110 | 
     +-------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin MulCntrl_Op2_reg_4_/CLK 
Endpoint:   MulCntrl_Op2_reg_4_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.736
+ Phase Shift                  15.000
= Required Time                14.264
- Arrival Time                 12.145
= Slack Time                    2.119
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                       |       |                 |        |       |  Time   |   Time   | 
     |-----------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn            |        |       |   0.566 |    2.685 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.685 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.938 |    3.057 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    3.058 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    3.909 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    3.979 | 
     | U1601/OUT             |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    5.074 | 
     | U2215/IN2             |   ^   | n1833           | NOR2X1 | 0.006 |   2.961 |    5.080 | 
     | U2215/OUT             |   v   | n2176           | NOR2X1 | 2.305 |   5.266 |    7.385 | 
     | FE_OFC534_n2176/IN    |   v   | n2176           | BUF4X  | 0.011 |   5.277 |    7.396 | 
     | FE_OFC534_n2176/OUT   |   v   | FE_OFN534_n2176 | BUF4X  | 1.608 |   6.885 |    9.004 | 
     | U1769/IN              |   v   | FE_OFN534_n2176 | INVX4  | 0.005 |   6.890 |    9.009 | 
     | U1769/OUT             |   ^   | n1828           | INVX4  | 0.369 |   7.259 |    9.378 | 
     | U1885/IN              |   ^   | n1828           | INVX4  | 0.000 |   7.259 |    9.378 | 
     | U1885/OUT             |   v   | n1827           | INVX4  | 1.038 |   8.297 |   10.416 | 
     | U2216/IN1             |   v   | n1827           | NOR2X1 | 0.003 |   8.300 |   10.419 | 
     | U2216/OUT             |   ^   | n2175           | NOR2X1 | 0.510 |   8.810 |   10.929 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175           | BUF4X  | 0.000 |   8.810 |   10.929 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175 | BUF4X  | 0.797 |   9.607 |   11.726 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175 | INVX4  | 0.001 |   9.608 |   11.727 | 
     | U1716/OUT             |   v   | n1826           | INVX4  | 0.284 |   9.892 |   12.010 | 
     | U1805/IN              |   v   | n1826           | INVX4  | 0.000 |   9.892 |   12.011 | 
     | U1805/OUT             |   ^   | n1825           | INVX4  | 1.030 |  10.922 |   13.041 | 
     | U2221/IN3             |   ^   | n1825           | AOI22  | 0.009 |  10.930 |   13.049 | 
     | U2221/OUT             |   v   | n2148           | AOI22  | 0.579 |  11.509 |   13.628 | 
     | U1636/IN              |   v   | n2148           | INVX1  | 0.000 |  11.509 |   13.628 | 
     | U1636/OUT             |   ^   | n579            | INVX1  | 0.635 |  12.144 |   14.263 | 
     | MulCntrl_Op2_reg_4_/D |   ^   | n579            | DFFRX1 | 0.000 |  12.145 |   14.264 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                         |       |       |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK   |        |       |   0.000 |   -2.119 | 
     | MulCntrl_Op2_reg_4_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.119 | 
     +-------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin MulCntrl_Op2_reg_12_/CLK 
Endpoint:   MulCntrl_Op2_reg_12_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                   (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.716
+ Phase Shift                  15.000
= Required Time                14.284
- Arrival Time                 12.114
= Slack Time                    2.170
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                        |       |                 |        |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                   |   v   | RSTn            |        |       |   0.566 |    2.736 | 
     | FE_OFC837_RSTn/IN      |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.737 | 
     | FE_OFC837_RSTn/OUT     |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.938 |    3.109 | 
     | FE_OFC838_RSTn/IN      |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    3.109 | 
     | FE_OFC838_RSTn/OUT     |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    3.961 | 
     | U1601/IN               |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    4.031 | 
     | U1601/OUT              |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    5.125 | 
     | U2215/IN2              |   ^   | n1833           | NOR2X1 | 0.006 |   2.961 |    5.131 | 
     | U2215/OUT              |   v   | n2176           | NOR2X1 | 2.305 |   5.266 |    7.436 | 
     | FE_OFC534_n2176/IN     |   v   | n2176           | BUF4X  | 0.011 |   5.277 |    7.447 | 
     | FE_OFC534_n2176/OUT    |   v   | FE_OFN534_n2176 | BUF4X  | 1.608 |   6.885 |    9.055 | 
     | U1769/IN               |   v   | FE_OFN534_n2176 | INVX4  | 0.005 |   6.890 |    9.060 | 
     | U1769/OUT              |   ^   | n1828           | INVX4  | 0.369 |   7.259 |    9.429 | 
     | U1885/IN               |   ^   | n1828           | INVX4  | 0.000 |   7.259 |    9.430 | 
     | U1885/OUT              |   v   | n1827           | INVX4  | 1.038 |   8.297 |   10.467 | 
     | U2216/IN1              |   v   | n1827           | NOR2X1 | 0.003 |   8.300 |   10.470 | 
     | U2216/OUT              |   ^   | n2175           | NOR2X1 | 0.510 |   8.810 |   10.980 | 
     | FE_OFC533_n2175/IN     |   ^   | n2175           | BUF4X  | 0.000 |   8.810 |   10.980 | 
     | FE_OFC533_n2175/OUT    |   ^   | FE_OFN533_n2175 | BUF4X  | 0.797 |   9.607 |   11.777 | 
     | U1716/IN               |   ^   | FE_OFN533_n2175 | INVX4  | 0.001 |   9.608 |   11.778 | 
     | U1716/OUT              |   v   | n1826           | INVX4  | 0.284 |   9.892 |   12.062 | 
     | U1805/IN               |   v   | n1826           | INVX4  | 0.000 |   9.892 |   12.062 | 
     | U1805/OUT              |   ^   | n1825           | INVX4  | 1.030 |  10.922 |   13.092 | 
     | U2229/IN3              |   ^   | n1825           | AOI22  | 0.011 |  10.933 |   13.103 | 
     | U2229/OUT              |   v   | n2156           | AOI22  | 0.586 |  11.519 |   13.689 | 
     | U1632/IN               |   v   | n2156           | INVX1  | 0.000 |  11.519 |   13.689 | 
     | U1632/OUT              |   ^   | n571            | INVX1  | 0.595 |  12.114 |   14.284 | 
     | MulCntrl_Op2_reg_12_/D |   ^   | n571            | DFFRX1 | 0.000 |  12.114 |   14.284 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                          |       |       |        |       |  Time   |   Time   | 
     |--------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK   |        |       |   0.000 |   -2.170 | 
     | MulCntrl_Op2_reg_12_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.170 | 
     +--------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin AdderCntrl_Op1_reg_12_/CLK 
Endpoint:   AdderCntrl_Op1_reg_12_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                     (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.736
+ Phase Shift                  15.000
= Required Time                14.264
- Arrival Time                 12.030
= Slack Time                    2.234
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                          |       |                 |        |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                     |   v   | RSTn            |        |       |   0.566 |    2.800 | 
     | FE_OFC837_RSTn/IN        |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.801 | 
     | FE_OFC837_RSTn/OUT       |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.939 |    3.173 | 
     | FE_OFC838_RSTn/IN        |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    3.173 | 
     | FE_OFC838_RSTn/OUT       |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    4.025 | 
     | U1601/IN                 |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    4.095 | 
     | U1601/OUT                |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    5.189 | 
     | U2249/IN2                |   ^   | n1833           | NOR2X1 | 0.008 |   2.963 |    5.197 | 
     | U2249/OUT                |   v   | n2210           | NOR2X1 | 2.170 |   5.133 |    7.367 | 
     | FE_OFC535_n2210/IN       |   v   | n2210           | INVX4  | 0.009 |   5.142 |    7.377 | 
     | FE_OFC535_n2210/OUT      |   ^   | FE_OFN535_n2210 | INVX4  | 1.154 |   6.296 |    8.531 | 
     | FE_OFC536_n2210/IN       |   ^   | FE_OFN535_n2210 | INVX4  | 0.003 |   6.299 |    8.533 | 
     | FE_OFC536_n2210/OUT      |   v   | FE_OFN536_n2210 | INVX4  | 0.679 |   6.978 |    9.212 | 
     | U1766/IN                 |   v   | FE_OFN536_n2210 | INVX4  | 0.006 |   6.984 |    9.219 | 
     | U1766/OUT                |   ^   | n1830           | INVX4  | 0.389 |   7.373 |    9.607 | 
     | U1807/IN                 |   ^   | n1830           | INVX8  | 0.000 |   7.373 |    9.607 | 
     | U1807/OUT                |   v   | n1829           | INVX8  | 0.647 |   8.020 |   10.254 | 
     | U2250/IN1                |   v   | n1829           | NOR2X1 | 0.008 |   8.028 |   10.262 | 
     | U2250/OUT                |   ^   | n2211           | NOR2X1 | 0.409 |   8.437 |   10.671 | 
     | FE_OFC621_n2211/IN       |   ^   | n2211           | BUF4X  | 0.000 |   8.437 |   10.672 | 
     | FE_OFC621_n2211/OUT      |   ^   | FE_OFN621_n2211 | BUF4X  | 0.753 |   9.190 |   11.424 | 
     | U1690/IN                 |   ^   | FE_OFN621_n2211 | INVX4  | 0.001 |   9.191 |   11.425 | 
     | U1690/OUT                |   v   | n1832           | INVX4  | 0.263 |   9.454 |   11.688 | 
     | U1806/IN                 |   v   | n1832           | INVX4  | 0.000 |   9.454 |   11.688 | 
     | U1806/OUT                |   ^   | n1831           | INVX4  | 1.022 |  10.476 |   12.711 | 
     | U2279/IN2                |   ^   | n1831           | AOI22  | 0.014 |  10.490 |   12.724 | 
     | U2279/OUT                |   v   | n2207           | AOI22  | 0.827 |  11.318 |   13.552 | 
     | U1649/IN                 |   v   | n2207           | INVX1  | 0.000 |  11.318 |   13.552 | 
     | U1649/OUT                |   ^   | n523            | INVX1  | 0.712 |  12.029 |   14.264 | 
     | AdderCntrl_Op1_reg_12_/D |   ^   | n523            | DFFRX1 | 0.000 |  12.030 |   14.264 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                            |       |       |        |       |  Time   |   Time   | 
     |----------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                        |   ^   | CLK   |        |       |   0.000 |   -2.234 | 
     | AdderCntrl_Op1_reg_12_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.234 | 
     +----------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin AdderCntrl_Op2_reg_3_/CLK 
Endpoint:   AdderCntrl_Op2_reg_3_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                    (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.733
+ Phase Shift                  15.000
= Required Time                14.267
- Arrival Time                 12.020
= Slack Time                    2.248
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                         |       |                 |        |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                    |   v   | RSTn            |        |       |   0.566 |    2.814 | 
     | FE_OFC837_RSTn/IN       |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.814 | 
     | FE_OFC837_RSTn/OUT      |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.939 |    3.186 | 
     | FE_OFC838_RSTn/IN       |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    3.186 | 
     | FE_OFC838_RSTn/OUT      |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    4.038 | 
     | U1601/IN                |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    4.108 | 
     | U1601/OUT               |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    5.202 | 
     | U2249/IN2               |   ^   | n1833           | NOR2X1 | 0.008 |   2.963 |    5.210 | 
     | U2249/OUT               |   v   | n2210           | NOR2X1 | 2.170 |   5.133 |    7.381 | 
     | FE_OFC535_n2210/IN      |   v   | n2210           | INVX4  | 0.009 |   5.142 |    7.390 | 
     | FE_OFC535_n2210/OUT     |   ^   | FE_OFN535_n2210 | INVX4  | 1.154 |   6.296 |    8.544 | 
     | FE_OFC536_n2210/IN      |   ^   | FE_OFN535_n2210 | INVX4  | 0.003 |   6.299 |    8.547 | 
     | FE_OFC536_n2210/OUT     |   v   | FE_OFN536_n2210 | INVX4  | 0.679 |   6.978 |    9.226 | 
     | U1766/IN                |   v   | FE_OFN536_n2210 | INVX4  | 0.006 |   6.984 |    9.232 | 
     | U1766/OUT               |   ^   | n1830           | INVX4  | 0.389 |   7.373 |    9.620 | 
     | U1807/IN                |   ^   | n1830           | INVX8  | 0.000 |   7.373 |    9.621 | 
     | U1807/OUT               |   v   | n1829           | INVX8  | 0.647 |   8.020 |   10.267 | 
     | U2250/IN1               |   v   | n1829           | NOR2X1 | 0.008 |   8.028 |   10.276 | 
     | U2250/OUT               |   ^   | n2211           | NOR2X1 | 0.409 |   8.437 |   10.685 | 
     | FE_OFC621_n2211/IN      |   ^   | n2211           | BUF4X  | 0.000 |   8.437 |   10.685 | 
     | FE_OFC621_n2211/OUT     |   ^   | FE_OFN621_n2211 | BUF4X  | 0.753 |   9.190 |   11.438 | 
     | U1690/IN                |   ^   | FE_OFN621_n2211 | INVX4  | 0.001 |   9.191 |   11.439 | 
     | U1690/OUT               |   v   | n1832           | INVX4  | 0.263 |   9.454 |   11.701 | 
     | U1806/IN                |   v   | n1832           | INVX4  | 0.000 |   9.454 |   11.702 | 
     | U1806/OUT               |   ^   | n1831           | INVX4  | 1.022 |  10.476 |   12.724 | 
     | U2254/IN2               |   ^   | n1831           | AOI22  | 0.007 |  10.484 |   12.731 | 
     | U2254/OUT               |   v   | n2182           | AOI22  | 0.829 |  11.313 |   13.560 | 
     | U1609/IN                |   v   | n2182           | INVX1  | 0.000 |  11.313 |   13.561 | 
     | U1609/OUT               |   ^   | n548            | INVX1  | 0.707 |  12.020 |   14.267 | 
     | AdderCntrl_Op2_reg_3_/D |   ^   | n548            | DFFRX1 | 0.000 |  12.020 |   14.267 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                       |   ^   | CLK   |        |       |   0.000 |   -2.248 | 
     | AdderCntrl_Op2_reg_3_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.248 | 
     +---------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin AdderCntrl_Op2_reg_7_/CLK 
Endpoint:   AdderCntrl_Op2_reg_7_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                    (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.757
+ Phase Shift                  15.000
= Required Time                14.243
- Arrival Time                 11.982
= Slack Time                    2.261
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                         |       |                 |        |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                    |   v   | RSTn            |        |       |   0.566 |    2.827 | 
     | FE_OFC837_RSTn/IN       |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.827 | 
     | FE_OFC837_RSTn/OUT      |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.939 |    3.200 | 
     | FE_OFC838_RSTn/IN       |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    3.200 | 
     | FE_OFC838_RSTn/OUT      |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    4.052 | 
     | U1601/IN                |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    4.121 | 
     | U1601/OUT               |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    5.216 | 
     | U2249/IN2               |   ^   | n1833           | NOR2X1 | 0.008 |   2.963 |    5.224 | 
     | U2249/OUT               |   v   | n2210           | NOR2X1 | 2.170 |   5.133 |    7.394 | 
     | FE_OFC535_n2210/IN      |   v   | n2210           | INVX4  | 0.009 |   5.142 |    7.403 | 
     | FE_OFC535_n2210/OUT     |   ^   | FE_OFN535_n2210 | INVX4  | 1.154 |   6.296 |    8.558 | 
     | FE_OFC536_n2210/IN      |   ^   | FE_OFN535_n2210 | INVX4  | 0.003 |   6.299 |    8.560 | 
     | FE_OFC536_n2210/OUT     |   v   | FE_OFN536_n2210 | INVX4  | 0.679 |   6.978 |    9.239 | 
     | U1766/IN                |   v   | FE_OFN536_n2210 | INVX4  | 0.006 |   6.984 |    9.245 | 
     | U1766/OUT               |   ^   | n1830           | INVX4  | 0.389 |   7.373 |    9.634 | 
     | U1807/IN                |   ^   | n1830           | INVX8  | 0.000 |   7.373 |    9.634 | 
     | U1807/OUT               |   v   | n1829           | INVX8  | 0.647 |   8.020 |   10.281 | 
     | U2250/IN1               |   v   | n1829           | NOR2X1 | 0.008 |   8.028 |   10.289 | 
     | U2250/OUT               |   ^   | n2211           | NOR2X1 | 0.409 |   8.437 |   10.698 | 
     | FE_OFC621_n2211/IN      |   ^   | n2211           | BUF4X  | 0.000 |   8.437 |   10.698 | 
     | FE_OFC621_n2211/OUT     |   ^   | FE_OFN621_n2211 | BUF4X  | 0.753 |   9.190 |   11.451 | 
     | U1690/IN                |   ^   | FE_OFN621_n2211 | INVX4  | 0.001 |   9.191 |   11.452 | 
     | U1690/OUT               |   v   | n1832           | INVX4  | 0.263 |   9.454 |   11.715 | 
     | U1806/IN                |   v   | n1832           | INVX4  | 0.000 |   9.454 |   11.715 | 
     | U1806/OUT               |   ^   | n1831           | INVX4  | 1.022 |  10.476 |   12.738 | 
     | U2258/IN2               |   ^   | n1831           | AOI22  | 0.008 |  10.484 |   12.745 | 
     | U2258/OUT               |   v   | n2186           | AOI22  | 0.766 |  11.250 |   13.511 | 
     | U1618/IN                |   v   | n2186           | INVX1  | 0.000 |  11.250 |   13.511 | 
     | U1618/OUT               |   ^   | n544            | INVX1  | 0.731 |  11.981 |   14.242 | 
     | AdderCntrl_Op2_reg_7_/D |   ^   | n544            | DFFRX1 | 0.000 |  11.982 |   14.243 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                       |   ^   | CLK   |        |       |   0.000 |   -2.261 | 
     | AdderCntrl_Op2_reg_7_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.261 | 
     +---------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin AdderCntrl_Op2_reg_6_/CLK 
Endpoint:   AdderCntrl_Op2_reg_6_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                    (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.760
+ Phase Shift                  15.000
= Required Time                14.240
- Arrival Time                 11.971
= Slack Time                    2.269
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                         |       |                 |        |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                    |   v   | RSTn            |        |       |   0.566 |    2.836 | 
     | FE_OFC837_RSTn/IN       |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.836 | 
     | FE_OFC837_RSTn/OUT      |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.939 |    3.208 | 
     | FE_OFC838_RSTn/IN       |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    3.208 | 
     | FE_OFC838_RSTn/OUT      |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    4.060 | 
     | U1601/IN                |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    4.130 | 
     | U1601/OUT               |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    5.224 | 
     | U2249/IN2               |   ^   | n1833           | NOR2X1 | 0.008 |   2.963 |    5.232 | 
     | U2249/OUT               |   v   | n2210           | NOR2X1 | 2.170 |   5.133 |    7.402 | 
     | FE_OFC535_n2210/IN      |   v   | n2210           | INVX4  | 0.009 |   5.142 |    7.412 | 
     | FE_OFC535_n2210/OUT     |   ^   | FE_OFN535_n2210 | INVX4  | 1.154 |   6.296 |    8.566 | 
     | FE_OFC536_n2210/IN      |   ^   | FE_OFN535_n2210 | INVX4  | 0.003 |   6.299 |    8.569 | 
     | FE_OFC536_n2210/OUT     |   v   | FE_OFN536_n2210 | INVX4  | 0.679 |   6.978 |    9.248 | 
     | U1766/IN                |   v   | FE_OFN536_n2210 | INVX4  | 0.006 |   6.984 |    9.254 | 
     | U1766/OUT               |   ^   | n1830           | INVX4  | 0.389 |   7.373 |    9.642 | 
     | U1807/IN                |   ^   | n1830           | INVX8  | 0.000 |   7.373 |    9.643 | 
     | U1807/OUT               |   v   | n1829           | INVX8  | 0.647 |   8.020 |   10.289 | 
     | U2250/IN1               |   v   | n1829           | NOR2X1 | 0.008 |   8.028 |   10.298 | 
     | U2250/OUT               |   ^   | n2211           | NOR2X1 | 0.409 |   8.437 |   10.707 | 
     | FE_OFC621_n2211/IN      |   ^   | n2211           | BUF4X  | 0.000 |   8.437 |   10.707 | 
     | FE_OFC621_n2211/OUT     |   ^   | FE_OFN621_n2211 | BUF4X  | 0.753 |   9.190 |   11.459 | 
     | U1690/IN                |   ^   | FE_OFN621_n2211 | INVX4  | 0.001 |   9.191 |   11.460 | 
     | U1690/OUT               |   v   | n1832           | INVX4  | 0.263 |   9.454 |   11.723 | 
     | U1806/IN                |   v   | n1832           | INVX4  | 0.000 |   9.454 |   11.723 | 
     | U1806/OUT               |   ^   | n1831           | INVX4  | 1.022 |  10.476 |   12.746 | 
     | U2257/IN2               |   ^   | n1831           | AOI22  | 0.004 |  10.481 |   12.750 | 
     | U2257/OUT               |   v   | n2185           | AOI22  | 0.757 |  11.237 |   13.507 | 
     | U1621/IN                |   v   | n2185           | INVX1  | 0.000 |  11.237 |   13.507 | 
     | U1621/OUT               |   ^   | n545            | INVX1  | 0.733 |  11.970 |   14.240 | 
     | AdderCntrl_Op2_reg_6_/D |   ^   | n545            | DFFRX1 | 0.000 |  11.971 |   14.240 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                       |   ^   | CLK   |        |       |   0.000 |   -2.269 | 
     | AdderCntrl_Op2_reg_6_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.269 | 
     +---------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin AdderCntrl_Op1_reg_13_/CLK 
Endpoint:   AdderCntrl_Op1_reg_13_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                     (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.760
+ Phase Shift                  15.000
= Required Time                14.240
- Arrival Time                 11.964
= Slack Time                    2.276
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                          |       |                 |        |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                     |   v   | RSTn            |        |       |   0.566 |    2.843 | 
     | FE_OFC837_RSTn/IN        |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.843 | 
     | FE_OFC837_RSTn/OUT       |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.939 |    3.215 | 
     | FE_OFC838_RSTn/IN        |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    3.215 | 
     | FE_OFC838_RSTn/OUT       |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    4.067 | 
     | U1601/IN                 |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    4.137 | 
     | U1601/OUT                |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    5.231 | 
     | U2249/IN2                |   ^   | n1833           | NOR2X1 | 0.008 |   2.963 |    5.239 | 
     | U2249/OUT                |   v   | n2210           | NOR2X1 | 2.170 |   5.133 |    7.409 | 
     | FE_OFC535_n2210/IN       |   v   | n2210           | INVX4  | 0.009 |   5.142 |    7.419 | 
     | FE_OFC535_n2210/OUT      |   ^   | FE_OFN535_n2210 | INVX4  | 1.154 |   6.296 |    8.573 | 
     | FE_OFC536_n2210/IN       |   ^   | FE_OFN535_n2210 | INVX4  | 0.003 |   6.299 |    8.576 | 
     | FE_OFC536_n2210/OUT      |   v   | FE_OFN536_n2210 | INVX4  | 0.679 |   6.978 |    9.255 | 
     | U1766/IN                 |   v   | FE_OFN536_n2210 | INVX4  | 0.006 |   6.984 |    9.261 | 
     | U1766/OUT                |   ^   | n1830           | INVX4  | 0.389 |   7.373 |    9.649 | 
     | U1807/IN                 |   ^   | n1830           | INVX8  | 0.000 |   7.373 |    9.650 | 
     | U1807/OUT                |   v   | n1829           | INVX8  | 0.647 |   8.020 |   10.296 | 
     | U2250/IN1                |   v   | n1829           | NOR2X1 | 0.008 |   8.028 |   10.305 | 
     | U2250/OUT                |   ^   | n2211           | NOR2X1 | 0.409 |   8.437 |   10.714 | 
     | FE_OFC621_n2211/IN       |   ^   | n2211           | BUF4X  | 0.000 |   8.437 |   10.714 | 
     | FE_OFC621_n2211/OUT      |   ^   | FE_OFN621_n2211 | BUF4X  | 0.753 |   9.190 |   11.466 | 
     | U1690/IN                 |   ^   | FE_OFN621_n2211 | INVX4  | 0.001 |   9.191 |   11.467 | 
     | U1690/OUT                |   v   | n1832           | INVX4  | 0.263 |   9.454 |   11.730 | 
     | U1806/IN                 |   v   | n1832           | INVX4  | 0.000 |   9.454 |   11.731 | 
     | U1806/OUT                |   ^   | n1831           | INVX4  | 1.022 |  10.476 |   12.753 | 
     | U2280/IN2                |   ^   | n1831           | AOI22  | 0.013 |  10.490 |   12.766 | 
     | U2280/OUT                |   v   | n2208           | AOI22  | 0.744 |  11.234 |   13.510 | 
     | U1645/IN                 |   v   | n2208           | INVX1  | 0.000 |  11.234 |   13.510 | 
     | U1645/OUT                |   ^   | n522            | INVX1  | 0.729 |  11.963 |   14.240 | 
     | AdderCntrl_Op1_reg_13_/D |   ^   | n522            | DFFRX1 | 0.001 |  11.964 |   14.240 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                            |       |       |        |       |  Time   |   Time   | 
     |----------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                        |   ^   | CLK   |        |       |   0.000 |   -2.276 | 
     | AdderCntrl_Op1_reg_13_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.276 | 
     +----------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin AdderCntrl_Op1_reg_5_/CLK 
Endpoint:   AdderCntrl_Op1_reg_5_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                    (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.751
+ Phase Shift                  15.000
= Required Time                14.249
- Arrival Time                 11.967
= Slack Time                    2.282
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                         |       |                 |        |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                    |   v   | RSTn            |        |       |   0.566 |    2.848 | 
     | FE_OFC837_RSTn/IN       |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.848 | 
     | FE_OFC837_RSTn/OUT      |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.939 |    3.220 | 
     | FE_OFC838_RSTn/IN       |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    3.221 | 
     | FE_OFC838_RSTn/OUT      |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    4.072 | 
     | U1601/IN                |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    4.142 | 
     | U1601/OUT               |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    5.237 | 
     | U2249/IN2               |   ^   | n1833           | NOR2X1 | 0.008 |   2.963 |    5.245 | 
     | U2249/OUT               |   v   | n2210           | NOR2X1 | 2.170 |   5.133 |    7.415 | 
     | FE_OFC535_n2210/IN      |   v   | n2210           | INVX4  | 0.009 |   5.142 |    7.424 | 
     | FE_OFC535_n2210/OUT     |   ^   | FE_OFN535_n2210 | INVX4  | 1.154 |   6.296 |    8.578 | 
     | FE_OFC536_n2210/IN      |   ^   | FE_OFN535_n2210 | INVX4  | 0.003 |   6.299 |    8.581 | 
     | FE_OFC536_n2210/OUT     |   v   | FE_OFN536_n2210 | INVX4  | 0.679 |   6.978 |    9.260 | 
     | U1766/IN                |   v   | FE_OFN536_n2210 | INVX4  | 0.006 |   6.984 |    9.266 | 
     | U1766/OUT               |   ^   | n1830           | INVX4  | 0.389 |   7.373 |    9.655 | 
     | U1807/IN                |   ^   | n1830           | INVX8  | 0.000 |   7.373 |    9.655 | 
     | U1807/OUT               |   v   | n1829           | INVX8  | 0.647 |   8.020 |   10.302 | 
     | U2250/IN1               |   v   | n1829           | NOR2X1 | 0.008 |   8.028 |   10.310 | 
     | U2250/OUT               |   ^   | n2211           | NOR2X1 | 0.409 |   8.437 |   10.719 | 
     | FE_OFC621_n2211/IN      |   ^   | n2211           | BUF4X  | 0.000 |   8.437 |   10.719 | 
     | FE_OFC621_n2211/OUT     |   ^   | FE_OFN621_n2211 | BUF4X  | 0.753 |   9.190 |   11.472 | 
     | U1690/IN                |   ^   | FE_OFN621_n2211 | INVX4  | 0.001 |   9.191 |   11.473 | 
     | U1690/OUT               |   v   | n1832           | INVX4  | 0.263 |   9.454 |   11.736 | 
     | U1806/IN                |   v   | n1832           | INVX4  | 0.000 |   9.454 |   11.736 | 
     | U1806/OUT               |   ^   | n1831           | INVX4  | 1.022 |  10.476 |   12.758 | 
     | U2272/IN2               |   ^   | n1831           | AOI22  | 0.006 |  10.483 |   12.764 | 
     | U2272/OUT               |   v   | n2200           | AOI22  | 0.763 |  11.245 |   13.527 | 
     | U1607/IN                |   v   | n2200           | INVX1  | 0.000 |  11.246 |   13.527 | 
     | U1607/OUT               |   ^   | n530            | INVX1  | 0.721 |  11.967 |   14.248 | 
     | AdderCntrl_Op1_reg_5_/D |   ^   | n530            | DFFRX1 | 0.000 |  11.967 |   14.249 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                       |   ^   | CLK   |        |       |   0.000 |   -2.282 | 
     | AdderCntrl_Op1_reg_5_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.282 | 
     +---------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin AdderCntrl_Op2_reg_0_/CLK 
Endpoint:   AdderCntrl_Op2_reg_0_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                    (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.743
+ Phase Shift                  15.000
= Required Time                14.257
- Arrival Time                 11.973
= Slack Time                    2.285
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                         |       |                 |        |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                    |   v   | RSTn            |        |       |   0.566 |    2.851 | 
     | FE_OFC837_RSTn/IN       |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.851 | 
     | FE_OFC837_RSTn/OUT      |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.939 |    3.223 | 
     | FE_OFC838_RSTn/IN       |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    3.223 | 
     | FE_OFC838_RSTn/OUT      |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    4.075 | 
     | U1601/IN                |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    4.145 | 
     | U1601/OUT               |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    5.239 | 
     | U2249/IN2               |   ^   | n1833           | NOR2X1 | 0.008 |   2.963 |    5.247 | 
     | U2249/OUT               |   v   | n2210           | NOR2X1 | 2.170 |   5.133 |    7.418 | 
     | FE_OFC535_n2210/IN      |   v   | n2210           | INVX4  | 0.009 |   5.142 |    7.427 | 
     | FE_OFC535_n2210/OUT     |   ^   | FE_OFN535_n2210 | INVX4  | 1.154 |   6.296 |    8.581 | 
     | FE_OFC536_n2210/IN      |   ^   | FE_OFN535_n2210 | INVX4  | 0.003 |   6.299 |    8.584 | 
     | FE_OFC536_n2210/OUT     |   v   | FE_OFN536_n2210 | INVX4  | 0.679 |   6.978 |    9.263 | 
     | U1766/IN                |   v   | FE_OFN536_n2210 | INVX4  | 0.006 |   6.984 |    9.269 | 
     | U1766/OUT               |   ^   | n1830           | INVX4  | 0.389 |   7.373 |    9.657 | 
     | U1807/IN                |   ^   | n1830           | INVX8  | 0.000 |   7.373 |    9.658 | 
     | U1807/OUT               |   v   | n1829           | INVX8  | 0.647 |   8.020 |   10.304 | 
     | U2250/IN1               |   v   | n1829           | NOR2X1 | 0.008 |   8.028 |   10.313 | 
     | U2250/OUT               |   ^   | n2211           | NOR2X1 | 0.409 |   8.437 |   10.722 | 
     | FE_OFC621_n2211/IN      |   ^   | n2211           | BUF4X  | 0.000 |   8.437 |   10.722 | 
     | FE_OFC621_n2211/OUT     |   ^   | FE_OFN621_n2211 | BUF4X  | 0.753 |   9.190 |   11.475 | 
     | U1690/IN                |   ^   | FE_OFN621_n2211 | INVX4  | 0.001 |   9.191 |   11.476 | 
     | U1690/OUT               |   v   | n1832           | INVX4  | 0.263 |   9.454 |   11.738 | 
     | U1806/IN                |   v   | n1832           | INVX4  | 0.000 |   9.454 |   11.739 | 
     | U1806/OUT               |   ^   | n1831           | INVX4  | 1.022 |  10.476 |   12.761 | 
     | U2251/IN2               |   ^   | n1831           | AOI22  | 0.007 |  10.484 |   12.768 | 
     | U2251/OUT               |   v   | n2179           | AOI22  | 0.777 |  11.261 |   13.546 | 
     | U1626/IN                |   v   | n2179           | INVX1  | 0.000 |  11.261 |   13.546 | 
     | U1626/OUT               |   ^   | n551            | INVX1  | 0.711 |  11.972 |   14.257 | 
     | AdderCntrl_Op2_reg_0_/D |   ^   | n551            | DFFRX1 | 0.000 |  11.973 |   14.257 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                       |   ^   | CLK   |        |       |   0.000 |   -2.285 | 
     | AdderCntrl_Op2_reg_0_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.285 | 
     +---------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin AdderCntrl_Op2_reg_1_/CLK 
Endpoint:   AdderCntrl_Op2_reg_1_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                    (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.739
+ Phase Shift                  15.000
= Required Time                14.261
- Arrival Time                 11.967
= Slack Time                    2.294
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                         |       |                 |        |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                    |   v   | RSTn            |        |       |   0.566 |    2.860 | 
     | FE_OFC837_RSTn/IN       |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.860 | 
     | FE_OFC837_RSTn/OUT      |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.939 |    3.232 | 
     | FE_OFC838_RSTn/IN       |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    3.232 | 
     | FE_OFC838_RSTn/OUT      |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    4.084 | 
     | U1601/IN                |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    4.154 | 
     | U1601/OUT               |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    5.248 | 
     | U2249/IN2               |   ^   | n1833           | NOR2X1 | 0.008 |   2.963 |    5.256 | 
     | U2249/OUT               |   v   | n2210           | NOR2X1 | 2.170 |   5.133 |    7.427 | 
     | FE_OFC535_n2210/IN      |   v   | n2210           | INVX4  | 0.009 |   5.142 |    7.436 | 
     | FE_OFC535_n2210/OUT     |   ^   | FE_OFN535_n2210 | INVX4  | 1.154 |   6.296 |    8.590 | 
     | FE_OFC536_n2210/IN      |   ^   | FE_OFN535_n2210 | INVX4  | 0.003 |   6.299 |    8.593 | 
     | FE_OFC536_n2210/OUT     |   v   | FE_OFN536_n2210 | INVX4  | 0.679 |   6.978 |    9.272 | 
     | U1766/IN                |   v   | FE_OFN536_n2210 | INVX4  | 0.006 |   6.984 |    9.278 | 
     | U1766/OUT               |   ^   | n1830           | INVX4  | 0.389 |   7.373 |    9.666 | 
     | U1807/IN                |   ^   | n1830           | INVX8  | 0.000 |   7.373 |    9.667 | 
     | U1807/OUT               |   v   | n1829           | INVX8  | 0.647 |   8.020 |   10.313 | 
     | U2250/IN1               |   v   | n1829           | NOR2X1 | 0.008 |   8.028 |   10.322 | 
     | U2250/OUT               |   ^   | n2211           | NOR2X1 | 0.409 |   8.437 |   10.731 | 
     | FE_OFC621_n2211/IN      |   ^   | n2211           | BUF4X  | 0.000 |   8.437 |   10.731 | 
     | FE_OFC621_n2211/OUT     |   ^   | FE_OFN621_n2211 | BUF4X  | 0.753 |   9.190 |   11.484 | 
     | U1690/IN                |   ^   | FE_OFN621_n2211 | INVX4  | 0.001 |   9.191 |   11.485 | 
     | U1690/OUT               |   v   | n1832           | INVX4  | 0.263 |   9.454 |   11.748 | 
     | U1806/IN                |   v   | n1832           | INVX4  | 0.000 |   9.454 |   11.748 | 
     | U1806/OUT               |   ^   | n1831           | INVX4  | 1.022 |  10.476 |   12.770 | 
     | U2252/IN2               |   ^   | n1831           | AOI22  | 0.007 |  10.484 |   12.777 | 
     | U2252/OUT               |   v   | n2180           | AOI22  | 0.778 |  11.262 |   13.555 | 
     | U1615/IN                |   v   | n2180           | INVX1  | 0.000 |  11.262 |   13.555 | 
     | U1615/OUT               |   ^   | n550            | INVX1  | 0.705 |  11.967 |   14.261 | 
     | AdderCntrl_Op2_reg_1_/D |   ^   | n550            | DFFRX1 | 0.000 |  11.967 |   14.261 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                       |   ^   | CLK   |        |       |   0.000 |   -2.294 | 
     | AdderCntrl_Op2_reg_1_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.294 | 
     +---------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin AdderCntrl_Op2_reg_8_/CLK 
Endpoint:   AdderCntrl_Op2_reg_8_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                    (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.731
+ Phase Shift                  15.000
= Required Time                14.269
- Arrival Time                 11.971
= Slack Time                    2.297
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                         |       |                 |        |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                    |   v   | RSTn            |        |       |   0.566 |    2.863 | 
     | FE_OFC837_RSTn/IN       |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.864 | 
     | FE_OFC837_RSTn/OUT      |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.939 |    3.236 | 
     | FE_OFC838_RSTn/IN       |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    3.236 | 
     | FE_OFC838_RSTn/OUT      |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    4.088 | 
     | U1601/IN                |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    4.158 | 
     | U1601/OUT               |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    5.252 | 
     | U2249/IN2               |   ^   | n1833           | NOR2X1 | 0.008 |   2.963 |    5.260 | 
     | U2249/OUT               |   v   | n2210           | NOR2X1 | 2.170 |   5.133 |    7.430 | 
     | FE_OFC535_n2210/IN      |   v   | n2210           | INVX4  | 0.009 |   5.142 |    7.440 | 
     | FE_OFC535_n2210/OUT     |   ^   | FE_OFN535_n2210 | INVX4  | 1.154 |   6.296 |    8.594 | 
     | FE_OFC536_n2210/IN      |   ^   | FE_OFN535_n2210 | INVX4  | 0.003 |   6.299 |    8.596 | 
     | FE_OFC536_n2210/OUT     |   v   | FE_OFN536_n2210 | INVX4  | 0.679 |   6.978 |    9.275 | 
     | U1766/IN                |   v   | FE_OFN536_n2210 | INVX4  | 0.006 |   6.984 |    9.282 | 
     | U1766/OUT               |   ^   | n1830           | INVX4  | 0.389 |   7.373 |    9.670 | 
     | U1807/IN                |   ^   | n1830           | INVX8  | 0.000 |   7.373 |    9.670 | 
     | U1807/OUT               |   v   | n1829           | INVX8  | 0.647 |   8.020 |   10.317 | 
     | U2250/IN1               |   v   | n1829           | NOR2X1 | 0.008 |   8.028 |   10.325 | 
     | U2250/OUT               |   ^   | n2211           | NOR2X1 | 0.409 |   8.437 |   10.734 | 
     | FE_OFC621_n2211/IN      |   ^   | n2211           | BUF4X  | 0.000 |   8.437 |   10.735 | 
     | FE_OFC621_n2211/OUT     |   ^   | FE_OFN621_n2211 | BUF4X  | 0.753 |   9.190 |   11.487 | 
     | U1690/IN                |   ^   | FE_OFN621_n2211 | INVX4  | 0.001 |   9.191 |   11.488 | 
     | U1690/OUT               |   v   | n1832           | INVX4  | 0.263 |   9.454 |   11.751 | 
     | U1806/IN                |   v   | n1832           | INVX4  | 0.000 |   9.454 |   11.751 | 
     | U1806/OUT               |   ^   | n1831           | INVX4  | 1.022 |  10.476 |   12.774 | 
     | U2259/IN2               |   ^   | n1831           | AOI22  | 0.010 |  10.487 |   12.784 | 
     | U2259/OUT               |   v   | n2187           | AOI22  | 0.789 |  11.275 |   13.572 | 
     | U1627/IN                |   v   | n2187           | INVX1  | 0.000 |  11.275 |   13.573 | 
     | U1627/OUT               |   ^   | n543            | INVX1  | 0.696 |  11.971 |   14.268 | 
     | AdderCntrl_Op2_reg_8_/D |   ^   | n543            | DFFRX1 | 0.000 |  11.971 |   14.269 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                       |   ^   | CLK   |        |       |   0.000 |   -2.297 | 
     | AdderCntrl_Op2_reg_8_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.297 | 
     +---------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin AdderCntrl_Op1_reg_7_/CLK 
Endpoint:   AdderCntrl_Op1_reg_7_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                    (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.743
+ Phase Shift                  15.000
= Required Time                14.257
- Arrival Time                 11.957
= Slack Time                    2.300
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                         |       |                 |        |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                    |   v   | RSTn            |        |       |   0.566 |    2.867 | 
     | FE_OFC837_RSTn/IN       |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.867 | 
     | FE_OFC837_RSTn/OUT      |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.939 |    3.239 | 
     | FE_OFC838_RSTn/IN       |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    3.239 | 
     | FE_OFC838_RSTn/OUT      |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    4.091 | 
     | U1601/IN                |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    4.161 | 
     | U1601/OUT               |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    5.255 | 
     | U2249/IN2               |   ^   | n1833           | NOR2X1 | 0.008 |   2.963 |    5.263 | 
     | U2249/OUT               |   v   | n2210           | NOR2X1 | 2.170 |   5.133 |    7.433 | 
     | FE_OFC535_n2210/IN      |   v   | n2210           | INVX4  | 0.009 |   5.142 |    7.443 | 
     | FE_OFC535_n2210/OUT     |   ^   | FE_OFN535_n2210 | INVX4  | 1.154 |   6.296 |    8.597 | 
     | FE_OFC536_n2210/IN      |   ^   | FE_OFN535_n2210 | INVX4  | 0.003 |   6.299 |    8.599 | 
     | FE_OFC536_n2210/OUT     |   v   | FE_OFN536_n2210 | INVX4  | 0.679 |   6.978 |    9.279 | 
     | U1766/IN                |   v   | FE_OFN536_n2210 | INVX4  | 0.006 |   6.984 |    9.285 | 
     | U1766/OUT               |   ^   | n1830           | INVX4  | 0.389 |   7.373 |    9.673 | 
     | U1807/IN                |   ^   | n1830           | INVX8  | 0.000 |   7.373 |    9.674 | 
     | U1807/OUT               |   v   | n1829           | INVX8  | 0.647 |   8.020 |   10.320 | 
     | U2250/IN1               |   v   | n1829           | NOR2X1 | 0.008 |   8.028 |   10.328 | 
     | U2250/OUT               |   ^   | n2211           | NOR2X1 | 0.409 |   8.437 |   10.738 | 
     | FE_OFC621_n2211/IN      |   ^   | n2211           | BUF4X  | 0.000 |   8.437 |   10.738 | 
     | FE_OFC621_n2211/OUT     |   ^   | FE_OFN621_n2211 | BUF4X  | 0.753 |   9.190 |   11.490 | 
     | U1690/IN                |   ^   | FE_OFN621_n2211 | INVX4  | 0.001 |   9.191 |   11.491 | 
     | U1690/OUT               |   v   | n1832           | INVX4  | 0.263 |   9.454 |   11.754 | 
     | U1806/IN                |   v   | n1832           | INVX4  | 0.000 |   9.454 |   11.754 | 
     | U1806/OUT               |   ^   | n1831           | INVX4  | 1.022 |  10.476 |   12.777 | 
     | U2274/IN2               |   ^   | n1831           | AOI22  | 0.008 |  10.484 |   12.784 | 
     | U2274/OUT               |   v   | n2202           | AOI22  | 0.764 |  11.248 |   13.549 | 
     | U1617/IN                |   v   | n2202           | INVX1  | 0.000 |  11.248 |   13.549 | 
     | U1617/OUT               |   ^   | n528            | INVX1  | 0.708 |  11.956 |   14.257 | 
     | AdderCntrl_Op1_reg_7_/D |   ^   | n528            | DFFRX1 | 0.000 |  11.957 |   14.257 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                       |   ^   | CLK   |        |       |   0.000 |   -2.300 | 
     | AdderCntrl_Op1_reg_7_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.300 | 
     +---------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_2_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_2_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.465
+ Phase Shift                  15.000
= Required Time                14.535
- Arrival Time                 12.231
= Slack Time                    2.304
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                              |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+---------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                         |         |       |   0.566 |    2.870 | 
     | FE_OFC837_RSTn/IN                       |   v   | RSTn                         | INVX4   | 0.000 |   0.566 |    2.870 | 
     | FE_OFC837_RSTn/OUT                      |   ^   | FE_OFN837_RSTn               | INVX4   | 0.372 |   0.938 |    3.242 | 
     | FE_OFC838_RSTn/IN                       |   ^   | FE_OFN837_RSTn               | INVX8   | 0.000 |   0.939 |    3.242 | 
     | FE_OFC838_RSTn/OUT                      |   v   | FE_OFN838_RSTn               | INVX8   | 0.852 |   1.790 |    4.094 | 
     | U1601/IN                                |   v   | FE_OFN838_RSTn               | INVX8   | 0.070 |   1.860 |    4.164 | 
     | U1601/OUT                               |   ^   | n1833                        | INVX8   | 1.094 |   2.955 |    5.258 | 
     | FE_OFC490_n1833/IN                      |   ^   | n1833                        | INVX4   | 0.009 |   2.963 |    5.267 | 
     | FE_OFC490_n1833/OUT                     |   v   | FE_OFN490_n1833              | INVX4   | 0.453 |   3.416 |    5.719 | 
     | FE_OFC492_n1833/IN                      |   v   | FE_OFN490_n1833              | INVX4   | 0.000 |   3.416 |    5.720 | 
     | FE_OFC492_n1833/OUT                     |   ^   | FE_OFN492_n1833              | INVX4   | 0.892 |   4.308 |    6.612 | 
     | u_adder_cntrl/U1040/IN2                 |   ^   | FE_OFN492_n1833              | NOR2X1  | 0.016 |   4.324 |    6.628 | 
     | u_adder_cntrl/U1040/OUT                 |   v   | u_adder_cntrl/n885           | NOR2X1  | 1.145 |   5.469 |    7.773 | 
     | u_adder_cntrl/FE_OFC916_n885/IN         |   v   | u_adder_cntrl/n885           | BUF4X   | 0.001 |   5.470 |    7.774 | 
     | u_adder_cntrl/FE_OFC916_n885/OUT        |   v   | u_adder_cntrl/FE_OFN916_n885 | BUF4X   | 0.830 |   6.301 |    8.604 | 
     | u_adder_cntrl/U717/IN1                  |   v   | u_adder_cntrl/FE_OFN916_n885 | NANDX2  | 0.003 |   6.304 |    8.607 | 
     | u_adder_cntrl/U717/OUT                  |   ^   | u_adder_cntrl/n1116          | NANDX2  | 0.976 |   7.280 |    9.583 | 
     | u_adder_cntrl/U423/IN                   |   ^   | u_adder_cntrl/n1116          | INVX8   | 0.009 |   7.289 |    9.593 | 
     | u_adder_cntrl/U423/OUT                  |   v   | u_adder_cntrl/n822           | INVX8   | 1.034 |   8.323 |   10.627 | 
     | u_adder_cntrl/U452/IN2                  |   v   | u_adder_cntrl/n822           | NANDX2  | 0.003 |   8.327 |   10.630 | 
     | u_adder_cntrl/U452/OUT                  |   ^   | u_adder_cntrl/n924           | NANDX2  | 0.582 |   8.909 |   11.212 | 
     | u_adder_cntrl/U552/IN                   |   ^   | u_adder_cntrl/n924           | INVX4   | 0.000 |   8.909 |   11.212 | 
     | u_adder_cntrl/U552/OUT                  |   v   | u_adder_cntrl/n1053          | INVX4   | 0.424 |   9.332 |   11.636 | 
     | u_adder_cntrl/U1151/IN3                 |   v   | u_adder_cntrl/n1053          | OAI21   | 0.002 |   9.334 |   11.637 | 
     | u_adder_cntrl/U1151/OUT                 |   ^   | u_adder_cntrl/n986           | OAI21   | 0.304 |   9.638 |   11.941 | 
     | u_adder_cntrl/U1152/IN2                 |   ^   | u_adder_cntrl/n986           | NOR2X1  | 0.000 |   9.638 |   11.941 | 
     | u_adder_cntrl/U1152/OUT                 |   v   | u_adder_cntrl/n988           | NOR2X1  | 0.533 |  10.170 |   12.474 | 
     | u_adder_cntrl/U1153/IN3                 |   v   | u_adder_cntrl/n988           | AOI22   | 0.000 |  10.171 |   12.474 | 
     | u_adder_cntrl/U1153/OUT                 |   ^   | u_adder_cntrl/n990           | AOI22   | 0.513 |  10.683 |   12.987 | 
     | u_adder_cntrl/U1154/IN3                 |   ^   | u_adder_cntrl/n990           | OAI21   | 0.000 |  10.683 |   12.987 | 
     | u_adder_cntrl/U1154/OUT                 |   v   | u_adder_cntrl/n1021          | OAI21   | 0.541 |  11.224 |   13.528 | 
     | u_adder_cntrl/U1164/IN2                 |   v   | u_adder_cntrl/n1021          | AOI21   | 0.000 |  11.224 |   13.528 | 
     | u_adder_cntrl/U1164/OUT                 |   ^   | u_adder_cntrl/n1005          | AOI21   | 0.524 |  11.748 |   14.052 | 
     | u_adder_cntrl/U1165/IN1                 |   ^   | u_adder_cntrl/n1005          | NAND3X1 | 0.000 |  11.748 |   14.052 | 
     | u_adder_cntrl/U1165/OUT                 |   v   | u_adder_cntrl/n1078          | NAND3X1 | 0.483 |  12.231 |   14.535 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_2_/D |   v   | u_adder_cntrl/n1078          | DFFRX1  | 0.000 |  12.231 |   14.535 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                           |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK   |        |       |   0.000 |   -2.304 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_2_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.304 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin AdderCntrl_Op2_reg_5_/CLK 
Endpoint:   AdderCntrl_Op2_reg_5_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                    (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.751
+ Phase Shift                  15.000
= Required Time                14.249
- Arrival Time                 11.945
= Slack Time                    2.304
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                         |       |                 |        |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                    |   v   | RSTn            |        |       |   0.566 |    2.870 | 
     | FE_OFC837_RSTn/IN       |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.870 | 
     | FE_OFC837_RSTn/OUT      |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.939 |    3.242 | 
     | FE_OFC838_RSTn/IN       |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    3.243 | 
     | FE_OFC838_RSTn/OUT      |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    4.094 | 
     | U1601/IN                |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    4.164 | 
     | U1601/OUT               |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    5.259 | 
     | U2249/IN2               |   ^   | n1833           | NOR2X1 | 0.008 |   2.963 |    5.267 | 
     | U2249/OUT               |   v   | n2210           | NOR2X1 | 2.170 |   5.133 |    7.437 | 
     | FE_OFC535_n2210/IN      |   v   | n2210           | INVX4  | 0.009 |   5.142 |    7.446 | 
     | FE_OFC535_n2210/OUT     |   ^   | FE_OFN535_n2210 | INVX4  | 1.154 |   6.296 |    8.600 | 
     | FE_OFC536_n2210/IN      |   ^   | FE_OFN535_n2210 | INVX4  | 0.003 |   6.299 |    8.603 | 
     | FE_OFC536_n2210/OUT     |   v   | FE_OFN536_n2210 | INVX4  | 0.679 |   6.978 |    9.282 | 
     | U1766/IN                |   v   | FE_OFN536_n2210 | INVX4  | 0.006 |   6.984 |    9.288 | 
     | U1766/OUT               |   ^   | n1830           | INVX4  | 0.389 |   7.373 |    9.677 | 
     | U1807/IN                |   ^   | n1830           | INVX8  | 0.000 |   7.373 |    9.677 | 
     | U1807/OUT               |   v   | n1829           | INVX8  | 0.647 |   8.020 |   10.324 | 
     | U2250/IN1               |   v   | n1829           | NOR2X1 | 0.008 |   8.028 |   10.332 | 
     | U2250/OUT               |   ^   | n2211           | NOR2X1 | 0.409 |   8.437 |   10.741 | 
     | FE_OFC621_n2211/IN      |   ^   | n2211           | BUF4X  | 0.000 |   8.437 |   10.741 | 
     | FE_OFC621_n2211/OUT     |   ^   | FE_OFN621_n2211 | BUF4X  | 0.753 |   9.190 |   11.494 | 
     | U1690/IN                |   ^   | FE_OFN621_n2211 | INVX4  | 0.001 |   9.191 |   11.495 | 
     | U1690/OUT               |   v   | n1832           | INVX4  | 0.263 |   9.454 |   11.758 | 
     | U1806/IN                |   v   | n1832           | INVX4  | 0.000 |   9.454 |   11.758 | 
     | U1806/OUT               |   ^   | n1831           | INVX4  | 1.022 |  10.476 |   12.780 | 
     | U2256/IN2               |   ^   | n1831           | AOI22  | 0.007 |  10.483 |   12.787 | 
     | U2256/OUT               |   v   | n2184           | AOI22  | 0.745 |  11.228 |   13.532 | 
     | U1610/IN                |   v   | n2184           | INVX1  | 0.000 |  11.228 |   13.532 | 
     | U1610/OUT               |   ^   | n546            | INVX1  | 0.716 |  11.945 |   14.248 | 
     | AdderCntrl_Op2_reg_5_/D |   ^   | n546            | DFFRX1 | 0.000 |  11.945 |   14.249 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                       |   ^   | CLK   |        |       |   0.000 |   -2.304 | 
     | AdderCntrl_Op2_reg_5_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.304 | 
     +---------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin AdderCntrl_Op1_reg_14_/CLK 
Endpoint:   AdderCntrl_Op1_reg_14_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                     (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.752
+ Phase Shift                  15.000
= Required Time                14.248
- Arrival Time                 11.938
= Slack Time                    2.311
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                          |       |                 |        |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                     |   v   | RSTn            |        |       |   0.566 |    2.877 | 
     | FE_OFC837_RSTn/IN        |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.877 | 
     | FE_OFC837_RSTn/OUT       |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.939 |    3.249 | 
     | FE_OFC838_RSTn/IN        |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    3.249 | 
     | FE_OFC838_RSTn/OUT       |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    4.101 | 
     | U1601/IN                 |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    4.171 | 
     | U1601/OUT                |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    5.265 | 
     | U2249/IN2                |   ^   | n1833           | NOR2X1 | 0.008 |   2.963 |    5.273 | 
     | U2249/OUT                |   v   | n2210           | NOR2X1 | 2.170 |   5.133 |    7.443 | 
     | FE_OFC535_n2210/IN       |   v   | n2210           | INVX4  | 0.009 |   5.142 |    7.453 | 
     | FE_OFC535_n2210/OUT      |   ^   | FE_OFN535_n2210 | INVX4  | 1.154 |   6.296 |    8.607 | 
     | FE_OFC536_n2210/IN       |   ^   | FE_OFN535_n2210 | INVX4  | 0.003 |   6.299 |    8.610 | 
     | FE_OFC536_n2210/OUT      |   v   | FE_OFN536_n2210 | INVX4  | 0.679 |   6.978 |    9.289 | 
     | U1766/IN                 |   v   | FE_OFN536_n2210 | INVX4  | 0.006 |   6.984 |    9.295 | 
     | U1766/OUT                |   ^   | n1830           | INVX4  | 0.389 |   7.373 |    9.683 | 
     | U1807/IN                 |   ^   | n1830           | INVX8  | 0.000 |   7.373 |    9.684 | 
     | U1807/OUT                |   v   | n1829           | INVX8  | 0.647 |   8.020 |   10.330 | 
     | U2250/IN1                |   v   | n1829           | NOR2X1 | 0.008 |   8.028 |   10.339 | 
     | U2250/OUT                |   ^   | n2211           | NOR2X1 | 0.409 |   8.437 |   10.748 | 
     | FE_OFC621_n2211/IN       |   ^   | n2211           | BUF4X  | 0.000 |   8.437 |   10.748 | 
     | FE_OFC621_n2211/OUT      |   ^   | FE_OFN621_n2211 | BUF4X  | 0.753 |   9.190 |   11.501 | 
     | U1690/IN                 |   ^   | FE_OFN621_n2211 | INVX4  | 0.001 |   9.191 |   11.502 | 
     | U1690/OUT                |   v   | n1832           | INVX4  | 0.263 |   9.454 |   11.764 | 
     | U1806/IN                 |   v   | n1832           | INVX4  | 0.000 |   9.454 |   11.765 | 
     | U1806/OUT                |   ^   | n1831           | INVX4  | 1.022 |  10.476 |   12.787 | 
     | U2281/IN2                |   ^   | n1831           | AOI22  | 0.010 |  10.486 |   12.796 | 
     | U2281/OUT                |   v   | n2209           | AOI22  | 0.736 |  11.222 |   13.532 | 
     | U1643/IN                 |   v   | n2209           | INVX1  | 0.000 |  11.222 |   13.532 | 
     | U1643/OUT                |   ^   | n521            | INVX1  | 0.715 |  11.937 |   14.248 | 
     | AdderCntrl_Op1_reg_14_/D |   ^   | n521            | DFFRX1 | 0.000 |  11.938 |   14.248 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                            |       |       |        |       |  Time   |   Time   | 
     |----------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                        |   ^   | CLK   |        |       |   0.000 |   -2.311 | 
     | AdderCntrl_Op1_reg_14_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.311 | 
     +----------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin AdderCntrl_Op1_reg_9_/CLK 
Endpoint:   AdderCntrl_Op1_reg_9_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                    (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.745
+ Phase Shift                  15.000
= Required Time                14.255
- Arrival Time                 11.942
= Slack Time                    2.313
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                         |       |                 |        |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                    |   v   | RSTn            |        |       |   0.566 |    2.879 | 
     | FE_OFC837_RSTn/IN       |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.879 | 
     | FE_OFC837_RSTn/OUT      |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.939 |    3.251 | 
     | FE_OFC838_RSTn/IN       |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    3.252 | 
     | FE_OFC838_RSTn/OUT      |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    4.103 | 
     | U1601/IN                |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    4.173 | 
     | U1601/OUT               |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    5.268 | 
     | U2249/IN2               |   ^   | n1833           | NOR2X1 | 0.008 |   2.963 |    5.276 | 
     | U2249/OUT               |   v   | n2210           | NOR2X1 | 2.170 |   5.133 |    7.446 | 
     | FE_OFC535_n2210/IN      |   v   | n2210           | INVX4  | 0.009 |   5.142 |    7.455 | 
     | FE_OFC535_n2210/OUT     |   ^   | FE_OFN535_n2210 | INVX4  | 1.154 |   6.296 |    8.609 | 
     | FE_OFC536_n2210/IN      |   ^   | FE_OFN535_n2210 | INVX4  | 0.003 |   6.299 |    8.612 | 
     | FE_OFC536_n2210/OUT     |   v   | FE_OFN536_n2210 | INVX4  | 0.679 |   6.978 |    9.291 | 
     | U1766/IN                |   v   | FE_OFN536_n2210 | INVX4  | 0.006 |   6.984 |    9.297 | 
     | U1766/OUT               |   ^   | n1830           | INVX4  | 0.389 |   7.373 |    9.686 | 
     | U1807/IN                |   ^   | n1830           | INVX8  | 0.000 |   7.373 |    9.686 | 
     | U1807/OUT               |   v   | n1829           | INVX8  | 0.647 |   8.020 |   10.333 | 
     | U2250/IN1               |   v   | n1829           | NOR2X1 | 0.008 |   8.028 |   10.341 | 
     | U2250/OUT               |   ^   | n2211           | NOR2X1 | 0.409 |   8.437 |   10.750 | 
     | FE_OFC621_n2211/IN      |   ^   | n2211           | BUF4X  | 0.000 |   8.437 |   10.750 | 
     | FE_OFC621_n2211/OUT     |   ^   | FE_OFN621_n2211 | BUF4X  | 0.753 |   9.190 |   11.503 | 
     | U1690/IN                |   ^   | FE_OFN621_n2211 | INVX4  | 0.001 |   9.191 |   11.504 | 
     | U1690/OUT               |   v   | n1832           | INVX4  | 0.263 |   9.454 |   11.767 | 
     | U1806/IN                |   v   | n1832           | INVX4  | 0.000 |   9.454 |   11.767 | 
     | U1806/OUT               |   ^   | n1831           | INVX4  | 1.022 |  10.476 |   12.789 | 
     | U2276/IN2               |   ^   | n1831           | AOI22  | 0.014 |  10.490 |   12.803 | 
     | U2276/OUT               |   v   | n2204           | AOI22  | 0.744 |  11.234 |   13.547 | 
     | U1625/IN                |   v   | n2204           | INVX1  | 0.000 |  11.234 |   13.547 | 
     | U1625/OUT               |   ^   | n526            | INVX1  | 0.707 |  11.941 |   14.254 | 
     | AdderCntrl_Op1_reg_9_/D |   ^   | n526            | DFFRX1 | 0.000 |  11.942 |   14.255 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                       |   ^   | CLK   |        |       |   0.000 |   -2.313 | 
     | AdderCntrl_Op1_reg_9_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.313 | 
     +---------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin AdderCntrl_Op2_reg_10_/CLK 
Endpoint:   AdderCntrl_Op2_reg_10_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                     (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.747
+ Phase Shift                  15.000
= Required Time                14.253
- Arrival Time                 11.936
= Slack Time                    2.316
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                          |       |                 |        |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                     |   v   | RSTn            |        |       |   0.566 |    2.882 | 
     | FE_OFC837_RSTn/IN        |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.883 | 
     | FE_OFC837_RSTn/OUT       |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.939 |    3.255 | 
     | FE_OFC838_RSTn/IN        |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    3.255 | 
     | FE_OFC838_RSTn/OUT       |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    4.107 | 
     | U1601/IN                 |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    4.177 | 
     | U1601/OUT                |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    5.271 | 
     | U2249/IN2                |   ^   | n1833           | NOR2X1 | 0.008 |   2.963 |    5.279 | 
     | U2249/OUT                |   v   | n2210           | NOR2X1 | 2.170 |   5.133 |    7.449 | 
     | FE_OFC535_n2210/IN       |   v   | n2210           | INVX4  | 0.009 |   5.142 |    7.459 | 
     | FE_OFC535_n2210/OUT      |   ^   | FE_OFN535_n2210 | INVX4  | 1.154 |   6.296 |    8.613 | 
     | FE_OFC536_n2210/IN       |   ^   | FE_OFN535_n2210 | INVX4  | 0.003 |   6.299 |    8.615 | 
     | FE_OFC536_n2210/OUT      |   v   | FE_OFN536_n2210 | INVX4  | 0.679 |   6.978 |    9.294 | 
     | U1766/IN                 |   v   | FE_OFN536_n2210 | INVX4  | 0.006 |   6.984 |    9.301 | 
     | U1766/OUT                |   ^   | n1830           | INVX4  | 0.389 |   7.373 |    9.689 | 
     | U1807/IN                 |   ^   | n1830           | INVX8  | 0.000 |   7.373 |    9.689 | 
     | U1807/OUT                |   v   | n1829           | INVX8  | 0.647 |   8.020 |   10.336 | 
     | U2250/IN1                |   v   | n1829           | NOR2X1 | 0.008 |   8.028 |   10.344 | 
     | U2250/OUT                |   ^   | n2211           | NOR2X1 | 0.409 |   8.437 |   10.753 | 
     | FE_OFC621_n2211/IN       |   ^   | n2211           | BUF4X  | 0.000 |   8.437 |   10.754 | 
     | FE_OFC621_n2211/OUT      |   ^   | FE_OFN621_n2211 | BUF4X  | 0.753 |   9.190 |   11.506 | 
     | U1690/IN                 |   ^   | FE_OFN621_n2211 | INVX4  | 0.001 |   9.191 |   11.507 | 
     | U1690/OUT                |   v   | n1832           | INVX4  | 0.263 |   9.454 |   11.770 | 
     | U1806/IN                 |   v   | n1832           | INVX4  | 0.000 |   9.454 |   11.770 | 
     | U1806/OUT                |   ^   | n1831           | INVX4  | 1.022 |  10.476 |   12.793 | 
     | U2261/IN2                |   ^   | n1831           | AOI22  | 0.007 |  10.483 |   12.800 | 
     | U2261/OUT                |   v   | n2189           | AOI22  | 0.743 |  11.226 |   13.542 | 
     | U1620/IN                 |   v   | n2189           | INVX1  | 0.000 |  11.226 |   13.542 | 
     | U1620/OUT                |   ^   | n541            | INVX1  | 0.710 |  11.936 |   14.252 | 
     | AdderCntrl_Op2_reg_10_/D |   ^   | n541            | DFFRX1 | 0.000 |  11.936 |   14.253 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                            |       |       |        |       |  Time   |   Time   | 
     |----------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                        |   ^   | CLK   |        |       |   0.000 |   -2.316 | 
     | AdderCntrl_Op2_reg_10_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.316 | 
     +----------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin AdderCntrl_Op2_reg_13_/CLK 
Endpoint:   AdderCntrl_Op2_reg_13_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                     (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.747
+ Phase Shift                  15.000
= Required Time                14.253
- Arrival Time                 11.935
= Slack Time                    2.318
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                          |       |                 |        |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                     |   v   | RSTn            |        |       |   0.566 |    2.884 | 
     | FE_OFC837_RSTn/IN        |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.884 | 
     | FE_OFC837_RSTn/OUT       |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.939 |    3.256 | 
     | FE_OFC838_RSTn/IN        |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    3.257 | 
     | FE_OFC838_RSTn/OUT       |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    4.108 | 
     | U1601/IN                 |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    4.178 | 
     | U1601/OUT                |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    5.273 | 
     | U2249/IN2                |   ^   | n1833           | NOR2X1 | 0.008 |   2.963 |    5.281 | 
     | U2249/OUT                |   v   | n2210           | NOR2X1 | 2.170 |   5.133 |    7.451 | 
     | FE_OFC535_n2210/IN       |   v   | n2210           | INVX4  | 0.009 |   5.142 |    7.460 | 
     | FE_OFC535_n2210/OUT      |   ^   | FE_OFN535_n2210 | INVX4  | 1.154 |   6.296 |    8.614 | 
     | FE_OFC536_n2210/IN       |   ^   | FE_OFN535_n2210 | INVX4  | 0.003 |   6.299 |    8.617 | 
     | FE_OFC536_n2210/OUT      |   v   | FE_OFN536_n2210 | INVX4  | 0.679 |   6.978 |    9.296 | 
     | U1766/IN                 |   v   | FE_OFN536_n2210 | INVX4  | 0.006 |   6.984 |    9.302 | 
     | U1766/OUT                |   ^   | n1830           | INVX4  | 0.389 |   7.373 |    9.691 | 
     | U1807/IN                 |   ^   | n1830           | INVX8  | 0.000 |   7.373 |    9.691 | 
     | U1807/OUT                |   v   | n1829           | INVX8  | 0.647 |   8.020 |   10.338 | 
     | U2250/IN1                |   v   | n1829           | NOR2X1 | 0.008 |   8.028 |   10.346 | 
     | U2250/OUT                |   ^   | n2211           | NOR2X1 | 0.409 |   8.437 |   10.755 | 
     | FE_OFC621_n2211/IN       |   ^   | n2211           | BUF4X  | 0.000 |   8.437 |   10.755 | 
     | FE_OFC621_n2211/OUT      |   ^   | FE_OFN621_n2211 | BUF4X  | 0.753 |   9.190 |   11.508 | 
     | U1690/IN                 |   ^   | FE_OFN621_n2211 | INVX4  | 0.001 |   9.191 |   11.509 | 
     | U1690/OUT                |   v   | n1832           | INVX4  | 0.263 |   9.454 |   11.772 | 
     | U1806/IN                 |   v   | n1832           | INVX4  | 0.000 |   9.454 |   11.772 | 
     | U1806/OUT                |   ^   | n1831           | INVX4  | 1.022 |  10.476 |   12.794 | 
     | U2264/IN2                |   ^   | n1831           | AOI22  | 0.010 |  10.487 |   12.805 | 
     | U2264/OUT                |   v   | n2192           | AOI22  | 0.740 |  11.227 |   13.545 | 
     | U1624/IN                 |   v   | n2192           | INVX1  | 0.000 |  11.227 |   13.545 | 
     | U1624/OUT                |   ^   | n538            | INVX1  | 0.708 |  11.935 |   14.253 | 
     | AdderCntrl_Op2_reg_13_/D |   ^   | n538            | DFFRX1 | 0.000 |  11.935 |   14.253 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                            |       |       |        |       |  Time   |   Time   | 
     |----------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                        |   ^   | CLK   |        |       |   0.000 |   -2.318 | 
     | AdderCntrl_Op2_reg_13_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.318 | 
     +----------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin AdderCntrl_Op1_reg_15_/CLK 
Endpoint:   AdderCntrl_Op1_reg_15_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                     (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.742
+ Phase Shift                  15.000
= Required Time                14.258
- Arrival Time                 11.940
= Slack Time                    2.318
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                          |       |                 |        |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                     |   v   | RSTn            |        |       |   0.566 |    2.884 | 
     | FE_OFC837_RSTn/IN        |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.884 | 
     | FE_OFC837_RSTn/OUT       |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.939 |    3.257 | 
     | FE_OFC838_RSTn/IN        |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    3.257 | 
     | FE_OFC838_RSTn/OUT       |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    4.109 | 
     | U1601/IN                 |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    4.178 | 
     | U1601/OUT                |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    5.273 | 
     | U2249/IN2                |   ^   | n1833           | NOR2X1 | 0.008 |   2.963 |    5.281 | 
     | U2249/OUT                |   v   | n2210           | NOR2X1 | 2.170 |   5.133 |    7.451 | 
     | FE_OFC535_n2210/IN       |   v   | n2210           | INVX4  | 0.009 |   5.142 |    7.460 | 
     | FE_OFC535_n2210/OUT      |   ^   | FE_OFN535_n2210 | INVX4  | 1.154 |   6.296 |    8.615 | 
     | FE_OFC536_n2210/IN       |   ^   | FE_OFN535_n2210 | INVX4  | 0.003 |   6.299 |    8.617 | 
     | FE_OFC536_n2210/OUT      |   v   | FE_OFN536_n2210 | INVX4  | 0.679 |   6.978 |    9.296 | 
     | U1766/IN                 |   v   | FE_OFN536_n2210 | INVX4  | 0.006 |   6.984 |    9.302 | 
     | U1766/OUT                |   ^   | n1830           | INVX4  | 0.389 |   7.373 |    9.691 | 
     | U1807/IN                 |   ^   | n1830           | INVX8  | 0.000 |   7.373 |    9.691 | 
     | U1807/OUT                |   v   | n1829           | INVX8  | 0.647 |   8.020 |   10.338 | 
     | U2250/IN1                |   v   | n1829           | NOR2X1 | 0.008 |   8.028 |   10.346 | 
     | U2250/OUT                |   ^   | n2211           | NOR2X1 | 0.409 |   8.437 |   10.755 | 
     | FE_OFC621_n2211/IN       |   ^   | n2211           | BUF4X  | 0.000 |   8.437 |   10.755 | 
     | FE_OFC621_n2211/OUT      |   ^   | FE_OFN621_n2211 | BUF4X  | 0.753 |   9.190 |   11.508 | 
     | U1690/IN                 |   ^   | FE_OFN621_n2211 | INVX4  | 0.001 |   9.191 |   11.509 | 
     | U1690/OUT                |   v   | n1832           | INVX4  | 0.263 |   9.454 |   11.772 | 
     | U1806/IN                 |   v   | n1832           | INVX4  | 0.000 |   9.454 |   11.772 | 
     | U1806/OUT                |   ^   | n1831           | INVX4  | 1.022 |  10.476 |   12.795 | 
     | U2282/IN2                |   ^   | n1831           | AOI22  | 0.013 |  10.490 |   12.808 | 
     | U2282/OUT                |   v   | n2212           | AOI22  | 0.746 |  11.236 |   13.554 | 
     | U1641/IN                 |   v   | n2212           | INVX1  | 0.000 |  11.236 |   13.554 | 
     | U1641/OUT                |   ^   | n520            | INVX1  | 0.703 |  11.939 |   14.257 | 
     | AdderCntrl_Op1_reg_15_/D |   ^   | n520            | DFFRX1 | 0.000 |  11.940 |   14.258 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                            |       |       |        |       |  Time   |   Time   | 
     |----------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                        |   ^   | CLK   |        |       |   0.000 |   -2.318 | 
     | AdderCntrl_Op1_reg_15_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.318 | 
     +----------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin AdderCntrl_Op1_reg_11_/CLK 
Endpoint:   AdderCntrl_Op1_reg_11_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                     (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.744
+ Phase Shift                  15.000
= Required Time                14.256
- Arrival Time                 11.930
= Slack Time                    2.326
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                          |       |                 |        |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                     |   v   | RSTn            |        |       |   0.566 |    2.892 | 
     | FE_OFC837_RSTn/IN        |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.892 | 
     | FE_OFC837_RSTn/OUT       |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.939 |    3.264 | 
     | FE_OFC838_RSTn/IN        |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    3.265 | 
     | FE_OFC838_RSTn/OUT       |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    4.116 | 
     | U1601/IN                 |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    4.186 | 
     | U1601/OUT                |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    5.281 | 
     | U2249/IN2                |   ^   | n1833           | NOR2X1 | 0.008 |   2.963 |    5.289 | 
     | U2249/OUT                |   v   | n2210           | NOR2X1 | 2.170 |   5.133 |    7.459 | 
     | FE_OFC535_n2210/IN       |   v   | n2210           | INVX4  | 0.009 |   5.142 |    7.468 | 
     | FE_OFC535_n2210/OUT      |   ^   | FE_OFN535_n2210 | INVX4  | 1.154 |   6.296 |    8.622 | 
     | FE_OFC536_n2210/IN       |   ^   | FE_OFN535_n2210 | INVX4  | 0.003 |   6.299 |    8.625 | 
     | FE_OFC536_n2210/OUT      |   v   | FE_OFN536_n2210 | INVX4  | 0.679 |   6.978 |    9.304 | 
     | U1766/IN                 |   v   | FE_OFN536_n2210 | INVX4  | 0.006 |   6.984 |    9.310 | 
     | U1766/OUT                |   ^   | n1830           | INVX4  | 0.389 |   7.373 |    9.699 | 
     | U1807/IN                 |   ^   | n1830           | INVX8  | 0.000 |   7.373 |    9.699 | 
     | U1807/OUT                |   v   | n1829           | INVX8  | 0.647 |   8.020 |   10.346 | 
     | U2250/IN1                |   v   | n1829           | NOR2X1 | 0.008 |   8.028 |   10.354 | 
     | U2250/OUT                |   ^   | n2211           | NOR2X1 | 0.409 |   8.437 |   10.763 | 
     | FE_OFC621_n2211/IN       |   ^   | n2211           | BUF4X  | 0.000 |   8.437 |   10.763 | 
     | FE_OFC621_n2211/OUT      |   ^   | FE_OFN621_n2211 | BUF4X  | 0.753 |   9.190 |   11.516 | 
     | U1690/IN                 |   ^   | FE_OFN621_n2211 | INVX4  | 0.001 |   9.191 |   11.517 | 
     | U1690/OUT                |   v   | n1832           | INVX4  | 0.263 |   9.454 |   11.780 | 
     | U1806/IN                 |   v   | n1832           | INVX4  | 0.000 |   9.454 |   11.780 | 
     | U1806/OUT                |   ^   | n1831           | INVX4  | 1.022 |  10.476 |   12.802 | 
     | U2278/IN2                |   ^   | n1831           | AOI22  | 0.006 |  10.482 |   12.808 | 
     | U2278/OUT                |   v   | n2206           | AOI22  | 0.743 |  11.225 |   13.550 | 
     | U1657/IN                 |   v   | n2206           | INVX1  | 0.000 |  11.225 |   13.551 | 
     | U1657/OUT                |   ^   | n524            | INVX1  | 0.705 |  11.930 |   14.256 | 
     | AdderCntrl_Op1_reg_11_/D |   ^   | n524            | DFFRX1 | 0.000 |  11.930 |   14.256 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                            |       |       |        |       |  Time   |   Time   | 
     |----------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                        |   ^   | CLK   |        |       |   0.000 |   -2.326 | 
     | AdderCntrl_Op1_reg_11_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.326 | 
     +----------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin AdderCntrl_Op2_reg_9_/CLK 
Endpoint:   AdderCntrl_Op2_reg_9_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                    (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.741
+ Phase Shift                  15.000
= Required Time                14.259
- Arrival Time                 11.931
= Slack Time                    2.328
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                         |       |                 |        |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                    |   v   | RSTn            |        |       |   0.566 |    2.894 | 
     | FE_OFC837_RSTn/IN       |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.894 | 
     | FE_OFC837_RSTn/OUT      |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.939 |    3.266 | 
     | FE_OFC838_RSTn/IN       |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    3.266 | 
     | FE_OFC838_RSTn/OUT      |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    4.118 | 
     | U1601/IN                |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    4.188 | 
     | U1601/OUT               |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    5.282 | 
     | U2249/IN2               |   ^   | n1833           | NOR2X1 | 0.008 |   2.963 |    5.290 | 
     | U2249/OUT               |   v   | n2210           | NOR2X1 | 2.170 |   5.133 |    7.461 | 
     | FE_OFC535_n2210/IN      |   v   | n2210           | INVX4  | 0.009 |   5.142 |    7.470 | 
     | FE_OFC535_n2210/OUT     |   ^   | FE_OFN535_n2210 | INVX4  | 1.154 |   6.296 |    8.624 | 
     | FE_OFC536_n2210/IN      |   ^   | FE_OFN535_n2210 | INVX4  | 0.003 |   6.299 |    8.627 | 
     | FE_OFC536_n2210/OUT     |   v   | FE_OFN536_n2210 | INVX4  | 0.679 |   6.978 |    9.306 | 
     | U1766/IN                |   v   | FE_OFN536_n2210 | INVX4  | 0.006 |   6.984 |    9.312 | 
     | U1766/OUT               |   ^   | n1830           | INVX4  | 0.389 |   7.373 |    9.700 | 
     | U1807/IN                |   ^   | n1830           | INVX8  | 0.000 |   7.373 |    9.701 | 
     | U1807/OUT               |   v   | n1829           | INVX8  | 0.647 |   8.020 |   10.347 | 
     | U2250/IN1               |   v   | n1829           | NOR2X1 | 0.008 |   8.028 |   10.356 | 
     | U2250/OUT               |   ^   | n2211           | NOR2X1 | 0.409 |   8.437 |   10.765 | 
     | FE_OFC621_n2211/IN      |   ^   | n2211           | BUF4X  | 0.000 |   8.437 |   10.765 | 
     | FE_OFC621_n2211/OUT     |   ^   | FE_OFN621_n2211 | BUF4X  | 0.753 |   9.190 |   11.518 | 
     | U1690/IN                |   ^   | FE_OFN621_n2211 | INVX4  | 0.001 |   9.191 |   11.519 | 
     | U1690/OUT               |   v   | n1832           | INVX4  | 0.263 |   9.454 |   11.781 | 
     | U1806/IN                |   v   | n1832           | INVX4  | 0.000 |   9.454 |   11.782 | 
     | U1806/OUT               |   ^   | n1831           | INVX4  | 1.022 |  10.476 |   12.804 | 
     | U2260/IN2               |   ^   | n1831           | AOI22  | 0.014 |  10.490 |   12.817 | 
     | U2260/OUT               |   v   | n2188           | AOI22  | 0.740 |  11.230 |   13.558 | 
     | U1623/IN                |   v   | n2188           | INVX1  | 0.000 |  11.230 |   13.558 | 
     | U1623/OUT               |   ^   | n542            | INVX1  | 0.700 |  11.931 |   14.258 | 
     | AdderCntrl_Op2_reg_9_/D |   ^   | n542            | DFFRX1 | 0.000 |  11.931 |   14.259 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                       |   ^   | CLK   |        |       |   0.000 |   -2.328 | 
     | AdderCntrl_Op2_reg_9_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.328 | 
     +---------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin AdderCntrl_Op1_reg_8_/CLK 
Endpoint:   AdderCntrl_Op1_reg_8_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                    (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.726
+ Phase Shift                  15.000
= Required Time                14.274
- Arrival Time                 11.932
= Slack Time                    2.342
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                         |       |                 |        |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                    |   v   | RSTn            |        |       |   0.566 |    2.908 | 
     | FE_OFC837_RSTn/IN       |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.908 | 
     | FE_OFC837_RSTn/OUT      |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.939 |    3.281 | 
     | FE_OFC838_RSTn/IN       |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    3.281 | 
     | FE_OFC838_RSTn/OUT      |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    4.132 | 
     | U1601/IN                |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    4.202 | 
     | U1601/OUT               |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    5.297 | 
     | U2249/IN2               |   ^   | n1833           | NOR2X1 | 0.008 |   2.963 |    5.305 | 
     | U2249/OUT               |   v   | n2210           | NOR2X1 | 2.170 |   5.133 |    7.475 | 
     | FE_OFC535_n2210/IN      |   v   | n2210           | INVX4  | 0.009 |   5.142 |    7.484 | 
     | FE_OFC535_n2210/OUT     |   ^   | FE_OFN535_n2210 | INVX4  | 1.154 |   6.296 |    8.638 | 
     | FE_OFC536_n2210/IN      |   ^   | FE_OFN535_n2210 | INVX4  | 0.003 |   6.299 |    8.641 | 
     | FE_OFC536_n2210/OUT     |   v   | FE_OFN536_n2210 | INVX4  | 0.679 |   6.978 |    9.320 | 
     | U1766/IN                |   v   | FE_OFN536_n2210 | INVX4  | 0.006 |   6.984 |    9.326 | 
     | U1766/OUT               |   ^   | n1830           | INVX4  | 0.389 |   7.373 |    9.715 | 
     | U1807/IN                |   ^   | n1830           | INVX8  | 0.000 |   7.373 |    9.715 | 
     | U1807/OUT               |   v   | n1829           | INVX8  | 0.647 |   8.020 |   10.362 | 
     | U2250/IN1               |   v   | n1829           | NOR2X1 | 0.008 |   8.028 |   10.370 | 
     | U2250/OUT               |   ^   | n2211           | NOR2X1 | 0.409 |   8.437 |   10.779 | 
     | FE_OFC621_n2211/IN      |   ^   | n2211           | BUF4X  | 0.000 |   8.437 |   10.779 | 
     | FE_OFC621_n2211/OUT     |   ^   | FE_OFN621_n2211 | BUF4X  | 0.753 |   9.190 |   11.532 | 
     | U1690/IN                |   ^   | FE_OFN621_n2211 | INVX4  | 0.001 |   9.191 |   11.533 | 
     | U1690/OUT               |   v   | n1832           | INVX4  | 0.263 |   9.454 |   11.796 | 
     | U1806/IN                |   v   | n1832           | INVX4  | 0.000 |   9.454 |   11.796 | 
     | U1806/OUT               |   ^   | n1831           | INVX4  | 1.022 |  10.476 |   12.818 | 
     | U2275/IN2               |   ^   | n1831           | AOI22  | 0.012 |  10.488 |   12.830 | 
     | U2275/OUT               |   v   | n2203           | AOI22  | 0.764 |  11.252 |   13.594 | 
     | U1616/IN                |   v   | n2203           | INVX1  | 0.000 |  11.252 |   13.594 | 
     | U1616/OUT               |   ^   | n527            | INVX1  | 0.680 |  11.932 |   14.274 | 
     | AdderCntrl_Op1_reg_8_/D |   ^   | n527            | DFFRX1 | 0.000 |  11.932 |   14.274 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                       |   ^   | CLK   |        |       |   0.000 |   -2.342 | 
     | AdderCntrl_Op1_reg_8_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.342 | 
     +---------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_1_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_1_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.383
+ Phase Shift                  15.000
= Required Time                14.617
- Arrival Time                 12.273
= Slack Time                    2.344
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |              Net              |  Cell  | Delay | Arrival | Required | 
     |                                         |       |                               |        |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------------------------+--------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                          |        |       |   0.566 |    2.910 | 
     | FE_OFC837_RSTn/IN                       |   v   | RSTn                          | INVX4  | 0.000 |   0.566 |    2.910 | 
     | FE_OFC837_RSTn/OUT                      |   ^   | FE_OFN837_RSTn                | INVX4  | 0.372 |   0.938 |    3.283 | 
     | FE_OFC838_RSTn/IN                       |   ^   | FE_OFN837_RSTn                | INVX8  | 0.000 |   0.939 |    3.283 | 
     | FE_OFC838_RSTn/OUT                      |   v   | FE_OFN838_RSTn                | INVX8  | 0.852 |   1.790 |    4.134 | 
     | U1601/IN                                |   v   | FE_OFN838_RSTn                | INVX8  | 0.070 |   1.860 |    4.204 | 
     | U1601/OUT                               |   ^   | n1833                         | INVX8  | 1.094 |   2.955 |    5.299 | 
     | FE_OFC490_n1833/IN                      |   ^   | n1833                         | INVX4  | 0.009 |   2.963 |    5.307 | 
     | FE_OFC490_n1833/OUT                     |   v   | FE_OFN490_n1833               | INVX4  | 0.453 |   3.416 |    5.760 | 
     | FE_OFC492_n1833/IN                      |   v   | FE_OFN490_n1833               | INVX4  | 0.000 |   3.416 |    5.760 | 
     | FE_OFC492_n1833/OUT                     |   ^   | FE_OFN492_n1833               | INVX4  | 0.892 |   4.308 |    6.652 | 
     | u_adder_cntrl/U1040/IN2                 |   ^   | FE_OFN492_n1833               | NOR2X1 | 0.016 |   4.324 |    6.668 | 
     | u_adder_cntrl/U1040/OUT                 |   v   | u_adder_cntrl/n885            | NOR2X1 | 1.145 |   5.469 |    7.813 | 
     | u_adder_cntrl/FE_OFC916_n885/IN         |   v   | u_adder_cntrl/n885            | BUF4X  | 0.001 |   5.470 |    7.814 | 
     | u_adder_cntrl/FE_OFC916_n885/OUT        |   v   | u_adder_cntrl/FE_OFN916_n885  | BUF4X  | 0.830 |   6.301 |    8.645 | 
     | u_adder_cntrl/U634/IN1                  |   v   | u_adder_cntrl/FE_OFN916_n885  | NANDX2 | 0.003 |   6.304 |    8.648 | 
     | u_adder_cntrl/U634/OUT                  |   ^   | u_adder_cntrl/n1118           | NANDX2 | 0.739 |   7.043 |    9.387 | 
     | u_adder_cntrl/U414/IN                   |   ^   | u_adder_cntrl/n1118           | INVX8  | 0.002 |   7.045 |    9.389 | 
     | u_adder_cntrl/U414/OUT                  |   v   | u_adder_cntrl/n821            | INVX8  | 0.848 |   7.893 |   10.237 | 
     | u_adder_cntrl/U556/IN1                  |   v   | u_adder_cntrl/n821            | NANDX2 | 0.014 |   7.907 |   10.251 | 
     | u_adder_cntrl/U556/OUT                  |   ^   | u_adder_cntrl/n1001           | NANDX2 | 0.610 |   8.517 |   10.861 | 
     | u_adder_cntrl/U1110/IN2                 |   ^   | u_adder_cntrl/n1001           | NOR2X1 | 0.000 |   8.517 |   10.861 | 
     | u_adder_cntrl/U1110/OUT                 |   v   | u_adder_cntrl/n1038           | NOR2X1 | 0.585 |   9.102 |   11.446 | 
     | u_adder_cntrl/FE_OFC917_n1038/IN        |   v   | u_adder_cntrl/n1038           | BUF8X  | 0.000 |   9.102 |   11.446 | 
     | u_adder_cntrl/FE_OFC917_n1038/OUT       |   v   | u_adder_cntrl/FE_OFN917_n1038 | BUF8X  | 0.608 |   9.710 |   12.055 | 
     | u_adder_cntrl/U550/IN2                  |   v   | u_adder_cntrl/FE_OFN917_n1038 | NANDX2 | 0.000 |   9.711 |   12.055 | 
     | u_adder_cntrl/U550/OUT                  |   ^   | u_adder_cntrl/n1055           | NANDX2 | 0.336 |  10.047 |   12.391 | 
     | u_adder_cntrl/U549/IN                   |   ^   | u_adder_cntrl/n1055           | INVX4  | 0.000 |  10.047 |   12.391 | 
     | u_adder_cntrl/U549/OUT                  |   v   | u_adder_cntrl/n1045           | INVX4  | 0.367 |  10.414 |   12.758 | 
     | u_adder_cntrl/U1112/IN3                 |   v   | u_adder_cntrl/n1045           | AOI22  | 0.000 |  10.414 |   12.758 | 
     | u_adder_cntrl/U1112/OUT                 |   ^   | u_adder_cntrl/n956            | AOI22  | 0.581 |  10.995 |   13.340 | 
     | u_adder_cntrl/U1133/IN1                 |   ^   | u_adder_cntrl/n956            | OAI21  | 0.001 |  10.997 |   13.341 | 
     | u_adder_cntrl/U1133/OUT                 |   v   | u_adder_cntrl/n957            | OAI21  | 0.545 |  11.541 |   13.885 | 
     | u_adder_cntrl/U109/IN1                  |   v   | u_adder_cntrl/n957            | NOR2X1 | 0.000 |  11.541 |   13.885 | 
     | u_adder_cntrl/U109/OUT                  |   ^   | u_adder_cntrl/n83             | NOR2X1 | 0.430 |  11.971 |   14.315 | 
     | u_adder_cntrl/U111/IN1                  |   ^   | u_adder_cntrl/n83             | NANDX2 | 0.000 |  11.972 |   14.316 | 
     | u_adder_cntrl/U111/OUT                  |   v   | u_adder_cntrl/n1079           | NANDX2 | 0.301 |  12.273 |   14.617 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_1_/D |   v   | u_adder_cntrl/n1079           | DFFRX1 | 0.000 |  12.273 |   14.617 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                           |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK   |        |       |   0.000 |   -2.344 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_1_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.344 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin AdderCntrl_Op2_reg_2_/CLK 
Endpoint:   AdderCntrl_Op2_reg_2_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                    (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.730
+ Phase Shift                  15.000
= Required Time                14.270
- Arrival Time                 11.915
= Slack Time                    2.355
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.366
     = Beginpoint Arrival Time            0.566
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                         |       |                 |        |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                    |   v   | RSTn            |        |       |   0.566 |    2.921 | 
     | FE_OFC837_RSTn/IN       |   v   | RSTn            | INVX4  | 0.000 |   0.566 |    2.921 | 
     | FE_OFC837_RSTn/OUT      |   ^   | FE_OFN837_RSTn  | INVX4  | 0.372 |   0.939 |    3.294 | 
     | FE_OFC838_RSTn/IN       |   ^   | FE_OFN837_RSTn  | INVX8  | 0.000 |   0.939 |    3.294 | 
     | FE_OFC838_RSTn/OUT      |   v   | FE_OFN838_RSTn  | INVX8  | 0.852 |   1.790 |    4.146 | 
     | U1601/IN                |   v   | FE_OFN838_RSTn  | INVX8  | 0.070 |   1.860 |    4.215 | 
     | U1601/OUT               |   ^   | n1833           | INVX8  | 1.094 |   2.955 |    5.310 | 
     | U2249/IN2               |   ^   | n1833           | NOR2X1 | 0.008 |   2.963 |    5.318 | 
     | U2249/OUT               |   v   | n2210           | NOR2X1 | 2.170 |   5.133 |    7.488 | 
     | FE_OFC535_n2210/IN      |   v   | n2210           | INVX4  | 0.009 |   5.142 |    7.497 | 
     | FE_OFC535_n2210/OUT     |   ^   | FE_OFN535_n2210 | INVX4  | 1.154 |   6.296 |    8.652 | 
     | FE_OFC536_n2210/IN      |   ^   | FE_OFN535_n2210 | INVX4  | 0.003 |   6.299 |    8.654 | 
     | FE_OFC536_n2210/OUT     |   v   | FE_OFN536_n2210 | INVX4  | 0.679 |   6.978 |    9.333 | 
     | U1766/IN                |   v   | FE_OFN536_n2210 | INVX4  | 0.006 |   6.984 |    9.339 | 
     | U1766/OUT               |   ^   | n1830           | INVX4  | 0.389 |   7.373 |    9.728 | 
     | U1807/IN                |   ^   | n1830           | INVX8  | 0.000 |   7.373 |    9.728 | 
     | U1807/OUT               |   v   | n1829           | INVX8  | 0.647 |   8.020 |   10.375 | 
     | U2250/IN1               |   v   | n1829           | NOR2X1 | 0.008 |   8.028 |   10.383 | 
     | U2250/OUT               |   ^   | n2211           | NOR2X1 | 0.409 |   8.437 |   10.792 | 
     | FE_OFC621_n2211/IN      |   ^   | n2211           | BUF4X  | 0.000 |   8.437 |   10.792 | 
     | FE_OFC621_n2211/OUT     |   ^   | FE_OFN621_n2211 | BUF4X  | 0.753 |   9.190 |   11.545 | 
     | U1690/IN                |   ^   | FE_OFN621_n2211 | INVX4  | 0.001 |   9.191 |   11.546 | 
     | U1690/OUT               |   v   | n1832           | INVX4  | 0.263 |   9.454 |   11.809 | 
     | U1806/IN                |   v   | n1832           | INVX4  | 0.000 |   9.454 |   11.809 | 
     | U1806/OUT               |   ^   | n1831           | INVX4  | 1.022 |  10.476 |   12.832 | 
     | U2253/IN2               |   ^   | n1831           | AOI22  | 0.007 |  10.483 |   12.838 | 
     | U2253/OUT               |   v   | n2181           | AOI22  | 0.747 |  11.230 |   13.585 | 
     | U1608/IN                |   v   | n2181           | INVX1  | 0.000 |  11.230 |   13.585 | 
     | U1608/OUT               |   ^   | n549            | INVX1  | 0.684 |  11.914 |   14.269 | 
     | AdderCntrl_Op2_reg_2_/D |   ^   | n549            | DFFRX1 | 0.000 |  11.915 |   14.270 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                       |   ^   | CLK   |        |       |   0.000 |   -2.355 | 
     | AdderCntrl_Op2_reg_2_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -2.355 | 
     +---------------------------------------------------------------------------------+ 

