<?xml version='1.0' encoding='UTF-8'?>
<DOC><DOCNO>  ZF108-677-692  </DOCNO><DOCID>08 677 692.andO;</DOCID><JOURNAL>IEEE Transactions on Computers  August 1990 v39 n8 p1006(10).andM;</JOURNAL><TITLE>A generalized multibit recoding of two's complement binary numbersand its proof with application in multiplier implementations.andO;(technical)</TITLE><AUTHOR>Sam, Homayoon; Gupta, Arupratan.andM;</AUTHOR><TEXT><ABSTRACT>Multibit recoding of two's complement binary numbers equals asigned-digit representation of the number in a power-of-2 radix,which results in a compact representation of the recoded number.andO;A parallel hardware multiplier, based on 5-bit recoding, usesthree fast adders to produce the odd multiples of the multiplicandand reduces by half the size of the carry-save-adder array.andP;  Thisscheme can be used in implementing different arithmetic blockssuch as multipliers, dividers, and signed-digit adders.andP;  Usingmultibit recoding in the design and implementation of multiplierunits can produce substantial improvements to performance.andM;</ABSTRACT></TEXT><DESCRIPT>Topic:     Research and DevelopmentAddersComputer ArithmeticMultipliersMathematical Logic.andO;Feature:   illustrationtablechart.andO;Caption:   Modified Booth's recoding. (table)Examples of SD-representation in radix 4. (table)Parallel multiplier with 3-bit recoding. (chart)andM;</DESCRIPT></DOC>