// Singlecore Single Small Matrix (Baseline)
MODE     instrs     cycles  l1 access  l1 refill  l2 access  l2 refill
USR    31773874   38230664   11824068        128        391        280
USR           0          0          0          0          0          0
USR           0          0          0          0          0          0
USR           0          0          0          0          0          0
SYS       52197      80689      28575          9         18          6
SYS           0          0          0          0          0          0
SYS           0          0          0          0          0          0
SYS           0          0          0          0          0          0


// Multicore Strided Small Matrix
7   [core 0] exiting
MODE     instrs     cycles  l1 access  l1 refill  l2 access  l2 refill
USR     7069149    8590637    2633425       5738       6724        161
USR           0          0          0          0          0          0
USR           0          0          0          0          0          0
USR           0          0          0          0          0          0
SYS       11508      20427       6356        175        218          0
SYS           0          0          0          0          0          0
SYS           0          0          0          0          0          0
SYS           0          0          0          0          0          0
8   [core 3] exiting
MODE     instrs     cycles  l1 access  l1 refill  l2 access  l2 refill
USR           0          0          0          0          0          0
USR           0          0          0          0          0          0
USR           0          0          0          0          0          0
USR     7070199    8591812    2633800       5623       6241        136
SYS           0          0          0          0          0          0
SYS           0          0          0          0          0          0
SYS           0          0          0          0          0          0
SYS       11511      21338       6359        226        248          1
10  [core 1] exiting
MODE     instrs     cycles  l1 access  l1 refill  l2 access  l2 refill
USR           0          0          0          0          0          0
USR     8835146   10726803    3290859       6794       8310         43
USR           0          0          0          0          0          0
USR           0          0          0          0          0          0
SYS           0          0          0          0          0          0
SYS       14385      25489       7945        204        278          6
SYS           0          0          0          0          0          0
SYS           0          0          0          0          0          0
12  [core 2] exiting
MODE     instrs     cycles  l1 access  l1 refill  l2 access  l2 refill
USR           0          0          0          0          0          0
USR           0          0          0          0          0          0
USR     8837698   10725966    3291832       6372       7516         37
USR           0          0          0          0          0          0
SYS           0          0          0          0          0          0
SYS           0          0          0          0          0          0
SYS       14385      25657       7945        203        273          5
SYS           0          0          0          0          0          0

// Singlecore Single Large Matrix
MODE     instrs     cycles  l1 access  l1 refill  l2 access  l2 refill
USR   384108368  477610455  147141684     169189     419564       1318
USR           0          0          0          0          0          0
USR           0          0          0          0          0          0
USR           0          0          0          0          0          0
SYS      654723    1076472     358425       6528      16747         17
SYS           0          0          0          0          0          0
SYS           0          0          0          0          0          0
SYS           0          0          0          0          0          0

// USER:
0.8311096559 instr/cycle (small)
0.8228899673 instr/cycle (small strided eg. 1)
0.8042293965 instr/cycle (large)
0.8006325942 instr/cycle (large strided eg. 1)

therefore ~ 2.7% loss in throughput

// L1 Sys refill (refill/access)
0.01821301528 = 54.9 access/refill
0.03767130821 = 26.5 access/refill

// Multicore Strided Large Matrix
9   [core 0] exiting
MODE     instrs     cycles  l1 access  l1 refill  l2 access  l2 refill
USR     7470716    9329545    2863722       5192       9388        173
USR     1437832    1797663     551136       1345       2639          2
USR    48697794   60823364   18666421      40832      68756        129
USR    38412519   47938073   14724009      29354      47543        171
SYS       12837      24085       7072        212        332          7
SYS        2586       5455       1411         69        100          0
SYS       83448     153377      46089       1808       2702          0
SYS       65826     119111      36346       1156       1817          0
10  [core 2] exiting
MODE     instrs     cycles  l1 access  l1 refill  l2 access  l2 refill
USR     9123974   11386320    3497341       7069      14368         68
USR      718754     898919     275506        704       1413          1
USR    45677562   57003455   17508832      33741      56320        300
USR    40542010   50636710   15540250      34781      59093         63
SYS       15792      31716       8709        425        635          0
SYS        1233       2381        681         29         49          0
SYS       78237     149876      43183       1877       2797          7
SYS       69570     130382      38408       1662       2623          0
11  [core 3] exiting
MODE     instrs     cycles  l1 access  l1 refill  l2 access  l2 refill
USR    41490577   51837818   15904013      36463      63604         84
USR    37927919   47341395   14538262      30707      56344         33
USR      240109     299591      92035        185        337          0
USR    16388364   20507503    6281933      15885      27558        162
SYS       71205     129231      39311       1263       1739          3
SYS       64938     115433      35865       1046       1575          2
SYS         411        740        227          7          9          0
SYS       28248      53600      15550        517        750          7
12  [core 1] exiting
MODE     instrs     cycles  l1 access  l1 refill  l2 access  l2 refill
USR    37926695   47340490   14537855      30047      55511         48
USR    55983987   70031308   21459413      55844     103082        174
USR     1435941    1797677     550413       1538       2806         10
USR      716865     898973     274779        914       1673          1
SYS       65031     124732      35901       1610       2524          0
SYS       95829     179125      52914       2274       3386          6
SYS        2466       4884       1362         59         85          1
SYS        1236       2518        684         37         62          5