	.arch armv8-a
	.arch_extension crc
	.arm
	.data
	.global size
	.align 4
	.size size, 40
size:
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.global to
	.align 4
	.size to, 400
to:
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.global cap
	.align 4
	.size cap, 400
cap:
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.global rev
	.align 4
	.size rev, 400
rev:
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.global used
	.align 4
	.size used, 40
used:
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.section .rodata
	.global INF
	.align 4
	.size INF, 4
INF:
	.word 1879048192
	.text
	.global my_memset
	.type my_memset , %function
my_memset:
	push {r4, r5, r6, r7, r8, r9, r10, fp, lr}
	mov fp, sp
	sub sp, sp, #16
.L194:
	str r0, [fp, #-16]
	str r1, [fp, #-12]
	str r2, [fp, #-8]
	ldr r10, =0
	str r10, [fp, #-4]
	b .L199
.L199:
	ldr r9, [fp, #-4]
	ldr r4, [fp, #-8]
	cmp r9, r4
	movlt r5, #1
	movge r5, #0
	blt .L200
	b .L204
.L200:
	ldr r6, [fp, #-12]
	ldr r4, [fp, #-16]
	ldr r5, [fp, #-4]
	mov r7, #4
	mul r7, r5, r7
	add r5, r4, r7
	str r6, [r5]
	ldr r8, [fp, #-4]
	add r4, r8, #1
	str r4, [fp, #-4]
	b .L199
.L201:
	add sp, sp, #16
	pop {r4, r5, r6, r7, r8, r9, r10, fp, lr}
	bx lr
.L202:
	add sp, sp, #16
	pop {r4, r5, r6, r7, r8, r9, r10, fp, lr}
	bx lr
.L203:
	add sp, sp, #16
	pop {r4, r5, r6, r7, r8, r9, r10, fp, lr}
	bx lr
.L204:
	b .L201

	.global add_node
	.type add_node , %function
add_node:
	push {r4, r5, r6, r7, r8, r10, fp, lr}
	mov fp, sp
	sub sp, sp, #12
.L206:
	str r0, [fp, #-12]
	str r1, [fp, #-8]
	str r2, [fp, #-4]
	ldr r10, [fp, #-8]
	ldr r4, [fp, #-12]
	mov r5, #40
	mul r4, r4, r5
	ldr r5, addr_to0
	add r6, r5, r4
	ldr r4, [fp, #-12]
	mov r5, #4
	mul r5, r4, r5
	ldr r7, addr_size0
	add r4, r7, r5
	ldr r5, [r4]
	mov r4, #4
	mul r5, r5, r4
	add r4, r6, r5
	str r10, [r4]
	ldr r7, [fp, #-4]
	ldr r4, [fp, #-12]
	mov r5, #40
	mul r6, r4, r5
	ldr r5, addr_cap0
	add r4, r5, r6
	ldr r5, [fp, #-12]
	mov r6, #4
	mul r6, r5, r6
	ldr r8, addr_size0
	add r5, r8, r6
	ldr r6, [r5]
	mov r5, #4
	mul r6, r6, r5
	add r5, r4, r6
	str r7, [r5]
	ldr r8, [fp, #-8]
	mov r4, #4
	mul r5, r8, r4
	ldr r4, addr_size0
	add r6, r4, r5
	ldr r4, [r6]
	ldr r5, [fp, #-12]
	mov r6, #40
	mul r6, r5, r6
	ldr r7, addr_rev0
	add r5, r7, r6
	ldr r6, [fp, #-12]
	mov r7, #4
	mul r7, r6, r7
	ldr r8, addr_size0
	add r6, r8, r7
	ldr r7, [r6]
	mov r6, #4
	mul r6, r7, r6
	add r7, r5, r6
	str r4, [r7]
	ldr r8, [fp, #-12]
	ldr r4, [fp, #-8]
	mov r5, #40
	mul r5, r4, r5
	ldr r6, addr_to0
	add r4, r6, r5
	ldr r5, [fp, #-8]
	mov r6, #4
	mul r6, r5, r6
	ldr r7, addr_size0
	add r5, r7, r6
	ldr r6, [r5]
	mov r5, #4
	mul r6, r6, r5
	add r5, r4, r6
	str r8, [r5]
	ldr r7, [fp, #-8]
	mov r4, #40
	mul r5, r7, r4
	ldr r4, addr_cap0
	add r6, r4, r5
	ldr r4, [fp, #-8]
	mov r5, #4
	mul r5, r4, r5
	ldr r7, addr_size0
	add r4, r7, r5
	ldr r5, [r4]
	mov r4, #4
	mul r5, r5, r4
	add r4, r6, r5
	ldr r5, =0
	str r5, [r4]
	ldr r6, [fp, #-12]
	mov r4, #4
	mul r4, r6, r4
	ldr r6, addr_size0
	add r5, r6, r4
	ldr r4, [r5]
	ldr r5, [fp, #-8]
	mov r6, #40
	mul r6, r5, r6
	ldr r7, addr_rev0
	add r5, r7, r6
	ldr r6, [fp, #-8]
	mov r7, #4
	mul r7, r6, r7
	ldr r6, addr_size0
	add r8, r6, r7
	ldr r6, [r8]
	mov r7, #4
	mul r7, r6, r7
	add r6, r5, r7
	str r4, [r6]
	ldr r8, [fp, #-12]
	mov r4, #4
	mul r4, r8, r4
	ldr r6, addr_size0
	add r5, r6, r4
	ldr r4, [r5]
	add r5, r4, #1
	ldr r4, [fp, #-12]
	mov r6, #4
	mul r6, r4, r6
	ldr r7, addr_size0
	add r4, r7, r6
	str r5, [r4]
	ldr r8, [fp, #-8]
	mov r4, #4
	mul r4, r8, r4
	ldr r6, addr_size0
	add r5, r6, r4
	ldr r4, [r5]
	add r5, r4, #1
	ldr r4, [fp, #-8]
	mov r6, #4
	mul r6, r4, r6
	ldr r7, addr_size0
	add r4, r7, r6
	str r5, [r4]
	add sp, sp, #12
	pop {r4, r5, r6, r7, r8, r10, fp, lr}
	bx lr

	.global dfs
	.type dfs , %function
dfs:
	push {r4, r5, r6, r7, r8, r9, r10, fp, lr}
	mov fp, sp
	sub sp, sp, #24
.L226:
	str r0, [fp, #-24]
	str r1, [fp, #-20]
	str r2, [fp, #-16]
	ldr r10, [fp, #-24]
	ldr r4, [fp, #-20]
	cmp r10, r4
	beq .L230
	b .L234
.L230:
	ldr r5, [fp, #-16]
	mov r0, r5
	add sp, sp, #24
	pop {r4, r5, r6, r7, r8, r9, r10, fp, lr}
	bx lr
.L231:
	ldr r6, [fp, #-24]
	mov r4, #4
	mul r4, r6, r4
	ldr r6, addr_used0
	add r5, r6, r4
	ldr r4, =1
	str r4, [r5]
	ldr r6, =0
	str r6, [fp, #-12]
	b .L237
.L232:
	add sp, sp, #24
	pop {r4, r5, r6, r7, r8, r9, r10, fp, lr}
	bx lr
.L233:
	add sp, sp, #24
	pop {r4, r5, r6, r7, r8, r9, r10, fp, lr}
	bx lr
.L234:
	b .L231
.L235:
	b .L231
.L237:
	ldr r7, [fp, #-12]
	ldr r4, [fp, #-24]
	mov r5, #4
	mul r5, r4, r5
	ldr r6, addr_size0
	add r4, r6, r5
	ldr r5, [r4]
	cmp r7, r5
	movlt r6, #1
	movge r6, #0
	blt .L238
	b .L243
.L238:
	ldr r8, [fp, #-24]
	mov r4, #40
	mul r4, r8, r4
	ldr r5, addr_to0
	add r6, r5, r4
	ldr r4, [fp, #-12]
	mov r5, #4
	mul r5, r4, r5
	add r4, r6, r5
	ldr r5, [r4]
	mov r4, #4
	mul r4, r5, r4
	ldr r5, addr_used0
	add r6, r5, r4
	ldr r4, [r6]
	cmp r4, #0
	bne .L244
	b .L250
.L239:
	mov r0, #0
	add sp, sp, #24
	pop {r4, r5, r6, r7, r8, r9, r10, fp, lr}
	bx lr
.L241:
	add sp, sp, #24
	pop {r4, r5, r6, r7, r8, r9, r10, fp, lr}
	bx lr
.L242:
	add sp, sp, #24
	pop {r4, r5, r6, r7, r8, r9, r10, fp, lr}
	bx lr
.L243:
	b .L239
.L244:
	ldr r5, [fp, #-12]
	add r4, r5, #1
	str r4, [fp, #-12]
	b .L237
.L245:
	ldr r6, [fp, #-24]
	mov r4, #40
	mul r4, r6, r4
	ldr r6, addr_cap0
	add r5, r6, r4
	ldr r4, [fp, #-12]
	mov r6, #4
	mul r4, r4, r6
	add r6, r5, r4
	ldr r4, [r6]
	cmp r4, #0
	movle r5, #1
	movgt r5, #0
	ble .L253
	b .L259
.L249:
	add sp, sp, #24
	pop {r4, r5, r6, r7, r8, r9, r10, fp, lr}
	bx lr
.L250:
	b .L245
.L251:
	add sp, sp, #24
	pop {r4, r5, r6, r7, r8, r9, r10, fp, lr}
	bx lr
.L252:
	b .L245
.L253:
	ldr r7, [fp, #-12]
	add r4, r7, #1
	str r4, [fp, #-12]
	b .L237
.L254:
	ldr r5, [fp, #-16]
	ldr r4, [fp, #-24]
	mov r6, #40
	mul r6, r4, r6
	ldr r7, addr_cap0
	add r4, r7, r6
	ldr r6, [fp, #-12]
	mov r7, #4
	mul r7, r6, r7
	add r6, r4, r7
	ldr r4, [r6]
	cmp r5, r4
	movlt r7, #1
	movge r7, #0
	blt .L262
	b .L269
.L257:
	add sp, sp, #24
	pop {r4, r5, r6, r7, r8, r9, r10, fp, lr}
	bx lr
.L258:
	add sp, sp, #24
	pop {r4, r5, r6, r7, r8, r9, r10, fp, lr}
	bx lr
.L259:
	b .L254
.L260:
	b .L254
.L262:
	ldr r8, [fp, #-16]
	str r8, [fp, #-8]
	b .L264
.L263:
	ldr r9, [fp, #-24]
	mov r4, #40
	mul r5, r9, r4
	ldr r4, addr_cap0
	add r6, r4, r5
	ldr r4, [fp, #-12]
	mov r5, #4
	mul r5, r4, r5
	add r4, r6, r5
	ldr r5, [r4]
	str r5, [fp, #-8]
	b .L264
.L264:
	ldr r6, [fp, #-24]
	mov r4, #40
	mul r4, r6, r4
	ldr r6, addr_to0
	add r5, r6, r4
	ldr r4, [fp, #-12]
	mov r6, #4
	mul r6, r4, r6
	add r4, r5, r6
	ldr r5, [r4]
	ldr r4, [fp, #-20]
	ldr r6, [fp, #-8]
	mov r0, r5
	mov r1, r4
	mov r2, r6
	bl dfs
	mov r7, r0
	str r7, [fp, #-4]
	ldr r8, [fp, #-4]
	cmp r8, #0
	movgt r9, #1
	movle r9, #0
	bgt .L275
	b .L279
.L267:
	add sp, sp, #24
	pop {r4, r5, r6, r7, r8, r9, r10, fp, lr}
	bx lr
.L268:
	add sp, sp, #24
	pop {r4, r5, r6, r7, r8, r9, r10, fp, lr}
	bx lr
.L269:
	b .L263
.L275:
	ldr r10, [fp, #-24]
	mov r4, #40
	mul r4, r10, r4
	ldr r6, addr_cap0
	add r5, r6, r4
	ldr r4, [fp, #-12]
	mov r6, #4
	mul r6, r4, r6
	add r4, r5, r6
	ldr r5, [r4]
	ldr r4, [fp, #-4]
	sub r6, r5, r4
	ldr r4, [fp, #-24]
	mov r5, #40
	mul r5, r4, r5
	ldr r7, addr_cap0
	add r4, r7, r5
	ldr r5, [fp, #-12]
	mov r7, #4
	mul r7, r5, r7
	add r5, r4, r7
	str r6, [r5]
	ldr r8, [fp, #-24]
	mov r4, #40
	mul r4, r8, r4
	ldr r6, addr_to0
	add r5, r6, r4
	ldr r4, [fp, #-12]
	mov r6, #4
	mul r4, r4, r6
	add r6, r5, r4
	ldr r4, [r6]
	mov r5, #40
	mul r4, r4, r5
	ldr r5, addr_cap0
	add r6, r5, r4
	ldr r4, [fp, #-24]
	mov r5, #40
	mul r7, r4, r5
	ldr r4, addr_rev0
	add r5, r4, r7
	ldr r4, [fp, #-12]
	mov r7, #4
	mul r7, r4, r7
	add r4, r5, r7
	ldr r5, [r4]
	mov r4, #4
	mul r5, r5, r4
	add r4, r6, r5
	ldr r5, [r4]
	ldr r4, [fp, #-4]
	add r6, r5, r4
	ldr r4, [fp, #-24]
	mov r5, #40
	mul r5, r4, r5
	ldr r7, addr_to0
	add r4, r7, r5
	ldr r5, [fp, #-12]
	mov r7, #4
	mul r5, r5, r7
	add r7, r4, r5
	ldr r4, [r7]
	mov r5, #40
	mul r5, r4, r5
	ldr r7, addr_cap0
	add r4, r7, r5
	ldr r5, [fp, #-24]
	mov r7, #40
	mul r7, r5, r7
	ldr r8, addr_rev0
	add r5, r8, r7
	ldr r7, [fp, #-12]
	mov r8, #4
	mul r8, r7, r8
	add r7, r5, r8
	ldr r5, [r7]
	mov r7, #4
	mul r7, r5, r7
	add r5, r4, r7
	str r6, [r5]
	ldr r8, [fp, #-4]
	mov r0, r8
	add sp, sp, #24
	pop {r4, r5, r6, r7, r8, r9, r10, fp, lr}
	bx lr
	b .F0
.LTORG
addr_INF0:
	.word INF
addr_size0:
	.word size
addr_to0:
	.word to
addr_cap0:
	.word cap
addr_rev0:
	.word rev
addr_used0:
	.word used
.F0:
.L276:
	ldr r9, [fp, #-12]
	add r4, r9, #1
	str r4, [fp, #-12]
	b .L237
.L277:
	add sp, sp, #24
	pop {r4, r5, r6, r7, r8, r9, r10, fp, lr}
	bx lr
.L278:
	add sp, sp, #24
	pop {r4, r5, r6, r7, r8, r9, r10, fp, lr}
	bx lr
.L279:
	b .L276
.L294:
	b .L276
.L295:
	add sp, sp, #24
	pop {r4, r5, r6, r7, r8, r9, r10, fp, lr}
	bx lr

	.global max_flow
	.type max_flow , %function
max_flow:
	push {r4, r5, r6, r7, r8, r9, r10, fp, lr}
	mov fp, sp
	sub sp, sp, #16
.L296:
	str r0, [fp, #-16]
	str r1, [fp, #-12]
	ldr r10, =0
	str r10, [fp, #-8]
	b .L300
.L300:
	ldr r9, =1
	cmp r9, #0
	bne .L301
	b .L304
.L301:
	mov r8, #0
	mov r4, #4
	mul r6, r8, r4
	ldr r4, addr_used1
	add r5, r4, r6
	mov r0, r5
	mov r1, #0
	mov r2, #10
	bl my_memset
	ldr r7, [fp, #-16]
	ldr r4, [fp, #-12]
	ldr r5, addr_INF1
	ldr r6, [r5]
	mov r0, r7
	mov r1, r4
	mov r2, r6
	bl dfs
	mov r8, r0
	str r8, [fp, #-4]
	ldr r9, [fp, #-4]
	cmp r9, #0
	beq .L307
	b .L311
.L302:
	add sp, sp, #16
	pop {r4, r5, r6, r7, r8, r9, r10, fp, lr}
	bx lr
.L303:
	add sp, sp, #16
	pop {r4, r5, r6, r7, r8, r9, r10, fp, lr}
	bx lr
.L304:
	b .L302
.L305:
	add sp, sp, #16
	pop {r4, r5, r6, r7, r8, r9, r10, fp, lr}
	bx lr
.L307:
	ldr r10, [fp, #-8]
	mov r0, r10
	add sp, sp, #16
	pop {r4, r5, r6, r7, r8, r9, r10, fp, lr}
	bx lr
.L308:
	ldr r5, [fp, #-8]
	ldr r4, [fp, #-4]
	add r6, r5, r4
	str r6, [fp, #-8]
	b .L300
.L309:
	add sp, sp, #16
	pop {r4, r5, r6, r7, r8, r9, r10, fp, lr}
	bx lr
.L310:
	add sp, sp, #16
	pop {r4, r5, r6, r7, r8, r9, r10, fp, lr}
	bx lr
.L311:
	b .L308
.L312:
	b .L308

	.global main
	.type main , %function
main:
	push {r4, r5, r6, r7, r8, r9, r10, fp, lr}
	mov fp, sp
	sub sp, sp, #20
.L313:
	bl getint
	mov r10, r0
	str r10, [fp, #-20]
	bl getint
	mov r9, r0
	str r9, [fp, #-16]
	mov r8, #0
	mov r4, #4
	mul r4, r8, r4
	ldr r6, addr_size1
	add r5, r6, r4
	mov r0, r5
	mov r1, #0
	mov r2, #10
	bl my_memset
	b .L316
.L316:
	ldr r7, [fp, #-16]
	cmp r7, #0
	movgt r8, #1
	movle r8, #0
	bgt .L317
	b .L321
.L317:
	bl getint
	mov r9, r0
	str r9, [fp, #-12]
	bl getint
	mov r10, r0
	str r10, [fp, #-8]
	bl getint
	mov r4, r0
	str r4, [fp, #-4]
	ldr r6, [fp, #-12]
	ldr r4, [fp, #-8]
	ldr r5, [fp, #-4]
	mov r0, r6
	mov r1, r4
	mov r2, r5
	bl add_node
	ldr r7, [fp, #-16]
	sub r4, r7, #1
	str r4, [fp, #-16]
	b .L316
.L318:
	ldr r5, [fp, #-20]
	mov r0, #1
	mov r1, r5
	bl max_flow
	mov r6, r0
	mov r0, r6
	bl putint
	mov r0, #10
	bl putch
	mov r0, #0
	add sp, sp, #20
	pop {r4, r5, r6, r7, r8, r9, r10, fp, lr}
	bx lr
.L319:
	add sp, sp, #20
	pop {r4, r5, r6, r7, r8, r9, r10, fp, lr}
	bx lr
.L320:
	add sp, sp, #20
	pop {r4, r5, r6, r7, r8, r9, r10, fp, lr}
	bx lr
.L321:
	b .L318
.L325:
	add sp, sp, #20
	pop {r4, r5, r6, r7, r8, r9, r10, fp, lr}
	bx lr

addr_INF1:
	.word INF
addr_size1:
	.word size
addr_to1:
	.word to
addr_cap1:
	.word cap
addr_rev1:
	.word rev
addr_used1:
	.word used
