{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571174058017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571174058017 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 08:14:17 2019 " "Processing started: Wed Oct 16 08:14:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571174058017 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571174058017 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off updowncounter -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off updowncounter -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571174058017 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571174058299 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571174058299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-behav " "Found design unit 1: top-behav" {  } { { "top.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571174066642 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571174066642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571174066642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockDiv-behav " "Found design unit 1: clockDiv-behav" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571174066642 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockDiv " "Found entity 1: clockDiv" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571174066642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571174066642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binaryctr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binaryctr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binaryCtr-behav " "Found design unit 1: binaryCtr-behav" {  } { { "binaryCtr.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binaryCtr.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571174066658 ""} { "Info" "ISGN_ENTITY_NAME" "1 binaryCtr " "Found entity 1: binaryCtr" {  } { { "binaryCtr.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binaryCtr.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571174066658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571174066658 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "jkff " "Entity \"jkff\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "jkff.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/jkff.vhd" 4 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1571174066658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jkff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jkff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jkff-behav " "Found design unit 1: jkff-behav" {  } { { "jkff.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/jkff.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571174066658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571174066658 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "tff " "Entity \"tff\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "tffvhd.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/tffvhd.vhd" 4 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1571174066658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tffvhd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tffvhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tff-behav " "Found design unit 1: tff-behav" {  } { { "tffvhd.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/tffvhd.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571174066658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571174066658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintogray.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bintogray.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binToGray-behav " "Found design unit 1: binToGray-behav" {  } { { "binToGray.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binToGray.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571174066658 ""} { "Info" "ISGN_ENTITY_NAME" "1 binToGray " "Found entity 1: binToGray" {  } { { "binToGray.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binToGray.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571174066658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571174066658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graytodigits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file graytodigits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 grayToDigits-behav " "Found design unit 1: grayToDigits-behav" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571174066674 ""} { "Info" "ISGN_ENTITY_NAME" "1 grayToDigits " "Found entity 1: grayToDigits" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571174066674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571174066674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digittodisp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digittodisp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digitToDisp-behav " "Found design unit 1: digitToDisp-behav" {  } { { "digitToDisp.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/digitToDisp.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571174066674 ""} { "Info" "ISGN_ENTITY_NAME" "1 digitToDisp " "Found entity 1: digitToDisp" {  } { { "digitToDisp.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/digitToDisp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571174066674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571174066674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selector-behav " "Found design unit 1: selector-behav" {  } { { "selector.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/selector.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571174066674 ""} { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "selector.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/selector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571174066674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571174066674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-behav " "Found design unit 1: controller-behav" {  } { { "controller.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/controller.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571174066674 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571174066674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571174066674 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571174066705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:ct " "Elaborating entity \"controller\" for hierarchy \"controller:ct\"" {  } { { "top.vhd" "ct" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode controller.vhd(23) " "VHDL Process Statement warning at controller.vhd(23): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/controller.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 "|top|controller:ct"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDiv clockDiv:f " "Elaborating entity \"clockDiv\" for hierarchy \"clockDiv:f\"" {  } { { "top.vhd" "f" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en clockDiv.vhd(22) " "VHDL Process Statement warning at clockDiv.vhd(22): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 "|top|clockDiv:f"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "sclk clockDiv.vhd(20) " "Netlist error at clockDiv.vhd(20): can't infer register for sclk because its behavior depends on the edges of multiple distinct clocks" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 20 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sclk clockDiv.vhd(18) " "Inferred latch for \"sclk\" at clockDiv.vhd(18)" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 "|top|clockDiv:f"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "ctr\[0\] clockDiv.vhd(20) " "Netlist error at clockDiv.vhd(20): can't infer register for ctr\[0\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 20 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctr\[0\] clockDiv.vhd(18) " "Inferred latch for \"ctr\[0\]\" at clockDiv.vhd(18)" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 "|top|clockDiv:f"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "ctr\[1\] clockDiv.vhd(20) " "Netlist error at clockDiv.vhd(20): can't infer register for ctr\[1\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 20 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctr\[1\] clockDiv.vhd(18) " "Inferred latch for \"ctr\[1\]\" at clockDiv.vhd(18)" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 "|top|clockDiv:f"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "ctr\[2\] clockDiv.vhd(20) " "Netlist error at clockDiv.vhd(20): can't infer register for ctr\[2\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 20 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctr\[2\] clockDiv.vhd(18) " "Inferred latch for \"ctr\[2\]\" at clockDiv.vhd(18)" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 "|top|clockDiv:f"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "ctr\[3\] clockDiv.vhd(20) " "Netlist error at clockDiv.vhd(20): can't infer register for ctr\[3\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 20 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctr\[3\] clockDiv.vhd(18) " "Inferred latch for \"ctr\[3\]\" at clockDiv.vhd(18)" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 "|top|clockDiv:f"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "ctr\[4\] clockDiv.vhd(20) " "Netlist error at clockDiv.vhd(20): can't infer register for ctr\[4\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 20 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctr\[4\] clockDiv.vhd(18) " "Inferred latch for \"ctr\[4\]\" at clockDiv.vhd(18)" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 "|top|clockDiv:f"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "ctr\[5\] clockDiv.vhd(20) " "Netlist error at clockDiv.vhd(20): can't infer register for ctr\[5\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 20 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctr\[5\] clockDiv.vhd(18) " "Inferred latch for \"ctr\[5\]\" at clockDiv.vhd(18)" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 "|top|clockDiv:f"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "ctr\[6\] clockDiv.vhd(20) " "Netlist error at clockDiv.vhd(20): can't infer register for ctr\[6\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 20 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctr\[6\] clockDiv.vhd(18) " "Inferred latch for \"ctr\[6\]\" at clockDiv.vhd(18)" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 "|top|clockDiv:f"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "ctr\[7\] clockDiv.vhd(20) " "Netlist error at clockDiv.vhd(20): can't infer register for ctr\[7\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 20 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctr\[7\] clockDiv.vhd(18) " "Inferred latch for \"ctr\[7\]\" at clockDiv.vhd(18)" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 "|top|clockDiv:f"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "ctr\[8\] clockDiv.vhd(20) " "Netlist error at clockDiv.vhd(20): can't infer register for ctr\[8\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 20 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctr\[8\] clockDiv.vhd(18) " "Inferred latch for \"ctr\[8\]\" at clockDiv.vhd(18)" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 "|top|clockDiv:f"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "ctr\[9\] clockDiv.vhd(20) " "Netlist error at clockDiv.vhd(20): can't infer register for ctr\[9\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 20 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctr\[9\] clockDiv.vhd(18) " "Inferred latch for \"ctr\[9\]\" at clockDiv.vhd(18)" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 "|top|clockDiv:f"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "ctr\[10\] clockDiv.vhd(20) " "Netlist error at clockDiv.vhd(20): can't infer register for ctr\[10\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 20 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctr\[10\] clockDiv.vhd(18) " "Inferred latch for \"ctr\[10\]\" at clockDiv.vhd(18)" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 "|top|clockDiv:f"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "ctr\[11\] clockDiv.vhd(20) " "Netlist error at clockDiv.vhd(20): can't infer register for ctr\[11\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 20 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctr\[11\] clockDiv.vhd(18) " "Inferred latch for \"ctr\[11\]\" at clockDiv.vhd(18)" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 "|top|clockDiv:f"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "ctr\[12\] clockDiv.vhd(20) " "Netlist error at clockDiv.vhd(20): can't infer register for ctr\[12\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 20 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctr\[12\] clockDiv.vhd(18) " "Inferred latch for \"ctr\[12\]\" at clockDiv.vhd(18)" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 "|top|clockDiv:f"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "ctr\[13\] clockDiv.vhd(20) " "Netlist error at clockDiv.vhd(20): can't infer register for ctr\[13\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 20 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctr\[13\] clockDiv.vhd(18) " "Inferred latch for \"ctr\[13\]\" at clockDiv.vhd(18)" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 "|top|clockDiv:f"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "ctr\[14\] clockDiv.vhd(20) " "Netlist error at clockDiv.vhd(20): can't infer register for ctr\[14\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 20 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctr\[14\] clockDiv.vhd(18) " "Inferred latch for \"ctr\[14\]\" at clockDiv.vhd(18)" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 "|top|clockDiv:f"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "ctr\[15\] clockDiv.vhd(20) " "Netlist error at clockDiv.vhd(20): can't infer register for ctr\[15\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 20 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctr\[15\] clockDiv.vhd(18) " "Inferred latch for \"ctr\[15\]\" at clockDiv.vhd(18)" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 "|top|clockDiv:f"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "ctr\[16\] clockDiv.vhd(20) " "Netlist error at clockDiv.vhd(20): can't infer register for ctr\[16\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 20 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctr\[16\] clockDiv.vhd(18) " "Inferred latch for \"ctr\[16\]\" at clockDiv.vhd(18)" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 "|top|clockDiv:f"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "ctr\[17\] clockDiv.vhd(20) " "Netlist error at clockDiv.vhd(20): can't infer register for ctr\[17\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 20 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctr\[17\] clockDiv.vhd(18) " "Inferred latch for \"ctr\[17\]\" at clockDiv.vhd(18)" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 "|top|clockDiv:f"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "clockDiv:f " "Can't elaborate user hierarchy \"clockDiv:f\"" {  } { { "top.vhd" "f" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 72 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571174066970 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571174067127 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 16 08:14:27 2019 " "Processing ended: Wed Oct 16 08:14:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571174067127 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571174067127 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571174067127 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571174067127 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571174067720 ""}
