{
    "design_name": "bsg_concentrate_static",
    "filelist": [
        "basejump_stl/bsg_misc/bsg_defines.v",
        "basejump_stl/bsg_misc/bsg_concentrate_static.v"
    ],
    "run_config": [
        {
            "constraints": [
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "name": "vclk",
                    "period_in_num_of_FO4": "30",
                    "port": "virtual",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "a module that concentrate bits into a more condensed vector with size small at a clock period (in num of FO4) = 30",
            "design_size": "small",
            "name": "bsg_concentrate_static_small_vclk_30_FO4",
            "parameters": [
                "pattern_els_p=60863"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "name": "vclk",
                    "period_in_num_of_FO4": "40",
                    "port": "virtual",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "a module that concentrate bits into a more condensed vector with size small at a clock period (in num of FO4) = 40",
            "design_size": "small",
            "name": "bsg_concentrate_static_small_vclk_40_FO4",
            "parameters": [
                "pattern_els_p=60863"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "name": "vclk",
                    "period_in_num_of_FO4": "50",
                    "port": "virtual",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "a module that concentrate bits into a more condensed vector with size small at a clock period (in num of FO4) = 50",
            "design_size": "small",
            "name": "bsg_concentrate_static_small_vclk_50_FO4",
            "parameters": [
                "pattern_els_p=60863"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "name": "vclk",
                    "period_in_num_of_FO4": "60",
                    "port": "virtual",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "a module that concentrate bits into a more condensed vector with size small at a clock period (in num of FO4) = 60",
            "design_size": "small",
            "name": "bsg_concentrate_static_small_vclk_60_FO4",
            "parameters": [
                "pattern_els_p=60863"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "name": "vclk",
                    "period_in_num_of_FO4": "70",
                    "port": "virtual",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "a module that concentrate bits into a more condensed vector with size small at a clock period (in num of FO4) = 70",
            "design_size": "small",
            "name": "bsg_concentrate_static_small_vclk_70_FO4",
            "parameters": [
                "pattern_els_p=60863"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "name": "vclk",
                    "period_in_num_of_FO4": "80",
                    "port": "virtual",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "a module that concentrate bits into a more condensed vector with size small at a clock period (in num of FO4) = 80",
            "design_size": "small",
            "name": "bsg_concentrate_static_small_vclk_80_FO4",
            "parameters": [
                "pattern_els_p=60863"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "name": "vclk",
                    "period_in_num_of_FO4": "90",
                    "port": "virtual",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "a module that concentrate bits into a more condensed vector with size small at a clock period (in num of FO4) = 90",
            "design_size": "small",
            "name": "bsg_concentrate_static_small_vclk_90_FO4",
            "parameters": [
                "pattern_els_p=60863"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "name": "vclk",
                    "period_in_num_of_FO4": "100",
                    "port": "virtual",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "a module that concentrate bits into a more condensed vector with size small at a clock period (in num of FO4) = 100",
            "design_size": "small",
            "name": "bsg_concentrate_static_small_vclk_100_FO4",
            "parameters": [
                "pattern_els_p=60863"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "name": "vclk",
                    "period_in_num_of_FO4": "30",
                    "port": "virtual",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "a module that concentrate bits into a more condensed vector with size medium at a clock period (in num of FO4) = 30",
            "design_size": "medium",
            "name": "bsg_concentrate_static_medium_vclk_30_FO4",
            "parameters": [
                "pattern_els_p=3988778425"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "name": "vclk",
                    "period_in_num_of_FO4": "40",
                    "port": "virtual",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "a module that concentrate bits into a more condensed vector with size medium at a clock period (in num of FO4) = 40",
            "design_size": "medium",
            "name": "bsg_concentrate_static_medium_vclk_40_FO4",
            "parameters": [
                "pattern_els_p=3988778425"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "name": "vclk",
                    "period_in_num_of_FO4": "50",
                    "port": "virtual",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "a module that concentrate bits into a more condensed vector with size medium at a clock period (in num of FO4) = 50",
            "design_size": "medium",
            "name": "bsg_concentrate_static_medium_vclk_50_FO4",
            "parameters": [
                "pattern_els_p=3988778425"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "name": "vclk",
                    "period_in_num_of_FO4": "60",
                    "port": "virtual",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "a module that concentrate bits into a more condensed vector with size medium at a clock period (in num of FO4) = 60",
            "design_size": "medium",
            "name": "bsg_concentrate_static_medium_vclk_60_FO4",
            "parameters": [
                "pattern_els_p=3988778425"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "name": "vclk",
                    "period_in_num_of_FO4": "70",
                    "port": "virtual",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "a module that concentrate bits into a more condensed vector with size medium at a clock period (in num of FO4) = 70",
            "design_size": "medium",
            "name": "bsg_concentrate_static_medium_vclk_70_FO4",
            "parameters": [
                "pattern_els_p=3988778425"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "name": "vclk",
                    "period_in_num_of_FO4": "80",
                    "port": "virtual",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "a module that concentrate bits into a more condensed vector with size medium at a clock period (in num of FO4) = 80",
            "design_size": "medium",
            "name": "bsg_concentrate_static_medium_vclk_80_FO4",
            "parameters": [
                "pattern_els_p=3988778425"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "name": "vclk",
                    "period_in_num_of_FO4": "90",
                    "port": "virtual",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "a module that concentrate bits into a more condensed vector with size medium at a clock period (in num of FO4) = 90",
            "design_size": "medium",
            "name": "bsg_concentrate_static_medium_vclk_90_FO4",
            "parameters": [
                "pattern_els_p=3988778425"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "name": "vclk",
                    "period_in_num_of_FO4": "100",
                    "port": "virtual",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "a module that concentrate bits into a more condensed vector with size medium at a clock period (in num of FO4) = 100",
            "design_size": "medium",
            "name": "bsg_concentrate_static_medium_vclk_100_FO4",
            "parameters": [
                "pattern_els_p=3988778425"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "name": "vclk",
                    "period_in_num_of_FO4": "30",
                    "port": "virtual",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "a module that concentrate bits into a more condensed vector with size large at a clock period (in num of FO4) = 30",
            "design_size": "large",
            "name": "bsg_concentrate_static_large_vclk_30_FO4",
            "parameters": [
                "pattern_els_p=17131672890354167225"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "name": "vclk",
                    "period_in_num_of_FO4": "40",
                    "port": "virtual",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "a module that concentrate bits into a more condensed vector with size large at a clock period (in num of FO4) = 40",
            "design_size": "large",
            "name": "bsg_concentrate_static_large_vclk_40_FO4",
            "parameters": [
                "pattern_els_p=17131672890354167225"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "name": "vclk",
                    "period_in_num_of_FO4": "50",
                    "port": "virtual",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "a module that concentrate bits into a more condensed vector with size large at a clock period (in num of FO4) = 50",
            "design_size": "large",
            "name": "bsg_concentrate_static_large_vclk_50_FO4",
            "parameters": [
                "pattern_els_p=17131672890354167225"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "name": "vclk",
                    "period_in_num_of_FO4": "60",
                    "port": "virtual",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "a module that concentrate bits into a more condensed vector with size large at a clock period (in num of FO4) = 60",
            "design_size": "large",
            "name": "bsg_concentrate_static_large_vclk_60_FO4",
            "parameters": [
                "pattern_els_p=17131672890354167225"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "name": "vclk",
                    "period_in_num_of_FO4": "70",
                    "port": "virtual",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "a module that concentrate bits into a more condensed vector with size large at a clock period (in num of FO4) = 70",
            "design_size": "large",
            "name": "bsg_concentrate_static_large_vclk_70_FO4",
            "parameters": [
                "pattern_els_p=17131672890354167225"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "name": "vclk",
                    "period_in_num_of_FO4": "80",
                    "port": "virtual",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "a module that concentrate bits into a more condensed vector with size large at a clock period (in num of FO4) = 80",
            "design_size": "large",
            "name": "bsg_concentrate_static_large_vclk_80_FO4",
            "parameters": [
                "pattern_els_p=17131672890354167225"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "name": "vclk",
                    "period_in_num_of_FO4": "90",
                    "port": "virtual",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "a module that concentrate bits into a more condensed vector with size large at a clock period (in num of FO4) = 90",
            "design_size": "large",
            "name": "bsg_concentrate_static_large_vclk_90_FO4",
            "parameters": [
                "pattern_els_p=17131672890354167225"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "name": "vclk",
                    "period_in_num_of_FO4": "100",
                    "port": "virtual",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "a module that concentrate bits into a more condensed vector with size large at a clock period (in num of FO4) = 100",
            "design_size": "large",
            "name": "bsg_concentrate_static_large_vclk_100_FO4",
            "parameters": [
                "pattern_els_p=17131672890354167225"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "name": "vclk",
                    "period_in_num_of_FO4": "30",
                    "port": "virtual",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "a module that concentrate bits into a more condensed vector with size very_large at a clock period (in num of FO4) = 30",
            "design_size": "very_large",
            "name": "bsg_concentrate_static_very_large_vclk_30_FO4",
            "parameters": [
                "pattern_els_p=316023215678602333159585059232110603705"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "name": "vclk",
                    "period_in_num_of_FO4": "40",
                    "port": "virtual",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "a module that concentrate bits into a more condensed vector with size very_large at a clock period (in num of FO4) = 40",
            "design_size": "very_large",
            "name": "bsg_concentrate_static_very_large_vclk_40_FO4",
            "parameters": [
                "pattern_els_p=316023215678602333159585059232110603705"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "name": "vclk",
                    "period_in_num_of_FO4": "50",
                    "port": "virtual",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "a module that concentrate bits into a more condensed vector with size very_large at a clock period (in num of FO4) = 50",
            "design_size": "very_large",
            "name": "bsg_concentrate_static_very_large_vclk_50_FO4",
            "parameters": [
                "pattern_els_p=316023215678602333159585059232110603705"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "name": "vclk",
                    "period_in_num_of_FO4": "60",
                    "port": "virtual",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "a module that concentrate bits into a more condensed vector with size very_large at a clock period (in num of FO4) = 60",
            "design_size": "very_large",
            "name": "bsg_concentrate_static_very_large_vclk_60_FO4",
            "parameters": [
                "pattern_els_p=316023215678602333159585059232110603705"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "name": "vclk",
                    "period_in_num_of_FO4": "70",
                    "port": "virtual",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "a module that concentrate bits into a more condensed vector with size very_large at a clock period (in num of FO4) = 70",
            "design_size": "very_large",
            "name": "bsg_concentrate_static_very_large_vclk_70_FO4",
            "parameters": [
                "pattern_els_p=316023215678602333159585059232110603705"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "name": "vclk",
                    "period_in_num_of_FO4": "80",
                    "port": "virtual",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "a module that concentrate bits into a more condensed vector with size very_large at a clock period (in num of FO4) = 80",
            "design_size": "very_large",
            "name": "bsg_concentrate_static_very_large_vclk_80_FO4",
            "parameters": [
                "pattern_els_p=316023215678602333159585059232110603705"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "name": "vclk",
                    "period_in_num_of_FO4": "90",
                    "port": "virtual",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "a module that concentrate bits into a more condensed vector with size very_large at a clock period (in num of FO4) = 90",
            "design_size": "very_large",
            "name": "bsg_concentrate_static_very_large_vclk_90_FO4",
            "parameters": [
                "pattern_els_p=316023215678602333159585059232110603705"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "input"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "a",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "clock": "vclk",
                    "delay": "0",
                    "port": "l",
                    "type": "output"
                },
                {
                    "name": "vclk",
                    "period_in_num_of_FO4": "100",
                    "port": "virtual",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "a module that concentrate bits into a more condensed vector with size very_large at a clock period (in num of FO4) = 100",
            "design_size": "very_large",
            "name": "bsg_concentrate_static_very_large_vclk_100_FO4",
            "parameters": [
                "pattern_els_p=316023215678602333159585059232110603705"
            ]
        }
    ]
}