set_min_delay 30 -rise -fall -rise_from core_clock -through and1 -to adder1 -ignore_clock_latency -probe -reset_path
