// Seed: 3542829986
module module_0 (
    input wire id_0,
    input uwire id_1,
    output wand id_2
    , id_28,
    input tri id_3,
    output wor id_4,
    input tri1 id_5,
    input supply0 id_6,
    input tri0 id_7,
    input tri0 id_8,
    output tri0 id_9,
    input tri0 id_10,
    input wor id_11,
    output wand id_12,
    input tri0 id_13,
    input wire id_14,
    output wor id_15,
    input wor id_16,
    output supply0 id_17,
    input tri0 id_18,
    input wand id_19,
    output tri1 id_20,
    input wand id_21,
    input tri0 id_22,
    input wand id_23,
    output tri id_24,
    input wire id_25,
    output uwire id_26
);
  wire id_29;
endmodule
module module_1 (
    output logic id_0,
    output logic id_1,
    input supply0 id_2,
    output supply0 id_3
    , id_37,
    input supply1 id_4,
    output wor id_5,
    input wire id_6,
    input uwire id_7,
    output uwire id_8,
    input tri id_9,
    output tri id_10,
    output tri0 id_11,
    output tri1 id_12,
    input tri0 id_13,
    output tri0 id_14,
    output supply1 id_15,
    input wire id_16,
    output supply1 id_17,
    output wor id_18,
    input tri0 id_19,
    input uwire id_20,
    input wand id_21,
    output tri1 id_22,
    input supply0 id_23,
    output tri0 id_24,
    input wire id_25
    , id_38,
    input wire id_26,
    input wire id_27,
    input wire id_28,
    input tri0 id_29,
    output logic id_30,
    output wor id_31,
    input tri0 id_32,
    input logic id_33,
    output supply1 id_34,
    output wor id_35
);
  always @(*)
    if (1'b0) begin
      id_1 <= (1'd0);
    end
  supply1 id_39 = 1 == id_23;
  wire id_40;
  supply1 id_41;
  always @(1) id_0 <= {1, 1 !== 1};
  assign id_37 = id_6;
  id_42 :
  assert property (@(negedge 1) 1)
  else id_30 <= id_33;
  module_0(
      id_6,
      id_23,
      id_17,
      id_4,
      id_10,
      id_7,
      id_25,
      id_32,
      id_41,
      id_15,
      id_29,
      id_13,
      id_5,
      id_27,
      id_7,
      id_37,
      id_37,
      id_24,
      id_23,
      id_21,
      id_24,
      id_29,
      id_4,
      id_13,
      id_22,
      id_19,
      id_37
  );
  assign id_17.id_41 = 1'b0;
endmodule
