Command: vcs -full64 -cpp g++-4.8 -cc gcc-4.8 -LDFLAGS -Wl,--no-as-needed ALU_tb.v \
ALU.v +v2k -debug_all -lca -kdb -l vcs.log
*** Using c compiler gcc-4.8 instead of cc ...
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Thu Sep 23 16:16:41 2021
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file 'ALU_tb.v'
Parsing design file 'ALU.v'
Top Level Modules:
       ALU_tb
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...
1 unique modules to generate
1 module and 0 UDP read. 
recompiling module ALU_tb
All of 1 modules done
Parsing design file 'ALU_tb.v'
Parsing design file 'ALU.v'
Top Level Modules:
       ALU_tb
TimeScale is 1 ns / 1 ps
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++-4.8  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -Wl,--no-as-needed -rdynamic   amcQwB.o \
_62687_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o \
rmar_llvm_0_1.o rmar_llvm_0_0.o          /home/milo/apps/Synopsys/vcs_2016.06/linux64/lib/libzerosoft_rt_stubs.so \
/home/milo/apps/Synopsys/vcs_2016.06/linux64/lib/libvirsim.so /home/milo/apps/Synopsys/vcs_2016.06/linux64/lib/liberrorinf.so \
/home/milo/apps/Synopsys/vcs_2016.06/linux64/lib/libsnpsmalloc.so    /home/milo/apps/Synopsys/vcs_2016.06/linux64/lib/libvcsnew.so \
/home/milo/apps/Synopsys/vcs_2016.06/linux64/lib/libsimprofile.so /home/milo/apps/Synopsys/vcs_2016.06/linux64/lib/libuclinative.so \
-Wl,-whole-archive /home/milo/apps/Synopsys/vcs_2016.06/linux64/lib/libvcsucli.so \
-Wl,-no-whole-archive          /home/milo/apps/Synopsys/vcs_2016.06/linux64/lib/vcs_save_restore_new.o \
-ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .177 seconds to compile + .019 seconds to elab + .204 seconds to link
