
---------- Begin Simulation Statistics ----------
final_tick                                84522927500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  39613                       # Simulator instruction rate (inst/s)
host_mem_usage                                 881340                       # Number of bytes of host memory used
host_op_rate                                    75347                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2524.43                       # Real time elapsed on the host
host_tick_rate                               33481941                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     190209485                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084523                       # Number of seconds simulated
sim_ticks                                 84522927500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 114087573                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 70084324                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     190209485                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.690459                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.690459                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5291024                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3797148                       # number of floating regfile writes
system.cpu.idleCycles                        13843783                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              2200287                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 24142011                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.426892                       # Inst execution rate
system.cpu.iew.exec_refs                     54541353                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   21192952                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 9942066                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              36003706                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              15599                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            146502                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             23203936                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           261081835                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              33348401                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3197699                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             241210132                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  64106                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4402021                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1981107                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4483714                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          44941                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1662062                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         538225                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 260964034                       # num instructions consuming a value
system.cpu.iew.wb_count                     237979728                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.643459                       # average fanout of values written-back
system.cpu.iew.wb_producers                 167919674                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.407782                       # insts written-back per cycle
system.cpu.iew.wb_sent                      240108775                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                346798763                       # number of integer regfile reads
system.cpu.int_regfile_writes               186696434                       # number of integer regfile writes
system.cpu.ipc                               0.591555                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.591555                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           4710142      1.93%      1.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             183074066     74.91%     76.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               174401      0.07%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 26989      0.01%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              135667      0.06%     76.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     76.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                18597      0.01%     76.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               191778      0.08%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   52      0.00%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                91024      0.04%     77.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              378045      0.15%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  84      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               3840      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             208      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            1149      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             136      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            245      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31022554     12.69%     89.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            17781797      7.28%     97.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         3005463      1.23%     98.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        3791498      1.55%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              244407831                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 8590635                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            16344566                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      7573098                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           13548384                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     4109820                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016815                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2512858     61.14%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      3      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     61.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   7607      0.19%     61.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     61.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    630      0.02%     61.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   484      0.01%     61.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                    14      0.00%     61.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     61.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   76      0.00%     61.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     61.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     61.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     61.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     61.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     61.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     61.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     61.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     61.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     61.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     61.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     61.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     61.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     61.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     61.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     61.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     61.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     61.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     61.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     61.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     61.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     61.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     61.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     61.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     61.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 253216      6.16%     67.52% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                493581     12.01%     79.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            714507     17.39%     96.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           126844      3.09%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              235216874                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          632108191                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    230406630                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         318449029                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  261023962                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 244407831                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               57873                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        70872330                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            325202                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          30929                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     71126259                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     155202073                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.574772                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.221390                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            87084421     56.11%     56.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            12623526      8.13%     64.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11974504      7.72%     71.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11088892      7.14%     79.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10376909      6.69%     85.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8142303      5.25%     91.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7317836      4.72%     95.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4307002      2.78%     98.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2286680      1.47%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       155202073                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.445808                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2092221                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2674440                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             36003706                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            23203936                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               109801090                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        169045856                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1457092                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   474                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       247461                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        503114                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        10558                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4257898                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2144                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8519978                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2144                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                31185433                       # Number of BP lookups
system.cpu.branchPred.condPredicted          23598165                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2257958                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             13382950                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                11708461                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             87.487893                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1755909                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               3594                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1790113                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             550849                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          1239264                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       335132                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        68519236                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           26944                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1824269                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    145250782                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.309525                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.314176                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        92259883     63.52%     63.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        14909791     10.26%     73.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         7556245      5.20%     78.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        10958157      7.54%     86.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         4303194      2.96%     89.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2347183      1.62%     91.11% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1763238      1.21%     92.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1440114      0.99%     93.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9712977      6.69%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    145250782                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              190209485                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39887497                       # Number of memory references committed
system.cpu.commit.loads                      24784666                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                       17328                       # Number of memory barriers committed
system.cpu.commit.branches                   20853998                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2473836                       # Number of committed floating point instructions.
system.cpu.commit.integer                   187718751                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1275750                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1788801      0.94%      0.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    147615342     77.61%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       169051      0.09%     78.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        25920      0.01%     78.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       111370      0.06%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        15694      0.01%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       154554      0.08%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           36      0.00%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        82316      0.04%     78.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       355965      0.19%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           84      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1947      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          528      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           42      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24341671     12.80%     91.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     13904799      7.31%     99.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       442995      0.23%     99.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1198032      0.63%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    190209485                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9712977                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     43747775                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43747775                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     44407968                       # number of overall hits
system.cpu.dcache.overall_hits::total        44407968                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1371462                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1371462                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1386485                       # number of overall misses
system.cpu.dcache.overall_misses::total       1386485                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  32224288479                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32224288479                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  32224288479                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32224288479                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     45119237                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     45119237                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     45794453                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     45794453                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030396                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030396                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030276                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030276                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 23496.304294                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23496.304294                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 23241.714464                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23241.714464                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       101408                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2891                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4397                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              41                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.062997                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    70.512195                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       636953                       # number of writebacks
system.cpu.dcache.writebacks::total            636953                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       418499                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       418499                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       418499                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       418499                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       952963                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       952963                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       962976                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       962976                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21717781980                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21717781980                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21990759480                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21990759480                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021121                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021121                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021028                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021028                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22789.743127                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22789.743127                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22836.248754                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22836.248754                       # average overall mshr miss latency
system.cpu.dcache.replacements                 960615                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     28873687                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28873687                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1140969                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1140969                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  22634064500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22634064500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     30014656                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     30014656                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038014                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038014                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19837.580600                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19837.580600                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       408361                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       408361                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       732608                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       732608                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12517012500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12517012500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024408                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024408                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17085.552574                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17085.552574                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14874088                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14874088                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       230493                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       230493                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9590223979                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9590223979                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015260                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015260                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41607.441350                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41607.441350                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        10138                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10138                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       220355                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       220355                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9200769480                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9200769480                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014589                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014589                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41754.303193                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41754.303193                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       660193                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        660193                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        15023                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        15023                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       675216                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       675216                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.022249                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.022249                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        10013                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        10013                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    272977500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    272977500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.014829                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.014829                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 27262.308998                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 27262.308998                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  84522927500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.807768                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            45372558                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            961127                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             47.207661                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.807768                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999625                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999625                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          201                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          92550033                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         92550033                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84522927500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 80466069                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              29575134                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  40990660                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2189103                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1981107                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             11588991                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                449267                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              276877053                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               1913749                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    33357691                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    21196958                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        219996                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         55727                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84522927500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  84522927500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84522927500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           84878242                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      151388680                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    31185433                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           14015219                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      67807161                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 4846460                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                       1135                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                10304                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         79757                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           70                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         2174                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  23370484                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               1279562                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        6                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          155202073                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.881824                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.129596                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                108281289     69.77%     69.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2172953      1.40%     71.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3063483      1.97%     73.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3115508      2.01%     75.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  3572985      2.30%     77.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  3660656      2.36%     79.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3009815      1.94%     81.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2840707      1.83%     83.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 25484677     16.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            155202073                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.184479                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.895548                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     19864278                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         19864278                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     19864278                       # number of overall hits
system.cpu.icache.overall_hits::total        19864278                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3506193                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3506193                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3506193                       # number of overall misses
system.cpu.icache.overall_misses::total       3506193                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  51391943433                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  51391943433                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  51391943433                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  51391943433                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     23370471                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     23370471                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     23370471                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     23370471                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.150027                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.150027                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.150027                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.150027                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14657.477051                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14657.477051                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14657.477051                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14657.477051                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        35290                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1748                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    20.188787                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3297087                       # number of writebacks
system.cpu.icache.writebacks::total           3297087                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       206894                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       206894                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       206894                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       206894                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3299299                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3299299                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3299299                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3299299                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  45784016946                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  45784016946                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  45784016946                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  45784016946                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.141174                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.141174                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.141174                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.141174                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13876.892317                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13876.892317                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13876.892317                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13876.892317                       # average overall mshr miss latency
system.cpu.icache.replacements                3297087                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     19864278                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        19864278                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3506193                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3506193                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  51391943433                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  51391943433                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     23370471                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     23370471                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.150027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.150027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14657.477051                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14657.477051                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       206894                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       206894                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3299299                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3299299                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  45784016946                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  45784016946                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.141174                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.141174                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13876.892317                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13876.892317                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  84522927500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.622802                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            23163576                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3299298                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.020759                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.622802                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999263                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999263                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          376                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          50040240                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         50040240                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84522927500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    23386685                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        344182                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84522927500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  84522927500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84522927500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2506266                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                11219038                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                13055                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               44941                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                8101105                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                85316                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   3250                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  84522927500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1981107                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 82032210                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                16697677                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          11529                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  41339615                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              13139935                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              270735908                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                158923                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1438704                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 218814                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               11093997                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents               7                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           294898793                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   666979302                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                399674540                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   5719555                       # Number of floating rename lookups
system.cpu.rename.committedMaps             212578709                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 82320057                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     222                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 233                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8591853                       # count of insts added to the skid buffer
system.cpu.rob.reads                        392726767                       # The number of ROB reads
system.cpu.rob.writes                       527454375                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  190209485                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3206111                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               796684                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4002795                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3206111                       # number of overall hits
system.l2.overall_hits::.cpu.data              796684                       # number of overall hits
system.l2.overall_hits::total                 4002795                       # number of overall hits
system.l2.demand_misses::.cpu.inst              91214                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             164443                       # number of demand (read+write) misses
system.l2.demand_misses::total                 255657                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             91214                       # number of overall misses
system.l2.overall_misses::.cpu.data            164443                       # number of overall misses
system.l2.overall_misses::total                255657                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   6866714000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  12050664000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18917378000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   6866714000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  12050664000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18917378000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3297325                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           961127                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4258452                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3297325                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          961127                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4258452                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.027663                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.171094                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060035                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.027663                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.171094                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060035                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75281.360317                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 73281.708556                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73995.149751                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75281.360317                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 73281.708556                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73995.149751                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              127338                       # number of writebacks
system.l2.writebacks::total                    127338                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         91214                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        164443                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            255657                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        91214                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       164443                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           255657                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   5937188250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10373171000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16310359250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   5937188250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10373171000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16310359250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.027663                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.171094                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.060035                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.027663                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.171094                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.060035                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65090.756353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 63080.648006                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63797.819931                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65090.756353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 63080.648006                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63797.819931                       # average overall mshr miss latency
system.l2.replacements                         248721                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       636953                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           636953                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       636953                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       636953                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3295970                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3295970                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3295970                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3295970                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          446                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           446                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data             1850                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1850                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data         1850                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1850                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            109155                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                109155                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          109575                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              109575                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7689679000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7689679000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        218730                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            218730                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.500960                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.500960                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 70177.312343                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70177.312343                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       109575                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         109575                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6569674000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6569674000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.500960                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.500960                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59955.957107                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59955.957107                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3206111                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3206111                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        91214                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            91214                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   6866714000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6866714000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3297325                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3297325                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.027663                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.027663                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75281.360317                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75281.360317                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        91214                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        91214                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   5937188250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5937188250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.027663                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.027663                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65090.756353                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65090.756353                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        687529                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            687529                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        54868                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           54868                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4360985000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4360985000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       742397                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        742397                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.073907                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.073907                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79481.391704                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79481.391704                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        54868                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        54868                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3803497000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3803497000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.073907                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.073907                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69320.860975                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69320.860975                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  84522927500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8167.204224                       # Cycle average of tags in use
system.l2.tags.total_refs                     8516090                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    256913                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     33.147758                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     194.951328                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3646.996151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4325.256745                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023798                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.445190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.527985                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996973                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          212                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1489                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2356                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  68389201                       # Number of tag accesses
system.l2.tags.data_accesses                 68389201                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84522927500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    127335.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     91214.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    163997.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001127467500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7625                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7625                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              649242                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             119800                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      255657                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     127338                       # Number of write requests accepted
system.mem_ctrls.readBursts                    255657                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   127338                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    446                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                255657                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               127338                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  223259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         7625                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.470295                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.081471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     71.807966                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7621     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7625                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7625                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.697705                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.668821                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.998570                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5038     66.07%     66.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               75      0.98%     67.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2320     30.43%     97.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              171      2.24%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               16      0.21%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7625                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   28544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                16362048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8149632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    193.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     96.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   84522538000                       # Total gap between requests
system.mem_ctrls.avgGap                     220688.36                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      5837696                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     10495808                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      8148480                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 69066419.877612501383                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 124177052.433495044708                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 96405558.125042468309                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        91214                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       164443                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       127338                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   2927070250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   4950704750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2019346531000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32090.14                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30105.90                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  15858161.20                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      5837696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     10524352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      16362048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      5837696                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      5837696                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      8149632                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      8149632                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        91214                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       164443                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         255657                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       127338                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        127338                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     69066420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    124514760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        193581179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     69066420                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     69066420                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     96419188                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        96419188                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     96419188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     69066420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    124514760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       290000367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               255211                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              127320                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        15176                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17514                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        20313                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        15964                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17472                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13138                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12231                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        16326                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        15093                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16803                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        18393                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18285                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        16435                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12809                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12476                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        16783                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7562                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8609                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9806                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8664                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7656                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6920                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7023                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7534                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7437                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8225                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8145                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8379                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8097                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7564                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8553                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3092568750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1276055000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7877775000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12117.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30867.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              174163                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              73081                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.24                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           57.40                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       135286                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   180.964180                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   120.074146                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   215.865026                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        70614     52.20%     52.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        36683     27.12%     79.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        11122      8.22%     87.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5147      3.80%     91.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3299      2.44%     93.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2025      1.50%     95.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1352      1.00%     96.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          944      0.70%     96.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4100      3.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       135286                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              16333504                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            8148480                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              193.243472                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               96.405558                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.26                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  84522927500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       481371660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       255851310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      914876760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     332900280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6671917200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  24703626150                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  11653750560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   45014293920                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   532.569035                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  30041419750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2822300000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  51659207750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       484577520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       257559060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      907329780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     331710120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6671917200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  24892220910                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  11494933920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   45040248510                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   532.876106                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  29627591500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2822300000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  52073036000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  84522927500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             146082                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       127338                       # Transaction distribution
system.membus.trans_dist::CleanEvict           120119                       # Transaction distribution
system.membus.trans_dist::ReadExReq            109575                       # Transaction distribution
system.membus.trans_dist::ReadExResp           109575                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        146082                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       758771                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       758771                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 758771                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     24511680                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     24511680                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                24511680                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            255657                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  255657    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              255657                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  84522927500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           253116500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          319571250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4041695                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       764291                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3297087                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          445045                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1850                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1850                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           218730                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          218730                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3299299                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       742397                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      9893710                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2886569                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              12780279                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    422042304                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    102277120                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              524319424                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          250695                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8275968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4510997                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002817                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.053000                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4498290     99.72%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  12707      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4510997                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  84522927500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8194029499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4950147095                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1443208811                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
