

================================================================
== Vitis HLS Report for 'operator_1_Pipeline_VITIS_LOOP_187_124'
================================================================
* Date:           Tue Feb  8 11:02:42 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.104 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_187_1  |        3|        3|         2|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      21|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|     103|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     103|      84|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln187_fu_141_p2   |         +|   0|  0|   9|           2|           1|
    |ap_condition_169      |       and|   0|  0|   2|           1|           1|
    |icmp_ln187_fu_135_p2  |      icmp|   0|  0|   8|           2|           2|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  21|           6|           6|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    2|          4|
    |eps_1_10_fu_56           |   9|          2|   32|         64|
    |eps_1_9_fu_52            |   9|          2|   32|         64|
    |eps_1_fu_48              |   9|          2|   32|         64|
    |i_10_fu_44               |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  102|        204|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |eps_1_10_fu_56           |  32|   0|   32|          0|
    |eps_1_9_fu_52            |  32|   0|   32|          0|
    |eps_1_fu_48              |  32|   0|   32|          0|
    |i_10_fu_44               |   2|   0|    2|          0|
    |i_reg_212                |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 103|   0|  103|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_187_124|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_187_124|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_187_124|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_187_124|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_187_124|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_187_124|  return value|
|eps_load_2_reload      |   in|   32|     ap_none|                        eps_load_2_reload|        scalar|
|eps_load_1_reload      |   in|   32|     ap_none|                        eps_load_1_reload|        scalar|
|eps_load_reload        |   in|   32|     ap_none|                          eps_load_reload|        scalar|
|aux_address0           |  out|    3|   ap_memory|                                      aux|         array|
|aux_ce0                |  out|    1|   ap_memory|                                      aux|         array|
|aux_q0                 |   in|   32|   ap_memory|                                      aux|         array|
|eps_load_5_out         |  out|   32|      ap_vld|                           eps_load_5_out|       pointer|
|eps_load_5_out_ap_vld  |  out|    1|      ap_vld|                           eps_load_5_out|       pointer|
|eps_load_4_out         |  out|   32|      ap_vld|                           eps_load_4_out|       pointer|
|eps_load_4_out_ap_vld  |  out|    1|      ap_vld|                           eps_load_4_out|       pointer|
|eps_load_3_out         |  out|   32|      ap_vld|                           eps_load_3_out|       pointer|
|eps_load_3_out_ap_vld  |  out|    1|      ap_vld|                           eps_load_3_out|       pointer|
+-----------------------+-----+-----+------------+-----------------------------------------+--------------+

