Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Tue Sep  2 20:39:00 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt dev_board_test_impl_1.twr dev_board_test_impl_1.udb -gui -msgset C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab1-fpga-7-seg-display/fpga/radiant_project/fpga_dev_board_test/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 96.0396%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 3 Start or End Points      |           Type           
-------------------------------------------------------------------
mcu_blink_in                            |                     input
fpga_blink_out                          |                    output
mcu_echo_led                            |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         3
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
counter_9__i25/D                         |    7.709 ns 
counter_9__i24/D                         |    7.986 ns 
counter_9__i23/D                         |    8.818 ns 
counter_9__i22/D                         |    9.095 ns 
counter_9__i21/D                         |    9.372 ns 
counter_9__i20/D                         |    9.649 ns 
counter_9__i19/D                         |    9.926 ns 
counter_9__i18/D                         |   10.203 ns 
counter_9__i17/D                         |   10.480 ns 
counter_9__i16/D                         |   10.757 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : counter_9__i1/Q  (SLICE_R8C28A)
Path End         : counter_9__i25/D  (SLICE_R8C31A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 26
Delay Ratio      : 33.6% (route), 66.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.709 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  14      
int_osc                                                      NET DELAY               5.499                  5.499  14      
counter_9__i1/CK                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_9__i1/CK->counter_9__i1/Q         SLICE_R8C28A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n25                                                          NET DELAY               2.022                  8.909  1       
counter_9_add_4_1/C1->counter_9_add_4_1/CO1
                                          SLICE_R8C28A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n142                                                         NET DELAY               0.000                  9.252  2       
counter_9_add_4_3/CI0->counter_9_add_4_3/CO0
                                          SLICE_R8C28B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n483                                                         NET DELAY               0.000                  9.529  2       
counter_9_add_4_3/CI1->counter_9_add_4_3/CO1
                                          SLICE_R8C28B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n144                                                         NET DELAY               0.000                  9.806  2       
counter_9_add_4_5/CI0->counter_9_add_4_5/CO0
                                          SLICE_R8C28C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n486                                                         NET DELAY               0.000                 10.083  2       
counter_9_add_4_5/CI1->counter_9_add_4_5/CO1
                                          SLICE_R8C28C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n146                                                         NET DELAY               0.000                 10.360  2       
counter_9_add_4_7/CI0->counter_9_add_4_7/CO0
                                          SLICE_R8C28D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n489                                                         NET DELAY               0.000                 10.637  2       
counter_9_add_4_7/CI1->counter_9_add_4_7/CO1
                                          SLICE_R8C28D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n148                                                         NET DELAY               0.555                 11.469  2       
counter_9_add_4_9/CI0->counter_9_add_4_9/CO0
                                          SLICE_R8C29A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n492                                                         NET DELAY               0.000                 11.746  2       
counter_9_add_4_9/CI1->counter_9_add_4_9/CO1
                                          SLICE_R8C29A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n150                                                         NET DELAY               0.000                 12.023  2       
counter_9_add_4_11/CI0->counter_9_add_4_11/CO0
                                          SLICE_R8C29B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n495                                                         NET DELAY               0.000                 12.300  2       
counter_9_add_4_11/CI1->counter_9_add_4_11/CO1
                                          SLICE_R8C29B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n152                                                         NET DELAY               0.000                 12.577  2       
counter_9_add_4_13/CI0->counter_9_add_4_13/CO0
                                          SLICE_R8C29C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n498                                                         NET DELAY               0.000                 12.854  2       
counter_9_add_4_13/CI1->counter_9_add_4_13/CO1
                                          SLICE_R8C29C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
n154                                                         NET DELAY               0.000                 13.131  2       
counter_9_add_4_15/CI0->counter_9_add_4_15/CO0
                                          SLICE_R8C29D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
n501                                                         NET DELAY               0.000                 13.408  2       
counter_9_add_4_15/CI1->counter_9_add_4_15/CO1
                                          SLICE_R8C29D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
n156                                                         NET DELAY               0.555                 14.240  2       
counter_9_add_4_17/CI0->counter_9_add_4_17/CO0
                                          SLICE_R8C30A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
n504                                                         NET DELAY               0.000                 14.517  2       
counter_9_add_4_17/CI1->counter_9_add_4_17/CO1
                                          SLICE_R8C30A       CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
n158                                                         NET DELAY               0.000                 14.794  2       
counter_9_add_4_19/CI0->counter_9_add_4_19/CO0
                                          SLICE_R8C30B       CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
n507                                                         NET DELAY               0.000                 15.071  2       
counter_9_add_4_19/CI1->counter_9_add_4_19/CO1
                                          SLICE_R8C30B       CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
n160                                                         NET DELAY               0.000                 15.348  2       
counter_9_add_4_21/CI0->counter_9_add_4_21/CO0
                                          SLICE_R8C30C       CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
n510                                                         NET DELAY               0.000                 15.625  2       
counter_9_add_4_21/CI1->counter_9_add_4_21/CO1
                                          SLICE_R8C30C       CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
n162                                                         NET DELAY               0.000                 15.902  2       
counter_9_add_4_23/CI0->counter_9_add_4_23/CO0
                                          SLICE_R8C30D       CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
n513                                                         NET DELAY               0.000                 16.179  2       
counter_9_add_4_23/CI1->counter_9_add_4_23/CO1
                                          SLICE_R8C30D       CIN1_TO_COUT1_DELAY     0.277                 16.456  2       
n164                                                         NET DELAY               0.555                 17.011  2       
counter_9_add_4_25/CI0->counter_9_add_4_25/CO0
                                          SLICE_R8C31A       CIN0_TO_COUT0_DELAY     0.277                 17.288  2       
n516                                                         NET DELAY               0.661                 17.949  2       
counter_9_add_4_25/D1->counter_9_add_4_25/S1
                                          SLICE_R8C31A       D1_TO_F1_DELAY          0.476                 18.425  1       
n106                                                         NET DELAY               0.000                 18.425  1       
counter_9__i25/D                                             ENDPOINT                0.000                 18.425  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  14      
int_osc                                                      NET DELAY               5.499                 26.332  14      
{counter_9__i24/CK   counter_9__i25/CK}                      CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(18.424)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        7.709  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i1/Q  (SLICE_R8C28A)
Path End         : counter_9__i24/D  (SLICE_R8C31A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 25
Delay Ratio      : 34.4% (route), 65.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.986 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  14      
int_osc                                                      NET DELAY               5.499                  5.499  14      
counter_9__i1/CK                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_9__i1/CK->counter_9__i1/Q         SLICE_R8C28A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n25                                                          NET DELAY               2.022                  8.909  1       
counter_9_add_4_1/C1->counter_9_add_4_1/CO1
                                          SLICE_R8C28A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n142                                                         NET DELAY               0.000                  9.252  2       
counter_9_add_4_3/CI0->counter_9_add_4_3/CO0
                                          SLICE_R8C28B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n483                                                         NET DELAY               0.000                  9.529  2       
counter_9_add_4_3/CI1->counter_9_add_4_3/CO1
                                          SLICE_R8C28B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n144                                                         NET DELAY               0.000                  9.806  2       
counter_9_add_4_5/CI0->counter_9_add_4_5/CO0
                                          SLICE_R8C28C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n486                                                         NET DELAY               0.000                 10.083  2       
counter_9_add_4_5/CI1->counter_9_add_4_5/CO1
                                          SLICE_R8C28C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n146                                                         NET DELAY               0.000                 10.360  2       
counter_9_add_4_7/CI0->counter_9_add_4_7/CO0
                                          SLICE_R8C28D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n489                                                         NET DELAY               0.000                 10.637  2       
counter_9_add_4_7/CI1->counter_9_add_4_7/CO1
                                          SLICE_R8C28D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n148                                                         NET DELAY               0.555                 11.469  2       
counter_9_add_4_9/CI0->counter_9_add_4_9/CO0
                                          SLICE_R8C29A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n492                                                         NET DELAY               0.000                 11.746  2       
counter_9_add_4_9/CI1->counter_9_add_4_9/CO1
                                          SLICE_R8C29A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n150                                                         NET DELAY               0.000                 12.023  2       
counter_9_add_4_11/CI0->counter_9_add_4_11/CO0
                                          SLICE_R8C29B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n495                                                         NET DELAY               0.000                 12.300  2       
counter_9_add_4_11/CI1->counter_9_add_4_11/CO1
                                          SLICE_R8C29B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n152                                                         NET DELAY               0.000                 12.577  2       
counter_9_add_4_13/CI0->counter_9_add_4_13/CO0
                                          SLICE_R8C29C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n498                                                         NET DELAY               0.000                 12.854  2       
counter_9_add_4_13/CI1->counter_9_add_4_13/CO1
                                          SLICE_R8C29C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
n154                                                         NET DELAY               0.000                 13.131  2       
counter_9_add_4_15/CI0->counter_9_add_4_15/CO0
                                          SLICE_R8C29D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
n501                                                         NET DELAY               0.000                 13.408  2       
counter_9_add_4_15/CI1->counter_9_add_4_15/CO1
                                          SLICE_R8C29D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
n156                                                         NET DELAY               0.555                 14.240  2       
counter_9_add_4_17/CI0->counter_9_add_4_17/CO0
                                          SLICE_R8C30A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
n504                                                         NET DELAY               0.000                 14.517  2       
counter_9_add_4_17/CI1->counter_9_add_4_17/CO1
                                          SLICE_R8C30A       CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
n158                                                         NET DELAY               0.000                 14.794  2       
counter_9_add_4_19/CI0->counter_9_add_4_19/CO0
                                          SLICE_R8C30B       CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
n507                                                         NET DELAY               0.000                 15.071  2       
counter_9_add_4_19/CI1->counter_9_add_4_19/CO1
                                          SLICE_R8C30B       CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
n160                                                         NET DELAY               0.000                 15.348  2       
counter_9_add_4_21/CI0->counter_9_add_4_21/CO0
                                          SLICE_R8C30C       CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
n510                                                         NET DELAY               0.000                 15.625  2       
counter_9_add_4_21/CI1->counter_9_add_4_21/CO1
                                          SLICE_R8C30C       CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
n162                                                         NET DELAY               0.000                 15.902  2       
counter_9_add_4_23/CI0->counter_9_add_4_23/CO0
                                          SLICE_R8C30D       CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
n513                                                         NET DELAY               0.000                 16.179  2       
counter_9_add_4_23/CI1->counter_9_add_4_23/CO1
                                          SLICE_R8C30D       CIN1_TO_COUT1_DELAY     0.277                 16.456  2       
n164                                                         NET DELAY               1.216                 17.672  2       
counter_9_add_4_25/D0->counter_9_add_4_25/S0
                                          SLICE_R8C31A       D0_TO_F0_DELAY          0.476                 18.148  1       
n107                                                         NET DELAY               0.000                 18.148  1       
counter_9__i24/D                                             ENDPOINT                0.000                 18.148  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  14      
int_osc                                                      NET DELAY               5.499                 26.332  14      
{counter_9__i24/CK   counter_9__i25/CK}                      CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(18.147)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        7.986  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i1/Q  (SLICE_R8C28A)
Path End         : counter_9__i23/D  (SLICE_R8C30D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 24
Delay Ratio      : 32.1% (route), 67.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 8.818 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  14      
int_osc                                                      NET DELAY               5.499                  5.499  14      
counter_9__i1/CK                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_9__i1/CK->counter_9__i1/Q         SLICE_R8C28A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n25                                                          NET DELAY               2.022                  8.909  1       
counter_9_add_4_1/C1->counter_9_add_4_1/CO1
                                          SLICE_R8C28A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n142                                                         NET DELAY               0.000                  9.252  2       
counter_9_add_4_3/CI0->counter_9_add_4_3/CO0
                                          SLICE_R8C28B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n483                                                         NET DELAY               0.000                  9.529  2       
counter_9_add_4_3/CI1->counter_9_add_4_3/CO1
                                          SLICE_R8C28B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n144                                                         NET DELAY               0.000                  9.806  2       
counter_9_add_4_5/CI0->counter_9_add_4_5/CO0
                                          SLICE_R8C28C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n486                                                         NET DELAY               0.000                 10.083  2       
counter_9_add_4_5/CI1->counter_9_add_4_5/CO1
                                          SLICE_R8C28C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n146                                                         NET DELAY               0.000                 10.360  2       
counter_9_add_4_7/CI0->counter_9_add_4_7/CO0
                                          SLICE_R8C28D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n489                                                         NET DELAY               0.000                 10.637  2       
counter_9_add_4_7/CI1->counter_9_add_4_7/CO1
                                          SLICE_R8C28D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n148                                                         NET DELAY               0.555                 11.469  2       
counter_9_add_4_9/CI0->counter_9_add_4_9/CO0
                                          SLICE_R8C29A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n492                                                         NET DELAY               0.000                 11.746  2       
counter_9_add_4_9/CI1->counter_9_add_4_9/CO1
                                          SLICE_R8C29A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n150                                                         NET DELAY               0.000                 12.023  2       
counter_9_add_4_11/CI0->counter_9_add_4_11/CO0
                                          SLICE_R8C29B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n495                                                         NET DELAY               0.000                 12.300  2       
counter_9_add_4_11/CI1->counter_9_add_4_11/CO1
                                          SLICE_R8C29B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n152                                                         NET DELAY               0.000                 12.577  2       
counter_9_add_4_13/CI0->counter_9_add_4_13/CO0
                                          SLICE_R8C29C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n498                                                         NET DELAY               0.000                 12.854  2       
counter_9_add_4_13/CI1->counter_9_add_4_13/CO1
                                          SLICE_R8C29C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
n154                                                         NET DELAY               0.000                 13.131  2       
counter_9_add_4_15/CI0->counter_9_add_4_15/CO0
                                          SLICE_R8C29D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
n501                                                         NET DELAY               0.000                 13.408  2       
counter_9_add_4_15/CI1->counter_9_add_4_15/CO1
                                          SLICE_R8C29D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
n156                                                         NET DELAY               0.555                 14.240  2       
counter_9_add_4_17/CI0->counter_9_add_4_17/CO0
                                          SLICE_R8C30A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
n504                                                         NET DELAY               0.000                 14.517  2       
counter_9_add_4_17/CI1->counter_9_add_4_17/CO1
                                          SLICE_R8C30A       CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
n158                                                         NET DELAY               0.000                 14.794  2       
counter_9_add_4_19/CI0->counter_9_add_4_19/CO0
                                          SLICE_R8C30B       CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
n507                                                         NET DELAY               0.000                 15.071  2       
counter_9_add_4_19/CI1->counter_9_add_4_19/CO1
                                          SLICE_R8C30B       CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
n160                                                         NET DELAY               0.000                 15.348  2       
counter_9_add_4_21/CI0->counter_9_add_4_21/CO0
                                          SLICE_R8C30C       CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
n510                                                         NET DELAY               0.000                 15.625  2       
counter_9_add_4_21/CI1->counter_9_add_4_21/CO1
                                          SLICE_R8C30C       CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
n162                                                         NET DELAY               0.000                 15.902  2       
counter_9_add_4_23/CI0->counter_9_add_4_23/CO0
                                          SLICE_R8C30D       CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
n513                                                         NET DELAY               0.661                 16.840  2       
counter_9_add_4_23/D1->counter_9_add_4_23/S1
                                          SLICE_R8C30D       D1_TO_F1_DELAY          0.476                 17.316  1       
n108                                                         NET DELAY               0.000                 17.316  1       
counter_9__i23/D                                             ENDPOINT                0.000                 17.316  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  14      
int_osc                                                      NET DELAY               5.499                 26.332  14      
{counter_9__i22/CK   counter_9__i23/CK}                      CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(17.315)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        8.818  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i1/Q  (SLICE_R8C28A)
Path End         : counter_9__i22/D  (SLICE_R8C30D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 23
Delay Ratio      : 32.9% (route), 67.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 9.095 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  14      
int_osc                                                      NET DELAY               5.499                  5.499  14      
counter_9__i1/CK                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_9__i1/CK->counter_9__i1/Q         SLICE_R8C28A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n25                                                          NET DELAY               2.022                  8.909  1       
counter_9_add_4_1/C1->counter_9_add_4_1/CO1
                                          SLICE_R8C28A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n142                                                         NET DELAY               0.000                  9.252  2       
counter_9_add_4_3/CI0->counter_9_add_4_3/CO0
                                          SLICE_R8C28B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n483                                                         NET DELAY               0.000                  9.529  2       
counter_9_add_4_3/CI1->counter_9_add_4_3/CO1
                                          SLICE_R8C28B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n144                                                         NET DELAY               0.000                  9.806  2       
counter_9_add_4_5/CI0->counter_9_add_4_5/CO0
                                          SLICE_R8C28C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n486                                                         NET DELAY               0.000                 10.083  2       
counter_9_add_4_5/CI1->counter_9_add_4_5/CO1
                                          SLICE_R8C28C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n146                                                         NET DELAY               0.000                 10.360  2       
counter_9_add_4_7/CI0->counter_9_add_4_7/CO0
                                          SLICE_R8C28D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n489                                                         NET DELAY               0.000                 10.637  2       
counter_9_add_4_7/CI1->counter_9_add_4_7/CO1
                                          SLICE_R8C28D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n148                                                         NET DELAY               0.555                 11.469  2       
counter_9_add_4_9/CI0->counter_9_add_4_9/CO0
                                          SLICE_R8C29A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n492                                                         NET DELAY               0.000                 11.746  2       
counter_9_add_4_9/CI1->counter_9_add_4_9/CO1
                                          SLICE_R8C29A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n150                                                         NET DELAY               0.000                 12.023  2       
counter_9_add_4_11/CI0->counter_9_add_4_11/CO0
                                          SLICE_R8C29B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n495                                                         NET DELAY               0.000                 12.300  2       
counter_9_add_4_11/CI1->counter_9_add_4_11/CO1
                                          SLICE_R8C29B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n152                                                         NET DELAY               0.000                 12.577  2       
counter_9_add_4_13/CI0->counter_9_add_4_13/CO0
                                          SLICE_R8C29C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n498                                                         NET DELAY               0.000                 12.854  2       
counter_9_add_4_13/CI1->counter_9_add_4_13/CO1
                                          SLICE_R8C29C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
n154                                                         NET DELAY               0.000                 13.131  2       
counter_9_add_4_15/CI0->counter_9_add_4_15/CO0
                                          SLICE_R8C29D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
n501                                                         NET DELAY               0.000                 13.408  2       
counter_9_add_4_15/CI1->counter_9_add_4_15/CO1
                                          SLICE_R8C29D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
n156                                                         NET DELAY               0.555                 14.240  2       
counter_9_add_4_17/CI0->counter_9_add_4_17/CO0
                                          SLICE_R8C30A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
n504                                                         NET DELAY               0.000                 14.517  2       
counter_9_add_4_17/CI1->counter_9_add_4_17/CO1
                                          SLICE_R8C30A       CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
n158                                                         NET DELAY               0.000                 14.794  2       
counter_9_add_4_19/CI0->counter_9_add_4_19/CO0
                                          SLICE_R8C30B       CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
n507                                                         NET DELAY               0.000                 15.071  2       
counter_9_add_4_19/CI1->counter_9_add_4_19/CO1
                                          SLICE_R8C30B       CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
n160                                                         NET DELAY               0.000                 15.348  2       
counter_9_add_4_21/CI0->counter_9_add_4_21/CO0
                                          SLICE_R8C30C       CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
n510                                                         NET DELAY               0.000                 15.625  2       
counter_9_add_4_21/CI1->counter_9_add_4_21/CO1
                                          SLICE_R8C30C       CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
n162                                                         NET DELAY               0.661                 16.563  2       
counter_9_add_4_23/D0->counter_9_add_4_23/S0
                                          SLICE_R8C30D       D0_TO_F0_DELAY          0.476                 17.039  1       
n109                                                         NET DELAY               0.000                 17.039  1       
counter_9__i22/D                                             ENDPOINT                0.000                 17.039  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  14      
int_osc                                                      NET DELAY               5.499                 26.332  14      
{counter_9__i22/CK   counter_9__i23/CK}                      CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(17.038)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.095  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i1/Q  (SLICE_R8C28A)
Path End         : counter_9__i21/D  (SLICE_R8C30C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 22
Delay Ratio      : 33.7% (route), 66.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 9.372 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  14      
int_osc                                                      NET DELAY               5.499                  5.499  14      
counter_9__i1/CK                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_9__i1/CK->counter_9__i1/Q         SLICE_R8C28A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n25                                                          NET DELAY               2.022                  8.909  1       
counter_9_add_4_1/C1->counter_9_add_4_1/CO1
                                          SLICE_R8C28A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n142                                                         NET DELAY               0.000                  9.252  2       
counter_9_add_4_3/CI0->counter_9_add_4_3/CO0
                                          SLICE_R8C28B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n483                                                         NET DELAY               0.000                  9.529  2       
counter_9_add_4_3/CI1->counter_9_add_4_3/CO1
                                          SLICE_R8C28B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n144                                                         NET DELAY               0.000                  9.806  2       
counter_9_add_4_5/CI0->counter_9_add_4_5/CO0
                                          SLICE_R8C28C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n486                                                         NET DELAY               0.000                 10.083  2       
counter_9_add_4_5/CI1->counter_9_add_4_5/CO1
                                          SLICE_R8C28C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n146                                                         NET DELAY               0.000                 10.360  2       
counter_9_add_4_7/CI0->counter_9_add_4_7/CO0
                                          SLICE_R8C28D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n489                                                         NET DELAY               0.000                 10.637  2       
counter_9_add_4_7/CI1->counter_9_add_4_7/CO1
                                          SLICE_R8C28D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n148                                                         NET DELAY               0.555                 11.469  2       
counter_9_add_4_9/CI0->counter_9_add_4_9/CO0
                                          SLICE_R8C29A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n492                                                         NET DELAY               0.000                 11.746  2       
counter_9_add_4_9/CI1->counter_9_add_4_9/CO1
                                          SLICE_R8C29A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n150                                                         NET DELAY               0.000                 12.023  2       
counter_9_add_4_11/CI0->counter_9_add_4_11/CO0
                                          SLICE_R8C29B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n495                                                         NET DELAY               0.000                 12.300  2       
counter_9_add_4_11/CI1->counter_9_add_4_11/CO1
                                          SLICE_R8C29B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n152                                                         NET DELAY               0.000                 12.577  2       
counter_9_add_4_13/CI0->counter_9_add_4_13/CO0
                                          SLICE_R8C29C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n498                                                         NET DELAY               0.000                 12.854  2       
counter_9_add_4_13/CI1->counter_9_add_4_13/CO1
                                          SLICE_R8C29C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
n154                                                         NET DELAY               0.000                 13.131  2       
counter_9_add_4_15/CI0->counter_9_add_4_15/CO0
                                          SLICE_R8C29D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
n501                                                         NET DELAY               0.000                 13.408  2       
counter_9_add_4_15/CI1->counter_9_add_4_15/CO1
                                          SLICE_R8C29D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
n156                                                         NET DELAY               0.555                 14.240  2       
counter_9_add_4_17/CI0->counter_9_add_4_17/CO0
                                          SLICE_R8C30A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
n504                                                         NET DELAY               0.000                 14.517  2       
counter_9_add_4_17/CI1->counter_9_add_4_17/CO1
                                          SLICE_R8C30A       CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
n158                                                         NET DELAY               0.000                 14.794  2       
counter_9_add_4_19/CI0->counter_9_add_4_19/CO0
                                          SLICE_R8C30B       CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
n507                                                         NET DELAY               0.000                 15.071  2       
counter_9_add_4_19/CI1->counter_9_add_4_19/CO1
                                          SLICE_R8C30B       CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
n160                                                         NET DELAY               0.000                 15.348  2       
counter_9_add_4_21/CI0->counter_9_add_4_21/CO0
                                          SLICE_R8C30C       CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
n510                                                         NET DELAY               0.661                 16.286  2       
counter_9_add_4_21/D1->counter_9_add_4_21/S1
                                          SLICE_R8C30C       D1_TO_F1_DELAY          0.476                 16.762  1       
n110                                                         NET DELAY               0.000                 16.762  1       
counter_9__i21/D                                             ENDPOINT                0.000                 16.762  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  14      
int_osc                                                      NET DELAY               5.499                 26.332  14      
{counter_9__i20/CK   counter_9__i21/CK}                      CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(16.761)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.372  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i1/Q  (SLICE_R8C28A)
Path End         : counter_9__i20/D  (SLICE_R8C30C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 21
Delay Ratio      : 34.5% (route), 65.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 9.649 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  14      
int_osc                                                      NET DELAY               5.499                  5.499  14      
counter_9__i1/CK                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_9__i1/CK->counter_9__i1/Q         SLICE_R8C28A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n25                                                          NET DELAY               2.022                  8.909  1       
counter_9_add_4_1/C1->counter_9_add_4_1/CO1
                                          SLICE_R8C28A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n142                                                         NET DELAY               0.000                  9.252  2       
counter_9_add_4_3/CI0->counter_9_add_4_3/CO0
                                          SLICE_R8C28B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n483                                                         NET DELAY               0.000                  9.529  2       
counter_9_add_4_3/CI1->counter_9_add_4_3/CO1
                                          SLICE_R8C28B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n144                                                         NET DELAY               0.000                  9.806  2       
counter_9_add_4_5/CI0->counter_9_add_4_5/CO0
                                          SLICE_R8C28C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n486                                                         NET DELAY               0.000                 10.083  2       
counter_9_add_4_5/CI1->counter_9_add_4_5/CO1
                                          SLICE_R8C28C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n146                                                         NET DELAY               0.000                 10.360  2       
counter_9_add_4_7/CI0->counter_9_add_4_7/CO0
                                          SLICE_R8C28D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n489                                                         NET DELAY               0.000                 10.637  2       
counter_9_add_4_7/CI1->counter_9_add_4_7/CO1
                                          SLICE_R8C28D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n148                                                         NET DELAY               0.555                 11.469  2       
counter_9_add_4_9/CI0->counter_9_add_4_9/CO0
                                          SLICE_R8C29A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n492                                                         NET DELAY               0.000                 11.746  2       
counter_9_add_4_9/CI1->counter_9_add_4_9/CO1
                                          SLICE_R8C29A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n150                                                         NET DELAY               0.000                 12.023  2       
counter_9_add_4_11/CI0->counter_9_add_4_11/CO0
                                          SLICE_R8C29B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n495                                                         NET DELAY               0.000                 12.300  2       
counter_9_add_4_11/CI1->counter_9_add_4_11/CO1
                                          SLICE_R8C29B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n152                                                         NET DELAY               0.000                 12.577  2       
counter_9_add_4_13/CI0->counter_9_add_4_13/CO0
                                          SLICE_R8C29C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n498                                                         NET DELAY               0.000                 12.854  2       
counter_9_add_4_13/CI1->counter_9_add_4_13/CO1
                                          SLICE_R8C29C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
n154                                                         NET DELAY               0.000                 13.131  2       
counter_9_add_4_15/CI0->counter_9_add_4_15/CO0
                                          SLICE_R8C29D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
n501                                                         NET DELAY               0.000                 13.408  2       
counter_9_add_4_15/CI1->counter_9_add_4_15/CO1
                                          SLICE_R8C29D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
n156                                                         NET DELAY               0.555                 14.240  2       
counter_9_add_4_17/CI0->counter_9_add_4_17/CO0
                                          SLICE_R8C30A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
n504                                                         NET DELAY               0.000                 14.517  2       
counter_9_add_4_17/CI1->counter_9_add_4_17/CO1
                                          SLICE_R8C30A       CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
n158                                                         NET DELAY               0.000                 14.794  2       
counter_9_add_4_19/CI0->counter_9_add_4_19/CO0
                                          SLICE_R8C30B       CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
n507                                                         NET DELAY               0.000                 15.071  2       
counter_9_add_4_19/CI1->counter_9_add_4_19/CO1
                                          SLICE_R8C30B       CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
n160                                                         NET DELAY               0.661                 16.009  2       
counter_9_add_4_21/D0->counter_9_add_4_21/S0
                                          SLICE_R8C30C       D0_TO_F0_DELAY          0.476                 16.485  1       
n111                                                         NET DELAY               0.000                 16.485  1       
counter_9__i20/D                                             ENDPOINT                0.000                 16.485  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  14      
int_osc                                                      NET DELAY               5.499                 26.332  14      
{counter_9__i20/CK   counter_9__i21/CK}                      CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(16.484)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.649  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i1/Q  (SLICE_R8C28A)
Path End         : counter_9__i19/D  (SLICE_R8C30B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 20
Delay Ratio      : 35.4% (route), 64.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 9.926 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  14      
int_osc                                                      NET DELAY               5.499                  5.499  14      
counter_9__i1/CK                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_9__i1/CK->counter_9__i1/Q         SLICE_R8C28A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n25                                                          NET DELAY               2.022                  8.909  1       
counter_9_add_4_1/C1->counter_9_add_4_1/CO1
                                          SLICE_R8C28A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n142                                                         NET DELAY               0.000                  9.252  2       
counter_9_add_4_3/CI0->counter_9_add_4_3/CO0
                                          SLICE_R8C28B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n483                                                         NET DELAY               0.000                  9.529  2       
counter_9_add_4_3/CI1->counter_9_add_4_3/CO1
                                          SLICE_R8C28B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n144                                                         NET DELAY               0.000                  9.806  2       
counter_9_add_4_5/CI0->counter_9_add_4_5/CO0
                                          SLICE_R8C28C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n486                                                         NET DELAY               0.000                 10.083  2       
counter_9_add_4_5/CI1->counter_9_add_4_5/CO1
                                          SLICE_R8C28C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n146                                                         NET DELAY               0.000                 10.360  2       
counter_9_add_4_7/CI0->counter_9_add_4_7/CO0
                                          SLICE_R8C28D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n489                                                         NET DELAY               0.000                 10.637  2       
counter_9_add_4_7/CI1->counter_9_add_4_7/CO1
                                          SLICE_R8C28D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n148                                                         NET DELAY               0.555                 11.469  2       
counter_9_add_4_9/CI0->counter_9_add_4_9/CO0
                                          SLICE_R8C29A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n492                                                         NET DELAY               0.000                 11.746  2       
counter_9_add_4_9/CI1->counter_9_add_4_9/CO1
                                          SLICE_R8C29A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n150                                                         NET DELAY               0.000                 12.023  2       
counter_9_add_4_11/CI0->counter_9_add_4_11/CO0
                                          SLICE_R8C29B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n495                                                         NET DELAY               0.000                 12.300  2       
counter_9_add_4_11/CI1->counter_9_add_4_11/CO1
                                          SLICE_R8C29B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n152                                                         NET DELAY               0.000                 12.577  2       
counter_9_add_4_13/CI0->counter_9_add_4_13/CO0
                                          SLICE_R8C29C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n498                                                         NET DELAY               0.000                 12.854  2       
counter_9_add_4_13/CI1->counter_9_add_4_13/CO1
                                          SLICE_R8C29C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
n154                                                         NET DELAY               0.000                 13.131  2       
counter_9_add_4_15/CI0->counter_9_add_4_15/CO0
                                          SLICE_R8C29D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
n501                                                         NET DELAY               0.000                 13.408  2       
counter_9_add_4_15/CI1->counter_9_add_4_15/CO1
                                          SLICE_R8C29D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
n156                                                         NET DELAY               0.555                 14.240  2       
counter_9_add_4_17/CI0->counter_9_add_4_17/CO0
                                          SLICE_R8C30A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
n504                                                         NET DELAY               0.000                 14.517  2       
counter_9_add_4_17/CI1->counter_9_add_4_17/CO1
                                          SLICE_R8C30A       CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
n158                                                         NET DELAY               0.000                 14.794  2       
counter_9_add_4_19/CI0->counter_9_add_4_19/CO0
                                          SLICE_R8C30B       CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
n507                                                         NET DELAY               0.661                 15.732  2       
counter_9_add_4_19/D1->counter_9_add_4_19/S1
                                          SLICE_R8C30B       D1_TO_F1_DELAY          0.476                 16.208  1       
n112                                                         NET DELAY               0.000                 16.208  1       
counter_9__i19/D                                             ENDPOINT                0.000                 16.208  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  14      
int_osc                                                      NET DELAY               5.499                 26.332  14      
{counter_9__i18/CK   counter_9__i19/CK}                      CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(16.207)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.926  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i1/Q  (SLICE_R8C28A)
Path End         : counter_9__i18/D  (SLICE_R8C30B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 19
Delay Ratio      : 36.4% (route), 63.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 10.203 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  14      
int_osc                                                      NET DELAY               5.499                  5.499  14      
counter_9__i1/CK                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_9__i1/CK->counter_9__i1/Q         SLICE_R8C28A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n25                                                          NET DELAY               2.022                  8.909  1       
counter_9_add_4_1/C1->counter_9_add_4_1/CO1
                                          SLICE_R8C28A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n142                                                         NET DELAY               0.000                  9.252  2       
counter_9_add_4_3/CI0->counter_9_add_4_3/CO0
                                          SLICE_R8C28B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n483                                                         NET DELAY               0.000                  9.529  2       
counter_9_add_4_3/CI1->counter_9_add_4_3/CO1
                                          SLICE_R8C28B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n144                                                         NET DELAY               0.000                  9.806  2       
counter_9_add_4_5/CI0->counter_9_add_4_5/CO0
                                          SLICE_R8C28C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n486                                                         NET DELAY               0.000                 10.083  2       
counter_9_add_4_5/CI1->counter_9_add_4_5/CO1
                                          SLICE_R8C28C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n146                                                         NET DELAY               0.000                 10.360  2       
counter_9_add_4_7/CI0->counter_9_add_4_7/CO0
                                          SLICE_R8C28D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n489                                                         NET DELAY               0.000                 10.637  2       
counter_9_add_4_7/CI1->counter_9_add_4_7/CO1
                                          SLICE_R8C28D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n148                                                         NET DELAY               0.555                 11.469  2       
counter_9_add_4_9/CI0->counter_9_add_4_9/CO0
                                          SLICE_R8C29A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n492                                                         NET DELAY               0.000                 11.746  2       
counter_9_add_4_9/CI1->counter_9_add_4_9/CO1
                                          SLICE_R8C29A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n150                                                         NET DELAY               0.000                 12.023  2       
counter_9_add_4_11/CI0->counter_9_add_4_11/CO0
                                          SLICE_R8C29B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n495                                                         NET DELAY               0.000                 12.300  2       
counter_9_add_4_11/CI1->counter_9_add_4_11/CO1
                                          SLICE_R8C29B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n152                                                         NET DELAY               0.000                 12.577  2       
counter_9_add_4_13/CI0->counter_9_add_4_13/CO0
                                          SLICE_R8C29C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n498                                                         NET DELAY               0.000                 12.854  2       
counter_9_add_4_13/CI1->counter_9_add_4_13/CO1
                                          SLICE_R8C29C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
n154                                                         NET DELAY               0.000                 13.131  2       
counter_9_add_4_15/CI0->counter_9_add_4_15/CO0
                                          SLICE_R8C29D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
n501                                                         NET DELAY               0.000                 13.408  2       
counter_9_add_4_15/CI1->counter_9_add_4_15/CO1
                                          SLICE_R8C29D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
n156                                                         NET DELAY               0.555                 14.240  2       
counter_9_add_4_17/CI0->counter_9_add_4_17/CO0
                                          SLICE_R8C30A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
n504                                                         NET DELAY               0.000                 14.517  2       
counter_9_add_4_17/CI1->counter_9_add_4_17/CO1
                                          SLICE_R8C30A       CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
n158                                                         NET DELAY               0.661                 15.455  2       
counter_9_add_4_19/D0->counter_9_add_4_19/S0
                                          SLICE_R8C30B       D0_TO_F0_DELAY          0.476                 15.931  1       
n113                                                         NET DELAY               0.000                 15.931  1       
counter_9__i18/D                                             ENDPOINT                0.000                 15.931  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  14      
int_osc                                                      NET DELAY               5.499                 26.332  14      
{counter_9__i18/CK   counter_9__i19/CK}                      CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(15.930)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       10.203  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i1/Q  (SLICE_R8C28A)
Path End         : counter_9__i17/D  (SLICE_R8C30A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 18
Delay Ratio      : 37.4% (route), 62.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 10.480 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  14      
int_osc                                                      NET DELAY               5.499                  5.499  14      
counter_9__i1/CK                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_9__i1/CK->counter_9__i1/Q         SLICE_R8C28A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n25                                                          NET DELAY               2.022                  8.909  1       
counter_9_add_4_1/C1->counter_9_add_4_1/CO1
                                          SLICE_R8C28A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n142                                                         NET DELAY               0.000                  9.252  2       
counter_9_add_4_3/CI0->counter_9_add_4_3/CO0
                                          SLICE_R8C28B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n483                                                         NET DELAY               0.000                  9.529  2       
counter_9_add_4_3/CI1->counter_9_add_4_3/CO1
                                          SLICE_R8C28B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n144                                                         NET DELAY               0.000                  9.806  2       
counter_9_add_4_5/CI0->counter_9_add_4_5/CO0
                                          SLICE_R8C28C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n486                                                         NET DELAY               0.000                 10.083  2       
counter_9_add_4_5/CI1->counter_9_add_4_5/CO1
                                          SLICE_R8C28C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n146                                                         NET DELAY               0.000                 10.360  2       
counter_9_add_4_7/CI0->counter_9_add_4_7/CO0
                                          SLICE_R8C28D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n489                                                         NET DELAY               0.000                 10.637  2       
counter_9_add_4_7/CI1->counter_9_add_4_7/CO1
                                          SLICE_R8C28D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n148                                                         NET DELAY               0.555                 11.469  2       
counter_9_add_4_9/CI0->counter_9_add_4_9/CO0
                                          SLICE_R8C29A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n492                                                         NET DELAY               0.000                 11.746  2       
counter_9_add_4_9/CI1->counter_9_add_4_9/CO1
                                          SLICE_R8C29A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n150                                                         NET DELAY               0.000                 12.023  2       
counter_9_add_4_11/CI0->counter_9_add_4_11/CO0
                                          SLICE_R8C29B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n495                                                         NET DELAY               0.000                 12.300  2       
counter_9_add_4_11/CI1->counter_9_add_4_11/CO1
                                          SLICE_R8C29B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n152                                                         NET DELAY               0.000                 12.577  2       
counter_9_add_4_13/CI0->counter_9_add_4_13/CO0
                                          SLICE_R8C29C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n498                                                         NET DELAY               0.000                 12.854  2       
counter_9_add_4_13/CI1->counter_9_add_4_13/CO1
                                          SLICE_R8C29C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
n154                                                         NET DELAY               0.000                 13.131  2       
counter_9_add_4_15/CI0->counter_9_add_4_15/CO0
                                          SLICE_R8C29D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
n501                                                         NET DELAY               0.000                 13.408  2       
counter_9_add_4_15/CI1->counter_9_add_4_15/CO1
                                          SLICE_R8C29D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
n156                                                         NET DELAY               0.555                 14.240  2       
counter_9_add_4_17/CI0->counter_9_add_4_17/CO0
                                          SLICE_R8C30A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
n504                                                         NET DELAY               0.661                 15.178  2       
counter_9_add_4_17/D1->counter_9_add_4_17/S1
                                          SLICE_R8C30A       D1_TO_F1_DELAY          0.476                 15.654  1       
n114                                                         NET DELAY               0.000                 15.654  1       
counter_9__i17/D                                             ENDPOINT                0.000                 15.654  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  14      
int_osc                                                      NET DELAY               5.499                 26.332  14      
{counter_9__i16/CK   counter_9__i17/CK}                      CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(15.653)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       10.480  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i1/Q  (SLICE_R8C28A)
Path End         : counter_9__i16/D  (SLICE_R8C30A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 17
Delay Ratio      : 38.4% (route), 61.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 10.757 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  14      
int_osc                                                      NET DELAY               5.499                  5.499  14      
counter_9__i1/CK                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_9__i1/CK->counter_9__i1/Q         SLICE_R8C28A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n25                                                          NET DELAY               2.022                  8.909  1       
counter_9_add_4_1/C1->counter_9_add_4_1/CO1
                                          SLICE_R8C28A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n142                                                         NET DELAY               0.000                  9.252  2       
counter_9_add_4_3/CI0->counter_9_add_4_3/CO0
                                          SLICE_R8C28B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n483                                                         NET DELAY               0.000                  9.529  2       
counter_9_add_4_3/CI1->counter_9_add_4_3/CO1
                                          SLICE_R8C28B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n144                                                         NET DELAY               0.000                  9.806  2       
counter_9_add_4_5/CI0->counter_9_add_4_5/CO0
                                          SLICE_R8C28C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n486                                                         NET DELAY               0.000                 10.083  2       
counter_9_add_4_5/CI1->counter_9_add_4_5/CO1
                                          SLICE_R8C28C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n146                                                         NET DELAY               0.000                 10.360  2       
counter_9_add_4_7/CI0->counter_9_add_4_7/CO0
                                          SLICE_R8C28D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n489                                                         NET DELAY               0.000                 10.637  2       
counter_9_add_4_7/CI1->counter_9_add_4_7/CO1
                                          SLICE_R8C28D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n148                                                         NET DELAY               0.555                 11.469  2       
counter_9_add_4_9/CI0->counter_9_add_4_9/CO0
                                          SLICE_R8C29A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n492                                                         NET DELAY               0.000                 11.746  2       
counter_9_add_4_9/CI1->counter_9_add_4_9/CO1
                                          SLICE_R8C29A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n150                                                         NET DELAY               0.000                 12.023  2       
counter_9_add_4_11/CI0->counter_9_add_4_11/CO0
                                          SLICE_R8C29B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n495                                                         NET DELAY               0.000                 12.300  2       
counter_9_add_4_11/CI1->counter_9_add_4_11/CO1
                                          SLICE_R8C29B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n152                                                         NET DELAY               0.000                 12.577  2       
counter_9_add_4_13/CI0->counter_9_add_4_13/CO0
                                          SLICE_R8C29C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n498                                                         NET DELAY               0.000                 12.854  2       
counter_9_add_4_13/CI1->counter_9_add_4_13/CO1
                                          SLICE_R8C29C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
n154                                                         NET DELAY               0.000                 13.131  2       
counter_9_add_4_15/CI0->counter_9_add_4_15/CO0
                                          SLICE_R8C29D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
n501                                                         NET DELAY               0.000                 13.408  2       
counter_9_add_4_15/CI1->counter_9_add_4_15/CO1
                                          SLICE_R8C29D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
n156                                                         NET DELAY               1.216                 14.901  2       
counter_9_add_4_17/D0->counter_9_add_4_17/S0
                                          SLICE_R8C30A       D0_TO_F0_DELAY          0.476                 15.377  1       
n115                                                         NET DELAY               0.000                 15.377  1       
counter_9__i16/D                                             ENDPOINT                0.000                 15.377  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  14      
int_osc                                                      NET DELAY               5.499                 26.332  14      
{counter_9__i16/CK   counter_9__i17/CK}                      CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(15.376)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       10.757  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
counter_9__i16/D                         |    1.913 ns 
counter_9__i17/D                         |    1.913 ns 
counter_9__i18/D                         |    1.913 ns 
counter_9__i19/D                         |    1.913 ns 
counter_9__i20/D                         |    1.913 ns 
counter_9__i21/D                         |    1.913 ns 
counter_9__i22/D                         |    1.913 ns 
counter_9__i23/D                         |    1.913 ns 
counter_9__i24/D                         |    1.913 ns 
counter_9__i25/D                         |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : counter_9__i16/Q  (SLICE_R8C30A)
Path End         : counter_9__i16/D  (SLICE_R8C30A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
int_osc                                                      NET DELAY        3.084                  3.084  15      
{counter_9__i16/CK   counter_9__i17/CK}                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_9__i16/CK->counter_9__i16/Q       SLICE_R8C30A       CLK_TO_Q0_DELAY  0.779                  3.863  1       
n10                                                          NET DELAY        0.882                  4.745  1       
counter_9_add_4_17/C0->counter_9_add_4_17/S0
                                          SLICE_R8C30A       C0_TO_F0_DELAY   0.252                  4.997  1       
n115                                                         NET DELAY        0.000                  4.997  1       
counter_9__i16/D                                             ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
int_osc                                                      NET DELAY        3.084                  3.084  15      
{counter_9__i16/CK   counter_9__i17/CK}                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i17/Q  (SLICE_R8C30A)
Path End         : counter_9__i17/D  (SLICE_R8C30A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
int_osc                                                      NET DELAY        3.084                  3.084  15      
{counter_9__i16/CK   counter_9__i17/CK}                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_9__i17/CK->counter_9__i17/Q       SLICE_R8C30A       CLK_TO_Q1_DELAY  0.779                  3.863  1       
n9                                                           NET DELAY        0.882                  4.745  1       
counter_9_add_4_17/C1->counter_9_add_4_17/S1
                                          SLICE_R8C30A       C1_TO_F1_DELAY   0.252                  4.997  1       
n114                                                         NET DELAY        0.000                  4.997  1       
counter_9__i17/D                                             ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
int_osc                                                      NET DELAY        3.084                  3.084  15      
{counter_9__i16/CK   counter_9__i17/CK}                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i18/Q  (SLICE_R8C30B)
Path End         : counter_9__i18/D  (SLICE_R8C30B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
int_osc                                                      NET DELAY        3.084                  3.084  15      
{counter_9__i18/CK   counter_9__i19/CK}                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_9__i18/CK->counter_9__i18/Q       SLICE_R8C30B       CLK_TO_Q0_DELAY  0.779                  3.863  1       
n8                                                           NET DELAY        0.882                  4.745  1       
counter_9_add_4_19/C0->counter_9_add_4_19/S0
                                          SLICE_R8C30B       C0_TO_F0_DELAY   0.252                  4.997  1       
n113                                                         NET DELAY        0.000                  4.997  1       
counter_9__i18/D                                             ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
int_osc                                                      NET DELAY        3.084                  3.084  15      
{counter_9__i18/CK   counter_9__i19/CK}                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i19/Q  (SLICE_R8C30B)
Path End         : counter_9__i19/D  (SLICE_R8C30B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
int_osc                                                      NET DELAY        3.084                  3.084  15      
{counter_9__i18/CK   counter_9__i19/CK}                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_9__i19/CK->counter_9__i19/Q       SLICE_R8C30B       CLK_TO_Q1_DELAY  0.779                  3.863  1       
n7                                                           NET DELAY        0.882                  4.745  1       
counter_9_add_4_19/C1->counter_9_add_4_19/S1
                                          SLICE_R8C30B       C1_TO_F1_DELAY   0.252                  4.997  1       
n112                                                         NET DELAY        0.000                  4.997  1       
counter_9__i19/D                                             ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
int_osc                                                      NET DELAY        3.084                  3.084  15      
{counter_9__i18/CK   counter_9__i19/CK}                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i20/Q  (SLICE_R8C30C)
Path End         : counter_9__i20/D  (SLICE_R8C30C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
int_osc                                                      NET DELAY        3.084                  3.084  15      
{counter_9__i20/CK   counter_9__i21/CK}                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_9__i20/CK->counter_9__i20/Q       SLICE_R8C30C       CLK_TO_Q0_DELAY  0.779                  3.863  1       
n6                                                           NET DELAY        0.882                  4.745  1       
counter_9_add_4_21/C0->counter_9_add_4_21/S0
                                          SLICE_R8C30C       C0_TO_F0_DELAY   0.252                  4.997  1       
n111                                                         NET DELAY        0.000                  4.997  1       
counter_9__i20/D                                             ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
int_osc                                                      NET DELAY        3.084                  3.084  15      
{counter_9__i20/CK   counter_9__i21/CK}                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i21/Q  (SLICE_R8C30C)
Path End         : counter_9__i21/D  (SLICE_R8C30C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
int_osc                                                      NET DELAY        3.084                  3.084  15      
{counter_9__i20/CK   counter_9__i21/CK}                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_9__i21/CK->counter_9__i21/Q       SLICE_R8C30C       CLK_TO_Q1_DELAY  0.779                  3.863  1       
n5                                                           NET DELAY        0.882                  4.745  1       
counter_9_add_4_21/C1->counter_9_add_4_21/S1
                                          SLICE_R8C30C       C1_TO_F1_DELAY   0.252                  4.997  1       
n110                                                         NET DELAY        0.000                  4.997  1       
counter_9__i21/D                                             ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
int_osc                                                      NET DELAY        3.084                  3.084  15      
{counter_9__i20/CK   counter_9__i21/CK}                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i22/Q  (SLICE_R8C30D)
Path End         : counter_9__i22/D  (SLICE_R8C30D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
int_osc                                                      NET DELAY        3.084                  3.084  15      
{counter_9__i22/CK   counter_9__i23/CK}                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_9__i22/CK->counter_9__i22/Q       SLICE_R8C30D       CLK_TO_Q0_DELAY  0.779                  3.863  1       
n4                                                           NET DELAY        0.882                  4.745  1       
counter_9_add_4_23/C0->counter_9_add_4_23/S0
                                          SLICE_R8C30D       C0_TO_F0_DELAY   0.252                  4.997  1       
n109                                                         NET DELAY        0.000                  4.997  1       
counter_9__i22/D                                             ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
int_osc                                                      NET DELAY        3.084                  3.084  15      
{counter_9__i22/CK   counter_9__i23/CK}                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i23/Q  (SLICE_R8C30D)
Path End         : counter_9__i23/D  (SLICE_R8C30D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
int_osc                                                      NET DELAY        3.084                  3.084  15      
{counter_9__i22/CK   counter_9__i23/CK}                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_9__i23/CK->counter_9__i23/Q       SLICE_R8C30D       CLK_TO_Q1_DELAY  0.779                  3.863  1       
n3                                                           NET DELAY        0.882                  4.745  1       
counter_9_add_4_23/C1->counter_9_add_4_23/S1
                                          SLICE_R8C30D       C1_TO_F1_DELAY   0.252                  4.997  1       
n108                                                         NET DELAY        0.000                  4.997  1       
counter_9__i23/D                                             ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
int_osc                                                      NET DELAY        3.084                  3.084  15      
{counter_9__i22/CK   counter_9__i23/CK}                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i24/Q  (SLICE_R8C31A)
Path End         : counter_9__i24/D  (SLICE_R8C31A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
int_osc                                                      NET DELAY        3.084                  3.084  15      
{counter_9__i24/CK   counter_9__i25/CK}                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_9__i24/CK->counter_9__i24/Q       SLICE_R8C31A       CLK_TO_Q0_DELAY  0.779                  3.863  1       
n2                                                           NET DELAY        0.882                  4.745  1       
counter_9_add_4_25/C0->counter_9_add_4_25/S0
                                          SLICE_R8C31A       C0_TO_F0_DELAY   0.252                  4.997  1       
n107                                                         NET DELAY        0.000                  4.997  1       
counter_9__i24/D                                             ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
int_osc                                                      NET DELAY        3.084                  3.084  15      
{counter_9__i24/CK   counter_9__i25/CK}                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9__i25/Q  (SLICE_R8C31A)
Path End         : counter_9__i25/D  (SLICE_R8C31A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
int_osc                                                      NET DELAY        3.084                  3.084  15      
{counter_9__i24/CK   counter_9__i25/CK}                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_9__i25/CK->counter_9__i25/Q       SLICE_R8C31A       CLK_TO_Q1_DELAY  0.779                  3.863  2       
fpga_blink_out_c_24                                          NET DELAY        0.882                  4.745  2       
counter_9_add_4_25/C1->counter_9_add_4_25/S1
                                          SLICE_R8C31A       C1_TO_F1_DELAY   0.252                  4.997  1       
n106                                                         NET DELAY        0.000                  4.997  1       
counter_9__i25/D                                             ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  15      
int_osc                                                      NET DELAY        3.084                  3.084  15      
{counter_9__i24/CK   counter_9__i25/CK}                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



