{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716138394831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716138394832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 18:06:34 2024 " "Processing started: Sun May 19 18:06:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716138394832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716138394832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ReactionGame -c ReactionGame " "Command: quartus_map --read_settings_files=on --write_settings_files=off ReactionGame -c ReactionGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716138394832 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716138394974 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716138394974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SingleTurnFSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SingleTurnFSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SingleTurnFSM-Behavioral " "Found design unit 1: SingleTurnFSM-Behavioral" {  } { { "SingleTurnFSM.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase1/SingleTurnFSM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716138401215 ""} { "Info" "ISGN_ENTITY_NAME" "1 SingleTurnFSM " "Found entity 1: SingleTurnFSM" {  } { { "SingleTurnFSM.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase1/SingleTurnFSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716138401215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716138401215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CounterNBits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CounterNBits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterNBits-Behavioral " "Found design unit 1: CounterNBits-Behavioral" {  } { { "CounterNBits.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase1/CounterNBits.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716138401216 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterNBits " "Found entity 1: CounterNBits" {  } { { "CounterNBits.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase1/CounterNBits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716138401216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716138401216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CounterNBits_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CounterNBits_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterNBits_tb-Stimulus " "Found design unit 1: CounterNBits_tb-Stimulus" {  } { { "CounterNBits_tb.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase1/CounterNBits_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716138401216 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterNBits_tb " "Found entity 1: CounterNBits_tb" {  } { { "CounterNBits_tb.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase1/CounterNBits_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716138401216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716138401216 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement ReactionGame.vhd(59) " "VHDL syntax error at ReactionGame.vhd(59) near text \"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement" {  } { { "ReactionGame.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase1/ReactionGame.vhd" 59 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716138401217 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"open\";  expecting \"(\", or an identifier (\"open\" is a reserved keyword), or  unary operator ReactionGame.vhd(65) " "VHDL syntax error at ReactionGame.vhd(65) near text \"open\";  expecting \"(\", or an identifier (\"open\" is a reserved keyword), or  unary operator" {  } { { "ReactionGame.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase1/ReactionGame.vhd" 65 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716138401217 ""}
{ "Error" "EVRFX_VHDL_BLOCK_PORT_GENERIC_POSITION_ASSIGN_CANNOT_FOLLOW_NAMED" "ReactionGame.vhd(70) " "VHDL Association List error at ReactionGame.vhd(70): positional associations must be listed before named associations" {  } { { "ReactionGame.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase1/ReactionGame.vhd" 70 0 0 } }  } 0 10437 "VHDL Association List error at %1!s!: positional associations must be listed before named associations" 0 0 "Analysis & Synthesis" 0 -1 1716138401217 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" ReactionGame.vhd(73) " "VHDL syntax error at ReactionGame.vhd(73) near text \";\";  expecting \"<=\"" {  } { { "ReactionGame.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase1/ReactionGame.vhd" 73 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716138401217 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" ReactionGame.vhd(81) " "VHDL syntax error at ReactionGame.vhd(81) near text \";\";  expecting \"<=\"" {  } { { "ReactionGame.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase1/ReactionGame.vhd" 81 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716138401217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ReactionGame.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ReactionGame.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716138401217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_schematic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_schematic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_schematic " "Found entity 1: toplevel_schematic" {  } { { "toplevel_schematic.bdf" "" { Schematic "/home/penacho/LSD/LSD-final-project/Fase1/toplevel_schematic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716138401217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716138401217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TimerAuxFSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TimerAuxFSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerAuxFSM-Behavioral " "Found design unit 1: TimerAuxFSM-Behavioral" {  } { { "TimerAuxFSM.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase1/TimerAuxFSM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716138401217 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerAuxFSM " "Found entity 1: TimerAuxFSM" {  } { { "TimerAuxFSM.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase1/TimerAuxFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716138401217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716138401217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ClkDividerN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ClkDividerN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-Behavioral " "Found design unit 1: ClkDividerN-Behavioral" {  } { { "ClkDividerN.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase1/ClkDividerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716138401218 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "/home/penacho/LSD/LSD-final-project/Fase1/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716138401218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716138401218 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "413 " "Peak virtual memory: 413 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716138401274 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 19 18:06:41 2024 " "Processing ended: Sun May 19 18:06:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716138401274 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716138401274 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716138401274 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716138401274 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716138401905 ""}
