{
  "name": "Skew",
  "type": "ABSTRACT_CONCEPT",
  "id": {
    "group": 50,
    "item": 1007
  },
  "claims": [
    {
      "predicate": "DEFINED_AS",
      "object": "Zero Skew",
      "temporal": {
        "valid_from": "ORIGIN",
        "valid_until": "PRESENT",
        "event": null
      },
      "epistemic": {
        "confidence": 0.9,
        "status": "SETTLED",
        "source_type": "ACADEMIC"
      }
    }
  ],
  "surface_layer": {
    "definition": "The difference in arrival time of the clock signal at different parts of a digital circuit.",
    "common_uses": []
  },
  "deep_layer": {
    "mechanism": "Minimized to ensure proper synchronization of operations.",
    "origin": "A critical parameter in high-speed digital design."
  },
  "instance_layer": {
    "examples": []
  },
  "facets": {},
  "epistemic_metadata": {
    "source": "Physical Design of CMOS Integrated Circuits",
    "citations": [
      "04-Physical_Design.pdf"
    ]
  }
}