{"vcs1":{"timestamp_begin":1745159966.467792042, "rt":6.20, "ut":6.27, "st":0.47}}
{"vcselab":{"timestamp_begin":1745159972.748229670, "rt":0.30, "ut":0.19, "st":0.11}}
{"link":{"timestamp_begin":1745159973.114810209, "rt":0.34, "ut":0.16, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745159965.853225125}
{"VCS_COMP_START_TIME": 1745159965.853225125}
{"VCS_COMP_END_TIME": 1745159973.599435235}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -o simv"}
{"vcs1": {"peak_mem": 473280}}
{"vcselab": {"peak_mem": 166732}}
