// Seed: 1470498388
module module_0 ();
  wire id_2;
  assign module_1.id_20 = 0;
  integer id_3 (.id_0(id_1 == 1));
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input wire id_2,
    input uwire id_3,
    input wire id_4,
    input wand id_5,
    output tri0 id_6,
    input wor id_7,
    input tri0 id_8,
    input wand id_9,
    output wand id_10,
    input tri0 id_11,
    input tri0 id_12,
    output supply1 id_13,
    input tri0 id_14,
    input tri0 id_15,
    input tri1 id_16,
    output tri0 id_17,
    output wand id_18,
    output uwire id_19,
    input supply1 id_20
);
  wire id_22;
  supply0 id_23, id_24, id_25, id_26, id_27, id_28 = 1'b0;
  module_0 modCall_1 ();
  wire id_29, id_30, id_31;
  wire id_32;
endmodule
