#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May 17 14:59:13 2021
# Process ID: 8208
# Current directory: D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4508 D:\Documenti\LEZIONI\Digital Electronic System Design\Project\DAW\DAW.xpr
# Log file: D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/vivado.log
# Journal file: D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.xpr}
file mkdir D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/new
file mkdir D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/new
file mkdir D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/new
file mkdir D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/new
file mkdir D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/new
file mkdir D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/new
file mkdir {D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/new}
close [ open {D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/new/mute_controller.vhd} w ]
add_files {{D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/new/mute_controller.vhd}}
update_compile_order -fileset sources_1
add_files -norecurse {{D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/new/depacketizer.vhd} {D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/new/packetizer.vhd}}
update_compile_order -fileset sources_1
create_bd_design "bd_DAW"
update_compile_order -fileset sources_1
make_wrapper -files [get_files {{D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/bd/bd_DAW/bd_DAW.bd}}] -top
add_files -norecurse {{d:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.gen/sources_1/bd/bd_DAW/hdl/bd_DAW_wrapper.vhd}}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top bd_DAW_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
open_bd_design {D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/bd/bd_DAW/bd_DAW.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
update_compile_order -fileset sources_1
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins clk_wiz_0/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset Signal (BTNC) ) } Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz_0/reset]
endgroup
startgroup
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {64.28571} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {9} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {9} CONFIG.MMCM_CLKOUT1_DIVIDE {14} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {137.681} CONFIG.CLKOUT1_PHASE_ERROR {105.461} CONFIG.CLKOUT2_JITTER {151.026} CONFIG.CLKOUT2_PHASE_ERROR {105.461}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
set_property location {2.5 742 -165} [get_bd_cells proc_sys_reset_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_1
endgroup
set_property location {3.5 1162 164} [get_bd_cells proc_sys_reset_1]
set_property  ip_repo_paths  D:/Xilinx/Vivado/IPs [current_project]
update_ip_catalog
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
connect_bd_net [get_bd_ports reset] [get_bd_pins proc_sys_reset_0/ext_reset_in]
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins proc_sys_reset_0/dcm_locked]
connect_bd_net [get_bd_pins proc_sys_reset_1/dcm_locked] [get_bd_pins clk_wiz_0/locked]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins proc_sys_reset_1/slowest_sync_clk]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv DigiLAB:ip:AXI4Stream_UART:1.1 AXI4Stream_UART_0
endgroup
set_property -dict [list CONFIG.UART_BAUD_RATE {2000000}] [get_bd_cells AXI4Stream_UART_0]
set_property location {3.5 1200 253} [get_bd_cells AXI4Stream_UART_0]
connect_bd_net [get_bd_pins AXI4Stream_UART_0/rst] [get_bd_pins proc_sys_reset_0/peripheral_reset]
connect_bd_net [get_bd_pins proc_sys_reset_1/peripheral_aresetn] [get_bd_pins AXI4Stream_UART_0/m00_axis_rx_aresetn]
connect_bd_net [get_bd_pins AXI4Stream_UART_0/s00_axis_tx_aresetn] [get_bd_pins proc_sys_reset_1/peripheral_aresetn]
regenerate_bd_layout
create_bd_cell -type module -reference packetizer packetizer_0
create_bd_cell -type module -reference depacketizer depacketizer_0
set_property location {3.5 1225 51} [get_bd_cells packetizer_0]
set_property location {4 1109 259} [get_bd_cells depacketizer_0]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {usb_uart ( USB UART ) } Manual_Source {Auto}}  [get_bd_intf_pins AXI4Stream_UART_0/UART]
connect_bd_net [get_bd_ports reset] [get_bd_pins proc_sys_reset_1/ext_reset_in]
connect_bd_intf_net [get_bd_intf_pins AXI4Stream_UART_0/S00_AXIS_TX] [get_bd_intf_pins packetizer_0/m_axis]
connect_bd_intf_net [get_bd_intf_pins AXI4Stream_UART_0/M00_AXIS_RX] [get_bd_intf_pins depacketizer_0/s_axis]
regenerate_bd_layout
connect_bd_net [get_bd_pins packetizer_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins depacketizer_0/aresetn]
connect_bd_net [get_bd_pins depacketizer_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out2 (64 MHz)} Freq {64} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins AXI4Stream_UART_0/clk_uart]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins AXI4Stream_UART_0/m00_axis_rx_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins AXI4Stream_UART_0/s00_axis_tx_aclk]
endgroup
regenerate_bd_layout
save_bd_design
update_compile_order -fileset sources_1
close [ open {D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/new/moving_average_filter.vhd} w ]
add_files {{D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/new/moving_average_filter.vhd}}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference mute_controller mute_controller_0
open_bd_design {D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/bd/bd_DAW/bd_DAW.bd}
create_bd_cell -type module -reference mute_controller mute_controller_0
connect_bd_net [get_bd_pins mute_controller_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins mute_controller_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
save_bd_design
launch_runs synth_1 -jobs 2
wait_on_run synth_1
delete_bd_objs [get_bd_nets proc_sys_reset_0_peripheral_reset]
delete_bd_objs [get_bd_nets proc_sys_reset_1_peripheral_aresetn]
connect_bd_net [get_bd_pins proc_sys_reset_1/peripheral_aresetn] [get_bd_pins AXI4Stream_UART_0/rst]
connect_bd_net [get_bd_pins AXI4Stream_UART_0/s00_axis_tx_aresetn] [get_bd_pins AXI4Stream_UART_0/m00_axis_rx_aresetn]
connect_bd_net [get_bd_pins AXI4Stream_UART_0/m00_axis_rx_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
regenerate_bd_layout
reset_run synth_1
reset_run bd_DAW_clk_wiz_0_0_synth_1
reset_run bd_DAW_proc_sys_reset_0_0_synth_1
reset_run bd_DAW_mute_controller_0_0_synth_1
reset_run bd_DAW_depacketizer_0_0_synth_1
reset_run bd_DAW_proc_sys_reset_1_0_synth_1
connect_bd_intf_net [get_bd_intf_pins depacketizer_0/m_axis] [get_bd_intf_pins mute_controller_0/s_axis]
connect_bd_intf_net [get_bd_intf_pins mute_controller_0/m_axis] [get_bd_intf_pins packetizer_0/s_axis]
regenerate_bd_layout
regenerate_bd_layout
set_property location {5 1242 253} [get_bd_cells packetizer_0]
regenerate_bd_layout
set_property location {5 1245 239} [get_bd_cells packetizer_0]
create_bd_port -dir I btnR
create_bd_port -dir I btnL
connect_bd_net [get_bd_ports btnL] [get_bd_pins mute_controller_0/mute_left]
connect_bd_net [get_bd_ports btnR] [get_bd_pins mute_controller_0/mute_right]
regenerate_bd_layout
save_bd_design
update_module_reference bd_DAW_mute_controller_0_0
launch_runs synth_1 -jobs 2
delete_bd_objs [get_bd_nets proc_sys_reset_1_peripheral_aresetn]
connect_bd_net [get_bd_pins AXI4Stream_UART_0/rst] [get_bd_pins proc_sys_reset_1/peripheral_reset]
save_bd_design
launch_runs synth_1 -jobs 2
wait_on_run synth_1
connect_bd_net [get_bd_pins mute_controller_0/m_axis_tdata] [get_bd_pins packetizer_0/s_axis_tdata]
connect_bd_net [get_bd_pins mute_controller_0/m_axis_tlast] [get_bd_pins packetizer_0/s_axis_tlast]
connect_bd_net [get_bd_pins mute_controller_0/m_axis_tvalid] [get_bd_pins packetizer_0/s_axis_tvalid]
connect_bd_net [get_bd_pins mute_controller_0/m_axis_tready] [get_bd_pins packetizer_0/s_axis_tready]
connect_bd_net [get_bd_pins depacketizer_0/m_axis_tdata] [get_bd_pins mute_controller_0/s_axis_tdata]
connect_bd_net [get_bd_pins depacketizer_0/m_axis_tlast] [get_bd_pins mute_controller_0/s_axis_tlast]
connect_bd_net [get_bd_pins depacketizer_0/m_axis_tvalid] [get_bd_pins mute_controller_0/s_axis_tvalid]
connect_bd_net [get_bd_pins depacketizer_0/m_axis_tready] [get_bd_pins mute_controller_0/s_axis_tready]
connect_bd_net [get_bd_pins depacketizer_0/s_axis_tdata] [get_bd_pins AXI4Stream_UART_0/m00_axis_rx_tdata]
connect_bd_net [get_bd_pins depacketizer_0/s_axis_tvalid] [get_bd_pins AXI4Stream_UART_0/m00_axis_rx_tvalid]
connect_bd_net [get_bd_pins depacketizer_0/s_axis_tready] [get_bd_pins AXI4Stream_UART_0/m00_axis_rx_tready]
regenerate_bd_layout
connect_bd_net [get_bd_pins packetizer_0/m_axis_tdata] [get_bd_pins AXI4Stream_UART_0/s00_axis_tx_tdata]
connect_bd_net [get_bd_pins packetizer_0/m_axis_tvalid] [get_bd_pins AXI4Stream_UART_0/s00_axis_tx_tvalid]
connect_bd_net [get_bd_pins packetizer_0/m_axis_tready] [get_bd_pins AXI4Stream_UART_0/s00_axis_tx_tready]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
reset_run bd_DAW_mute_controller_0_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
make_wrapper -files [get_files {{D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/bd/bd_DAW/bd_DAW.bd}}] -top
reset_run bd_DAW_mute_controller_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
update_module_reference bd_DAW_mute_controller_0_0
regenerate_bd_layout
export_ip_user_files -of_objects  [get_files {{d:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.gen/sources_1/bd/bd_DAW/hdl/bd_DAW_wrapper.vhd}}] -no_script -reset -force -quiet
remove_files  {{d:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.gen/sources_1/bd/bd_DAW/hdl/bd_DAW_wrapper.vhd}}
remove_files  {{d:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.gen/sources_1/bd/bd_DAW/hdl/bd_DAW_wrapper.vhd}}
update_compile_order -fileset sources_1
open_bd_design {D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/bd/bd_DAW/bd_DAW.bd}
make_wrapper -files [get_files {{D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/bd/bd_DAW/bd_DAW.bd}}] -top
add_files -norecurse {{d:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.gen/sources_1/bd/bd_DAW/hdl/bd_DAW_wrapper.vhd}}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
open_run synth_1 -name synth_1
close_design
open_run impl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list btnL]]
set_property IOSTANDARD LVCMOS33 [get_ports [list btnR]]
place_ports btnL W19
place_ports btnR T17
file mkdir {D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/constrs_1/new}
close [ open {D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/constrs_1/new/pins.xdc} w ]
add_files -fileset constrs_1 {{D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/constrs_1/new/pins.xdc}}
set_property target_constrs_file {D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/constrs_1/new/pins.xdc} [current_fileset -constrset]
save_constraints -force
open_bd_design {D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/bd/bd_DAW/bd_DAW.bd}
update_module_reference bd_DAW_mute_controller_0_0
delete_bd_objs [get_bd_nets AXI4Stream_UART_0_m00_axis_rx_tdata]
delete_bd_objs [get_bd_nets AXI4Stream_UART_0_m00_axis_rx_tvalid]
delete_bd_objs [get_bd_nets depacketizer_0_s_axis_tready]
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1]
undo
export_ip_user_files -of_objects  [get_files {{d:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.gen/sources_1/bd/bd_DAW/hdl/bd_DAW_wrapper.vhd}}] -no_script -reset -force -quiet
remove_files  {{d:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.gen/sources_1/bd/bd_DAW/hdl/bd_DAW_wrapper.vhd}}
update_compile_order -fileset sources_1
save_bd_design
make_wrapper -files [get_files {{D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/bd/bd_DAW/bd_DAW.bd}}] -top
add_files -norecurse {{d:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.gen/sources_1/bd/bd_DAW/hdl/bd_DAW_wrapper.vhd}}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files {{d:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.gen/sources_1/bd/bd_DAW/hdl/bd_DAW_wrapper.vhd}}] -no_script -reset -force -quiet
remove_files  {{d:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.gen/sources_1/bd/bd_DAW/hdl/bd_DAW_wrapper.vhd}}
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets depacketizer_0_m_axis_tdata]
delete_bd_objs [get_bd_nets depacketizer_0_m_axis_tlast]
delete_bd_objs [get_bd_nets depacketizer_0_m_axis_tvalid]
delete_bd_objs [get_bd_nets mute_controller_0_s_axis_tready]
delete_bd_objs [get_bd_nets mute_controller_0_m_axis_tdata]
delete_bd_objs [get_bd_nets mute_controller_0_m_axis_tlast]
delete_bd_objs [get_bd_nets mute_controller_0_m_axis_tvalid]
delete_bd_objs [get_bd_nets packetizer_0_s_axis_tready]
delete_bd_objs [get_bd_nets packetizer_0_m_axis_tdata]
delete_bd_objs [get_bd_nets packetizer_0_m_axis_tvalid]
delete_bd_objs [get_bd_nets AXI4Stream_UART_0_s00_axis_tx_tready]
regenerate_bd_layout
make_wrapper -files [get_files {{D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/bd/bd_DAW/bd_DAW.bd}}] -top
add_files -norecurse {{d:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.gen/sources_1/bd/bd_DAW/hdl/bd_DAW_wrapper.vhd}}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
open_bd_design {D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/bd/bd_DAW/bd_DAW.bd}
create_ip_run [get_files -of_objects [get_fileset sources_1] {{D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/bd/bd_DAW/bd_DAW.bd}}]
refresh_design
update_module_reference bd_DAW_packetizer_0_0
update_module_reference bd_DAW_depacketizer_0_0
close [ open {D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/new/volume_controller.vhd} w ]
add_files {{D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/new/volume_controller.vhd}}
update_compile_order -fileset sources_1
open_bd_design {D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/bd/bd_DAW/bd_DAW.bd}
delete_bd_objs [get_bd_intf_nets depacketizer_0_m_axis]
create_bd_cell -type module -reference volume_controller volume_controller_0
connect_bd_intf_net [get_bd_intf_pins volume_controller_0/m_axis] [get_bd_intf_pins mute_controller_0/s_axis]
connect_bd_intf_net [get_bd_intf_pins volume_controller_0/s_axis] [get_bd_intf_pins depacketizer_0/m_axis]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins volume_controller_0/aclk]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
apply_board_connection -board_interface "led_16bits" -ip_intf "axi_gpio_0/GPIO" -diagram "bd_DAW" 
endgroup
undo
regenerate_bd_layout
create_bd_port -dir O -from 15 -to 0 led
connect_bd_net [get_bd_ports led] [get_bd_pins volume_controller_0/volume_level]
regenerate_bd_layout
open_bd_design {D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/bd/bd_DAW/bd_DAW.bd}
regenerate_bd_layout
save_bd_design
update_compile_order -fileset sources_1
update_module_reference bd_DAW_volume_controller_0_0
add_files -norecurse {{D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/new/debouncer.vhd} {D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/new/edge_detector.vhd}}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference debouncer debouncer_0
create_bd_cell -type module -reference debouncer debouncer_1
create_bd_cell -type module -reference edge_detector edge_detector_0
create_bd_cell -type module -reference edge_detector edge_detector_1
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins debouncer_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins debouncer_1/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins edge_detector_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins edge_detector_1/clk]
endgroup
delete_bd_objs [get_bd_nets proc_sys_reset_0_peripheral_aresetn]
undo
undo
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_reset] [get_bd_pins edge_detector_0/reset]
connect_bd_net [get_bd_pins debouncer_0/reset] [get_bd_pins proc_sys_reset_0/peripheral_reset]
connect_bd_net [get_bd_pins edge_detector_1/reset] [get_bd_pins proc_sys_reset_0/peripheral_reset]
connect_bd_net [get_bd_pins debouncer_1/reset] [get_bd_pins proc_sys_reset_0/peripheral_reset]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins debouncer_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins debouncer_1/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins edge_detector_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins edge_detector_1/clk]
endgroup
regenerate_bd_layout
connect_bd_net [get_bd_pins debouncer_0/debounced] [get_bd_pins edge_detector_0/input_signal]
connect_bd_net [get_bd_pins debouncer_1/debounced] [get_bd_pins edge_detector_1/input_signal]
connect_bd_net [get_bd_pins edge_detector_0/edge_detected] [get_bd_pins volume_controller_0/volume_down]
connect_bd_net [get_bd_pins edge_detector_1/edge_detected] [get_bd_pins volume_controller_0/volume_up]
regenerate_bd_layout
save_bd_design
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{d:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.gen/sources_1/bd/bd_DAW/hdl/bd_DAW_wrapper.vhd}}] -no_script -reset -force -quiet
remove_files  {{d:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.gen/sources_1/bd/bd_DAW/hdl/bd_DAW_wrapper.vhd}}
update_compile_order -fileset sources_1
make_wrapper -files [get_files {{D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/bd/bd_DAW/bd_DAW.bd}}] -top
add_files -norecurse {{d:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.gen/sources_1/bd/bd_DAW/hdl/bd_DAW_wrapper.vhd}}
update_compile_order -fileset sources_1
create_bd_port -dir I btnU
create_bd_port -dir I btnD
connect_bd_net [get_bd_ports btnU] [get_bd_pins debouncer_1/input_signal]
connect_bd_net [get_bd_ports btnD] [get_bd_pins debouncer_0/input_signal]
regenerate_bd_layout
generate_target all [get_files  {{D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/bd/bd_DAW/bd_DAW.bd}}]
export_ip_user_files -of_objects [get_files {{D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/bd/bd_DAW/bd_DAW.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/bd/bd_DAW/bd_DAW.bd}}]
launch_runs bd_DAW_packetizer_0_0_synth_1 bd_DAW_depacketizer_0_0_synth_1 bd_DAW_volume_controller_0_0_synth_1 bd_DAW_debouncer_0_0_synth_1 bd_DAW_debouncer_1_0_synth_1 bd_DAW_edge_detector_0_0_synth_1 bd_DAW_edge_detector_1_0_synth_1 -jobs 2
wait_on_run bd_DAW_packetizer_0_0_synth_1
wait_on_run bd_DAW_depacketizer_0_0_synth_1
wait_on_run bd_DAW_volume_controller_0_0_synth_1
wait_on_run bd_DAW_debouncer_0_0_synth_1
wait_on_run bd_DAW_debouncer_1_0_synth_1
wait_on_run bd_DAW_edge_detector_0_0_synth_1
wait_on_run bd_DAW_edge_detector_1_0_synth_1
export_simulation -of_objects [get_files {{D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/bd/bd_DAW/bd_DAW.bd}}] -directory {D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.ip_user_files} -ipstatic_source_dir {D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.cache/compile_simlib/modelsim} {questa=D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.cache/compile_simlib/questa} {riviera=D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.cache/compile_simlib/riviera} {activehdl=D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files {{D:/Documenti/LEZIONI/Digital Electronic System Design/Project/DAW/DAW.srcs/sources_1/bd/bd_DAW/bd_DAW.bd}}] -top
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
update_module_reference bd_DAW_volume_controller_0_0
