# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../RTL/ControlFSM.sv" \
"../../../../RTL/mem2p_sw_sr.sv" \
"../../../../RTL/quickQCore.sv" \
"../../../../RTL/valueRouter.sv" \
"../../../../Simulation/coreTest.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
