# Generate Verilog code
hdl:
	sbt run

clean:
	-rm -rf test_run_dir verilog target project *.v *.fir *.json