
timer_udemy2_OCompare.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000150  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000184  08000150  08000150  00001150  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080002d4  080002dc  000012dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080002d4  080002d4  000012dc  2**0
                  CONTENTS
  4 .ARM          00000000  080002d4  080002d4  000012dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  080002d4  080002dc  000012dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080002d4  080002d4  000012d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080002d8  080002d8  000012d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  000012dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  080002dc  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  080002dc  0000201c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000012dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000389  00000000  00000000  00001305  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000122  00000000  00000000  0000168e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000070  00000000  00000000  000017b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000046  00000000  00000000  00001820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018181  00000000  00000000  00001866  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000b2b  00000000  00000000  000199e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000807ee  00000000  00000000  0001a512  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0009ad00  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000a8  00000000  00000000  0009ad44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000085  00000000  00000000  0009adec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000150 <__do_global_dtors_aux>:
 8000150:	b510      	push	{r4, lr}
 8000152:	4c05      	ldr	r4, [pc, #20]	@ (8000168 <__do_global_dtors_aux+0x18>)
 8000154:	7823      	ldrb	r3, [r4, #0]
 8000156:	b933      	cbnz	r3, 8000166 <__do_global_dtors_aux+0x16>
 8000158:	4b04      	ldr	r3, [pc, #16]	@ (800016c <__do_global_dtors_aux+0x1c>)
 800015a:	b113      	cbz	r3, 8000162 <__do_global_dtors_aux+0x12>
 800015c:	4804      	ldr	r0, [pc, #16]	@ (8000170 <__do_global_dtors_aux+0x20>)
 800015e:	f3af 8000 	nop.w
 8000162:	2301      	movs	r3, #1
 8000164:	7023      	strb	r3, [r4, #0]
 8000166:	bd10      	pop	{r4, pc}
 8000168:	20000000 	.word	0x20000000
 800016c:	00000000 	.word	0x00000000
 8000170:	080002bc 	.word	0x080002bc

08000174 <frame_dummy>:
 8000174:	b508      	push	{r3, lr}
 8000176:	4b03      	ldr	r3, [pc, #12]	@ (8000184 <frame_dummy+0x10>)
 8000178:	b11b      	cbz	r3, 8000182 <frame_dummy+0xe>
 800017a:	4903      	ldr	r1, [pc, #12]	@ (8000188 <frame_dummy+0x14>)
 800017c:	4803      	ldr	r0, [pc, #12]	@ (800018c <frame_dummy+0x18>)
 800017e:	f3af 8000 	nop.w
 8000182:	bd08      	pop	{r3, pc}
 8000184:	00000000 	.word	0x00000000
 8000188:	20000004 	.word	0x20000004
 800018c:	080002bc 	.word	0x080002bc

08000190 <main>:
#include "stm32f107xx.h"
#include "tim.h"

int main(void)
{
 8000190:	b580      	push	{r7, lr}
 8000192:	af00      	add	r7, sp, #0
	tim5_PA0_output_compare();
 8000194:	f000 f802 	bl	800019c <tim5_PA0_output_compare>
	while(1)
 8000198:	bf00      	nop
 800019a:	e7fd      	b.n	8000198 <main+0x8>

0800019c <tim5_PA0_output_compare>:
	/* Enable Timer */
	TIM2->CR1 = CR1_CEN;
	}

void tim5_PA0_output_compare(void)
{
 800019c:	b480      	push	{r7}
 800019e:	af00      	add	r7, sp, #0
	/* Enable Clock Access to GPIOA */
	RCC->APB2ENR |= GPIOAEN;
 80001a0:	4b1b      	ldr	r3, [pc, #108]	@ (8000210 <tim5_PA0_output_compare+0x74>)
 80001a2:	699b      	ldr	r3, [r3, #24]
 80001a4:	4a1a      	ldr	r2, [pc, #104]	@ (8000210 <tim5_PA0_output_compare+0x74>)
 80001a6:	f043 0304 	orr.w	r3, r3, #4
 80001aa:	6193      	str	r3, [r2, #24]

	/* Set ALternate Function On for Board */
	RCC->APB2ENR |= AFIOEN;
 80001ac:	4b18      	ldr	r3, [pc, #96]	@ (8000210 <tim5_PA0_output_compare+0x74>)
 80001ae:	699b      	ldr	r3, [r3, #24]
 80001b0:	4a17      	ldr	r2, [pc, #92]	@ (8000210 <tim5_PA0_output_compare+0x74>)
 80001b2:	f043 0301 	orr.w	r3, r3, #1
 80001b6:	6193      	str	r3, [r2, #24]

	/* Configure PA0 to Output Alternate Function */
	GPIOA->CRL &= ~(0xF<<0);
 80001b8:	4b16      	ldr	r3, [pc, #88]	@ (8000214 <tim5_PA0_output_compare+0x78>)
 80001ba:	681b      	ldr	r3, [r3, #0]
 80001bc:	4a15      	ldr	r2, [pc, #84]	@ (8000214 <tim5_PA0_output_compare+0x78>)
 80001be:	f023 030f 	bic.w	r3, r3, #15
 80001c2:	6013      	str	r3, [r2, #0]
	GPIOA->CRL |= (0x9<<0); /* 01: Output mode, max speed 10 MHz with
 80001c4:	4b13      	ldr	r3, [pc, #76]	@ (8000214 <tim5_PA0_output_compare+0x78>)
 80001c6:	681b      	ldr	r3, [r3, #0]
 80001c8:	4a12      	ldr	r2, [pc, #72]	@ (8000214 <tim5_PA0_output_compare+0x78>)
 80001ca:	f043 0309 	orr.w	r3, r3, #9
 80001ce:	6013      	str	r3, [r2, #0]
	10: Alternate function output Push-pull */

	/* Enable Clock Access to Timer 5 */
	RCC->APB1ENR |= TIM5EN;	// TIM5 is connected to APB1 BUS
 80001d0:	4b0f      	ldr	r3, [pc, #60]	@ (8000210 <tim5_PA0_output_compare+0x74>)
 80001d2:	69db      	ldr	r3, [r3, #28]
 80001d4:	4a0e      	ldr	r2, [pc, #56]	@ (8000210 <tim5_PA0_output_compare+0x74>)
 80001d6:	f043 0308 	orr.w	r3, r3, #8
 80001da:	61d3      	str	r3, [r2, #28]

	/* Set Prescaler Value */
	TIM5->PSC = (72000-1); // 36 000 000 (APB1 BUS Clock) / 36 000 = 1 000
 80001dc:	4b0e      	ldr	r3, [pc, #56]	@ (8000218 <tim5_PA0_output_compare+0x7c>)
 80001de:	4a0f      	ldr	r2, [pc, #60]	@ (800021c <tim5_PA0_output_compare+0x80>)
 80001e0:	629a      	str	r2, [r3, #40]	@ 0x28
	// We count from the bit zero, considering that "-1" is written.

	/* Set Auto-reload Value */
	TIM5->ARR = (2000-1); // 1 000 / 1 000 = 1 (Update Event)
 80001e2:	4b0d      	ldr	r3, [pc, #52]	@ (8000218 <tim5_PA0_output_compare+0x7c>)
 80001e4:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 80001e8:	62da      	str	r2, [r3, #44]	@ 0x2c

	/* Set Output Compare Toggle Mode */
	TIM5->CCMR1 = TOGGLE_OC;
 80001ea:	4b0b      	ldr	r3, [pc, #44]	@ (8000218 <tim5_PA0_output_compare+0x7c>)
 80001ec:	2230      	movs	r2, #48	@ 0x30
 80001ee:	619a      	str	r2, [r3, #24]
	// We will use the Channel 1 of TIMER 5, so we consider OC1M. If we use Channel 2,
	//OC2M will be considered.
	// 011: Toggle - OC1REF toggles when TIMx_CNT=TIMx_CCR1.

	/* Enable Timer 5 Channel 1 in Compare Mode */
	TIM5->CCER |= CC1E;
 80001f0:	4b09      	ldr	r3, [pc, #36]	@ (8000218 <tim5_PA0_output_compare+0x7c>)
 80001f2:	6a1b      	ldr	r3, [r3, #32]
 80001f4:	4a08      	ldr	r2, [pc, #32]	@ (8000218 <tim5_PA0_output_compare+0x7c>)
 80001f6:	f043 0301 	orr.w	r3, r3, #1
 80001fa:	6213      	str	r3, [r2, #32]

	/* Clear Counter */
	TIM5->CNT = 0;
 80001fc:	4b06      	ldr	r3, [pc, #24]	@ (8000218 <tim5_PA0_output_compare+0x7c>)
 80001fe:	2200      	movs	r2, #0
 8000200:	625a      	str	r2, [r3, #36]	@ 0x24

	/* Enable Timer */
	TIM5->CR1 = CR1_CEN;
 8000202:	4b05      	ldr	r3, [pc, #20]	@ (8000218 <tim5_PA0_output_compare+0x7c>)
 8000204:	2201      	movs	r2, #1
 8000206:	601a      	str	r2, [r3, #0]
	}
 8000208:	bf00      	nop
 800020a:	46bd      	mov	sp, r7
 800020c:	bc80      	pop	{r7}
 800020e:	4770      	bx	lr
 8000210:	40021000 	.word	0x40021000
 8000214:	40010800 	.word	0x40010800
 8000218:	40000c00 	.word	0x40000c00
 800021c:	0001193f 	.word	0x0001193f

08000220 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000220:	480d      	ldr	r0, [pc, #52]	@ (8000258 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000222:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000224:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000228:	480c      	ldr	r0, [pc, #48]	@ (800025c <LoopForever+0x6>)
  ldr r1, =_edata
 800022a:	490d      	ldr	r1, [pc, #52]	@ (8000260 <LoopForever+0xa>)
  ldr r2, =_sidata
 800022c:	4a0d      	ldr	r2, [pc, #52]	@ (8000264 <LoopForever+0xe>)
  movs r3, #0
 800022e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000230:	e002      	b.n	8000238 <LoopCopyDataInit>

08000232 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000232:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000234:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000236:	3304      	adds	r3, #4

08000238 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000238:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800023a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800023c:	d3f9      	bcc.n	8000232 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800023e:	4a0a      	ldr	r2, [pc, #40]	@ (8000268 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000240:	4c0a      	ldr	r4, [pc, #40]	@ (800026c <LoopForever+0x16>)
  movs r3, #0
 8000242:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000244:	e001      	b.n	800024a <LoopFillZerobss>

08000246 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000246:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000248:	3204      	adds	r2, #4

0800024a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800024a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800024c:	d3fb      	bcc.n	8000246 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800024e:	f000 f811 	bl	8000274 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000252:	f7ff ff9d 	bl	8000190 <main>

08000256 <LoopForever>:

LoopForever:
  b LoopForever
 8000256:	e7fe      	b.n	8000256 <LoopForever>
  ldr   r0, =_estack
 8000258:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800025c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000260:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000264:	080002dc 	.word	0x080002dc
  ldr r2, =_sbss
 8000268:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 800026c:	2000001c 	.word	0x2000001c

08000270 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000270:	e7fe      	b.n	8000270 <ADC1_2_IRQHandler>
	...

08000274 <__libc_init_array>:
 8000274:	b570      	push	{r4, r5, r6, lr}
 8000276:	2600      	movs	r6, #0
 8000278:	4d0c      	ldr	r5, [pc, #48]	@ (80002ac <__libc_init_array+0x38>)
 800027a:	4c0d      	ldr	r4, [pc, #52]	@ (80002b0 <__libc_init_array+0x3c>)
 800027c:	1b64      	subs	r4, r4, r5
 800027e:	10a4      	asrs	r4, r4, #2
 8000280:	42a6      	cmp	r6, r4
 8000282:	d109      	bne.n	8000298 <__libc_init_array+0x24>
 8000284:	f000 f81a 	bl	80002bc <_init>
 8000288:	2600      	movs	r6, #0
 800028a:	4d0a      	ldr	r5, [pc, #40]	@ (80002b4 <__libc_init_array+0x40>)
 800028c:	4c0a      	ldr	r4, [pc, #40]	@ (80002b8 <__libc_init_array+0x44>)
 800028e:	1b64      	subs	r4, r4, r5
 8000290:	10a4      	asrs	r4, r4, #2
 8000292:	42a6      	cmp	r6, r4
 8000294:	d105      	bne.n	80002a2 <__libc_init_array+0x2e>
 8000296:	bd70      	pop	{r4, r5, r6, pc}
 8000298:	f855 3b04 	ldr.w	r3, [r5], #4
 800029c:	4798      	blx	r3
 800029e:	3601      	adds	r6, #1
 80002a0:	e7ee      	b.n	8000280 <__libc_init_array+0xc>
 80002a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80002a6:	4798      	blx	r3
 80002a8:	3601      	adds	r6, #1
 80002aa:	e7f2      	b.n	8000292 <__libc_init_array+0x1e>
 80002ac:	080002d4 	.word	0x080002d4
 80002b0:	080002d4 	.word	0x080002d4
 80002b4:	080002d4 	.word	0x080002d4
 80002b8:	080002d8 	.word	0x080002d8

080002bc <_init>:
 80002bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002be:	bf00      	nop
 80002c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80002c2:	bc08      	pop	{r3}
 80002c4:	469e      	mov	lr, r3
 80002c6:	4770      	bx	lr

080002c8 <_fini>:
 80002c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002ca:	bf00      	nop
 80002cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80002ce:	bc08      	pop	{r3}
 80002d0:	469e      	mov	lr, r3
 80002d2:	4770      	bx	lr
