{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7a200tfbg676-2",
      "gen_directory": "../../../../uart.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1"
    },
    "design_tree": {
      "uart_transmitter_0": "",
      "clk_wiz": "",
      "clk_wiz_1": "",
      "uart_receiver_0": ""
    },
    "ports": {
      "clk_100MHz": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "clk_100MHz_1": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      }
    },
    "components": {
      "uart_transmitter_0": {
        "vlnv": "xilinx.com:module_ref:uart_transmitter:1.0",
        "xci_name": "design_1_uart_transmitter_0_0",
        "xci_path": "ip\\design_1_uart_transmitter_0_0\\design_1_uart_transmitter_0_0.xci",
        "inst_hier_path": "uart_transmitter_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "uart_transmitter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "tx": {
            "direction": "O"
          }
        }
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0",
        "xci_path": "ip\\design_1_clk_wiz_0\\design_1_clk_wiz_0.xci",
        "inst_hier_path": "clk_wiz",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "clk_wiz_1": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_1_0",
        "xci_path": "ip\\design_1_clk_wiz_1_0\\design_1_clk_wiz_1_0.xci",
        "inst_hier_path": "clk_wiz_1",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "uart_receiver_0": {
        "vlnv": "xilinx.com:module_ref:uart_receiver:1.0",
        "xci_name": "design_1_uart_receiver_0_0",
        "xci_path": "ip\\design_1_uart_receiver_0_0\\design_1_uart_receiver_0_0.xci",
        "inst_hier_path": "uart_receiver_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "uart_receiver",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rx": {
            "direction": "I"
          },
          "data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "valid": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "clk_100MHz_1": {
        "ports": [
          "clk_100MHz",
          "clk_wiz/clk_in1"
        ]
      },
      "clk_100MHz_1_1": {
        "ports": [
          "clk_100MHz_1",
          "clk_wiz_1/clk_in1"
        ]
      },
      "clk_wiz_1_clk_out1": {
        "ports": [
          "clk_wiz_1/clk_out1",
          "uart_transmitter_0/clk"
        ]
      },
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "uart_receiver_0/clk"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz/reset",
          "clk_wiz_1/reset"
        ]
      }
    }
  }
}