; BTOR description generated by Yosys 0.33+65 (git sha1 90124dce5, clang 15.0.0 -fPIC -Os) for module std_or.
; ARGS: left=0b01010101010101010101010101010101 right=0b10101010101010101010101010101010
1 sort bitvec 32
2 input 1 left ; core.sv:107.35-107.39
3 input 1 right ; core.sv:108.35-108.40
4 or 1 2 3
5 output 4 out ; core.sv:109.35-109.38
; end of yosys output
