read -sv run_verilog_mid/adder_32b_19_71_ff2fc8acf57912b882b7ffa9df7052ff.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_19_71_ff2fc8acf57912b882b7ffa9df7052ff_yosys.v
