digraph "CFG for '_Z20scale_down_after_fftPfS_S_ii' function" {
	label="CFG for '_Z20scale_down_after_fftPfS_S_ii' function";

	Node0x5ac5800 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %14 = add i32 %12, %13\l  %15 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %16 = getelementptr i8, i8 addrspace(4)* %7, i64 6\l  %17 = bitcast i8 addrspace(4)* %16 to i16 addrspace(4)*\l  %18 = load i16, i16 addrspace(4)* %17, align 2, !range !4, !invariant.load !5\l  %19 = zext i16 %18 to i32\l  %20 = mul i32 %15, %19\l  %21 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %22 = add i32 %20, %21\l  %23 = tail call i32 @llvm.amdgcn.workgroup.id.z()\l  %24 = getelementptr i8, i8 addrspace(4)* %7, i64 8\l  %25 = bitcast i8 addrspace(4)* %24 to i16 addrspace(4)*\l  %26 = load i16, i16 addrspace(4)* %25, align 4, !range !4, !invariant.load !5\l  %27 = zext i16 %26 to i32\l  %28 = mul i32 %23, %27\l  %29 = tail call i32 @llvm.amdgcn.workitem.id.z(), !range !6\l  %30 = add i32 %28, %29\l  %31 = icmp slt i32 %14, %3\l  %32 = icmp slt i32 %22, %3\l  %33 = select i1 %31, i1 %32, i1 false\l  %34 = icmp slt i32 %30, %3\l  %35 = select i1 %33, i1 %34, i1 false\l  br i1 %35, label %36, label %52\l|{<s0>T|<s1>F}}"];
	Node0x5ac5800:s0 -> Node0x5ac7970;
	Node0x5ac5800:s1 -> Node0x5ac9d00;
	Node0x5ac7970 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%36:\l36:                                               \l  %37 = mul nsw i32 %30, %3\l  %38 = add i32 %37, %22\l  %39 = mul i32 %38, %3\l  %40 = add nsw i32 %39, %14\l  %41 = sitofp i32 %4 to float\l  %42 = sext i32 %40 to i64\l  %43 = getelementptr inbounds float, float addrspace(1)* %0, i64 %42\l  %44 = load float, float addrspace(1)* %43, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %45 = fdiv contract float %44, %41\l  store float %45, float addrspace(1)* %43, align 4, !tbaa !7\l  %46 = getelementptr inbounds float, float addrspace(1)* %1, i64 %42\l  %47 = load float, float addrspace(1)* %46, align 4, !tbaa !7\l  %48 = fdiv contract float %47, %41\l  store float %48, float addrspace(1)* %46, align 4, !tbaa !7\l  %49 = getelementptr inbounds float, float addrspace(1)* %2, i64 %42\l  %50 = load float, float addrspace(1)* %49, align 4, !tbaa !7\l  %51 = fdiv contract float %50, %41\l  store float %51, float addrspace(1)* %49, align 4, !tbaa !7\l  br label %52\l}"];
	Node0x5ac7970 -> Node0x5ac9d00;
	Node0x5ac9d00 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%52:\l52:                                               \l  ret void\l}"];
}
