
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003349                       # Number of seconds simulated
sim_ticks                                  3348838179                       # Number of ticks simulated
final_tick                               574851761298                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 127116                       # Simulator instruction rate (inst/s)
host_op_rate                                   166950                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 202289                       # Simulator tick rate (ticks/s)
host_mem_usage                               16895312                       # Number of bytes of host memory used
host_seconds                                 16554.74                       # Real time elapsed on the host
sim_insts                                  2104365561                       # Number of instructions simulated
sim_ops                                    2763807095                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       191872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       111744                       # Number of bytes read from this memory
system.physmem.bytes_read::total               307328                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       104448                       # Number of bytes written to this memory
system.physmem.bytes_written::total            104448                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1499                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          873                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2401                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             816                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  816                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       611555                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     57295095                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       496889                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     33367990                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                91771529                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       611555                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       496889                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1108444                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          31189324                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               31189324                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          31189324                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       611555                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     57295095                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       496889                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     33367990                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              122960853                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8030788                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2873353                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2509132                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185417                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1416071                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1374629                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207318                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5907                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3383156                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15981222                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2873353                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1581947                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3290253                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         908224                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        404594                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1668039                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74359                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7799789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.360378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.171757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4509536     57.82%     57.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          164039      2.10%     59.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          298087      3.82%     63.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          281143      3.60%     67.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456887      5.86%     73.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          475545      6.10%     79.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          114114      1.46%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           86656      1.11%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1413782     18.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7799789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.357792                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.989994                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3492360                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       391708                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3181898                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12754                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        721059                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       314340                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          725                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17881907                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1309                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        721059                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3641960                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         144487                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        43602                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3043696                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       204976                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17398639                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69695                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        83187                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23111398                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79203798                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79203798                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8198348                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2038                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1002                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           548646                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2666344                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       582687                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9499                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       197580                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16447414                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2002                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13841886                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18538                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5020433                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13759757                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7799789                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.774649                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840359                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2734185     35.05%     35.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1450236     18.59%     53.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1257624     16.12%     69.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       773203      9.91%     79.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       805094     10.32%     90.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       473486      6.07%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       211278      2.71%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56145      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38538      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7799789                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54651     66.25%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17718     21.48%     87.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10123     12.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10861786     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109611      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2374427     17.15%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       495062      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13841886                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.723602                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82492                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005960                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35584590                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21469899                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13380327                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13924378                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34245                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       781390                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143746                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        721059                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          84385                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5973                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16449419                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19859                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2666344                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       582687                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1002                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3118                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           27                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           50                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97844                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110259                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208103                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13577047                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2280216                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       264838                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2762840                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048831                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482624                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.690625                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13395899                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13380327                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8218371                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20094696                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.666129                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408982                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5077701                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185711                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7078730                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.606471                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.307943                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3281504     46.36%     46.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1494905     21.12%     67.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       834070     11.78%     79.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       284350      4.02%     83.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272316      3.85%     87.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113847      1.61%     88.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       298000      4.21%     92.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88720      1.25%     94.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       411018      5.81%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7078730                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       411018                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23117191                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33620636                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3073                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 230999                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.803079                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.803079                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.245208                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.245208                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62780396                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17549346                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18407004                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8030788                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2905081                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2363891                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       195204                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1232050                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1141788                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          297244                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8634                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3208232                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15873153                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2905081                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1439032                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3332485                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1000628                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        527612                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1567416                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        77557                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7870461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.484871                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.299236                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4537976     57.66%     57.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          178853      2.27%     59.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          233194      2.96%     62.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          352200      4.47%     67.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          342374      4.35%     71.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          260290      3.31%     75.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          153754      1.95%     76.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          232788      2.96%     79.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1579032     20.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7870461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.361743                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.976537                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3315463                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       517543                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3210087                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        25441                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        801925                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       491781                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          219                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18983426                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1192                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        801925                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3491459                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          92930                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       169165                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3055371                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       259609                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18423418                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           66                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        111409                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        82161                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25672703                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85794961                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85794961                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15913787                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9758828                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3908                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2212                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           742352                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1708466                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       902534                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        17249                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       360491                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17116452                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3721                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13761264                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25543                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5594788                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17044240                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          613                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7870461                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.748470                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.892049                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2743090     34.85%     34.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1727680     21.95%     56.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1135370     14.43%     71.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       752543      9.56%     80.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       704400      8.95%     89.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       378103      4.80%     94.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       277044      3.52%     98.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        83012      1.05%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        69219      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7870461                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          67429     69.61%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13897     14.35%     83.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15538     16.04%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11455202     83.24%     83.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       194252      1.41%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1554      0.01%     84.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1358730      9.87%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       751526      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13761264                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.713563                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              96864                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007039                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35515395                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22715035                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13372993                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13858128                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        46572                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       658361                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          234                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           79                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       229537                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           20                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        801925                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          53489                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9052                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17120173                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       112496                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1708466                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       902534                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2167                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6889                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           79                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       118856                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       110263                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       229119                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13496445                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1278025                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       264818                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2013844                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1890663                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            735819                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.680588                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13376604                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13372993                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8590034                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24126470                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.665216                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356042                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9319980                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11454840                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5665320                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3108                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       198212                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7068536                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.620539                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.144805                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2737631     38.73%     38.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2029806     28.72%     67.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       742515     10.50%     77.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       426010      6.03%     83.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       357245      5.05%     89.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       186066      2.63%     91.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       168434      2.38%     94.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        74572      1.05%     95.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       346257      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7068536                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9319980                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11454840                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1723088                       # Number of memory references committed
system.switch_cpus1.commit.loads              1050094                       # Number of loads committed
system.switch_cpus1.commit.membars               1554                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1643042                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10324858                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       233745                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       346257                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23842439                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35042749                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2965                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 160327                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9319980                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11454840                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9319980                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.861674                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.861674                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.160531                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.160531                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60727962                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18476335                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17529857                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3108                       # number of misc regfile writes
system.l20.replacements                          1515                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          173281                       # Total number of references to valid blocks.
system.l20.sampled_refs                          9707                       # Sample count of references to valid blocks.
system.l20.avg_refs                         17.851138                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks                 192                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    15.066181                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   765.659937                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7219.273882                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.023438                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001839                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.093464                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.881259                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3551                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3551                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             972                       # number of Writeback hits
system.l20.Writeback_hits::total                  972                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3551                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3551                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3551                       # number of overall hits
system.l20.overall_hits::total                   3551                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1499                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1515                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1499                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1515                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1499                       # number of overall misses
system.l20.overall_misses::total                 1515                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2206679                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    148595984                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      150802663                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2206679                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    148595984                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       150802663                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2206679                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    148595984                       # number of overall miss cycles
system.l20.overall_miss_latency::total      150802663                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5050                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5066                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          972                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              972                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5050                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5066                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5050                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5066                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.296832                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.299053                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.296832                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.299053                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.296832                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.299053                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 137917.437500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 99130.076051                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 99539.711551                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 137917.437500                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 99130.076051                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 99539.711551                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 137917.437500                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 99130.076051                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 99539.711551                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 224                       # number of writebacks
system.l20.writebacks::total                      224                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1499                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1515                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1499                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1515                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1499                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1515                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2086138                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    137364465                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    139450603                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2086138                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    137364465                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    139450603                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2086138                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    137364465                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    139450603                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.296832                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.299053                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.296832                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.299053                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.296832                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.299053                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 130383.625000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91637.401601                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 92046.602640                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 130383.625000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 91637.401601                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 92046.602640                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 130383.625000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 91637.401601                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 92046.602640                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           886                       # number of replacements
system.l21.tagsinuse                      8191.959644                       # Cycle average of tags in use
system.l21.total_refs                          538025                       # Total number of references to valid blocks.
system.l21.sampled_refs                          9078                       # Sample count of references to valid blocks.
system.l21.avg_refs                         59.266909                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          509.636086                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.970391                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   454.894357                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7214.458811                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.062211                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001583                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.055529                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.880671                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999995                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3981                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3981                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2362                       # number of Writeback hits
system.l21.Writeback_hits::total                 2362                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3981                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3981                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3981                       # number of overall hits
system.l21.overall_hits::total                   3981                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          873                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  886                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          873                       # number of demand (read+write) misses
system.l21.demand_misses::total                   886                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          873                       # number of overall misses
system.l21.overall_misses::total                  886                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1233897                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     85925977                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       87159874                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1233897                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     85925977                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        87159874                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1233897                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     85925977                       # number of overall miss cycles
system.l21.overall_miss_latency::total       87159874                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4854                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4867                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2362                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2362                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4854                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4867                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4854                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4867                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.179852                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.182042                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.179852                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.182042                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.179852                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.182042                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 94915.153846                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 98426.090493                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 98374.575621                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 94915.153846                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 98426.090493                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 98374.575621                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 94915.153846                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 98426.090493                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 98374.575621                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 592                       # number of writebacks
system.l21.writebacks::total                      592                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          873                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             886                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          873                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              886                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          873                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             886                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1133504                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     79197631                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     80331135                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1133504                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     79197631                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     80331135                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1133504                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     79197631                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     80331135                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.179852                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.182042                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.179852                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.182042                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.179852                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.182042                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 87192.615385                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90718.935853                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 90667.195260                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 87192.615385                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 90718.935853                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 90667.195260                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 87192.615385                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 90718.935853                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 90667.195260                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.066145                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001700134                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1844751.627993                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.066145                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024144                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868696                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1668020                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1668020                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1668020                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1668020                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1668020                       # number of overall hits
system.cpu0.icache.overall_hits::total        1668020                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2957828                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2957828                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2957828                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2957828                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2957828                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2957828                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1668039                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1668039                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1668039                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1668039                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1668039                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1668039                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 155675.157895                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 155675.157895                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 155675.157895                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 155675.157895                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 155675.157895                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 155675.157895                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2222956                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2222956                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2222956                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2222956                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2222956                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2222956                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 138934.750000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 138934.750000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 138934.750000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 138934.750000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 138934.750000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 138934.750000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5050                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223936340                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5306                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42204.361101                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.036275                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.963725                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777485                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222515                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2067982                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2067982                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1002                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1002                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2504922                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2504922                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2504922                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2504922                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16070                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16070                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16070                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16070                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16070                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16070                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1032481623                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1032481623                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1032481623                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1032481623                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1032481623                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1032481623                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2084052                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2084052                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2520992                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2520992                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2520992                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2520992                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007711                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007711                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006374                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006374                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006374                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006374                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 64249.012010                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 64249.012010                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 64249.012010                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 64249.012010                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 64249.012010                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 64249.012010                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          972                       # number of writebacks
system.cpu0.dcache.writebacks::total              972                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11020                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11020                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11020                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11020                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11020                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11020                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5050                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5050                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5050                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5050                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5050                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5050                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    174612466                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    174612466                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    174612466                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    174612466                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    174612466                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    174612466                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002423                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002423                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002003                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002003                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002003                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002003                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 34576.725941                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 34576.725941                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 34576.725941                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 34576.725941                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 34576.725941                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 34576.725941                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.970361                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086620591                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2190767.320565                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.970361                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020786                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794824                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1567396                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1567396                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1567396                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1567396                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1567396                       # number of overall hits
system.cpu1.icache.overall_hits::total        1567396                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1879324                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1879324                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1879324                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1879324                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1879324                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1879324                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1567416                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1567416                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1567416                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1567416                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1567416                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1567416                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 93966.200000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 93966.200000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 93966.200000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 93966.200000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 93966.200000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 93966.200000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1246897                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1246897                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1246897                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1246897                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1246897                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1246897                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 95915.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 95915.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 95915.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 95915.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 95915.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 95915.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4854                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170726285                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5110                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              33410.231898                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.362640                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.637360                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.884229                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.115771                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       972380                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         972380                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       669524                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        669524                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1648                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1648                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1554                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1554                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1641904                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1641904                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1641904                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1641904                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        12374                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        12374                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          276                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          276                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        12650                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         12650                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        12650                       # number of overall misses
system.cpu1.dcache.overall_misses::total        12650                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    558153785                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    558153785                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     21601882                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     21601882                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    579755667                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    579755667                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    579755667                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    579755667                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       984754                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       984754                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       669800                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       669800                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1648                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1648                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1554                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1554                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1654554                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1654554                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1654554                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1654554                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012566                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012566                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000412                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000412                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007646                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007646                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007646                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007646                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 45106.981170                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 45106.981170                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 78267.688406                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78267.688406                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 45830.487510                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 45830.487510                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 45830.487510                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 45830.487510                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        81175                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 40587.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2362                       # number of writebacks
system.cpu1.dcache.writebacks::total             2362                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7520                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7520                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          276                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          276                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7796                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7796                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7796                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7796                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4854                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4854                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4854                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4854                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4854                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4854                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    119095966                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    119095966                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    119095966                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    119095966                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    119095966                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    119095966                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004929                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004929                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002934                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002934                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002934                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002934                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 24535.633704                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24535.633704                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 24535.633704                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24535.633704                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 24535.633704                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24535.633704                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
