============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.5.12562/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Wed Aug 14 15:40:11 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "import_device ef2_4.db -package EF2L45BG256B"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      C13      |    gpio    
ARC-1001 :        initn       |      A13      |    gpio    
ARC-1001 :      programn      |      B10      |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  A6/B8/A7/C6  |  dedicated  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1001 : Import ChipWatcher
RUN-1003 : finish command "import_db Quick_Start_pr.db" in  3.716961s wall, 3.322821s user + 0.358802s system = 3.681624s CPU (99.0%)

RUN-1004 : used memory is 255 MB, reserved memory is 235 MB, peak memory is 255 MB
GUI-1001 : User opens chip watcher ...
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit" in  1.033431s wall, 0.951606s user + 0.015600s system = 0.967206s CPU (93.6%)

RUN-1004 : used memory is 319 MB, reserved memory is 296 MB, peak memory is 319 MB
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  6.657914s wall, 0.592804s user + 0.109201s system = 0.702005s CPU (10.5%)

RUN-1004 : used memory is 324 MB, reserved memory is 302 MB, peak memory is 324 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  8.250977s wall, 1.638011s user + 0.156001s system = 1.794012s CPU (21.7%)

RUN-1004 : used memory is 314 MB, reserved memory is 292 MB, peak memory is 325 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 101000000000000000000000000000000000000000000000000000000000000000100000100000000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000001011110010
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_1024x58_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_1024x58_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_1024x58_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_1024x58_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 101000000000000000000000000000000000000000000000000000000000000000100000100000000000000000000000
GUI-1001 : User closes chip watcher ...
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=20,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=19,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=10) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc 256.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment clk  LOCATION = A3;  "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model OnePWM
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 8835/823 useful/useless nets, 7971/720 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 496 distributor mux.
SYN-1016 : Merged 488 instances.
SYN-1015 : Optimize round 1, 4353 better
SYN-1014 : Optimize round 2
SYN-1032 : 7538/2841 useful/useless nets, 6674/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 552 better
SYN-1014 : Optimize round 3
SYN-1032 : 7538/0 useful/useless nets, 6674/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.845790s wall, 2.854818s user + 0.015600s system = 2.870418s CPU (100.9%)

RUN-1004 : used memory is 232 MB, reserved memory is 200 MB, peak memory is 325 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Gate Statistics
#Basic gates         4042
  #and                705
  #nand                 0
  #or                 512
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                147
  #bufif1               0
  #MX21                 8
  #FADD                 0
  #DFF               2670
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2512

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1372   |2670   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.190992s wall, 1.107607s user + 0.046800s system = 1.154407s CPU (96.9%)

RUN-1004 : used memory is 257 MB, reserved memory is 223 MB, peak memory is 325 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 98 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 7701/0 useful/useless nets, 6838/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 10157/0 useful/useless nets, 9294/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1258 better
SYN-2501 : Optimize round 2
SYN-1032 : 10155/0 useful/useless nets, 9292/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 11003/0 useful/useless nets, 10140/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 41355, tnet num: 10994, tinst num: 10115, tnode num: 76786, tedge num: 78199.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.264962s wall, 1.201208s user + 0.046800s system = 1.248008s CPU (98.7%)

RUN-1004 : used memory is 374 MB, reserved memory is 337 MB, peak memory is 374 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 10994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3013 (4.11), #lev = 7 (3.92)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3013 (4.11), #lev = 7 (3.92)
SYN-2581 : Mapping with K=5, #lut = 3013 (4.11), #lev = 7 (3.92)
SYN-3001 : Logic optimization runtime opt =   0.52 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6502 instances into 3013 LUTs, name keeping = 49%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 7482/0 useful/useless nets, 6619/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2654 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3013 LUT to BLE ...
SYN-4008 : Packed 3013 LUT and 1296 SEQ to BLE.
SYN-4003 : Packing 1358 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1358 nodes)...
SYN-4004 : #1: Packed 508 SEQ (64505 nodes)...
SYN-4004 : #2: Packed 1235 SEQ (898516 nodes)...
SYN-4004 : #3: Packed 1358 SEQ (42723 nodes)...
SYN-4004 : #4: Packed 1358 SEQ (0 nodes)...
SYN-4005 : Packed 1358 SEQ with LUT/SLICE
SYN-4006 : 381 single LUT's are left
SYN-4006 : 1358 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3013/3437 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 3936   out of   4480   87.86%
#reg                 2654   out of   4480   59.24%
#le                  3936
  #lut only          1282   out of   3936   32.57%
  #reg only             0   out of   3936    0.00%
  #lut&reg           2654   out of   3936   67.43%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3936  |3936  |2654  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  13.526977s wall, 13.275685s user + 0.140401s system = 13.416086s CPU (99.2%)

RUN-1004 : used memory is 358 MB, reserved memory is 343 MB, peak memory is 434 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.370118s wall, 2.215214s user + 0.093601s system = 2.308815s CPU (97.4%)

RUN-1004 : used memory is 380 MB, reserved memory is 353 MB, peak memory is 434 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 8 view nodes, 13 trigger nets, 58 data nets.
KIT-1004 : Chipwatcher code = 0000101101111000
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=682,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=682,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=682)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=682)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=682,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=682)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=682)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6271/177 useful/useless nets, 2600/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 6087/184 useful/useless nets, 2416/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 6087/0 useful/useless nets, 2416/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  3.520246s wall, 3.556823s user + 0.000000s system = 3.556823s CPU (101.0%)

RUN-1004 : used memory is 384 MB, reserved memory is 353 MB, peak memory is 434 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6122/0 useful/useless nets, 2454/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 6115/0 useful/useless nets, 2447/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6209/1 useful/useless nets, 2542/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 20 better
SYN-2501 : Optimize round 2
SYN-1032 : 6196/0 useful/useless nets, 2529/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 6364/6 useful/useless nets, 2697/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 27293, tnet num: 6365, tinst num: 2692, tnode num: 35619, tedge num: 47105.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6365 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 102 (3.75), #lev = 5 (2.26)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 102 (3.75), #lev = 5 (2.26)
SYN-2581 : Mapping with K=5, #lut = 102 (3.75), #lev = 5 (2.26)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 208 instances into 102 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6252/0 useful/useless nets, 2585/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 230 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 102 LUT to BLE ...
SYN-4008 : Packed 102 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 175 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (175 nodes)...
SYN-4004 : #1: Packed 37 SEQ (1994 nodes)...
SYN-4004 : #2: Packed 55 SEQ (10200 nodes)...
SYN-4004 : #3: Packed 70 SEQ (4987 nodes)...
SYN-4004 : #4: Packed 76 SEQ (5129 nodes)...
SYN-4004 : #5: Packed 77 SEQ (14764 nodes)...
SYN-4004 : #6: Packed 96 SEQ (19132 nodes)...
SYN-4004 : #7: Packed 113 SEQ (16638 nodes)...
SYN-4004 : #8: Packed 127 SEQ (7012 nodes)...
SYN-4004 : #9: Packed 130 SEQ (3937 nodes)...
SYN-4004 : #10: Packed 132 SEQ (3330 nodes)...
SYN-4005 : Packed 132 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 175 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 145/2298 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  3.103851s wall, 3.104420s user + 0.062400s system = 3.166820s CPU (102.0%)

RUN-1004 : used memory is 459 MB, reserved memory is 422 MB, peak memory is 461 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  6.965289s wall, 6.973245s user + 0.156001s system = 7.129246s CPU (102.4%)

RUN-1004 : used memory is 459 MB, reserved memory is 422 MB, peak memory is 461 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (84 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2233 instances
RUN-1001 : 1063 mslices, 1062 lslices, 98 pads, 4 brams, 0 dsps
RUN-1001 : There are total 6097 nets
RUN-1001 : 3121 nets have 2 pins
RUN-1001 : 2233 nets have [3 - 5] pins
RUN-1001 : 526 nets have [6 - 10] pins
RUN-1001 : 73 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2231 instances, 2125 slices, 42 macros(386 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26247, tnet num: 6095, tinst num: 2231, tnode num: 32159, tedge num: 44105.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.249774s wall, 1.216808s user + 0.015600s system = 1.232408s CPU (98.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 977098
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.430804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 581550, overlap = 214
PHY-3002 : Step(2): len = 399733, overlap = 281.25
PHY-3002 : Step(3): len = 323332, overlap = 300.25
PHY-3002 : Step(4): len = 238284, overlap = 335.75
PHY-3002 : Step(5): len = 190018, overlap = 351.5
PHY-3002 : Step(6): len = 169638, overlap = 361.5
PHY-3002 : Step(7): len = 138995, overlap = 379.5
PHY-3002 : Step(8): len = 124261, overlap = 386
PHY-3002 : Step(9): len = 111547, overlap = 391.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.37204e-06
PHY-3002 : Step(10): len = 108971, overlap = 391
PHY-3002 : Step(11): len = 107882, overlap = 389
PHY-3002 : Step(12): len = 110949, overlap = 378.75
PHY-3002 : Step(13): len = 109158, overlap = 374.5
PHY-3002 : Step(14): len = 110068, overlap = 358.75
PHY-3002 : Step(15): len = 114188, overlap = 350.5
PHY-3002 : Step(16): len = 114805, overlap = 347
PHY-3002 : Step(17): len = 115318, overlap = 343.5
PHY-3002 : Step(18): len = 117446, overlap = 332.5
PHY-3002 : Step(19): len = 118697, overlap = 321
PHY-3002 : Step(20): len = 118746, overlap = 309.5
PHY-3002 : Step(21): len = 119854, overlap = 298
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.74408e-06
PHY-3002 : Step(22): len = 119689, overlap = 293.5
PHY-3002 : Step(23): len = 120733, overlap = 292.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.99036e-06
PHY-3002 : Step(24): len = 123464, overlap = 289.25
PHY-3002 : Step(25): len = 135273, overlap = 274.25
PHY-3002 : Step(26): len = 137124, overlap = 267.25
PHY-3002 : Step(27): len = 136963, overlap = 264.5
PHY-3002 : Step(28): len = 137900, overlap = 256.5
PHY-3002 : Step(29): len = 138261, overlap = 254.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.50034e-06
PHY-3002 : Step(30): len = 141025, overlap = 248.5
PHY-3002 : Step(31): len = 147174, overlap = 237.25
PHY-3002 : Step(32): len = 151338, overlap = 229.25
PHY-3002 : Step(33): len = 152253, overlap = 222.75
PHY-3002 : Step(34): len = 153218, overlap = 219
PHY-3002 : Step(35): len = 154222, overlap = 220.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.86313e-05
PHY-3002 : Step(36): len = 156081, overlap = 222.25
PHY-3002 : Step(37): len = 161385, overlap = 213.5
PHY-3002 : Step(38): len = 165900, overlap = 212.25
PHY-3002 : Step(39): len = 166154, overlap = 211.75
PHY-3002 : Step(40): len = 165256, overlap = 212
PHY-3002 : Step(41): len = 165444, overlap = 210.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.05731e-05
PHY-3002 : Step(42): len = 166405, overlap = 205.75
PHY-3002 : Step(43): len = 169409, overlap = 201
PHY-3002 : Step(44): len = 172058, overlap = 191.25
PHY-3002 : Step(45): len = 173309, overlap = 182.75
PHY-3002 : Step(46): len = 174099, overlap = 189.25
PHY-3002 : Step(47): len = 174704, overlap = 186.5
PHY-3002 : Step(48): len = 175961, overlap = 176.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009243s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (337.6%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 96%, beta_incr = 0.430804
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.382535s wall, 1.372809s user + 0.000000s system = 1.372809s CPU (99.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.728215s wall, 0.764405s user + 0.015600s system = 0.780005s CPU (107.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.6733e-06
PHY-3002 : Step(49): len = 178526, overlap = 170
PHY-3002 : Step(50): len = 177876, overlap = 170.75
PHY-3002 : Step(51): len = 175271, overlap = 184.5
PHY-3002 : Step(52): len = 171840, overlap = 198
PHY-3002 : Step(53): len = 167762, overlap = 205
PHY-3002 : Step(54): len = 164270, overlap = 205.25
PHY-3002 : Step(55): len = 159860, overlap = 208.5
PHY-3002 : Step(56): len = 155634, overlap = 208.75
PHY-3002 : Step(57): len = 153182, overlap = 211
PHY-3002 : Step(58): len = 151199, overlap = 212
PHY-3002 : Step(59): len = 149344, overlap = 210.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.13466e-05
PHY-3002 : Step(60): len = 152420, overlap = 205.25
PHY-3002 : Step(61): len = 160163, overlap = 199.75
PHY-3002 : Step(62): len = 160219, overlap = 197.25
PHY-3002 : Step(63): len = 160777, overlap = 193.75
PHY-3002 : Step(64): len = 163008, overlap = 187.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.26932e-05
PHY-3002 : Step(65): len = 168395, overlap = 172.75
PHY-3002 : Step(66): len = 180336, overlap = 144.75
PHY-3002 : Step(67): len = 179906, overlap = 144
PHY-3002 : Step(68): len = 180178, overlap = 138.75
PHY-3002 : Step(69): len = 181168, overlap = 134.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.53864e-05
PHY-3002 : Step(70): len = 187379, overlap = 128.25
PHY-3002 : Step(71): len = 196099, overlap = 121.75
PHY-3002 : Step(72): len = 196037, overlap = 117.25
PHY-3002 : Step(73): len = 196189, overlap = 113.25
PHY-3002 : Step(74): len = 197110, overlap = 117
PHY-3002 : Step(75): len = 197386, overlap = 118.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.07727e-05
PHY-3002 : Step(76): len = 202526, overlap = 120
PHY-3002 : Step(77): len = 208082, overlap = 119
PHY-3002 : Step(78): len = 207154, overlap = 117
PHY-3002 : Step(79): len = 206913, overlap = 114.75
PHY-3002 : Step(80): len = 208740, overlap = 112
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000179772
PHY-3002 : Step(81): len = 214434, overlap = 114
PHY-3002 : Step(82): len = 217639, overlap = 112
PHY-3002 : Step(83): len = 220656, overlap = 114.5
PHY-3002 : Step(84): len = 221586, overlap = 117.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 96%, beta_incr = 0.430804
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.143079s wall, 1.138807s user + 0.000000s system = 1.138807s CPU (99.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.747982s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (102.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.40605e-05
PHY-3002 : Step(85): len = 223093, overlap = 194
PHY-3002 : Step(86): len = 220126, overlap = 179.25
PHY-3002 : Step(87): len = 215694, overlap = 182.25
PHY-3002 : Step(88): len = 209848, overlap = 182.25
PHY-3002 : Step(89): len = 204229, overlap = 194.25
PHY-3002 : Step(90): len = 200159, overlap = 206.25
PHY-3002 : Step(91): len = 196080, overlap = 203.25
PHY-3002 : Step(92): len = 192519, overlap = 208
PHY-3002 : Step(93): len = 189661, overlap = 214.25
PHY-3002 : Step(94): len = 187173, overlap = 212.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000148121
PHY-3002 : Step(95): len = 195807, overlap = 201
PHY-3002 : Step(96): len = 201004, overlap = 188.5
PHY-3002 : Step(97): len = 201443, overlap = 184.25
PHY-3002 : Step(98): len = 201629, overlap = 179.25
PHY-3002 : Step(99): len = 202294, overlap = 181.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000295923
PHY-3002 : Step(100): len = 209028, overlap = 171.5
PHY-3002 : Step(101): len = 211879, overlap = 163.75
PHY-3002 : Step(102): len = 215619, overlap = 157.25
PHY-3002 : Step(103): len = 216888, overlap = 159.5
PHY-3002 : Step(104): len = 216761, overlap = 159.5
PHY-3002 : Step(105): len = 216573, overlap = 160.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000556033
PHY-3002 : Step(106): len = 220970, overlap = 159
PHY-3002 : Step(107): len = 222750, overlap = 156.25
PHY-3002 : Step(108): len = 225423, overlap = 151.75
PHY-3002 : Step(109): len = 226555, overlap = 149.25
PHY-3002 : Step(110): len = 226663, overlap = 151.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00100068
PHY-3002 : Step(111): len = 229074, overlap = 149
PHY-3002 : Step(112): len = 230170, overlap = 146.25
PHY-3002 : Step(113): len = 231199, overlap = 146.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00156117
PHY-3002 : Step(114): len = 232109, overlap = 145.5
PHY-3002 : Step(115): len = 233675, overlap = 147.5
PHY-3002 : Step(116): len = 234330, overlap = 147.5
PHY-3002 : Step(117): len = 235227, overlap = 144.25
PHY-3002 : Step(118): len = 236139, overlap = 141.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.237082s wall, 0.202801s user + 0.062400s system = 0.265202s CPU (111.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.430804
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.355008s wall, 1.341609s user + 0.000000s system = 1.341609s CPU (99.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.801651s wall, 0.780005s user + 0.046800s system = 0.826805s CPU (103.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000382509
PHY-3002 : Step(119): len = 249463, overlap = 142.75
PHY-3002 : Step(120): len = 246707, overlap = 135.25
PHY-3002 : Step(121): len = 240514, overlap = 133.75
PHY-3002 : Step(122): len = 237852, overlap = 134.25
PHY-3002 : Step(123): len = 235209, overlap = 141.25
PHY-3002 : Step(124): len = 233715, overlap = 140.75
PHY-3002 : Step(125): len = 232788, overlap = 141.75
PHY-3002 : Step(126): len = 231772, overlap = 142.75
PHY-3002 : Step(127): len = 231046, overlap = 143
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000741327
PHY-3002 : Step(128): len = 234619, overlap = 136.75
PHY-3002 : Step(129): len = 235293, overlap = 135.5
PHY-3002 : Step(130): len = 235916, overlap = 133.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00118888
PHY-3002 : Step(131): len = 237849, overlap = 129.75
PHY-3002 : Step(132): len = 239031, overlap = 126.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00165929
PHY-3002 : Step(133): len = 239893, overlap = 126.5
PHY-3002 : Step(134): len = 241253, overlap = 127
PHY-3002 : Step(135): len = 242052, overlap = 124
PHY-3002 : Step(136): len = 242573, overlap = 121
PHY-3002 : Step(137): len = 243035, overlap = 122.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.253938s wall, 0.249602s user + 0.000000s system = 0.249602s CPU (98.3%)

PHY-3001 : Legalized: Len = 257605, Over = 0
PHY-3001 : Spreading special nets. 42 overflows in 750 tiles.
PHY-3001 : 76 instances has been re-located, deltaX = 108, deltaY = 58.
PHY-3001 : Final: Len = 260219, Over = 0
RUN-1003 : finish command "place" in  24.267072s wall, 32.463808s user + 1.606810s system = 34.070618s CPU (140.4%)

RUN-1004 : used memory is 472 MB, reserved memory is 434 MB, peak memory is 473 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 3011 to 2314
PHY-1001 : Pin misalignment score is improved from 2314 to 2271
PHY-1001 : Pin misalignment score is improved from 2271 to 2264
PHY-1001 : Pin misalignment score is improved from 2264 to 2260
PHY-1001 : Pin misalignment score is improved from 2260 to 2260
PHY-1001 : Pin local connectivity score is improved from 269 to 0
PHY-1001 : Pin misalignment score is improved from 2375 to 2307
PHY-1001 : Pin misalignment score is improved from 2307 to 2303
PHY-1001 : Pin misalignment score is improved from 2303 to 2303
PHY-1001 : Pin local connectivity score is improved from 42 to 0
PHY-1001 : End pin swap;  4.063560s wall, 3.868825s user + 0.078001s system = 3.946825s CPU (97.1%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2233 instances
RUN-1001 : 1063 mslices, 1062 lslices, 98 pads, 4 brams, 0 dsps
RUN-1001 : There are total 6097 nets
RUN-1001 : 3121 nets have 2 pins
RUN-1001 : 2233 nets have [3 - 5] pins
RUN-1001 : 526 nets have [6 - 10] pins
RUN-1001 : 73 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 330584, over cnt = 1792(22%), over = 3529, worst = 10
PHY-1002 : len = 338808, over cnt = 1562(19%), over = 2499, worst = 4
PHY-1002 : len = 346368, over cnt = 1453(18%), over = 2027, worst = 4
PHY-1002 : len = 371816, over cnt = 1097(13%), over = 1193, worst = 3
PHY-1002 : len = 389328, over cnt = 891(11%), over = 917, worst = 3
PHY-1002 : len = 405520, over cnt = 782(9%), over = 793, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26247, tnet num: 6095, tinst num: 2231, tnode num: 32159, tedge num: 44105.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 18 out of 6097 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.611837s wall, 5.725237s user + 0.078001s system = 5.803237s CPU (103.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 40760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.233899s wall, 0.234002s user + 0.000000s system = 0.234002s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 41592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.033439s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (93.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 73% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 715872, over cnt = 2135(1%), over = 2216, worst = 3
PHY-1001 : End Routed; 29.922131s wall, 35.490228s user + 0.265202s system = 35.755429s CPU (119.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 653632, over cnt = 1212(0%), over = 1220, worst = 2
PHY-1001 : End DR Iter 1; 16.393251s wall, 15.912102s user + 0.031200s system = 15.943302s CPU (97.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 639968, over cnt = 546(0%), over = 546, worst = 1
PHY-1001 : End DR Iter 2; 8.615671s wall, 8.595655s user + 0.000000s system = 8.595655s CPU (99.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 641392, over cnt = 241(0%), over = 241, worst = 1
PHY-1001 : End DR Iter 3; 3.920994s wall, 3.884425s user + 0.015600s system = 3.900025s CPU (99.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 644448, over cnt = 87(0%), over = 87, worst = 1
PHY-1001 : End DR Iter 4; 2.239592s wall, 2.246414s user + 0.000000s system = 2.246414s CPU (100.3%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 647704, over cnt = 30(0%), over = 30, worst = 1
PHY-1001 : End DR Iter 5; 0.754303s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (99.3%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 649352, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 6; 1.117564s wall, 1.123207s user + 0.000000s system = 1.123207s CPU (100.5%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 650264, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 7; 1.785831s wall, 1.762811s user + 0.000000s system = 1.762811s CPU (98.7%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 650664, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 8; 1.517028s wall, 1.466409s user + 0.000000s system = 1.466409s CPU (96.7%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 650664, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 9; 0.923682s wall, 0.920406s user + 0.000000s system = 0.920406s CPU (99.6%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 650664, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 10; 0.932530s wall, 0.951606s user + 0.000000s system = 0.951606s CPU (102.0%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 650664, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 9; 0.926821s wall, 0.936006s user + 0.000000s system = 0.936006s CPU (101.0%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 650664, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 10; 0.921763s wall, 0.920406s user + 0.000000s system = 0.920406s CPU (99.9%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 650664, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 11; 0.933153s wall, 0.936006s user + 0.000000s system = 0.936006s CPU (100.3%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 650664, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 12; 0.933652s wall, 0.920406s user + 0.000000s system = 0.920406s CPU (98.6%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 650664, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 13; 0.919840s wall, 0.936006s user + 0.000000s system = 0.936006s CPU (101.8%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 650776, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 650776
PHY-1001 : End DC Iter 1; 0.273071s wall, 0.280802s user + 0.015600s system = 0.296402s CPU (108.5%)

PHY-1001 : 1 feed throughs used by 1 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  83.421679s wall, 88.436967s user + 0.421203s system = 88.858170s CPU (106.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  93.247532s wall, 98.187029s user + 0.577204s system = 98.764233s CPU (105.9%)

RUN-1004 : used memory is 563 MB, reserved memory is 523 MB, peak memory is 597 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 4183   out of   4480   93.37%
#reg                 2884   out of   4480   64.38%
#le                  4226
  #lut only          1342   out of   4226   31.76%
  #reg only            43   out of   4226    1.02%
  #lut&reg           2841   out of   4226   67.23%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                4   out of      6   66.67%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.758462s wall, 2.636417s user + 0.062400s system = 2.698817s CPU (97.8%)

RUN-1004 : used memory is 563 MB, reserved memory is 523 MB, peak memory is 597 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26247, tnet num: 6095, tinst num: 2232, tnode num: 32159, tedge num: 44105.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 6095 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.958622s wall, 3.900025s user + 0.046800s system = 3.946825s CPU (99.7%)

RUN-1004 : used memory is 618 MB, reserved memory is 580 MB, peak memory is 618 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000110101000000101101111000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2234
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 6097, pip num: 58817
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 942 valid insts, and 164840 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000110101000000101101111000 -f Quick_Start.btc" in  11.312853s wall, 20.326930s user + 0.093601s system = 20.420531s CPU (180.5%)

RUN-1004 : used memory is 641 MB, reserved memory is 607 MB, peak memory is 652 MB
GUI-1001 : User opens chip watcher ...
GUI-1001 : User closes chip watcher ...
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.917690s wall, 1.357209s user + 0.031200s system = 1.388409s CPU (72.4%)

RUN-1004 : used memory is 727 MB, reserved memory is 715 MB, peak memory is 730 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  27.930878s wall, 2.667617s user + 0.468003s system = 3.135620s CPU (11.2%)

RUN-1004 : used memory is 716 MB, reserved memory is 717 MB, peak memory is 731 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.738092s wall, 0.296402s user + 0.093601s system = 0.390002s CPU (5.8%)

RUN-1004 : used memory is 700 MB, reserved memory is 700 MB, peak memory is 731 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  37.351990s wall, 4.820431s user + 0.624004s system = 5.444435s CPU (14.6%)

RUN-1004 : used memory is 689 MB, reserved memory is 690 MB, peak memory is 731 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit" in  1.027894s wall, 1.060807s user + 0.062400s system = 1.123207s CPU (109.3%)

RUN-1004 : used memory is 690 MB, reserved memory is 690 MB, peak memory is 731 MB
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  6.658747s wall, 0.218401s user + 0.187201s system = 0.405603s CPU (6.1%)

RUN-1004 : used memory is 692 MB, reserved memory is 692 MB, peak memory is 731 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  8.256055s wall, 1.341609s user + 0.296402s system = 1.638011s CPU (19.8%)

RUN-1004 : used memory is 682 MB, reserved memory is 682 MB, peak memory is 731 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 101000000000000000000000000000000000000000000000000000000000000000100000100000000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000001110000100
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_1024x58_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_1024x58_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_1024x58_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_1024x58_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 101000000000000000000000000000000000000000000000000000000000000000100000100000000000000000000000
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=20,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=19,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=10) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc 256.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment clk  LOCATION = A3;  "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model OnePWM
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 8835/823 useful/useless nets, 7971/720 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 496 distributor mux.
SYN-1016 : Merged 488 instances.
SYN-1015 : Optimize round 1, 4353 better
SYN-1014 : Optimize round 2
SYN-1032 : 7538/2841 useful/useless nets, 6674/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 552 better
SYN-1014 : Optimize round 3
SYN-1032 : 7538/0 useful/useless nets, 6674/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.075376s wall, 3.010819s user + 0.031200s system = 3.042019s CPU (98.9%)

RUN-1004 : used memory is 380 MB, reserved memory is 397 MB, peak memory is 731 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Gate Statistics
#Basic gates         4042
  #and                705
  #nand                 0
  #or                 512
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                147
  #bufif1               0
  #MX21                 8
  #FADD                 0
  #DFF               2670
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2512

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1372   |2670   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 4 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.287964s wall, 1.216808s user + 0.015600s system = 1.232408s CPU (95.7%)

RUN-1004 : used memory is 385 MB, reserved memory is 399 MB, peak memory is 731 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 98 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 7701/0 useful/useless nets, 6838/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 10157/0 useful/useless nets, 9294/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1258 better
SYN-2501 : Optimize round 2
SYN-1032 : 10155/0 useful/useless nets, 9292/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 11003/0 useful/useless nets, 10140/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 41355, tnet num: 10994, tinst num: 10115, tnode num: 76786, tedge num: 78199.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.429122s wall, 1.372809s user + 0.031200s system = 1.404009s CPU (98.2%)

RUN-1004 : used memory is 457 MB, reserved memory is 458 MB, peak memory is 731 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 10994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3013 (4.11), #lev = 7 (3.92)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3013 (4.11), #lev = 7 (3.92)
SYN-2581 : Mapping with K=5, #lut = 3013 (4.11), #lev = 7 (3.92)
SYN-3001 : Logic optimization runtime opt =   0.56 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6502 instances into 3013 LUTs, name keeping = 49%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 7482/0 useful/useless nets, 6619/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2654 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3013 LUT to BLE ...
SYN-4008 : Packed 3013 LUT and 1296 SEQ to BLE.
SYN-4003 : Packing 1358 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1358 nodes)...
SYN-4004 : #1: Packed 508 SEQ (64505 nodes)...
SYN-4004 : #2: Packed 1235 SEQ (898516 nodes)...
SYN-4004 : #3: Packed 1358 SEQ (42723 nodes)...
SYN-4004 : #4: Packed 1358 SEQ (0 nodes)...
SYN-4005 : Packed 1358 SEQ with LUT/SLICE
SYN-4006 : 381 single LUT's are left
SYN-4006 : 1358 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3013/3437 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 3936   out of   4480   87.86%
#reg                 2654   out of   4480   59.24%
#le                  3936
  #lut only          1282   out of   3936   32.57%
  #reg only             0   out of   3936    0.00%
  #lut&reg           2654   out of   3936   67.43%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3936  |3936  |2654  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  14.910464s wall, 14.430093s user + 0.156001s system = 14.586094s CPU (97.8%)

RUN-1004 : used memory is 430 MB, reserved memory is 420 MB, peak memory is 731 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 5 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.385928s wall, 2.246414s user + 0.109201s system = 2.355615s CPU (98.7%)

RUN-1004 : used memory is 435 MB, reserved memory is 425 MB, peak memory is 731 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 8 view nodes, 13 trigger nets, 58 data nets.
KIT-1004 : Chipwatcher code = 0100110111011001
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6271/177 useful/useless nets, 2600/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 6087/184 useful/useless nets, 2416/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 6087/0 useful/useless nets, 2416/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  3.647450s wall, 3.650423s user + 0.015600s system = 3.666024s CPU (100.5%)

RUN-1004 : used memory is 435 MB, reserved memory is 425 MB, peak memory is 731 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6122/0 useful/useless nets, 2454/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 6115/0 useful/useless nets, 2447/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6210/0 useful/useless nets, 2542/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 19 better
SYN-2501 : Optimize round 2
SYN-1032 : 6197/0 useful/useless nets, 2529/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 6366/6 useful/useless nets, 2698/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 27301, tnet num: 6367, tinst num: 2693, tnode num: 35627, tedge num: 47119.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6367 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 102 (3.75), #lev = 5 (2.26)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 102 (3.75), #lev = 5 (2.26)
SYN-2581 : Mapping with K=5, #lut = 102 (3.75), #lev = 5 (2.26)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 208 instances into 102 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6254/0 useful/useless nets, 2586/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 230 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 102 LUT to BLE ...
SYN-4008 : Packed 102 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 175 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (175 nodes)...
SYN-4004 : #1: Packed 37 SEQ (1998 nodes)...
SYN-4004 : #2: Packed 57 SEQ (10347 nodes)...
SYN-4004 : #3: Packed 70 SEQ (4967 nodes)...
SYN-4004 : #4: Packed 76 SEQ (4884 nodes)...
SYN-4004 : #5: Packed 77 SEQ (14449 nodes)...
SYN-4004 : #6: Packed 96 SEQ (21716 nodes)...
SYN-4004 : #7: Packed 117 SEQ (16608 nodes)...
SYN-4004 : #8: Packed 127 SEQ (6132 nodes)...
SYN-4004 : #9: Packed 130 SEQ (4020 nodes)...
SYN-4004 : #10: Packed 132 SEQ (3422 nodes)...
SYN-4005 : Packed 132 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 175 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 145/2299 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  3.237419s wall, 3.307221s user + 0.078001s system = 3.385222s CPU (104.6%)

RUN-1004 : used memory is 489 MB, reserved memory is 479 MB, peak memory is 731 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  7.233984s wall, 7.254047s user + 0.156001s system = 7.410048s CPU (102.4%)

RUN-1004 : used memory is 489 MB, reserved memory is 479 MB, peak memory is 731 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (84 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2233 instances
RUN-1001 : 1063 mslices, 1062 lslices, 98 pads, 4 brams, 0 dsps
RUN-1001 : There are total 6099 nets
RUN-1001 : 3123 nets have 2 pins
RUN-1001 : 2233 nets have [3 - 5] pins
RUN-1001 : 525 nets have [6 - 10] pins
RUN-1001 : 74 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2231 instances, 2125 slices, 42 macros(387 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26252, tnet num: 6097, tinst num: 2231, tnode num: 32165, tedge num: 44116.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6097 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.273957s wall, 1.310408s user + 0.015600s system = 1.326008s CPU (104.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 972121
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.430804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(138): len = 593497, overlap = 200.75
PHY-3002 : Step(139): len = 408750, overlap = 273.5
PHY-3002 : Step(140): len = 331612, overlap = 302
PHY-3002 : Step(141): len = 234570, overlap = 337.5
PHY-3002 : Step(142): len = 191649, overlap = 354
PHY-3002 : Step(143): len = 168324, overlap = 361
PHY-3002 : Step(144): len = 142717, overlap = 373.25
PHY-3002 : Step(145): len = 129328, overlap = 378.75
PHY-3002 : Step(146): len = 112878, overlap = 387.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.46937e-06
PHY-3002 : Step(147): len = 109653, overlap = 387.5
PHY-3002 : Step(148): len = 110859, overlap = 382.5
PHY-3002 : Step(149): len = 119459, overlap = 369.75
PHY-3002 : Step(150): len = 114143, overlap = 363.5
PHY-3002 : Step(151): len = 110686, overlap = 363
PHY-3002 : Step(152): len = 112691, overlap = 350
PHY-3002 : Step(153): len = 114774, overlap = 345.5
PHY-3002 : Step(154): len = 115849, overlap = 340.75
PHY-3002 : Step(155): len = 113622, overlap = 337
PHY-3002 : Step(156): len = 114586, overlap = 331.25
PHY-3002 : Step(157): len = 115102, overlap = 328.75
PHY-3002 : Step(158): len = 116048, overlap = 322.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.93873e-06
PHY-3002 : Step(159): len = 115559, overlap = 321
PHY-3002 : Step(160): len = 117609, overlap = 314.25
PHY-3002 : Step(161): len = 124684, overlap = 301.5
PHY-3002 : Step(162): len = 124714, overlap = 293
PHY-3002 : Step(163): len = 124465, overlap = 285.75
PHY-3002 : Step(164): len = 126888, overlap = 274.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.87747e-06
PHY-3002 : Step(165): len = 126677, overlap = 272.75
PHY-3002 : Step(166): len = 128843, overlap = 269.5
PHY-3002 : Step(167): len = 129596, overlap = 272
PHY-3002 : Step(168): len = 133219, overlap = 265.75
PHY-3002 : Step(169): len = 138924, overlap = 262.5
PHY-3002 : Step(170): len = 140693, overlap = 256.5
PHY-3002 : Step(171): len = 140509, overlap = 252.75
PHY-3002 : Step(172): len = 140789, overlap = 251.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.17549e-05
PHY-3002 : Step(173): len = 142380, overlap = 252
PHY-3002 : Step(174): len = 143340, overlap = 252
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.49975e-05
PHY-3002 : Step(175): len = 143280, overlap = 251.25
PHY-3002 : Step(176): len = 149032, overlap = 245
PHY-3002 : Step(177): len = 156427, overlap = 213.75
PHY-3002 : Step(178): len = 157396, overlap = 215.5
PHY-3002 : Step(179): len = 157579, overlap = 213.25
PHY-3002 : Step(180): len = 157527, overlap = 212.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.8176e-05
PHY-3002 : Step(181): len = 159254, overlap = 209.75
PHY-3002 : Step(182): len = 164381, overlap = 198.25
PHY-3002 : Step(183): len = 164177, overlap = 195.5
PHY-3002 : Step(184): len = 164850, overlap = 190.5
PHY-3002 : Step(185): len = 165796, overlap = 188.25
PHY-3002 : Step(186): len = 166724, overlap = 184
PHY-3002 : Step(187): len = 166712, overlap = 182.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004629s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (674.1%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 96%, beta_incr = 0.430804
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.267473s wall, 1.248008s user + 0.000000s system = 1.248008s CPU (98.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6097 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.748911s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (102.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.49492e-06
PHY-3002 : Step(188): len = 173043, overlap = 170.25
PHY-3002 : Step(189): len = 172560, overlap = 171.5
PHY-3002 : Step(190): len = 171592, overlap = 179
PHY-3002 : Step(191): len = 168305, overlap = 189
PHY-3002 : Step(192): len = 164778, overlap = 191
PHY-3002 : Step(193): len = 161299, overlap = 201.5
PHY-3002 : Step(194): len = 158257, overlap = 203.25
PHY-3002 : Step(195): len = 155762, overlap = 200.75
PHY-3002 : Step(196): len = 153154, overlap = 204
PHY-3002 : Step(197): len = 150858, overlap = 207.25
PHY-3002 : Step(198): len = 149021, overlap = 210
PHY-3002 : Step(199): len = 147472, overlap = 212.25
PHY-3002 : Step(200): len = 146967, overlap = 219.25
PHY-3002 : Step(201): len = 146714, overlap = 219.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.09898e-05
PHY-3002 : Step(202): len = 149960, overlap = 209
PHY-3002 : Step(203): len = 158879, overlap = 194
PHY-3002 : Step(204): len = 159080, overlap = 184.75
PHY-3002 : Step(205): len = 159365, overlap = 179
PHY-3002 : Step(206): len = 161017, overlap = 171
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.19797e-05
PHY-3002 : Step(207): len = 164648, overlap = 170.25
PHY-3002 : Step(208): len = 177336, overlap = 158
PHY-3002 : Step(209): len = 176491, overlap = 156.5
PHY-3002 : Step(210): len = 176342, overlap = 156
PHY-3002 : Step(211): len = 177442, overlap = 154
PHY-3002 : Step(212): len = 177987, overlap = 149.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.39593e-05
PHY-3002 : Step(213): len = 182445, overlap = 142.5
PHY-3002 : Step(214): len = 191299, overlap = 133.25
PHY-3002 : Step(215): len = 190052, overlap = 135.25
PHY-3002 : Step(216): len = 189495, overlap = 135
PHY-3002 : Step(217): len = 189948, overlap = 130.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.28027e-05
PHY-3002 : Step(218): len = 195815, overlap = 125.75
PHY-3002 : Step(219): len = 200819, overlap = 125.75
PHY-3002 : Step(220): len = 201697, overlap = 123.75
PHY-3002 : Step(221): len = 202452, overlap = 125.25
PHY-3002 : Step(222): len = 203563, overlap = 130.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 96%, beta_incr = 0.430804
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.187211s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (98.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6097 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.751567s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.51029e-05
PHY-3002 : Step(223): len = 210014, overlap = 213
PHY-3002 : Step(224): len = 211354, overlap = 195
PHY-3002 : Step(225): len = 209304, overlap = 189.75
PHY-3002 : Step(226): len = 204572, overlap = 193
PHY-3002 : Step(227): len = 198077, overlap = 195.25
PHY-3002 : Step(228): len = 191739, overlap = 201
PHY-3002 : Step(229): len = 187409, overlap = 207.75
PHY-3002 : Step(230): len = 183793, overlap = 215.75
PHY-3002 : Step(231): len = 180667, overlap = 221.5
PHY-3002 : Step(232): len = 177552, overlap = 227
PHY-3002 : Step(233): len = 175768, overlap = 226.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000110206
PHY-3002 : Step(234): len = 183670, overlap = 215.25
PHY-3002 : Step(235): len = 191800, overlap = 200
PHY-3002 : Step(236): len = 192173, overlap = 195
PHY-3002 : Step(237): len = 191790, overlap = 194.75
PHY-3002 : Step(238): len = 192634, overlap = 194.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000220412
PHY-3002 : Step(239): len = 201034, overlap = 188.5
PHY-3002 : Step(240): len = 205636, overlap = 183
PHY-3002 : Step(241): len = 207096, overlap = 173
PHY-3002 : Step(242): len = 208051, overlap = 170.5
PHY-3002 : Step(243): len = 209222, overlap = 162.25
PHY-3002 : Step(244): len = 209468, overlap = 163
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000419613
PHY-3002 : Step(245): len = 214094, overlap = 160.75
PHY-3002 : Step(246): len = 216543, overlap = 154.75
PHY-3002 : Step(247): len = 219492, overlap = 152.5
PHY-3002 : Step(248): len = 220652, overlap = 147.75
PHY-3002 : Step(249): len = 220545, overlap = 150
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000790121
PHY-3002 : Step(250): len = 223850, overlap = 148.25
PHY-3002 : Step(251): len = 225642, overlap = 145.25
PHY-3002 : Step(252): len = 227298, overlap = 144.75
PHY-3002 : Step(253): len = 227905, overlap = 146.75
PHY-3002 : Step(254): len = 228319, overlap = 148.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00136679
PHY-3002 : Step(255): len = 229961, overlap = 147.5
PHY-3002 : Step(256): len = 231142, overlap = 148.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00190683
PHY-3002 : Step(257): len = 231816, overlap = 148.25
PHY-3002 : Step(258): len = 233241, overlap = 149.5
PHY-3002 : Step(259): len = 234067, overlap = 147.5
PHY-3002 : Step(260): len = 234836, overlap = 146.75
PHY-3002 : Step(261): len = 235729, overlap = 148
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00284142
PHY-3002 : Step(262): len = 236337, overlap = 150
PHY-3002 : Step(263): len = 237458, overlap = 149
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00356585
PHY-3002 : Step(264): len = 237796, overlap = 149.5
PHY-3002 : Step(265): len = 239005, overlap = 146.75
PHY-3002 : Step(266): len = 239769, overlap = 146.25
PHY-3002 : Step(267): len = 240196, overlap = 145
PHY-3002 : Step(268): len = 240596, overlap = 144.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00480289
PHY-3002 : Step(269): len = 240962, overlap = 144
PHY-3002 : Step(270): len = 241803, overlap = 143.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00530724
PHY-3002 : Step(271): len = 241997, overlap = 145
PHY-3002 : Step(272): len = 243230, overlap = 146
PHY-3002 : Step(273): len = 243854, overlap = 144.75
PHY-3002 : Step(274): len = 243998, overlap = 145.25
PHY-3002 : Step(275): len = 244321, overlap = 145.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00719756
PHY-3002 : Step(276): len = 244454, overlap = 145
PHY-3002 : Step(277): len = 244928, overlap = 144.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00831908
PHY-3002 : Step(278): len = 244996, overlap = 144.75
PHY-3002 : Step(279): len = 245587, overlap = 145.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.336043s wall, 0.249602s user + 0.171601s system = 0.421203s CPU (125.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.430804
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.170848s wall, 1.154407s user + 0.000000s system = 1.154407s CPU (98.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6097 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.782184s wall, 0.780005s user + 0.000000s system = 0.780005s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000376866
PHY-3002 : Step(280): len = 245994, overlap = 97
PHY-3002 : Step(281): len = 242457, overlap = 107
PHY-3002 : Step(282): len = 236772, overlap = 122.75
PHY-3002 : Step(283): len = 234475, overlap = 126.25
PHY-3002 : Step(284): len = 231802, overlap = 134.25
PHY-3002 : Step(285): len = 230196, overlap = 137.25
PHY-3002 : Step(286): len = 229514, overlap = 137.5
PHY-3002 : Step(287): len = 228592, overlap = 141.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00073739
PHY-3002 : Step(288): len = 231633, overlap = 136.75
PHY-3002 : Step(289): len = 232140, overlap = 136.75
PHY-3002 : Step(290): len = 233204, overlap = 136.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00134474
PHY-3002 : Step(291): len = 235055, overlap = 135
PHY-3002 : Step(292): len = 235862, overlap = 134.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00176983
PHY-3002 : Step(293): len = 236486, overlap = 133
PHY-3002 : Step(294): len = 237663, overlap = 130.75
PHY-3002 : Step(295): len = 238269, overlap = 133
PHY-3002 : Step(296): len = 238640, overlap = 134.5
PHY-3002 : Step(297): len = 238895, overlap = 133.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0025754
PHY-3002 : Step(298): len = 239693, overlap = 133.25
PHY-3002 : Step(299): len = 240147, overlap = 132.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00299312
PHY-3002 : Step(300): len = 240552, overlap = 131.75
PHY-3002 : Step(301): len = 240979, overlap = 131.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00328883
PHY-3002 : Step(302): len = 241262, overlap = 131.25
PHY-3002 : Step(303): len = 241866, overlap = 129.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00344631
PHY-3002 : Step(304): len = 242076, overlap = 128.25
PHY-3002 : Step(305): len = 242459, overlap = 129.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00374383
PHY-3002 : Step(306): len = 242686, overlap = 129
PHY-3002 : Step(307): len = 242955, overlap = 129.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00419326
PHY-3002 : Step(308): len = 243229, overlap = 128.75
PHY-3002 : Step(309): len = 243516, overlap = 129.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00440195
PHY-3002 : Step(310): len = 243715, overlap = 129.25
PHY-3002 : Step(311): len = 243906, overlap = 130.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00474804
PHY-3002 : Step(312): len = 244152, overlap = 128.75
PHY-3002 : Step(313): len = 244334, overlap = 131.25
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0049183
PHY-3002 : Step(314): len = 244530, overlap = 130.75
PHY-3002 : Step(315): len = 244671, overlap = 130.75
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00529921
PHY-3002 : Step(316): len = 244896, overlap = 130.75
PHY-3002 : Step(317): len = 245036, overlap = 130.25
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00546286
PHY-3002 : Step(318): len = 245235, overlap = 129.75
PHY-3002 : Step(319): len = 245353, overlap = 130
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00558896
PHY-3002 : Step(320): len = 245527, overlap = 131.25
PHY-3002 : Step(321): len = 245648, overlap = 131.25
PHY-3001 : :::16::: Try harder cell spreading with beta_ = 0.00572181
PHY-3002 : Step(322): len = 245740, overlap = 131
PHY-3002 : Step(323): len = 245890, overlap = 131.75
PHY-3001 : :::17::: Try harder cell spreading with beta_ = 0.00598311
PHY-3002 : Step(324): len = 246041, overlap = 130.75
PHY-3002 : Step(325): len = 246160, overlap = 130.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.031694s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (98.4%)

PHY-3001 : Legalized: Len = 260043, Over = 0
PHY-3001 : Spreading special nets. 43 overflows in 750 tiles.
PHY-3001 : 77 instances has been re-located, deltaX = 101, deltaY = 79.
PHY-3001 : Final: Len = 263688, Over = 0
RUN-1003 : finish command "place" in  32.582193s wall, 43.571079s user + 2.308815s system = 45.879894s CPU (140.8%)

RUN-1004 : used memory is 501 MB, reserved memory is 487 MB, peak memory is 731 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2974 to 2274
PHY-1001 : Pin misalignment score is improved from 2274 to 2239
PHY-1001 : Pin misalignment score is improved from 2239 to 2236
PHY-1001 : Pin misalignment score is improved from 2236 to 2236
PHY-1001 : Pin local connectivity score is improved from 259 to 0
PHY-1001 : Pin misalignment score is improved from 2338 to 2271
PHY-1001 : Pin misalignment score is improved from 2271 to 2264
PHY-1001 : Pin misalignment score is improved from 2264 to 2265
PHY-1001 : Pin local connectivity score is improved from 44 to 0
PHY-1001 : End pin swap;  3.563491s wall, 3.572423s user + 0.015600s system = 3.588023s CPU (100.7%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2233 instances
RUN-1001 : 1063 mslices, 1062 lslices, 98 pads, 4 brams, 0 dsps
RUN-1001 : There are total 6099 nets
RUN-1001 : 3123 nets have 2 pins
RUN-1001 : 2233 nets have [3 - 5] pins
RUN-1001 : 525 nets have [6 - 10] pins
RUN-1001 : 74 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 332928, over cnt = 1757(21%), over = 3523, worst = 9
PHY-1002 : len = 341896, over cnt = 1516(18%), over = 2479, worst = 6
PHY-1002 : len = 350000, over cnt = 1448(18%), over = 2013, worst = 4
PHY-1002 : len = 373576, over cnt = 1096(13%), over = 1181, worst = 2
PHY-1002 : len = 390136, over cnt = 866(10%), over = 886, worst = 2
PHY-1002 : len = 405912, over cnt = 773(9%), over = 781, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26252, tnet num: 6097, tinst num: 2231, tnode num: 32165, tedge num: 44116.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6097 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 114 out of 6099 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6097 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.650074s wall, 5.569236s user + 0.015600s system = 5.584836s CPU (98.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 39952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.233174s wall, 0.234002s user + 0.000000s system = 0.234002s CPU (100.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 75712, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End Routed; 1.759111s wall, 1.747211s user + 0.000000s system = 1.747211s CPU (99.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 75176, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.035131s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (88.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 75136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 2; 0.012204s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (127.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 726768, over cnt = 2323(1%), over = 2419, worst = 4
PHY-1001 : End Routed; 29.139469s wall, 34.959824s user + 0.202801s system = 35.162625s CPU (120.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 641616, over cnt = 1119(0%), over = 1126, worst = 2
PHY-1001 : End DR Iter 1; 27.469712s wall, 27.050573s user + 0.031200s system = 27.081774s CPU (98.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 633264, over cnt = 535(0%), over = 536, worst = 2
PHY-1001 : End DR Iter 2; 4.186799s wall, 4.180827s user + 0.000000s system = 4.180827s CPU (99.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 636696, over cnt = 236(0%), over = 236, worst = 1
PHY-1001 : End DR Iter 3; 1.859979s wall, 1.872012s user + 0.000000s system = 1.872012s CPU (100.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 641384, over cnt = 99(0%), over = 99, worst = 1
PHY-1001 : End DR Iter 4; 1.674579s wall, 1.638011s user + 0.000000s system = 1.638011s CPU (97.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 645208, over cnt = 44(0%), over = 44, worst = 1
PHY-1001 : End DR Iter 5; 1.030765s wall, 1.029607s user + 0.000000s system = 1.029607s CPU (99.9%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 648744, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 6; 1.721857s wall, 1.716011s user + 0.000000s system = 1.716011s CPU (99.7%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 649776, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 7; 1.099259s wall, 1.107607s user + 0.000000s system = 1.107607s CPU (100.8%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 649776, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 8; 0.881210s wall, 0.858005s user + 0.000000s system = 0.858005s CPU (97.4%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 649776, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 9; 0.879719s wall, 0.873606s user + 0.000000s system = 0.873606s CPU (99.3%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 649776, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 9; 0.877720s wall, 0.858005s user + 0.000000s system = 0.858005s CPU (97.8%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 649776, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 10; 0.889642s wall, 0.904806s user + 0.000000s system = 0.904806s CPU (101.7%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 649776, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 11; 0.907872s wall, 0.936006s user + 0.000000s system = 0.936006s CPU (103.1%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 649776, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 12; 0.902312s wall, 0.889206s user + 0.000000s system = 0.889206s CPU (98.5%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 649776, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 13; 0.885210s wall, 0.889206s user + 0.000000s system = 0.889206s CPU (100.5%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 649944, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 2; 1.073426s wall, 1.076407s user + 0.000000s system = 1.076407s CPU (100.3%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 649944, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 3; 1.434691s wall, 1.435209s user + 0.000000s system = 1.435209s CPU (100.0%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 649928, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 649928
PHY-1001 : End DC Iter 3; 0.076091s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (102.5%)

PHY-1001 : 1 feed throughs used by 1 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  86.547242s wall, 91.775388s user + 0.312002s system = 92.087390s CPU (106.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  95.914204s wall, 101.057448s user + 0.358802s system = 101.416250s CPU (105.7%)

RUN-1004 : used memory is 557 MB, reserved memory is 577 MB, peak memory is 731 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 4185   out of   4480   93.42%
#reg                 2884   out of   4480   64.38%
#le                  4228
  #lut only          1344   out of   4228   31.79%
  #reg only            43   out of   4228    1.02%
  #lut&reg           2841   out of   4228   67.19%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                4   out of      6   66.67%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.803353s wall, 2.714417s user + 0.109201s system = 2.823618s CPU (100.7%)

RUN-1004 : used memory is 558 MB, reserved memory is 577 MB, peak memory is 731 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26252, tnet num: 6097, tinst num: 2232, tnode num: 32165, tedge num: 44116.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 6097 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.943654s wall, 3.946825s user + 0.015600s system = 3.962425s CPU (100.5%)

RUN-1004 : used memory is 614 MB, reserved memory is 633 MB, peak memory is 731 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000100111000100110111011001 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2234
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 6099, pip num: 59044
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 943 valid insts, and 165301 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000100111000100110111011001 -f Quick_Start.btc" in  12.028689s wall, 20.451731s user + 0.046800s system = 20.498531s CPU (170.4%)

RUN-1004 : used memory is 626 MB, reserved memory is 655 MB, peak memory is 731 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  6.735707s wall, 0.483603s user + 0.280802s system = 0.764405s CPU (11.3%)

RUN-1004 : used memory is 653 MB, reserved memory is 693 MB, peak memory is 731 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  8.281293s wall, 1.544410s user + 0.358802s system = 1.903212s CPU (23.0%)

RUN-1004 : used memory is 642 MB, reserved memory is 682 MB, peak memory is 731 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 101000000000000000000000000000000000000000000000000000000000000000100001000000000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000011000011101
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x58_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x58_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x58_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x58_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 101000000000000000000000000000000000000000000000000000000000000000100001000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 101000000000000000000000000000000000000000000000000000000000000000100001000000000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000011000100111
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x58_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x58_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x58_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x58_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 101000000000000000000000000000000000000000000000000000000000000000100001000000000000000000000000
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
GUI-1001 : User closes chip watcher ...
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=20,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=19,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=10) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc 256.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment clk  LOCATION = A3;  "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model OnePWM
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 8848/823 useful/useless nets, 7984/720 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 496 distributor mux.
SYN-1016 : Merged 488 instances.
SYN-1015 : Optimize round 1, 4353 better
SYN-1014 : Optimize round 2
SYN-1032 : 7551/2841 useful/useless nets, 6687/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 552 better
SYN-1014 : Optimize round 3
SYN-1032 : 7551/0 useful/useless nets, 6687/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.061782s wall, 2.948419s user + 0.062400s system = 3.010819s CPU (98.3%)

RUN-1004 : used memory is 363 MB, reserved memory is 468 MB, peak memory is 731 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Gate Statistics
#Basic gates         4042
  #and                705
  #nand                 0
  #or                 512
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                147
  #bufif1               0
  #MX21                 8
  #FADD                 0
  #DFF               2670
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2512

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1372   |2670   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 6 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.487172s wall, 1.138807s user + 0.062400s system = 1.201208s CPU (80.8%)

RUN-1004 : used memory is 377 MB, reserved memory is 471 MB, peak memory is 731 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 98 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 7714/0 useful/useless nets, 6851/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 10170/0 useful/useless nets, 9307/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1258 better
SYN-2501 : Optimize round 2
SYN-1032 : 10168/0 useful/useless nets, 9305/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 11016/0 useful/useless nets, 10153/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 41381, tnet num: 11007, tinst num: 10128, tnode num: 76838, tedge num: 78251.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.320445s wall, 1.170008s user + 0.046800s system = 1.216808s CPU (92.2%)

RUN-1004 : used memory is 428 MB, reserved memory is 515 MB, peak memory is 731 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11007 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 2999 (4.10), #lev = 7 (3.92)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 2999 (4.10), #lev = 7 (3.92)
SYN-2581 : Mapping with K=5, #lut = 2999 (4.10), #lev = 7 (3.92)
SYN-3001 : Logic optimization runtime opt =   0.49 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6502 instances into 2999 LUTs, name keeping = 49%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 7481/0 useful/useless nets, 6618/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2654 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2999 LUT to BLE ...
SYN-4008 : Packed 2999 LUT and 1296 SEQ to BLE.
SYN-4003 : Packing 1358 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1358 nodes)...
SYN-4004 : #1: Packed 505 SEQ (64188 nodes)...
SYN-4004 : #2: Packed 1237 SEQ (881356 nodes)...
SYN-4004 : #3: Packed 1358 SEQ (21816 nodes)...
SYN-4004 : #4: Packed 1358 SEQ (0 nodes)...
SYN-4005 : Packed 1358 SEQ with LUT/SLICE
SYN-4006 : 366 single LUT's are left
SYN-4006 : 1358 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 2999/3436 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 3903   out of   4480   87.12%
#reg                 2654   out of   4480   59.24%
#le                  3903
  #lut only          1249   out of   3903   32.00%
  #reg only             0   out of   3903    0.00%
  #lut&reg           2654   out of   3903   68.00%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3903  |3903  |2654  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  13.614253s wall, 13.369286s user + 0.156001s system = 13.525287s CPU (99.3%)

RUN-1004 : used memory is 468 MB, reserved memory is 550 MB, peak memory is 731 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 7 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.412404s wall, 2.246414s user + 0.140401s system = 2.386815s CPU (98.9%)

RUN-1004 : used memory is 472 MB, reserved memory is 553 MB, peak memory is 731 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 8 view nodes, 13 trigger nets, 58 data nets.
KIT-1004 : Chipwatcher code = 0100110111011001
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6270/177 useful/useless nets, 2597/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 6086/184 useful/useless nets, 2413/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 6086/0 useful/useless nets, 2413/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  3.475721s wall, 3.447622s user + 0.000000s system = 3.447622s CPU (99.2%)

RUN-1004 : used memory is 472 MB, reserved memory is 553 MB, peak memory is 731 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6121/0 useful/useless nets, 2451/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 6114/0 useful/useless nets, 2444/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6209/0 useful/useless nets, 2539/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 19 better
SYN-2501 : Optimize round 2
SYN-1032 : 6196/0 useful/useless nets, 2526/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 6365/6 useful/useless nets, 2695/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 27160, tnet num: 6366, tinst num: 2690, tnode num: 35511, tedge num: 46876.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6366 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 102 (3.75), #lev = 5 (2.26)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 102 (3.75), #lev = 5 (2.26)
SYN-2581 : Mapping with K=5, #lut = 102 (3.75), #lev = 5 (2.26)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 208 instances into 102 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6253/0 useful/useless nets, 2583/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 230 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 102 LUT to BLE ...
SYN-4008 : Packed 102 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 175 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (175 nodes)...
SYN-4004 : #1: Packed 37 SEQ (1998 nodes)...
SYN-4004 : #2: Packed 58 SEQ (10461 nodes)...
SYN-4004 : #3: Packed 70 SEQ (4490 nodes)...
SYN-4004 : #4: Packed 77 SEQ (4837 nodes)...
SYN-4004 : #5: Packed 77 SEQ (14632 nodes)...
SYN-4004 : #6: Packed 103 SEQ (20799 nodes)...
SYN-4004 : #7: Packed 117 SEQ (10003 nodes)...
SYN-4004 : #8: Packed 127 SEQ (6146 nodes)...
SYN-4004 : #9: Packed 130 SEQ (3355 nodes)...
SYN-4004 : #10: Packed 132 SEQ (2982 nodes)...
SYN-4005 : Packed 132 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 175 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 145/2296 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.957758s wall, 2.901619s user + 0.109201s system = 3.010819s CPU (101.8%)

RUN-1004 : used memory is 481 MB, reserved memory is 563 MB, peak memory is 731 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  6.765831s wall, 6.645643s user + 0.140401s system = 6.786043s CPU (100.3%)

RUN-1004 : used memory is 481 MB, reserved memory is 563 MB, peak memory is 731 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (87 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2217 instances
RUN-1001 : 1055 mslices, 1054 lslices, 98 pads, 4 brams, 0 dsps
RUN-1001 : There are total 6085 nets
RUN-1001 : 3133 nets have 2 pins
RUN-1001 : 2234 nets have [3 - 5] pins
RUN-1001 : 498 nets have [6 - 10] pins
RUN-1001 : 73 nets have [11 - 20] pins
RUN-1001 : 144 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2215 instances, 2109 slices, 42 macros(387 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26096, tnet num: 6083, tinst num: 2215, tnode num: 32019, tedge num: 43840.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6083 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.208945s wall, 1.216808s user + 0.000000s system = 1.216808s CPU (100.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 964562
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.435089
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(326): len = 583691, overlap = 202.5
PHY-3002 : Step(327): len = 407037, overlap = 272
PHY-3002 : Step(328): len = 328647, overlap = 294.25
PHY-3002 : Step(329): len = 233131, overlap = 334.5
PHY-3002 : Step(330): len = 191081, overlap = 349.25
PHY-3002 : Step(331): len = 168442, overlap = 359.75
PHY-3002 : Step(332): len = 143919, overlap = 377.25
PHY-3002 : Step(333): len = 131262, overlap = 385.75
PHY-3002 : Step(334): len = 115510, overlap = 391.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.36155e-06
PHY-3002 : Step(335): len = 112851, overlap = 391.5
PHY-3002 : Step(336): len = 112248, overlap = 390.5
PHY-3002 : Step(337): len = 119464, overlap = 366
PHY-3002 : Step(338): len = 111741, overlap = 363.5
PHY-3002 : Step(339): len = 107283, overlap = 360.25
PHY-3002 : Step(340): len = 110026, overlap = 357.25
PHY-3002 : Step(341): len = 109269, overlap = 355.5
PHY-3002 : Step(342): len = 108343, overlap = 352.75
PHY-3002 : Step(343): len = 108948, overlap = 350.5
PHY-3002 : Step(344): len = 109214, overlap = 348.25
PHY-3002 : Step(345): len = 110297, overlap = 347
PHY-3002 : Step(346): len = 111957, overlap = 342
PHY-3002 : Step(347): len = 112943, overlap = 340.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.7231e-06
PHY-3002 : Step(348): len = 113511, overlap = 340.25
PHY-3002 : Step(349): len = 114413, overlap = 339.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.85001e-06
PHY-3002 : Step(350): len = 114589, overlap = 338
PHY-3002 : Step(351): len = 122564, overlap = 322
PHY-3002 : Step(352): len = 135735, overlap = 271.5
PHY-3002 : Step(353): len = 133450, overlap = 270
PHY-3002 : Step(354): len = 133401, overlap = 269.75
PHY-3002 : Step(355): len = 133316, overlap = 270.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.70003e-06
PHY-3002 : Step(356): len = 134513, overlap = 269.75
PHY-3002 : Step(357): len = 138299, overlap = 268.25
PHY-3002 : Step(358): len = 140855, overlap = 262
PHY-3002 : Step(359): len = 143527, overlap = 255.75
PHY-3002 : Step(360): len = 145373, overlap = 254
PHY-3002 : Step(361): len = 149022, overlap = 241.75
PHY-3002 : Step(362): len = 150046, overlap = 237
PHY-3002 : Step(363): len = 151252, overlap = 234.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.51451e-05
PHY-3002 : Step(364): len = 151864, overlap = 233.25
PHY-3002 : Step(365): len = 152760, overlap = 232.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.72034e-05
PHY-3002 : Step(366): len = 152822, overlap = 232.5
PHY-3002 : Step(367): len = 156881, overlap = 224.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.00811e-05
PHY-3002 : Step(368): len = 157698, overlap = 224
PHY-3002 : Step(369): len = 157999, overlap = 225
PHY-3002 : Step(370): len = 157951, overlap = 225
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 2.11413e-05
PHY-3002 : Step(371): len = 158917, overlap = 226
PHY-3002 : Step(372): len = 166459, overlap = 199.75
PHY-3002 : Step(373): len = 173418, overlap = 189.5
PHY-3002 : Step(374): len = 171482, overlap = 189.75
PHY-3002 : Step(375): len = 170979, overlap = 189
PHY-3002 : Step(376): len = 170748, overlap = 187.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 3.71569e-05
PHY-3002 : Step(377): len = 171774, overlap = 186.75
PHY-3002 : Step(378): len = 172800, overlap = 184.75
PHY-3002 : Step(379): len = 174922, overlap = 179
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005875s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.435089
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.352536s wall, 1.357209s user + 0.000000s system = 1.357209s CPU (100.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6083 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.711770s wall, 0.702005s user + 0.000000s system = 0.702005s CPU (98.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.12036e-06
PHY-3002 : Step(380): len = 181364, overlap = 171.5
PHY-3002 : Step(381): len = 181890, overlap = 174.75
PHY-3002 : Step(382): len = 179720, overlap = 176.5
PHY-3002 : Step(383): len = 176052, overlap = 190.25
PHY-3002 : Step(384): len = 171347, overlap = 195.5
PHY-3002 : Step(385): len = 167784, overlap = 194.75
PHY-3002 : Step(386): len = 164300, overlap = 206
PHY-3002 : Step(387): len = 161785, overlap = 211.25
PHY-3002 : Step(388): len = 159907, overlap = 209.75
PHY-3002 : Step(389): len = 158608, overlap = 210.25
PHY-3002 : Step(390): len = 157644, overlap = 211
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.22407e-05
PHY-3002 : Step(391): len = 161515, overlap = 204
PHY-3002 : Step(392): len = 170375, overlap = 194.5
PHY-3002 : Step(393): len = 169608, overlap = 191.75
PHY-3002 : Step(394): len = 170048, overlap = 184.25
PHY-3002 : Step(395): len = 171630, overlap = 184
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.44814e-05
PHY-3002 : Step(396): len = 178188, overlap = 177.25
PHY-3002 : Step(397): len = 187146, overlap = 158.25
PHY-3002 : Step(398): len = 186313, overlap = 157.75
PHY-3002 : Step(399): len = 187017, overlap = 155.25
PHY-3002 : Step(400): len = 188769, overlap = 157
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.89629e-05
PHY-3002 : Step(401): len = 194415, overlap = 153.5
PHY-3002 : Step(402): len = 200859, overlap = 145.5
PHY-3002 : Step(403): len = 202143, overlap = 138.5
PHY-3002 : Step(404): len = 203807, overlap = 136
PHY-3002 : Step(405): len = 204056, overlap = 134.75
PHY-3002 : Step(406): len = 204986, overlap = 135
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.79258e-05
PHY-3002 : Step(407): len = 209972, overlap = 134
PHY-3002 : Step(408): len = 213650, overlap = 136
PHY-3002 : Step(409): len = 214422, overlap = 135.5
PHY-3002 : Step(410): len = 215538, overlap = 132.25
PHY-3002 : Step(411): len = 216259, overlap = 132.75
PHY-3002 : Step(412): len = 217054, overlap = 128.75
PHY-3002 : Step(413): len = 216830, overlap = 121
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000195852
PHY-3002 : Step(414): len = 220665, overlap = 120.75
PHY-3002 : Step(415): len = 222688, overlap = 117.25
PHY-3002 : Step(416): len = 225551, overlap = 114.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.435089
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.166944s wall, 1.154407s user + 0.000000s system = 1.154407s CPU (98.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6083 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.729687s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (100.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.53339e-05
PHY-3002 : Step(417): len = 232258, overlap = 187
PHY-3002 : Step(418): len = 228194, overlap = 171.5
PHY-3002 : Step(419): len = 223353, overlap = 168.5
PHY-3002 : Step(420): len = 217688, overlap = 177.75
PHY-3002 : Step(421): len = 212113, overlap = 187.75
PHY-3002 : Step(422): len = 207196, overlap = 189.75
PHY-3002 : Step(423): len = 202134, overlap = 204
PHY-3002 : Step(424): len = 198114, overlap = 206.5
PHY-3002 : Step(425): len = 194541, overlap = 207.75
PHY-3002 : Step(426): len = 191465, overlap = 210.25
PHY-3002 : Step(427): len = 189681, overlap = 214.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000150668
PHY-3002 : Step(428): len = 199120, overlap = 200
PHY-3002 : Step(429): len = 205632, overlap = 188
PHY-3002 : Step(430): len = 206061, overlap = 179.5
PHY-3002 : Step(431): len = 206314, overlap = 185.5
PHY-3002 : Step(432): len = 207726, overlap = 179.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000288886
PHY-3002 : Step(433): len = 213569, overlap = 173.5
PHY-3002 : Step(434): len = 217228, overlap = 165.5
PHY-3002 : Step(435): len = 221696, overlap = 159.75
PHY-3002 : Step(436): len = 222401, overlap = 157.25
PHY-3002 : Step(437): len = 222578, overlap = 156.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0005453
PHY-3002 : Step(438): len = 226826, overlap = 156
PHY-3002 : Step(439): len = 229465, overlap = 157
PHY-3002 : Step(440): len = 230481, overlap = 156.75
PHY-3002 : Step(441): len = 232948, overlap = 151
PHY-3002 : Step(442): len = 234267, overlap = 152.25
PHY-3002 : Step(443): len = 235382, overlap = 152.5
PHY-3002 : Step(444): len = 236862, overlap = 149
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00105152
PHY-3002 : Step(445): len = 239922, overlap = 145.75
PHY-3002 : Step(446): len = 240583, overlap = 144.25
PHY-3002 : Step(447): len = 242424, overlap = 144.75
PHY-3002 : Step(448): len = 243765, overlap = 141.5
PHY-3002 : Step(449): len = 244307, overlap = 143.25
PHY-3002 : Step(450): len = 244732, overlap = 141.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0018708
PHY-3002 : Step(451): len = 246020, overlap = 138
PHY-3002 : Step(452): len = 247032, overlap = 137.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.245827s wall, 0.171601s user + 0.109201s system = 0.280802s CPU (114.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.435089
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.272141s wall, 1.248008s user + 0.015600s system = 1.263608s CPU (99.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6083 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.784011s wall, 0.780005s user + 0.000000s system = 0.780005s CPU (99.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000379045
PHY-3002 : Step(453): len = 266405, overlap = 164.25
PHY-3002 : Step(454): len = 262929, overlap = 133.75
PHY-3002 : Step(455): len = 253531, overlap = 141
PHY-3002 : Step(456): len = 250573, overlap = 129
PHY-3002 : Step(457): len = 246580, overlap = 132.75
PHY-3002 : Step(458): len = 243689, overlap = 135.25
PHY-3002 : Step(459): len = 242301, overlap = 134.5
PHY-3002 : Step(460): len = 240890, overlap = 139.5
PHY-3002 : Step(461): len = 240014, overlap = 139.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000729022
PHY-3002 : Step(462): len = 243286, overlap = 136.75
PHY-3002 : Step(463): len = 244125, overlap = 132.25
PHY-3002 : Step(464): len = 245069, overlap = 132
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00117242
PHY-3002 : Step(465): len = 246544, overlap = 131.25
PHY-3002 : Step(466): len = 247980, overlap = 126.25
PHY-3002 : Step(467): len = 248680, overlap = 124.5
PHY-3002 : Step(468): len = 249100, overlap = 126
PHY-3002 : Step(469): len = 249686, overlap = 123.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.286271s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (98.1%)

PHY-3001 : Legalized: Len = 280027, Over = 0
PHY-3001 : Spreading special nets. 43 overflows in 750 tiles.
PHY-3001 : 82 instances has been re-located, deltaX = 103, deltaY = 72.
PHY-3001 : Final: Len = 283694, Over = 0
RUN-1003 : finish command "place" in  25.091977s wall, 33.977018s user + 1.513210s system = 35.490228s CPU (141.4%)

RUN-1004 : used memory is 495 MB, reserved memory is 575 MB, peak memory is 731 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 3023 to 2297
PHY-1001 : Pin misalignment score is improved from 2297 to 2233
PHY-1001 : Pin misalignment score is improved from 2233 to 2228
PHY-1001 : Pin misalignment score is improved from 2228 to 2227
PHY-1001 : Pin misalignment score is improved from 2227 to 2227
PHY-1001 : Pin local connectivity score is improved from 285 to 0
PHY-1001 : Pin misalignment score is improved from 2347 to 2261
PHY-1001 : Pin misalignment score is improved from 2261 to 2245
PHY-1001 : Pin misalignment score is improved from 2245 to 2245
PHY-1001 : Pin local connectivity score is improved from 68 to 0
PHY-1001 : End pin swap;  3.697481s wall, 3.634823s user + 0.015600s system = 3.650423s CPU (98.7%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2217 instances
RUN-1001 : 1055 mslices, 1054 lslices, 98 pads, 4 brams, 0 dsps
RUN-1001 : There are total 6085 nets
RUN-1001 : 3133 nets have 2 pins
RUN-1001 : 2234 nets have [3 - 5] pins
RUN-1001 : 498 nets have [6 - 10] pins
RUN-1001 : 73 nets have [11 - 20] pins
RUN-1001 : 144 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 354456, over cnt = 1860(23%), over = 3805, worst = 10
PHY-1002 : len = 366280, over cnt = 1607(20%), over = 2622, worst = 5
PHY-1002 : len = 375200, over cnt = 1550(19%), over = 2176, worst = 4
PHY-1002 : len = 400504, over cnt = 1167(14%), over = 1315, worst = 3
PHY-1002 : len = 418944, over cnt = 999(12%), over = 1048, worst = 2
PHY-1002 : len = 436888, over cnt = 891(11%), over = 912, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26096, tnet num: 6083, tinst num: 2215, tnode num: 32019, tedge num: 43840.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6083 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 160 out of 6085 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6083 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.938821s wall, 5.912438s user + 0.015600s system = 5.928038s CPU (99.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 39312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.224843s wall, 0.218401s user + 0.015600s system = 0.234002s CPU (104.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 88728, over cnt = 28(0%), over = 28, worst = 1
PHY-1001 : End Routed; 1.956488s wall, 1.965613s user + 0.000000s system = 1.965613s CPU (100.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 88296, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 1; 0.073076s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (106.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 88168, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.031355s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (99.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 88168, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.010592s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (147.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 88168, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 4; 0.010315s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (151.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 88168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.009944s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 739864, over cnt = 2552(1%), over = 2635, worst = 3
PHY-1001 : End Routed; 30.906160s wall, 36.441834s user + 0.312002s system = 36.753836s CPU (118.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 673616, over cnt = 1621(0%), over = 1628, worst = 2
PHY-1001 : End DR Iter 1; 21.380521s wall, 21.200536s user + 0.015600s system = 21.216136s CPU (99.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 657192, over cnt = 778(0%), over = 779, worst = 2
PHY-1001 : End DR Iter 2; 12.709904s wall, 12.604881s user + 0.015600s system = 12.620481s CPU (99.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 658144, over cnt = 380(0%), over = 381, worst = 2
PHY-1001 : End DR Iter 3; 5.006808s wall, 4.976432s user + 0.000000s system = 4.976432s CPU (99.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 665624, over cnt = 168(0%), over = 168, worst = 1
PHY-1001 : End DR Iter 4; 4.227389s wall, 4.243227s user + 0.000000s system = 4.243227s CPU (100.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 670824, over cnt = 81(0%), over = 81, worst = 1
PHY-1001 : End DR Iter 5; 2.331476s wall, 2.324415s user + 0.000000s system = 2.324415s CPU (99.7%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 675424, over cnt = 40(0%), over = 40, worst = 1
PHY-1001 : End DR Iter 6; 3.726365s wall, 3.712824s user + 0.000000s system = 3.712824s CPU (99.6%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 678128, over cnt = 20(0%), over = 20, worst = 1
PHY-1001 : End DR Iter 7; 4.897811s wall, 4.882831s user + 0.015600s system = 4.898431s CPU (100.0%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 678688, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End DR Iter 8; 4.829659s wall, 4.804831s user + 0.000000s system = 4.804831s CPU (99.5%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 678688, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End DR Iter 9; 4.470386s wall, 4.492829s user + 0.000000s system = 4.492829s CPU (100.5%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 678688, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End DR Iter 10; 4.620443s wall, 4.555229s user + 0.015600s system = 4.570829s CPU (98.9%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 678688, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End LB Iter 9; 4.421250s wall, 4.336828s user + 0.031200s system = 4.368028s CPU (98.8%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 678688, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End LB Iter 10; 4.356880s wall, 4.446028s user + 0.046800s system = 4.492829s CPU (103.1%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 678688, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End LB Iter 11; 4.257359s wall, 4.274427s user + 0.000000s system = 4.274427s CPU (100.4%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 678688, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End LB Iter 12; 4.354051s wall, 4.368028s user + 0.015600s system = 4.383628s CPU (100.7%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 678688, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End LB Iter 13; 4.260451s wall, 4.227627s user + 0.000000s system = 4.227627s CPU (99.2%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 679288, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DC Iter 2; 4.008029s wall, 4.009226s user + 0.000000s system = 4.009226s CPU (100.0%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 679456, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DC Iter 3; 6.705392s wall, 6.676843s user + 0.015600s system = 6.692443s CPU (99.8%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 679640, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 4; 2.190841s wall, 2.215214s user + 0.000000s system = 2.215214s CPU (101.1%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 679656, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 5; 2.995187s wall, 2.979619s user + 0.000000s system = 2.979619s CPU (99.5%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 680048, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 6; 0.895006s wall, 0.889206s user + 0.000000s system = 0.889206s CPU (99.4%)

PHY-1001 : ==== DC Iter 6 ====
PHY-1002 : len = 680048, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 7; 1.608812s wall, 1.606810s user + 0.031200s system = 1.638011s CPU (101.8%)

PHY-1001 : ==== DC Iter 7 ====
PHY-1002 : len = 680320, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 680320
PHY-1001 : End DC Iter 8; 0.709223s wall, 0.717605s user + 0.000000s system = 0.717605s CPU (101.2%)

PHY-1001 : 11 feed throughs used by 11 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  150.554276s wall, 154.971393s user + 0.670804s system = 155.642198s CPU (103.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  160.339336s wall, 164.690256s user + 0.717605s system = 165.407860s CPU (103.2%)

RUN-1004 : used memory is 576 MB, reserved memory is 648 MB, peak memory is 731 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 4162   out of   4480   92.90%
#reg                 2884   out of   4480   64.38%
#le                  4205
  #lut only          1321   out of   4205   31.41%
  #reg only            43   out of   4205    1.02%
  #lut&reg           2841   out of   4205   67.56%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                4   out of      6   66.67%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  3.077092s wall, 2.776818s user + 0.156001s system = 2.932819s CPU (95.3%)

RUN-1004 : used memory is 576 MB, reserved memory is 648 MB, peak memory is 731 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26096, tnet num: 6083, tinst num: 2221, tnode num: 32019, tedge num: 43840.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 6083 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.965126s wall, 3.915625s user + 0.031200s system = 3.946825s CPU (99.5%)

RUN-1004 : used memory is 606 MB, reserved memory is 682 MB, peak memory is 731 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000100111000100110111011001 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2223
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 6085, pip num: 60033
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 943 valid insts, and 166806 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000100111000100110111011001 -f Quick_Start.btc" in  10.975224s wall, 20.482931s user + 0.078001s system = 20.560932s CPU (187.3%)

RUN-1004 : used memory is 632 MB, reserved memory is 705 MB, peak memory is 731 MB
GUI-1001 : User opens chip watcher ...
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit" in  1.001857s wall, 0.889206s user + 0.062400s system = 0.951606s CPU (95.0%)

RUN-1004 : used memory is 666 MB, reserved memory is 741 MB, peak memory is 731 MB
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  6.670067s wall, 0.374402s user + 0.093601s system = 0.468003s CPU (7.0%)

RUN-1004 : used memory is 674 MB, reserved memory is 749 MB, peak memory is 731 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  8.247526s wall, 1.357209s user + 0.280802s system = 1.638011s CPU (19.9%)

RUN-1004 : used memory is 663 MB, reserved memory is 739 MB, peak memory is 731 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=20,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=19,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=10) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc 256.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment clk  LOCATION = A3;  "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model OnePWM
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 8880/804 useful/useless nets, 8016/720 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 496 distributor mux.
SYN-1016 : Merged 488 instances.
SYN-1015 : Optimize round 1, 4353 better
SYN-1014 : Optimize round 2
SYN-1032 : 7583/2841 useful/useless nets, 6719/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 552 better
SYN-1014 : Optimize round 3
SYN-1032 : 7583/0 useful/useless nets, 6719/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.761057s wall, 2.761218s user + 0.000000s system = 2.761218s CPU (100.0%)

RUN-1004 : used memory is 482 MB, reserved memory is 574 MB, peak memory is 731 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Gate Statistics
#Basic gates         4042
  #and                705
  #nand                 0
  #or                 512
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                147
  #bufif1               0
  #MX21                 8
  #FADD                 0
  #DFF               2670
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2512

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1372   |2670   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 8 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.159919s wall, 1.076407s user + 0.078001s system = 1.154407s CPU (99.5%)

RUN-1004 : used memory is 486 MB, reserved memory is 577 MB, peak memory is 731 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 98 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 7746/0 useful/useless nets, 6883/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 10202/0 useful/useless nets, 9339/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1258 better
SYN-2501 : Optimize round 2
SYN-1032 : 10200/0 useful/useless nets, 9337/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 11048/0 useful/useless nets, 10185/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 41464, tnet num: 11039, tinst num: 10160, tnode num: 76985, tedge num: 78360.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.246050s wall, 1.216808s user + 0.015600s system = 1.232408s CPU (98.9%)

RUN-1004 : used memory is 540 MB, reserved memory is 627 MB, peak memory is 731 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11039 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 2999 (4.10), #lev = 7 (3.92)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 2999 (4.10), #lev = 7 (3.92)
SYN-2581 : Mapping with K=5, #lut = 2999 (4.10), #lev = 7 (3.92)
SYN-3001 : Logic optimization runtime opt =   0.50 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6502 instances into 2999 LUTs, name keeping = 49%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 7513/0 useful/useless nets, 6650/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2654 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2999 LUT to BLE ...
SYN-4008 : Packed 2999 LUT and 1296 SEQ to BLE.
SYN-4003 : Packing 1358 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1358 nodes)...
SYN-4004 : #1: Packed 505 SEQ (64188 nodes)...
SYN-4004 : #2: Packed 1237 SEQ (904517 nodes)...
SYN-4004 : #3: Packed 1358 SEQ (21110 nodes)...
SYN-4004 : #4: Packed 1358 SEQ (0 nodes)...
SYN-4005 : Packed 1358 SEQ with LUT/SLICE
SYN-4006 : 366 single LUT's are left
SYN-4006 : 1358 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 2999/3468 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 3909   out of   4480   87.25%
#reg                 2654   out of   4480   59.24%
#le                  3909
  #lut only          1255   out of   3909   32.11%
  #reg only             0   out of   3909    0.00%
  #lut&reg           2654   out of   3909   67.89%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3909  |3909  |2654  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  13.614819s wall, 13.478486s user + 0.140401s system = 13.618887s CPU (100.0%)

RUN-1004 : used memory is 597 MB, reserved memory is 675 MB, peak memory is 731 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 9 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.306759s wall, 2.215214s user + 0.093601s system = 2.308815s CPU (100.1%)

RUN-1004 : used memory is 597 MB, reserved memory is 675 MB, peak memory is 731 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 8 view nodes, 13 trigger nets, 58 data nets.
KIT-1004 : Chipwatcher code = 0100110111011001
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6302/177 useful/useless nets, 2631/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 6118/184 useful/useless nets, 2447/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 6118/0 useful/useless nets, 2447/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  3.362439s wall, 3.307221s user + 0.000000s system = 3.307221s CPU (98.4%)

RUN-1004 : used memory is 597 MB, reserved memory is 675 MB, peak memory is 731 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6153/0 useful/useless nets, 2485/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 6146/0 useful/useless nets, 2478/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6241/0 useful/useless nets, 2573/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 19 better
SYN-2501 : Optimize round 2
SYN-1032 : 6228/0 useful/useless nets, 2560/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 6397/6 useful/useless nets, 2729/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 27263, tnet num: 6398, tinst num: 2724, tnode num: 35674, tedge num: 47025.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6398 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 102 (3.75), #lev = 5 (2.26)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 102 (3.75), #lev = 5 (2.26)
SYN-2581 : Mapping with K=5, #lut = 102 (3.75), #lev = 5 (2.26)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 208 instances into 102 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6285/0 useful/useless nets, 2617/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 230 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 102 LUT to BLE ...
SYN-4008 : Packed 102 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 175 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (175 nodes)...
SYN-4004 : #1: Packed 37 SEQ (1998 nodes)...
SYN-4004 : #2: Packed 61 SEQ (4437 nodes)...
SYN-4004 : #3: Packed 70 SEQ (5859 nodes)...
SYN-4004 : #4: Packed 77 SEQ (4880 nodes)...
SYN-4004 : #5: Packed 79 SEQ (8972 nodes)...
SYN-4004 : #6: Packed 108 SEQ (20556 nodes)...
SYN-4004 : #7: Packed 117 SEQ (11762 nodes)...
SYN-4004 : #8: Packed 127 SEQ (6273 nodes)...
SYN-4004 : #9: Packed 130 SEQ (3171 nodes)...
SYN-4004 : #10: Packed 132 SEQ (2879 nodes)...
SYN-4005 : Packed 132 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 175 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 145/2330 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.878819s wall, 2.948419s user + 0.000000s system = 2.948419s CPU (102.4%)

RUN-1004 : used memory is 598 MB, reserved memory is 675 MB, peak memory is 731 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  6.580716s wall, 6.567642s user + 0.046800s system = 6.614442s CPU (100.5%)

RUN-1004 : used memory is 598 MB, reserved memory is 675 MB, peak memory is 731 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5019 WARNING: Net h2h_haddrw[0] useless
SYN-5019 WARNING: Net h2h_haddrw[15] useless
SYN-5019 WARNING: Net h2h_haddrw[16] useless
SYN-5019 WARNING: Net h2h_haddrw[17] useless
SYN-5019 WARNING: Net h2h_haddrw[18] useless
SYN-5019 WARNING: Net h2h_haddrw[19] useless
SYN-5019 WARNING: Net h2h_haddrw[1] useless
SYN-5019 WARNING: Net h2h_haddrw[20] useless
SYN-5019 WARNING: Net h2h_haddrw[21] useless
SYN-5019 WARNING: Net h2h_haddrw[22] useless
SYN-5019 WARNING: Net h2h_haddrw[23] useless
SYN-5019 WARNING: Net h2h_haddrw[24] useless
SYN-5019 WARNING: Net h2h_haddrw[25] useless
SYN-5019 WARNING: Net h2h_haddrw[26] useless
SYN-5019 WARNING: Net h2h_haddrw[27] useless
SYN-5019 WARNING: Net h2h_haddrw[28] useless
SYN-5019 WARNING: Net h2h_haddrw[29] useless
SYN-5019 WARNING: Net h2h_haddrw[30] useless
SYN-5019 WARNING: Net h2h_haddrw[31] useless
SYN-4016 : Net jtck driven by BUFG (83 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2219 instances
RUN-1001 : 1056 mslices, 1055 lslices, 98 pads, 4 brams, 0 dsps
RUN-1001 : There are total 6104 nets
RUN-6004 WARNING: There are 19 nets with only 1 pin.
RUN-1001 : 3117 nets have 2 pins
RUN-1001 : 2243 nets have [3 - 5] pins
RUN-1001 : 505 nets have [6 - 10] pins
RUN-1001 : 73 nets have [11 - 20] pins
RUN-1001 : 144 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2217 instances, 2111 slices, 42 macros(387 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26123, tnet num: 6102, tinst num: 2217, tnode num: 32030, tedge num: 43860.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6102 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.241342s wall, 1.216808s user + 0.000000s system = 1.216808s CPU (98.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 969552
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.434554
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(470): len = 575056, overlap = 207
PHY-3002 : Step(471): len = 396939, overlap = 275
PHY-3002 : Step(472): len = 322699, overlap = 300.75
PHY-3002 : Step(473): len = 224461, overlap = 333.25
PHY-3002 : Step(474): len = 183717, overlap = 351.25
PHY-3002 : Step(475): len = 160778, overlap = 359.5
PHY-3002 : Step(476): len = 135093, overlap = 379.75
PHY-3002 : Step(477): len = 120580, overlap = 392.25
PHY-3002 : Step(478): len = 105760, overlap = 398
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.35086e-06
PHY-3002 : Step(479): len = 103124, overlap = 398
PHY-3002 : Step(480): len = 104483, overlap = 391.25
PHY-3002 : Step(481): len = 117473, overlap = 376.75
PHY-3002 : Step(482): len = 110903, overlap = 375.75
PHY-3002 : Step(483): len = 107064, overlap = 375.25
PHY-3002 : Step(484): len = 112138, overlap = 372.75
PHY-3002 : Step(485): len = 110048, overlap = 370.5
PHY-3002 : Step(486): len = 110485, overlap = 366.75
PHY-3002 : Step(487): len = 110394, overlap = 364
PHY-3002 : Step(488): len = 111294, overlap = 359.75
PHY-3002 : Step(489): len = 112377, overlap = 354.25
PHY-3002 : Step(490): len = 114797, overlap = 345.5
PHY-3002 : Step(491): len = 113825, overlap = 342.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.70171e-06
PHY-3002 : Step(492): len = 114804, overlap = 337
PHY-3002 : Step(493): len = 117636, overlap = 336.25
PHY-3002 : Step(494): len = 120859, overlap = 328.5
PHY-3002 : Step(495): len = 123200, overlap = 320.25
PHY-3002 : Step(496): len = 125811, overlap = 307.75
PHY-3002 : Step(497): len = 128033, overlap = 300.5
PHY-3002 : Step(498): len = 129941, overlap = 286.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.40343e-06
PHY-3002 : Step(499): len = 130960, overlap = 286.5
PHY-3002 : Step(500): len = 132712, overlap = 284.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.04882e-06
PHY-3002 : Step(501): len = 133604, overlap = 284.5
PHY-3002 : Step(502): len = 139123, overlap = 279.25
PHY-3002 : Step(503): len = 148955, overlap = 256.25
PHY-3002 : Step(504): len = 149755, overlap = 250.75
PHY-3002 : Step(505): len = 150287, overlap = 245
PHY-3002 : Step(506): len = 150855, overlap = 243.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.56028e-05
PHY-3002 : Step(507): len = 151931, overlap = 242.5
PHY-3002 : Step(508): len = 154333, overlap = 232.25
PHY-3002 : Step(509): len = 157439, overlap = 218.75
PHY-3002 : Step(510): len = 158592, overlap = 211.75
PHY-3002 : Step(511): len = 158307, overlap = 213
PHY-3002 : Step(512): len = 158563, overlap = 210.5
PHY-3002 : Step(513): len = 158898, overlap = 208.5
PHY-3002 : Step(514): len = 159325, overlap = 206.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004652s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.434554
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.611543s wall, 1.606810s user + 0.000000s system = 1.606810s CPU (99.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6102 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.785054s wall, 0.717605s user + 0.031200s system = 0.748805s CPU (95.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.48787e-06
PHY-3002 : Step(515): len = 167636, overlap = 189.25
PHY-3002 : Step(516): len = 169480, overlap = 193.5
PHY-3002 : Step(517): len = 169482, overlap = 203.25
PHY-3002 : Step(518): len = 166781, overlap = 210.25
PHY-3002 : Step(519): len = 161902, overlap = 217
PHY-3002 : Step(520): len = 157028, overlap = 230.25
PHY-3002 : Step(521): len = 153021, overlap = 235.5
PHY-3002 : Step(522): len = 149636, overlap = 236.5
PHY-3002 : Step(523): len = 146226, overlap = 237.75
PHY-3002 : Step(524): len = 142373, overlap = 246.5
PHY-3002 : Step(525): len = 139493, overlap = 249.75
PHY-3002 : Step(526): len = 137688, overlap = 250.75
PHY-3002 : Step(527): len = 136689, overlap = 253
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.97574e-06
PHY-3002 : Step(528): len = 139158, overlap = 255.75
PHY-3002 : Step(529): len = 145846, overlap = 247.75
PHY-3002 : Step(530): len = 146203, overlap = 234.75
PHY-3002 : Step(531): len = 147144, overlap = 223.5
PHY-3002 : Step(532): len = 149428, overlap = 207.5
PHY-3002 : Step(533): len = 149748, overlap = 199.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.39515e-05
PHY-3002 : Step(534): len = 153054, overlap = 195.75
PHY-3002 : Step(535): len = 163525, overlap = 175.5
PHY-3002 : Step(536): len = 163514, overlap = 172.5
PHY-3002 : Step(537): len = 163410, overlap = 174
PHY-3002 : Step(538): len = 164930, overlap = 175
PHY-3002 : Step(539): len = 167604, overlap = 172.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.7903e-05
PHY-3002 : Step(540): len = 169854, overlap = 169
PHY-3002 : Step(541): len = 177057, overlap = 157.25
PHY-3002 : Step(542): len = 176919, overlap = 154
PHY-3002 : Step(543): len = 177225, overlap = 147.5
PHY-3002 : Step(544): len = 177465, overlap = 143.5
PHY-3002 : Step(545): len = 177915, overlap = 140.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.58059e-05
PHY-3002 : Step(546): len = 182154, overlap = 138.75
PHY-3002 : Step(547): len = 190121, overlap = 129.75
PHY-3002 : Step(548): len = 189312, overlap = 130
PHY-3002 : Step(549): len = 188398, overlap = 130.75
PHY-3002 : Step(550): len = 188026, overlap = 127
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.434554
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.224311s wall, 1.185608s user + 0.015600s system = 1.201208s CPU (98.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6102 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.755174s wall, 0.780005s user + 0.000000s system = 0.780005s CPU (103.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.70753e-05
PHY-3002 : Step(551): len = 197513, overlap = 219.5
PHY-3002 : Step(552): len = 201426, overlap = 197
PHY-3002 : Step(553): len = 200118, overlap = 194.25
PHY-3002 : Step(554): len = 195609, overlap = 202.75
PHY-3002 : Step(555): len = 189739, overlap = 210.25
PHY-3002 : Step(556): len = 184299, overlap = 218.75
PHY-3002 : Step(557): len = 179360, overlap = 224
PHY-3002 : Step(558): len = 176284, overlap = 227.75
PHY-3002 : Step(559): len = 173904, overlap = 237.25
PHY-3002 : Step(560): len = 172266, overlap = 234.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000114151
PHY-3002 : Step(561): len = 180172, overlap = 219
PHY-3002 : Step(562): len = 185732, overlap = 210.25
PHY-3002 : Step(563): len = 185321, overlap = 205.25
PHY-3002 : Step(564): len = 185573, overlap = 206.25
PHY-3002 : Step(565): len = 188135, overlap = 205.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000228301
PHY-3002 : Step(566): len = 195508, overlap = 192.75
PHY-3002 : Step(567): len = 200288, overlap = 183.75
PHY-3002 : Step(568): len = 201578, overlap = 181
PHY-3002 : Step(569): len = 203438, overlap = 179.25
PHY-3002 : Step(570): len = 205161, overlap = 179.75
PHY-3002 : Step(571): len = 206727, overlap = 177.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000456602
PHY-3002 : Step(572): len = 211612, overlap = 171.75
PHY-3002 : Step(573): len = 214968, overlap = 161.5
PHY-3002 : Step(574): len = 217694, overlap = 161.25
PHY-3002 : Step(575): len = 219205, overlap = 158.5
PHY-3002 : Step(576): len = 219481, overlap = 155.5
PHY-3002 : Step(577): len = 220543, overlap = 156.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000862301
PHY-3002 : Step(578): len = 224224, overlap = 153
PHY-3002 : Step(579): len = 225278, overlap = 157
PHY-3002 : Step(580): len = 227502, overlap = 156.5
PHY-3002 : Step(581): len = 228359, overlap = 155.25
PHY-3002 : Step(582): len = 228950, overlap = 151.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00146873
PHY-3002 : Step(583): len = 230522, overlap = 152.25
PHY-3002 : Step(584): len = 231911, overlap = 150.25
PHY-3002 : Step(585): len = 232890, overlap = 146.5
PHY-3002 : Step(586): len = 234019, overlap = 146.5
PHY-3002 : Step(587): len = 234868, overlap = 143.5
PHY-3002 : Step(588): len = 235622, overlap = 147
PHY-3002 : Step(589): len = 236064, overlap = 146.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00262849
PHY-3002 : Step(590): len = 237148, overlap = 146
PHY-3002 : Step(591): len = 238105, overlap = 143.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00357529
PHY-3002 : Step(592): len = 238839, overlap = 141.75
PHY-3002 : Step(593): len = 239695, overlap = 143.5
PHY-3002 : Step(594): len = 240652, overlap = 143.25
PHY-3002 : Step(595): len = 240900, overlap = 144.75
PHY-3002 : Step(596): len = 241323, overlap = 141.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.340627s wall, 0.234002s user + 0.093601s system = 0.327602s CPU (96.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.434554
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.344090s wall, 1.326008s user + 0.000000s system = 1.326008s CPU (98.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6102 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.800273s wall, 0.826805s user + 0.000000s system = 0.826805s CPU (103.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000493679
PHY-3002 : Step(597): len = 255599, overlap = 151.25
PHY-3002 : Step(598): len = 252610, overlap = 131.5
PHY-3002 : Step(599): len = 245958, overlap = 132.5
PHY-3002 : Step(600): len = 242739, overlap = 130.25
PHY-3002 : Step(601): len = 237168, overlap = 138.75
PHY-3002 : Step(602): len = 234959, overlap = 137.25
PHY-3002 : Step(603): len = 233396, overlap = 138.25
PHY-3002 : Step(604): len = 232086, overlap = 138
PHY-3002 : Step(605): len = 231103, overlap = 139.5
PHY-3002 : Step(606): len = 230439, overlap = 139
PHY-3002 : Step(607): len = 229988, overlap = 138.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000981805
PHY-3002 : Step(608): len = 233326, overlap = 130.75
PHY-3002 : Step(609): len = 233949, overlap = 126.5
PHY-3002 : Step(610): len = 234844, overlap = 125.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00160615
PHY-3002 : Step(611): len = 236454, overlap = 123.25
PHY-3002 : Step(612): len = 237426, overlap = 123.75
PHY-3002 : Step(613): len = 238020, overlap = 126.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00220439
PHY-3002 : Step(614): len = 238925, overlap = 127.25
PHY-3002 : Step(615): len = 239862, overlap = 126
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00261404
PHY-3002 : Step(616): len = 240402, overlap = 124.75
PHY-3002 : Step(617): len = 241237, overlap = 123.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.246131s wall, 0.249602s user + 0.015600s system = 0.265202s CPU (107.7%)

PHY-3001 : Legalized: Len = 256585, Over = 0
PHY-3001 : Spreading special nets. 37 overflows in 750 tiles.
PHY-3001 : 62 instances has been re-located, deltaX = 92, deltaY = 52.
PHY-3001 : Final: Len = 260046, Over = 0
RUN-1003 : finish command "place" in  26.054769s wall, 35.256226s user + 1.840812s system = 37.097038s CPU (142.4%)

RUN-1004 : used memory is 603 MB, reserved memory is 675 MB, peak memory is 731 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 3011 to 2367
PHY-1001 : Pin misalignment score is improved from 2367 to 2308
PHY-1001 : Pin misalignment score is improved from 2308 to 2307
PHY-1001 : Pin misalignment score is improved from 2307 to 2305
PHY-1001 : Pin misalignment score is improved from 2305 to 2305
PHY-1001 : Pin local connectivity score is improved from 285 to 0
PHY-1001 : Pin misalignment score is improved from 2420 to 2324
PHY-1001 : Pin misalignment score is improved from 2324 to 2315
PHY-1001 : Pin misalignment score is improved from 2315 to 2309
PHY-1001 : Pin misalignment score is improved from 2309 to 2306
PHY-1001 : Pin misalignment score is improved from 2306 to 2306
PHY-1001 : Pin local connectivity score is improved from 70 to 0
PHY-1001 : End pin swap;  4.649736s wall, 4.726830s user + 0.124801s system = 4.851631s CPU (104.3%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2219 instances
RUN-1001 : 1056 mslices, 1055 lslices, 98 pads, 4 brams, 0 dsps
RUN-1001 : There are total 6104 nets
RUN-6004 WARNING: There are 19 nets with only 1 pin.
RUN-1001 : 3117 nets have 2 pins
RUN-1001 : 2243 nets have [3 - 5] pins
RUN-1001 : 505 nets have [6 - 10] pins
RUN-1001 : 73 nets have [11 - 20] pins
RUN-1001 : 144 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 330296, over cnt = 1791(22%), over = 3634, worst = 9
PHY-1002 : len = 339144, over cnt = 1572(19%), over = 2565, worst = 5
PHY-1002 : len = 347424, over cnt = 1495(18%), over = 2099, worst = 4
PHY-1002 : len = 372944, over cnt = 1143(14%), over = 1242, worst = 3
PHY-1002 : len = 389280, over cnt = 960(11%), over = 987, worst = 2
PHY-1002 : len = 405344, over cnt = 804(10%), over = 818, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26123, tnet num: 6102, tinst num: 2217, tnode num: 32030, tedge num: 43860.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6102 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 20 out of 6104 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6102 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  6.269800s wall, 6.193240s user + 0.046800s system = 6.240040s CPU (99.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 39104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.221282s wall, 0.218401s user + 0.000000s system = 0.218401s CPU (98.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 46808, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.260632s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (107.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 46784, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.013723s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (227.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 46784, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.008813s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (354.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 46784, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.008852s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (352.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 46784, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.009706s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (160.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 46784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.009477s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 73% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 692384, over cnt = 2348(1%), over = 2439, worst = 3
PHY-1001 : End Routed; 29.065812s wall, 34.101819s user + 0.202801s system = 34.304620s CPU (118.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 619768, over cnt = 1294(0%), over = 1301, worst = 2
PHY-1001 : End DR Iter 1; 27.665117s wall, 27.799378s user + 0.280802s system = 28.080180s CPU (101.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 616240, over cnt = 579(0%), over = 580, worst = 2
PHY-1001 : End DR Iter 2; 5.927973s wall, 5.912438s user + 0.093601s system = 6.006038s CPU (101.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 620168, over cnt = 238(0%), over = 238, worst = 1
PHY-1001 : End DR Iter 3; 3.304761s wall, 3.260421s user + 0.000000s system = 3.260421s CPU (98.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 624752, over cnt = 118(0%), over = 118, worst = 1
PHY-1001 : End DR Iter 4; 1.369561s wall, 1.372809s user + 0.000000s system = 1.372809s CPU (100.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 629072, over cnt = 58(0%), over = 58, worst = 1
PHY-1001 : End DR Iter 5; 1.290991s wall, 1.294808s user + 0.000000s system = 1.294808s CPU (100.3%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 633304, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End DR Iter 6; 2.208766s wall, 2.184014s user + 0.000000s system = 2.184014s CPU (98.9%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 633976, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 7; 2.130593s wall, 2.152814s user + 0.000000s system = 2.152814s CPU (101.0%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 634176, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 8; 2.780696s wall, 2.776818s user + 0.000000s system = 2.776818s CPU (99.9%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 634160, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 9; 2.751841s wall, 2.730018s user + 0.000000s system = 2.730018s CPU (99.2%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 634176, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 10; 2.880652s wall, 2.823618s user + 0.015600s system = 2.839218s CPU (98.6%)

PHY-1001 : ===== DR Iter 11 =====
PHY-1002 : len = 634160, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 11; 2.749705s wall, 2.745618s user + 0.000000s system = 2.745618s CPU (99.9%)

PHY-1001 : ===== DR Iter 12 =====
PHY-1002 : len = 634176, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 12; 2.922284s wall, 2.870418s user + 0.000000s system = 2.870418s CPU (98.2%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1002 : len = 634160, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 13; 2.719680s wall, 2.698817s user + 0.015600s system = 2.714417s CPU (99.8%)

PHY-1001 : ===== DR Iter 14 =====
PHY-1002 : len = 634176, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 14; 2.939120s wall, 2.964019s user + 0.000000s system = 2.964019s CPU (100.8%)

PHY-1001 : ===== DR Iter 15 =====
PHY-1002 : len = 634160, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 15; 2.760150s wall, 2.730018s user + 0.000000s system = 2.730018s CPU (98.9%)

PHY-1001 : ===== DR Iter 16 =====
PHY-1002 : len = 634176, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 16; 2.900972s wall, 2.886019s user + 0.000000s system = 2.886019s CPU (99.5%)

PHY-1001 : ===== DR Iter 17 =====
PHY-1002 : len = 634160, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 17; 2.739898s wall, 2.698817s user + 0.000000s system = 2.698817s CPU (98.5%)

PHY-1001 : ===== DR Iter 18 =====
PHY-1002 : len = 634176, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 18; 2.898912s wall, 2.870418s user + 0.015600s system = 2.886019s CPU (99.6%)

PHY-1001 : ===== DR Iter 19 =====
PHY-1002 : len = 634160, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 19; 2.760227s wall, 2.745618s user + 0.000000s system = 2.745618s CPU (99.5%)

PHY-1001 : ===== DR Iter 20 =====
PHY-1002 : len = 634176, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 20; 2.871306s wall, 2.839218s user + 0.015600s system = 2.854818s CPU (99.4%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 634224, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End LB Iter 9; 2.736457s wall, 2.714417s user + 0.015600s system = 2.730018s CPU (99.8%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 634224, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End LB Iter 10; 2.819218s wall, 2.792418s user + 0.000000s system = 2.792418s CPU (99.0%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 634224, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End LB Iter 11; 2.747950s wall, 2.745618s user + 0.000000s system = 2.745618s CPU (99.9%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 634224, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End LB Iter 12; 2.775291s wall, 2.776818s user + 0.000000s system = 2.776818s CPU (100.1%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 634224, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End LB Iter 13; 2.763406s wall, 2.714417s user + 0.000000s system = 2.714417s CPU (98.2%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 634240, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DC Iter 2; 2.626899s wall, 2.574016s user + 0.046800s system = 2.620817s CPU (99.8%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 634240, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DC Iter 3; 4.595877s wall, 4.539629s user + 0.015600s system = 4.555229s CPU (99.1%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 634304, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 4; 1.495206s wall, 1.482009s user + 0.000000s system = 1.482009s CPU (99.1%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 634304, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 5; 2.375753s wall, 2.371215s user + 0.000000s system = 2.371215s CPU (99.8%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 634448, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 6; 0.814578s wall, 0.811205s user + 0.000000s system = 0.811205s CPU (99.6%)

PHY-1001 : ==== DC Iter 6 ====
PHY-1002 : len = 634448, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 7; 1.632661s wall, 1.638011s user + 0.000000s system = 1.638011s CPU (100.3%)

PHY-1001 : ==== DC Iter 7 ====
PHY-1002 : len = 634496, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 634496
PHY-1001 : End DC Iter 8; 0.622788s wall, 0.639604s user + 0.000000s system = 0.639604s CPU (102.7%)

PHY-1001 : 12 feed throughs used by 11 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  145.928884s wall, 150.525365s user + 0.764405s system = 151.289770s CPU (103.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  156.991980s wall, 161.632636s user + 0.951606s system = 162.584242s CPU (103.6%)

RUN-1004 : used memory is 635 MB, reserved memory is 702 MB, peak memory is 731 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 4164   out of   4480   92.95%
#reg                 2884   out of   4480   64.38%
#le                  4206
  #lut only          1322   out of   4206   31.43%
  #reg only            42   out of   4206    1.00%
  #lut&reg           2842   out of   4206   67.57%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                4   out of      6   66.67%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.803195s wall, 2.730018s user + 0.109201s system = 2.839218s CPU (101.3%)

RUN-1004 : used memory is 635 MB, reserved memory is 702 MB, peak memory is 731 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26123, tnet num: 6102, tinst num: 2223, tnode num: 32030, tedge num: 43860.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 6102 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.015000s wall, 3.962425s user + 0.062400s system = 4.024826s CPU (100.2%)

RUN-1004 : used memory is 683 MB, reserved memory is 752 MB, peak memory is 731 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000100111000100110111011001 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2225
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 6104, pip num: 58401
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 941 valid insts, and 163593 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000100111000100110111011001 -f Quick_Start.btc" in  13.356471s wall, 25.365763s user + 0.062400s system = 25.428163s CPU (190.4%)

RUN-1004 : used memory is 704 MB, reserved memory is 773 MB, peak memory is 731 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
GUI-1001 : Delete h2h_haddrw successfully
GUI-1001 : Disable bus trigger net h2h_haddrw success
GUI-1001 : Enable bus trigger h2h_haddrw success
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=20,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=19,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=10) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc 256.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment clk  LOCATION = A3;  "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model OnePWM
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 8867/804 useful/useless nets, 8003/720 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 496 distributor mux.
SYN-1016 : Merged 488 instances.
SYN-1015 : Optimize round 1, 4353 better
SYN-1014 : Optimize round 2
SYN-1032 : 7570/2841 useful/useless nets, 6706/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 552 better
SYN-1014 : Optimize round 3
SYN-1032 : 7570/0 useful/useless nets, 6706/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.968150s wall, 2.995219s user + 0.031200s system = 3.026419s CPU (102.0%)

RUN-1004 : used memory is 588 MB, reserved memory is 673 MB, peak memory is 731 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Gate Statistics
#Basic gates         4042
  #and                705
  #nand                 0
  #or                 512
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                147
  #bufif1               0
  #MX21                 8
  #FADD                 0
  #DFF               2670
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2512

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1372   |2670   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 10 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.325162s wall, 1.201208s user + 0.093601s system = 1.294808s CPU (97.7%)

RUN-1004 : used memory is 590 MB, reserved memory is 676 MB, peak memory is 731 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 98 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 7733/0 useful/useless nets, 6870/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 10189/0 useful/useless nets, 9326/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1258 better
SYN-2501 : Optimize round 2
SYN-1032 : 10187/0 useful/useless nets, 9324/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 11035/0 useful/useless nets, 10172/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 41438, tnet num: 11026, tinst num: 10147, tnode num: 76933, tedge num: 78308.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.276509s wall, 1.263608s user + 0.000000s system = 1.263608s CPU (99.0%)

RUN-1004 : used memory is 591 MB, reserved memory is 676 MB, peak memory is 731 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11026 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3013 (4.11), #lev = 7 (3.92)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3013 (4.11), #lev = 7 (3.92)
SYN-2581 : Mapping with K=5, #lut = 3013 (4.11), #lev = 7 (3.92)
SYN-3001 : Logic optimization runtime opt =   0.50 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6502 instances into 3013 LUTs, name keeping = 49%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 7514/0 useful/useless nets, 6651/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2654 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3013 LUT to BLE ...
SYN-4008 : Packed 3013 LUT and 1296 SEQ to BLE.
SYN-4003 : Packing 1358 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1358 nodes)...
SYN-4004 : #1: Packed 508 SEQ (64505 nodes)...
SYN-4004 : #2: Packed 1234 SEQ (914253 nodes)...
SYN-4004 : #3: Packed 1357 SEQ (44547 nodes)...
SYN-4004 : #4: Packed 1358 SEQ (139 nodes)...
SYN-4004 : #5: Packed 1358 SEQ (0 nodes)...
SYN-4005 : Packed 1358 SEQ with LUT/SLICE
SYN-4006 : 381 single LUT's are left
SYN-4006 : 1358 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3013/3469 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 3938   out of   4480   87.90%
#reg                 2654   out of   4480   59.24%
#le                  3938
  #lut only          1284   out of   3938   32.61%
  #reg only             0   out of   3938    0.00%
  #lut&reg           2654   out of   3938   67.39%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3938  |3938  |2654  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  14.164492s wall, 13.977690s user + 0.062400s system = 14.040090s CPU (99.1%)

RUN-1004 : used memory is 634 MB, reserved memory is 715 MB, peak memory is 731 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 11 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.470335s wall, 2.371215s user + 0.109201s system = 2.480416s CPU (100.4%)

RUN-1004 : used memory is 634 MB, reserved memory is 715 MB, peak memory is 731 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 8 view nodes, 32 trigger nets, 77 data nets.
KIT-1004 : Chipwatcher code = 0001110000011001
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=32)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=32)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6360/120 useful/useless nets, 2688/80 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 349 better
SYN-1014 : Optimize round 2
SYN-1032 : 6157/203 useful/useless nets, 2485/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 6157/0 useful/useless nets, 2485/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  3.581548s wall, 3.588023s user + 0.031200s system = 3.619223s CPU (101.1%)

RUN-1004 : used memory is 634 MB, reserved memory is 715 MB, peak memory is 731 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6194/0 useful/useless nets, 2526/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 6185/0 useful/useless nets, 2517/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6337/0 useful/useless nets, 2669/0 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 38 better
SYN-2501 : Optimize round 2
SYN-1032 : 6305/0 useful/useless nets, 2637/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 6512/6 useful/useless nets, 2844/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 27936, tnet num: 6513, tinst num: 2839, tnode num: 36818, tedge num: 48369.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6513 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 246 instances into 110 LUTs, name keeping = 55%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6370/0 useful/useless nets, 2702/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 268 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 110 LUT to BLE ...
SYN-4008 : Packed 110 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 213 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (213 nodes)...
SYN-4004 : #1: Packed 45 SEQ (1088 nodes)...
SYN-4004 : #2: Packed 67 SEQ (15351 nodes)...
SYN-4004 : #3: Packed 99 SEQ (10893 nodes)...
SYN-4004 : #4: Packed 104 SEQ (12580 nodes)...
SYN-4004 : #5: Packed 118 SEQ (34550 nodes)...
SYN-4004 : #6: Packed 155 SEQ (31742 nodes)...
SYN-4004 : #7: Packed 168 SEQ (17023 nodes)...
SYN-4004 : #8: Packed 182 SEQ (14173 nodes)...
SYN-4004 : #9: Packed 187 SEQ (6510 nodes)...
SYN-4004 : #10: Packed 189 SEQ (4605 nodes)...
SYN-4005 : Packed 189 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 213 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 134/2334 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  3.594235s wall, 3.556823s user + 0.031200s system = 3.588023s CPU (99.8%)

RUN-1004 : used memory is 635 MB, reserved memory is 715 MB, peak memory is 731 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  7.519694s wall, 7.519248s user + 0.062400s system = 7.581649s CPU (100.8%)

RUN-1004 : used memory is 635 MB, reserved memory is 715 MB, peak memory is 731 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (99 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2244 instances
RUN-1001 : 1067 mslices, 1068 lslices, 98 pads, 5 brams, 0 dsps
RUN-1001 : There are total 6178 nets
RUN-1001 : 3121 nets have 2 pins
RUN-1001 : 2318 nets have [3 - 5] pins
RUN-1001 : 512 nets have [6 - 10] pins
RUN-1001 : 82 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2242 instances, 2135 slices, 42 macros(401 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26611, tnet num: 6176, tinst num: 2242, tnode num: 32633, tedge num: 44701.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6176 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.232284s wall, 1.232408s user + 0.015600s system = 1.248008s CPU (101.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 984505
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.428125
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(618): len = 590468, overlap = 211.75
PHY-3002 : Step(619): len = 420697, overlap = 280
PHY-3002 : Step(620): len = 345254, overlap = 300.75
PHY-3002 : Step(621): len = 256275, overlap = 336
PHY-3002 : Step(622): len = 207407, overlap = 349.5
PHY-3002 : Step(623): len = 186522, overlap = 358.25
PHY-3002 : Step(624): len = 149028, overlap = 380.75
PHY-3002 : Step(625): len = 132383, overlap = 389.5
PHY-3002 : Step(626): len = 118064, overlap = 396.5
PHY-3002 : Step(627): len = 103983, overlap = 406.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.13592e-06
PHY-3002 : Step(628): len = 101890, overlap = 407
PHY-3002 : Step(629): len = 101456, overlap = 406
PHY-3002 : Step(630): len = 106548, overlap = 398.5
PHY-3002 : Step(631): len = 104734, overlap = 394.5
PHY-3002 : Step(632): len = 106052, overlap = 386.25
PHY-3002 : Step(633): len = 109409, overlap = 379.75
PHY-3002 : Step(634): len = 115550, overlap = 367.75
PHY-3002 : Step(635): len = 114933, overlap = 364.5
PHY-3002 : Step(636): len = 114816, overlap = 364
PHY-3002 : Step(637): len = 116501, overlap = 363.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.27184e-06
PHY-3002 : Step(638): len = 116771, overlap = 363.75
PHY-3002 : Step(639): len = 120903, overlap = 363
PHY-3002 : Step(640): len = 123737, overlap = 357.25
PHY-3002 : Step(641): len = 126093, overlap = 345
PHY-3002 : Step(642): len = 127372, overlap = 338.75
PHY-3002 : Step(643): len = 131075, overlap = 327.75
PHY-3002 : Step(644): len = 131735, overlap = 320.5
PHY-3002 : Step(645): len = 132359, overlap = 318.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.54369e-06
PHY-3002 : Step(646): len = 132852, overlap = 316.5
PHY-3002 : Step(647): len = 135413, overlap = 310.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.8481e-06
PHY-3002 : Step(648): len = 136454, overlap = 303
PHY-3002 : Step(649): len = 144198, overlap = 287.5
PHY-3002 : Step(650): len = 148148, overlap = 273
PHY-3002 : Step(651): len = 149893, overlap = 267
PHY-3002 : Step(652): len = 152505, overlap = 262
PHY-3002 : Step(653): len = 156918, overlap = 247.75
PHY-3002 : Step(654): len = 159041, overlap = 243
PHY-3002 : Step(655): len = 159690, overlap = 237.75
PHY-3002 : Step(656): len = 160211, overlap = 235.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.36962e-05
PHY-3002 : Step(657): len = 160884, overlap = 234.75
PHY-3002 : Step(658): len = 161902, overlap = 230.5
PHY-3002 : Step(659): len = 163550, overlap = 228.25
PHY-3002 : Step(660): len = 171207, overlap = 212.25
PHY-3002 : Step(661): len = 172911, overlap = 206
PHY-3002 : Step(662): len = 172161, overlap = 203.5
PHY-3002 : Step(663): len = 172634, overlap = 200
PHY-3002 : Step(664): len = 172813, overlap = 195.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.64698e-05
PHY-3002 : Step(665): len = 174076, overlap = 195.75
PHY-3002 : Step(666): len = 176599, overlap = 193
PHY-3002 : Step(667): len = 180129, overlap = 189
PHY-3002 : Step(668): len = 183102, overlap = 185.5
PHY-3002 : Step(669): len = 183175, overlap = 184
PHY-3002 : Step(670): len = 183856, overlap = 188.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 4.28918e-05
PHY-3002 : Step(671): len = 185144, overlap = 184.25
PHY-3002 : Step(672): len = 186327, overlap = 187.5
PHY-3002 : Step(673): len = 188060, overlap = 187.75
PHY-3002 : Step(674): len = 188954, overlap = 183.75
PHY-3002 : Step(675): len = 189923, overlap = 181.5
PHY-3002 : Step(676): len = 190743, overlap = 180.75
PHY-3002 : Step(677): len = 192122, overlap = 181.75
PHY-3002 : Step(678): len = 193358, overlap = 179.5
PHY-3002 : Step(679): len = 193603, overlap = 176
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007510s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (207.7%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 96%, beta_incr = 0.428125
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.251678s wall, 1.248008s user + 0.000000s system = 1.248008s CPU (99.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6176 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.750046s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (101.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.06022e-06
PHY-3002 : Step(680): len = 197446, overlap = 155.25
PHY-3002 : Step(681): len = 196851, overlap = 151
PHY-3002 : Step(682): len = 195300, overlap = 151.5
PHY-3002 : Step(683): len = 193318, overlap = 159
PHY-3002 : Step(684): len = 190780, overlap = 160.75
PHY-3002 : Step(685): len = 187608, overlap = 174.5
PHY-3002 : Step(686): len = 184263, overlap = 182.5
PHY-3002 : Step(687): len = 180962, overlap = 187.75
PHY-3002 : Step(688): len = 178036, overlap = 191.75
PHY-3002 : Step(689): len = 177025, overlap = 197.5
PHY-3002 : Step(690): len = 176180, overlap = 205.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.61204e-05
PHY-3002 : Step(691): len = 179521, overlap = 200.25
PHY-3002 : Step(692): len = 187904, overlap = 183.25
PHY-3002 : Step(693): len = 189055, overlap = 175.25
PHY-3002 : Step(694): len = 189788, overlap = 173.5
PHY-3002 : Step(695): len = 190977, overlap = 168.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.22409e-05
PHY-3002 : Step(696): len = 198679, overlap = 157.25
PHY-3002 : Step(697): len = 210541, overlap = 140.75
PHY-3002 : Step(698): len = 209549, overlap = 137.5
PHY-3002 : Step(699): len = 209434, overlap = 134.5
PHY-3002 : Step(700): len = 209287, overlap = 131.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.44114e-05
PHY-3002 : Step(701): len = 216731, overlap = 126.5
PHY-3002 : Step(702): len = 223932, overlap = 120.25
PHY-3002 : Step(703): len = 223454, overlap = 121.25
PHY-3002 : Step(704): len = 223377, overlap = 119.25
PHY-3002 : Step(705): len = 223166, overlap = 114.5
PHY-3002 : Step(706): len = 223916, overlap = 110.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000128823
PHY-3002 : Step(707): len = 228092, overlap = 105
PHY-3002 : Step(708): len = 230408, overlap = 99.5
PHY-3002 : Step(709): len = 232127, overlap = 95.5
PHY-3002 : Step(710): len = 234418, overlap = 98
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000257646
PHY-3002 : Step(711): len = 237941, overlap = 95.75
PHY-3002 : Step(712): len = 241886, overlap = 98.75
PHY-3002 : Step(713): len = 243685, overlap = 102.5
PHY-3002 : Step(714): len = 244006, overlap = 103.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 96%, beta_incr = 0.428125
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.208927s wall, 1.201208s user + 0.000000s system = 1.201208s CPU (99.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6176 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.777135s wall, 0.780005s user + 0.015600s system = 0.795605s CPU (102.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000100698
PHY-3002 : Step(715): len = 246019, overlap = 182
PHY-3002 : Step(716): len = 242217, overlap = 175
PHY-3002 : Step(717): len = 238026, overlap = 178
PHY-3002 : Step(718): len = 233530, overlap = 181
PHY-3002 : Step(719): len = 228839, overlap = 187.5
PHY-3002 : Step(720): len = 224341, overlap = 191
PHY-3002 : Step(721): len = 219430, overlap = 199.5
PHY-3002 : Step(722): len = 215654, overlap = 197
PHY-3002 : Step(723): len = 213123, overlap = 198.5
PHY-3002 : Step(724): len = 211131, overlap = 202
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000201395
PHY-3002 : Step(725): len = 220383, overlap = 187.25
PHY-3002 : Step(726): len = 223690, overlap = 185.75
PHY-3002 : Step(727): len = 224815, overlap = 175.25
PHY-3002 : Step(728): len = 225791, overlap = 176.75
PHY-3002 : Step(729): len = 226500, overlap = 175.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00038753
PHY-3002 : Step(730): len = 231304, overlap = 171
PHY-3002 : Step(731): len = 235388, overlap = 167.5
PHY-3002 : Step(732): len = 238788, overlap = 168.25
PHY-3002 : Step(733): len = 239263, overlap = 169.25
PHY-3002 : Step(734): len = 239592, overlap = 167
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000703069
PHY-3002 : Step(735): len = 243924, overlap = 164.75
PHY-3002 : Step(736): len = 245375, overlap = 160.5
PHY-3002 : Step(737): len = 247094, overlap = 157.75
PHY-3002 : Step(738): len = 248480, overlap = 153.75
PHY-3002 : Step(739): len = 249306, overlap = 153.5
PHY-3002 : Step(740): len = 249834, overlap = 154.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00130945
PHY-3002 : Step(741): len = 251638, overlap = 152.75
PHY-3002 : Step(742): len = 252811, overlap = 149.75
PHY-3002 : Step(743): len = 254192, overlap = 150.75
PHY-3002 : Step(744): len = 254861, overlap = 152.25
PHY-3002 : Step(745): len = 255760, overlap = 150.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00217307
PHY-3002 : Step(746): len = 256765, overlap = 151.25
PHY-3002 : Step(747): len = 258053, overlap = 151.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00280057
PHY-3002 : Step(748): len = 258349, overlap = 150.75
PHY-3002 : Step(749): len = 259622, overlap = 152.25
PHY-3002 : Step(750): len = 260280, overlap = 153.25
PHY-3002 : Step(751): len = 260738, overlap = 154.5
PHY-3002 : Step(752): len = 261155, overlap = 156.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00395947
PHY-3002 : Step(753): len = 261594, overlap = 155.5
PHY-3002 : Step(754): len = 262376, overlap = 153.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00452327
PHY-3002 : Step(755): len = 262587, overlap = 154.75
PHY-3002 : Step(756): len = 263192, overlap = 153
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00486803
PHY-3002 : Step(757): len = 263358, overlap = 153
PHY-3002 : Step(758): len = 264160, overlap = 152.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00530678
PHY-3002 : Step(759): len = 264249, overlap = 153
PHY-3002 : Step(760): len = 264696, overlap = 154.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00595712
PHY-3002 : Step(761): len = 264838, overlap = 154
PHY-3002 : Step(762): len = 265242, overlap = 154.25
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0069487
PHY-3002 : Step(763): len = 265373, overlap = 153.5
PHY-3002 : Step(764): len = 265915, overlap = 154.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.246234s wall, 0.109201s user + 0.171601s system = 0.280802s CPU (114.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 96%, beta_incr = 0.428125
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.229825s wall, 1.232408s user + 0.000000s system = 1.232408s CPU (100.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6176 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.775054s wall, 0.795605s user + 0.000000s system = 0.795605s CPU (102.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000530443
PHY-3002 : Step(765): len = 268398, overlap = 78.25
PHY-3002 : Step(766): len = 265730, overlap = 91.75
PHY-3002 : Step(767): len = 261722, overlap = 106.75
PHY-3002 : Step(768): len = 259274, overlap = 120.5
PHY-3002 : Step(769): len = 256942, overlap = 122.25
PHY-3002 : Step(770): len = 255693, overlap = 129
PHY-3002 : Step(771): len = 254885, overlap = 130.5
PHY-3002 : Step(772): len = 254103, overlap = 134.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00106089
PHY-3002 : Step(773): len = 256605, overlap = 126.75
PHY-3002 : Step(774): len = 257283, overlap = 124.25
PHY-3002 : Step(775): len = 258345, overlap = 122
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00189012
PHY-3002 : Step(776): len = 259331, overlap = 122.25
PHY-3002 : Step(777): len = 260496, overlap = 117.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.239458s wall, 0.249602s user + 0.000000s system = 0.249602s CPU (104.2%)

PHY-3001 : Legalized: Len = 280442, Over = 0
PHY-3001 : Spreading special nets. 42 overflows in 750 tiles.
PHY-3001 : 74 instances has been re-located, deltaX = 135, deltaY = 97.
PHY-3001 : Final: Len = 284961, Over = 0
RUN-1003 : finish command "place" in  27.969619s wall, 39.015850s user + 1.653611s system = 40.669461s CPU (145.4%)

RUN-1004 : used memory is 635 MB, reserved memory is 715 MB, peak memory is 731 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 3009 to 2272
PHY-1001 : Pin misalignment score is improved from 2272 to 2240
PHY-1001 : Pin misalignment score is improved from 2240 to 2234
PHY-1001 : Pin misalignment score is improved from 2234 to 2233
PHY-1001 : Pin misalignment score is improved from 2233 to 2233
PHY-1001 : Pin local connectivity score is improved from 261 to 0
PHY-1001 : Pin misalignment score is improved from 2343 to 2283
PHY-1001 : Pin misalignment score is improved from 2283 to 2275
PHY-1001 : Pin misalignment score is improved from 2275 to 2275
PHY-1001 : Pin local connectivity score is improved from 46 to 0
PHY-1001 : End pin swap;  3.784214s wall, 3.712824s user + 0.031200s system = 3.744024s CPU (98.9%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2244 instances
RUN-1001 : 1067 mslices, 1068 lslices, 98 pads, 5 brams, 0 dsps
RUN-1001 : There are total 6178 nets
RUN-1001 : 3121 nets have 2 pins
RUN-1001 : 2318 nets have [3 - 5] pins
RUN-1001 : 512 nets have [6 - 10] pins
RUN-1001 : 82 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 358784, over cnt = 1938(24%), over = 3944, worst = 14
PHY-1002 : len = 368440, over cnt = 1726(21%), over = 2796, worst = 8
PHY-1002 : len = 377096, over cnt = 1636(20%), over = 2320, worst = 6
PHY-1002 : len = 404400, over cnt = 1303(16%), over = 1464, worst = 4
PHY-1002 : len = 423352, over cnt = 1119(13%), over = 1181, worst = 3
PHY-1002 : len = 443040, over cnt = 1031(12%), over = 1068, worst = 3
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26611, tnet num: 6176, tinst num: 2242, tnode num: 32633, tedge num: 44701.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6176 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 89 out of 6178 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6176 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.862628s wall, 5.850038s user + 0.046800s system = 5.896838s CPU (100.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 40616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.268754s wall, 0.265202s user + 0.000000s system = 0.265202s CPU (98.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 80984, over cnt = 23(0%), over = 24, worst = 2
PHY-1001 : End Routed; 2.102748s wall, 2.074813s user + 0.000000s system = 2.074813s CPU (98.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 80464, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.049195s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (95.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 80464, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.014218s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (219.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 80464, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.014688s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (212.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 80464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 4; 0.010941s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (285.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 73% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 754560, over cnt = 2658(1%), over = 2755, worst = 3
PHY-1001 : End Routed; 32.790361s wall, 38.953450s user + 0.249602s system = 39.203051s CPU (119.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 674168, over cnt = 1600(0%), over = 1611, worst = 2
PHY-1001 : End DR Iter 1; 24.225851s wall, 24.133355s user + 0.000000s system = 24.133355s CPU (99.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 658008, over cnt = 848(0%), over = 851, worst = 2
PHY-1001 : End DR Iter 2; 7.157451s wall, 7.113646s user + 0.000000s system = 7.113646s CPU (99.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 664080, over cnt = 382(0%), over = 382, worst = 1
PHY-1001 : End DR Iter 3; 3.099762s wall, 3.104420s user + 0.000000s system = 3.104420s CPU (100.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 669736, over cnt = 166(0%), over = 166, worst = 1
PHY-1001 : End DR Iter 4; 2.644974s wall, 2.620817s user + 0.000000s system = 2.620817s CPU (99.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 675384, over cnt = 73(0%), over = 73, worst = 1
PHY-1001 : End DR Iter 5; 1.578280s wall, 1.575610s user + 0.000000s system = 1.575610s CPU (99.8%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 679024, over cnt = 34(0%), over = 34, worst = 1
PHY-1001 : End DR Iter 6; 2.475435s wall, 2.496016s user + 0.000000s system = 2.496016s CPU (100.8%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 681632, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End DR Iter 7; 3.311024s wall, 3.291621s user + 0.000000s system = 3.291621s CPU (99.4%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 682176, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End DR Iter 8; 3.470654s wall, 3.447622s user + 0.015600s system = 3.463222s CPU (99.8%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 682176, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End DR Iter 9; 3.165222s wall, 3.151220s user + 0.000000s system = 3.151220s CPU (99.6%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 682176, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End DR Iter 10; 3.179239s wall, 3.120020s user + 0.000000s system = 3.120020s CPU (98.1%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 682176, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End LB Iter 9; 3.092527s wall, 3.073220s user + 0.000000s system = 3.073220s CPU (99.4%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 682176, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End LB Iter 10; 3.193035s wall, 3.198021s user + 0.000000s system = 3.198021s CPU (100.2%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 682176, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End LB Iter 11; 3.199496s wall, 3.182420s user + 0.000000s system = 3.182420s CPU (99.5%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 682176, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End LB Iter 12; 3.170076s wall, 3.120020s user + 0.000000s system = 3.120020s CPU (98.4%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 682176, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End LB Iter 13; 3.178926s wall, 3.151220s user + 0.000000s system = 3.151220s CPU (99.1%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 682368, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DC Iter 2; 4.621280s wall, 4.586429s user + 0.000000s system = 4.586429s CPU (99.2%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 682752, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DC Iter 3; 8.612530s wall, 8.517655s user + 0.031200s system = 8.548855s CPU (99.3%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 683272, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 4; 2.224546s wall, 2.184014s user + 0.015600s system = 2.199614s CPU (98.9%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 683280, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 5; 2.216689s wall, 2.215214s user + 0.000000s system = 2.215214s CPU (99.9%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 683360, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 6; 0.902215s wall, 0.889206s user + 0.000000s system = 0.889206s CPU (98.6%)

PHY-1001 : ==== DC Iter 6 ====
PHY-1002 : len = 683360, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 7; 1.653386s wall, 1.622410s user + 0.015600s system = 1.638011s CPU (99.1%)

PHY-1001 : ==== DC Iter 7 ====
PHY-1002 : len = 683384, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 683384
PHY-1001 : End DC Iter 8; 0.868797s wall, 0.858005s user + 0.000000s system = 0.858005s CPU (98.8%)

PHY-1001 : 7 feed throughs used by 7 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  134.299423s wall, 139.776896s user + 0.405603s system = 140.182499s CPU (104.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  144.090241s wall, 149.495758s user + 0.530403s system = 150.026162s CPU (104.1%)

RUN-1004 : used memory is 682 MB, reserved memory is 751 MB, peak memory is 731 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 4227   out of   4480   94.35%
#reg                 2922   out of   4480   65.22%
#le                  4251
  #lut only          1329   out of   4251   31.26%
  #reg only            24   out of   4251    0.56%
  #lut&reg           2898   out of   4251   68.17%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  3.006009s wall, 2.917219s user + 0.109201s system = 3.026419s CPU (100.7%)

RUN-1004 : used memory is 682 MB, reserved memory is 751 MB, peak memory is 731 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26611, tnet num: 6176, tinst num: 2246, tnode num: 32633, tedge num: 44701.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 6176 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.129794s wall, 4.196427s user + 0.218401s system = 4.414828s CPU (106.9%)

RUN-1004 : used memory is 721 MB, reserved memory is 791 MB, peak memory is 731 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000010000000001110000011001 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2248
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 6178, pip num: 60847
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 943 valid insts, and 169339 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000010000000001110000011001 -f Quick_Start.btc" in  11.666846s wall, 20.794933s user + 0.031200s system = 20.826134s CPU (178.5%)

RUN-1004 : used memory is 739 MB, reserved memory is 808 MB, peak memory is 747 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  6.664003s wall, 0.358802s user + 0.109201s system = 0.468003s CPU (7.0%)

RUN-1004 : used memory is 761 MB, reserved memory is 829 MB, peak memory is 761 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  8.198431s wall, 1.341609s user + 0.124801s system = 1.466409s CPU (17.9%)

RUN-1004 : used memory is 750 MB, reserved memory is 819 MB, peak memory is 761 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 101000000000000000000000000000000000000000000000000000000000000000100001000000000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000011011101000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
SYN-2541 : Attrs-to-init for 5 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x77_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x77_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x77_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x77_sub_000000_048
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_2048x77_sub_000000_064
KIT-1004 : ChipWatcher: write ctrl reg value: 101000000000000000000000000000000000000000000000000000000000000000100001000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 101000000000000000000000000000000000000000000000000000000000000000100001000000000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000010101110010
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
SYN-2541 : Attrs-to-init for 5 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x77_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x77_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x77_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x77_sub_000000_048
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_2048x77_sub_000000_064
KIT-1004 : ChipWatcher: write ctrl reg value: 101000000000000000000000000000000000000000000000000000000000000000100001000000000000000000000000
GUI-1001 : User closes chip watcher ...
