#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x271e4f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26f4f20 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x271f7f0 .functor NOT 1, L_0x274b810, C4<0>, C4<0>, C4<0>;
L_0x274b5a0 .functor XOR 1, L_0x274b460, L_0x274b500, C4<0>, C4<0>;
L_0x274b700 .functor XOR 1, L_0x274b5a0, L_0x274b660, C4<0>, C4<0>;
v0x2746500_0 .net *"_ivl_10", 0 0, L_0x274b660;  1 drivers
v0x2746600_0 .net *"_ivl_12", 0 0, L_0x274b700;  1 drivers
v0x27466e0_0 .net *"_ivl_2", 0 0, L_0x27490a0;  1 drivers
v0x27467a0_0 .net *"_ivl_4", 0 0, L_0x274b460;  1 drivers
v0x2746880_0 .net *"_ivl_6", 0 0, L_0x274b500;  1 drivers
v0x27469b0_0 .net *"_ivl_8", 0 0, L_0x274b5a0;  1 drivers
v0x2746a90_0 .net "a", 0 0, v0x2742c80_0;  1 drivers
v0x2746b30_0 .net "b", 0 0, v0x2742d20_0;  1 drivers
v0x2746bd0_0 .net "c", 0 0, v0x2742dc0_0;  1 drivers
v0x2746c70_0 .var "clk", 0 0;
v0x2746d10_0 .net "d", 0 0, v0x2742f30_0;  1 drivers
v0x2746db0_0 .net "out_dut", 0 0, L_0x274b300;  1 drivers
v0x2746e50_0 .net "out_ref", 0 0, L_0x2747d10;  1 drivers
v0x2746ef0_0 .var/2u "stats1", 159 0;
v0x2746f90_0 .var/2u "strobe", 0 0;
v0x2747030_0 .net "tb_match", 0 0, L_0x274b810;  1 drivers
v0x27470f0_0 .net "tb_mismatch", 0 0, L_0x271f7f0;  1 drivers
v0x27471b0_0 .net "wavedrom_enable", 0 0, v0x2743020_0;  1 drivers
v0x2747250_0 .net "wavedrom_title", 511 0, v0x27430c0_0;  1 drivers
L_0x27490a0 .concat [ 1 0 0 0], L_0x2747d10;
L_0x274b460 .concat [ 1 0 0 0], L_0x2747d10;
L_0x274b500 .concat [ 1 0 0 0], L_0x274b300;
L_0x274b660 .concat [ 1 0 0 0], L_0x2747d10;
L_0x274b810 .cmp/eeq 1, L_0x27490a0, L_0x274b700;
S_0x26f8e50 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x26f4f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x270f700 .functor NOT 1, v0x2742dc0_0, C4<0>, C4<0>, C4<0>;
L_0x27200b0 .functor NOT 1, v0x2742d20_0, C4<0>, C4<0>, C4<0>;
L_0x2747460 .functor AND 1, L_0x270f700, L_0x27200b0, C4<1>, C4<1>;
L_0x2747500 .functor NOT 1, v0x2742f30_0, C4<0>, C4<0>, C4<0>;
L_0x2747630 .functor NOT 1, v0x2742c80_0, C4<0>, C4<0>, C4<0>;
L_0x2747730 .functor AND 1, L_0x2747500, L_0x2747630, C4<1>, C4<1>;
L_0x2747810 .functor OR 1, L_0x2747460, L_0x2747730, C4<0>, C4<0>;
L_0x27478d0 .functor AND 1, v0x2742c80_0, v0x2742dc0_0, C4<1>, C4<1>;
L_0x2747990 .functor AND 1, L_0x27478d0, v0x2742f30_0, C4<1>, C4<1>;
L_0x2747a50 .functor OR 1, L_0x2747810, L_0x2747990, C4<0>, C4<0>;
L_0x2747bc0 .functor AND 1, v0x2742d20_0, v0x2742dc0_0, C4<1>, C4<1>;
L_0x2747c30 .functor AND 1, L_0x2747bc0, v0x2742f30_0, C4<1>, C4<1>;
L_0x2747d10 .functor OR 1, L_0x2747a50, L_0x2747c30, C4<0>, C4<0>;
v0x271fa60_0 .net *"_ivl_0", 0 0, L_0x270f700;  1 drivers
v0x271fb00_0 .net *"_ivl_10", 0 0, L_0x2747730;  1 drivers
v0x2741470_0 .net *"_ivl_12", 0 0, L_0x2747810;  1 drivers
v0x2741530_0 .net *"_ivl_14", 0 0, L_0x27478d0;  1 drivers
v0x2741610_0 .net *"_ivl_16", 0 0, L_0x2747990;  1 drivers
v0x2741740_0 .net *"_ivl_18", 0 0, L_0x2747a50;  1 drivers
v0x2741820_0 .net *"_ivl_2", 0 0, L_0x27200b0;  1 drivers
v0x2741900_0 .net *"_ivl_20", 0 0, L_0x2747bc0;  1 drivers
v0x27419e0_0 .net *"_ivl_22", 0 0, L_0x2747c30;  1 drivers
v0x2741ac0_0 .net *"_ivl_4", 0 0, L_0x2747460;  1 drivers
v0x2741ba0_0 .net *"_ivl_6", 0 0, L_0x2747500;  1 drivers
v0x2741c80_0 .net *"_ivl_8", 0 0, L_0x2747630;  1 drivers
v0x2741d60_0 .net "a", 0 0, v0x2742c80_0;  alias, 1 drivers
v0x2741e20_0 .net "b", 0 0, v0x2742d20_0;  alias, 1 drivers
v0x2741ee0_0 .net "c", 0 0, v0x2742dc0_0;  alias, 1 drivers
v0x2741fa0_0 .net "d", 0 0, v0x2742f30_0;  alias, 1 drivers
v0x2742060_0 .net "out", 0 0, L_0x2747d10;  alias, 1 drivers
S_0x27421c0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x26f4f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x2742c80_0 .var "a", 0 0;
v0x2742d20_0 .var "b", 0 0;
v0x2742dc0_0 .var "c", 0 0;
v0x2742e90_0 .net "clk", 0 0, v0x2746c70_0;  1 drivers
v0x2742f30_0 .var "d", 0 0;
v0x2743020_0 .var "wavedrom_enable", 0 0;
v0x27430c0_0 .var "wavedrom_title", 511 0;
S_0x2742460 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x27421c0;
 .timescale -12 -12;
v0x27426c0_0 .var/2s "count", 31 0;
E_0x2709a90/0 .event negedge, v0x2742e90_0;
E_0x2709a90/1 .event posedge, v0x2742e90_0;
E_0x2709a90 .event/or E_0x2709a90/0, E_0x2709a90/1;
E_0x2709ce0 .event negedge, v0x2742e90_0;
E_0x26f19f0 .event posedge, v0x2742e90_0;
S_0x27427c0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x27421c0;
 .timescale -12 -12;
v0x27429c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2742aa0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x27421c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2743220 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x26f4f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x2747e70 .functor NOT 1, v0x2742d20_0, C4<0>, C4<0>, C4<0>;
L_0x2747ee0 .functor AND 1, v0x2742c80_0, L_0x2747e70, C4<1>, C4<1>;
L_0x2747fc0 .functor NOT 1, v0x2742dc0_0, C4<0>, C4<0>, C4<0>;
L_0x2748030 .functor AND 1, L_0x2747ee0, L_0x2747fc0, C4<1>, C4<1>;
L_0x2748170 .functor AND 1, L_0x2748030, v0x2742f30_0, C4<1>, C4<1>;
L_0x2748230 .functor NOT 1, v0x2742d20_0, C4<0>, C4<0>, C4<0>;
L_0x27482e0 .functor AND 1, v0x2742c80_0, L_0x2748230, C4<1>, C4<1>;
L_0x27483a0 .functor AND 1, L_0x27482e0, v0x2742dc0_0, C4<1>, C4<1>;
L_0x27485c0 .functor AND 1, L_0x27483a0, v0x2742f30_0, C4<1>, C4<1>;
L_0x2748790 .functor AND 1, v0x2742c80_0, v0x2742d20_0, C4<1>, C4<1>;
L_0x2748a80 .functor AND 1, L_0x2748790, v0x2742dc0_0, C4<1>, C4<1>;
L_0x2748af0 .functor NOT 1, v0x2742f30_0, C4<0>, C4<0>, C4<0>;
L_0x2748bd0 .functor AND 1, L_0x2748a80, L_0x2748af0, C4<1>, C4<1>;
L_0x2748ce0 .functor NOT 1, v0x2742c80_0, C4<0>, C4<0>, C4<0>;
L_0x2748b60 .functor AND 1, L_0x2748ce0, v0x2742d20_0, C4<1>, C4<1>;
L_0x2748e20 .functor AND 1, L_0x2748b60, v0x2742dc0_0, C4<1>, C4<1>;
L_0x2748f70 .functor AND 1, L_0x2748e20, v0x2742f30_0, C4<1>, C4<1>;
L_0x2749030 .functor NOT 1, v0x2742d20_0, C4<0>, C4<0>, C4<0>;
L_0x2749140 .functor AND 1, v0x2742c80_0, L_0x2749030, C4<1>, C4<1>;
L_0x2749200 .functor NOT 1, v0x2742dc0_0, C4<0>, C4<0>, C4<0>;
L_0x2749320 .functor AND 1, L_0x2749140, L_0x2749200, C4<1>, C4<1>;
L_0x2749430 .functor NOT 1, v0x2742f30_0, C4<0>, C4<0>, C4<0>;
L_0x2749560 .functor AND 1, L_0x2749320, L_0x2749430, C4<1>, C4<1>;
L_0x2749670 .functor NOT 1, v0x2742d20_0, C4<0>, C4<0>, C4<0>;
L_0x27497b0 .functor AND 1, v0x2742c80_0, L_0x2749670, C4<1>, C4<1>;
L_0x2749870 .functor AND 1, L_0x27497b0, v0x2742dc0_0, C4<1>, C4<1>;
L_0x2749a10 .functor NOT 1, v0x2742f30_0, C4<0>, C4<0>, C4<0>;
L_0x2749a80 .functor AND 1, L_0x2749870, L_0x2749a10, C4<1>, C4<1>;
L_0x2749cb0 .functor NOT 1, v0x2742c80_0, C4<0>, C4<0>, C4<0>;
L_0x2749d20 .functor NOT 1, v0x2742d20_0, C4<0>, C4<0>, C4<0>;
L_0x2749e90 .functor AND 1, L_0x2749cb0, L_0x2749d20, C4<1>, C4<1>;
L_0x2749fd0 .functor AND 1, L_0x2749e90, v0x2742dc0_0, C4<1>, C4<1>;
L_0x274a1a0 .functor AND 1, L_0x2749fd0, v0x2742f30_0, C4<1>, C4<1>;
L_0x274a260 .functor AND 1, v0x2742c80_0, v0x2742d20_0, C4<1>, C4<1>;
L_0x274a3f0 .functor NOT 1, v0x2742dc0_0, C4<0>, C4<0>, C4<0>;
L_0x274a460 .functor AND 1, L_0x274a260, L_0x274a3f0, C4<1>, C4<1>;
L_0x274a6d0 .functor NOT 1, v0x2742f30_0, C4<0>, C4<0>, C4<0>;
L_0x274a740 .functor AND 1, L_0x274a460, L_0x274a6d0, C4<1>, C4<1>;
L_0x274a5a0 .functor OR 1, L_0x2748170, L_0x27485c0, C4<0>, C4<0>;
L_0x274a990 .functor OR 1, L_0x274a5a0, L_0x2748bd0, C4<0>, C4<0>;
L_0x274abf0 .functor OR 1, L_0x274a990, L_0x2748f70, C4<0>, C4<0>;
L_0x274ad00 .functor OR 1, L_0x274abf0, L_0x2749560, C4<0>, C4<0>;
L_0x274af70 .functor OR 1, L_0x274ad00, L_0x2749a80, C4<0>, C4<0>;
L_0x274b080 .functor OR 1, L_0x274af70, L_0x274a1a0, C4<0>, C4<0>;
L_0x274b300 .functor OR 1, L_0x274b080, L_0x274a740, C4<0>, C4<0>;
v0x2743510_0 .net *"_ivl_0", 0 0, L_0x2747e70;  1 drivers
v0x27435f0_0 .net *"_ivl_10", 0 0, L_0x2748230;  1 drivers
v0x27436d0_0 .net *"_ivl_12", 0 0, L_0x27482e0;  1 drivers
v0x27437c0_0 .net *"_ivl_14", 0 0, L_0x27483a0;  1 drivers
v0x27438a0_0 .net *"_ivl_18", 0 0, L_0x2748790;  1 drivers
v0x27439d0_0 .net *"_ivl_2", 0 0, L_0x2747ee0;  1 drivers
v0x2743ab0_0 .net *"_ivl_20", 0 0, L_0x2748a80;  1 drivers
v0x2743b90_0 .net *"_ivl_22", 0 0, L_0x2748af0;  1 drivers
v0x2743c70_0 .net *"_ivl_26", 0 0, L_0x2748ce0;  1 drivers
v0x2743d50_0 .net *"_ivl_28", 0 0, L_0x2748b60;  1 drivers
v0x2743e30_0 .net *"_ivl_30", 0 0, L_0x2748e20;  1 drivers
v0x2743f10_0 .net *"_ivl_34", 0 0, L_0x2749030;  1 drivers
v0x2743ff0_0 .net *"_ivl_36", 0 0, L_0x2749140;  1 drivers
v0x27440d0_0 .net *"_ivl_38", 0 0, L_0x2749200;  1 drivers
v0x27441b0_0 .net *"_ivl_4", 0 0, L_0x2747fc0;  1 drivers
v0x2744290_0 .net *"_ivl_40", 0 0, L_0x2749320;  1 drivers
v0x2744370_0 .net *"_ivl_42", 0 0, L_0x2749430;  1 drivers
v0x2744560_0 .net *"_ivl_46", 0 0, L_0x2749670;  1 drivers
v0x2744640_0 .net *"_ivl_48", 0 0, L_0x27497b0;  1 drivers
v0x2744720_0 .net *"_ivl_50", 0 0, L_0x2749870;  1 drivers
v0x2744800_0 .net *"_ivl_52", 0 0, L_0x2749a10;  1 drivers
v0x27448e0_0 .net *"_ivl_56", 0 0, L_0x2749cb0;  1 drivers
v0x27449c0_0 .net *"_ivl_58", 0 0, L_0x2749d20;  1 drivers
v0x2744aa0_0 .net *"_ivl_6", 0 0, L_0x2748030;  1 drivers
v0x2744b80_0 .net *"_ivl_60", 0 0, L_0x2749e90;  1 drivers
v0x2744c60_0 .net *"_ivl_62", 0 0, L_0x2749fd0;  1 drivers
v0x2744d40_0 .net *"_ivl_66", 0 0, L_0x274a260;  1 drivers
v0x2744e20_0 .net *"_ivl_68", 0 0, L_0x274a3f0;  1 drivers
v0x2744f00_0 .net *"_ivl_70", 0 0, L_0x274a460;  1 drivers
v0x2744fe0_0 .net *"_ivl_72", 0 0, L_0x274a6d0;  1 drivers
v0x27450c0_0 .net *"_ivl_76", 0 0, L_0x274a5a0;  1 drivers
v0x27451a0_0 .net *"_ivl_78", 0 0, L_0x274a990;  1 drivers
v0x2745280_0 .net *"_ivl_80", 0 0, L_0x274abf0;  1 drivers
v0x2745570_0 .net *"_ivl_82", 0 0, L_0x274ad00;  1 drivers
v0x2745650_0 .net *"_ivl_84", 0 0, L_0x274af70;  1 drivers
v0x2745730_0 .net *"_ivl_86", 0 0, L_0x274b080;  1 drivers
v0x2745810_0 .net "a", 0 0, v0x2742c80_0;  alias, 1 drivers
v0x27458b0_0 .net "b", 0 0, v0x2742d20_0;  alias, 1 drivers
v0x27459a0_0 .net "c", 0 0, v0x2742dc0_0;  alias, 1 drivers
v0x2745a90_0 .net "d", 0 0, v0x2742f30_0;  alias, 1 drivers
v0x2745b80_0 .net "out", 0 0, L_0x274b300;  alias, 1 drivers
v0x2745c40_0 .net "w1", 0 0, L_0x2748170;  1 drivers
v0x2745d00_0 .net "w2", 0 0, L_0x27485c0;  1 drivers
v0x2745dc0_0 .net "w3", 0 0, L_0x2748bd0;  1 drivers
v0x2745e80_0 .net "w4", 0 0, L_0x2748f70;  1 drivers
v0x2745f40_0 .net "w5", 0 0, L_0x2749560;  1 drivers
v0x2746000_0 .net "w6", 0 0, L_0x2749a80;  1 drivers
v0x27460c0_0 .net "w7", 0 0, L_0x274a1a0;  1 drivers
v0x2746180_0 .net "w8", 0 0, L_0x274a740;  1 drivers
S_0x27462e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x26f4f20;
 .timescale -12 -12;
E_0x2709830 .event anyedge, v0x2746f90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2746f90_0;
    %nor/r;
    %assign/vec4 v0x2746f90_0, 0;
    %wait E_0x2709830;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27421c0;
T_3 ;
    %fork t_1, S_0x2742460;
    %jmp t_0;
    .scope S_0x2742460;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27426c0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2742f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2742dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2742d20_0, 0;
    %assign/vec4 v0x2742c80_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26f19f0;
    %load/vec4 v0x27426c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x27426c0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2742f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2742dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2742d20_0, 0;
    %assign/vec4 v0x2742c80_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x2709ce0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2742aa0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2709a90;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x2742c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2742d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2742dc0_0, 0;
    %assign/vec4 v0x2742f30_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x27421c0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x26f4f20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2746c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2746f90_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x26f4f20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x2746c70_0;
    %inv;
    %store/vec4 v0x2746c70_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x26f4f20;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2742e90_0, v0x27470f0_0, v0x2746a90_0, v0x2746b30_0, v0x2746bd0_0, v0x2746d10_0, v0x2746e50_0, v0x2746db0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x26f4f20;
T_7 ;
    %load/vec4 v0x2746ef0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x2746ef0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2746ef0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x2746ef0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2746ef0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2746ef0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2746ef0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x26f4f20;
T_8 ;
    %wait E_0x2709a90;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2746ef0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2746ef0_0, 4, 32;
    %load/vec4 v0x2747030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x2746ef0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2746ef0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2746ef0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2746ef0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x2746e50_0;
    %load/vec4 v0x2746e50_0;
    %load/vec4 v0x2746db0_0;
    %xor;
    %load/vec4 v0x2746e50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x2746ef0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2746ef0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x2746ef0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2746ef0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/kmap2/iter0/response3/top_module.sv";
