============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.12-s068_1
  Generated on:           Jun 03 2024  08:05:06 am
  Module:                 bsg_acm_cell
  Operating conditions:   ss_100C_1v60 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1011 ps) Setup Check with Pin data_r_reg/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (F) data_i[4]
          Clock: (R) clk
       Endpoint: (R) data_r_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     207                  
       Uncertainty:-     100                  
     Required Time:=    9693                  
      Launch Clock:-       0                  
       Input Delay:-    5000                  
         Data Path:-    3682                  
             Slack:=    1011                  

Exceptions/Constraints:
  input_delay             5000            constraints.tcl_line_12_4_1 

#---------------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags     Arc    Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------
  data_i[4]                             -       -        F     (arrival)                      1  7.6     0     0    5000    (-,-) 
  COUNT_ONE/recurse.right/g88__2802/SUM -       A->SUM   F     sky130_fd_sc_hd__ha_1          1  7.6   152   660    5660    (-,-) 
  COUNT_ONE/recurse.right/g86__3680/SUM -       A->SUM   F     sky130_fd_sc_hd__ha_1          1  7.6   153   727    6387    (-,-) 
  COUNT_ONE/g108__8246/COUT             -       A->COUT  F     sky130_fd_sc_hd__ha_1          1  9.2   139   502    6889    (-,-) 
  COUNT_ONE/g107__5122/SUM              -       CIN->SUM R     sky130_fd_sc_hd__fa_1          1  7.2   155  1091    7980    (-,-) 
  g124__1881/Y                          -       C1->Y    F     sky130_fd_sc_hd__o211ai_1      1  7.1   254   281    8261    (-,-) 
  g123__6131/Y                          -       A1->Y    R     sky130_fd_sc_hd__o22ai_1       1  6.3   326   421    8682    (-,-) 
  data_r_reg/D                          -       -        R     sky130_fd_sc_hd__dfxtp_1       1    -     -     0    8682    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------



Path 2: MET (4136 ps) Late External Delay Assertion at pin data_o
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) data_r_reg/CLK
          Clock: (R) clk
       Endpoint: (R) data_o
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    5000                  
       Uncertainty:-     100                  
     Required Time:=    4900                  
      Launch Clock:-       0                  
         Data Path:-     764                  
             Slack:=    4136                  

Exceptions/Constraints:
  output_delay             5000            constraints.tcl_line_13 

#-------------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_r_reg/CLK -       -      R     (arrival)                     1    -     0     0       0    (-,-) 
  data_r_reg/Q   -       CLK->Q R     sky130_fd_sc_hd__dfxtp_1      3 19.2   300   764     764    (-,-) 
  data_o         -       -      R     (port)                        -    -     -     0     764    (-,-) 
#-------------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

