Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Mar  3 15:12:53 2024
| Host         : srv-tp05 running 64-bit Linux Mint 21.1
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Compteurs_16bits_timing_summary_routed.rpt -pb Compteurs_16bits_timing_summary_routed.pb -rpx Compteurs_16bits_timing_summary_routed.rpx -warn_on_violation
| Design       : Compteurs_16bits
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.998        0.000                      0                    8        0.294        0.000                      0                    8        4.500        0.000                       0                     9  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clock               5.998        0.000                      0                    8        0.294        0.000                      0                    8        4.500        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        Clock                       
(none)                      Clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clock
  To Clock:  Clock

Setup :            0  Failing Endpoints,  Worst Slack        5.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.998ns  (required time - arrival time)
  Source:                 Auxiliaire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Auxiliaire_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 1.799ns (44.809%)  route 2.216ns (55.191%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 14.277 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.634     4.640    Clock_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  Auxiliaire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.419     5.059 r  Auxiliaire_reg[1]/Q
                         net (fo=3, routed)           1.254     6.313    D_out_OBUF[1]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.299     6.612 r  Auxiliaire[4]_i_6/O
                         net (fo=1, routed)           0.000     6.612    Auxiliaire[4]_i_6_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.144 r  Auxiliaire_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.144    Auxiliaire_reg[4]_i_2_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.366 r  Auxiliaire_reg[7]_i_4/O[0]
                         net (fo=1, routed)           0.962     8.328    Auxiliaire_reg[7]_i_4_n_7
    SLICE_X0Y15          LUT3 (Prop_lut3_I2_O)        0.327     8.655 r  Auxiliaire[5]_i_1/O
                         net (fo=1, routed)           0.000     8.655    p_0_in[5]
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    M18                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.513    14.277    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[5]/C
                         clock pessimism              0.336    14.613    
                         clock uncertainty           -0.035    14.578    
    SLICE_X0Y15          FDRE (Setup_fdre_C_D)        0.075    14.653    Auxiliaire_reg[5]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  5.998    

Slack (MET) :             6.120ns  (required time - arrival time)
  Source:                 Auxiliaire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Auxiliaire_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 1.821ns (46.781%)  route 2.072ns (53.219%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 14.277 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.634     4.640    Clock_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  Auxiliaire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.419     5.059 r  Auxiliaire_reg[1]/Q
                         net (fo=3, routed)           1.254     6.313    D_out_OBUF[1]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.299     6.612 r  Auxiliaire[4]_i_6/O
                         net (fo=1, routed)           0.000     6.612    Auxiliaire[4]_i_6_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.144 r  Auxiliaire_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.144    Auxiliaire_reg[4]_i_2_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.383 r  Auxiliaire_reg[7]_i_4/O[2]
                         net (fo=1, routed)           0.818     8.201    Auxiliaire_reg[7]_i_4_n_5
    SLICE_X0Y15          LUT3 (Prop_lut3_I2_O)        0.332     8.533 r  Auxiliaire[7]_i_3/O
                         net (fo=1, routed)           0.000     8.533    p_0_in[7]
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    M18                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.513    14.277    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[7]/C
                         clock pessimism              0.336    14.613    
                         clock uncertainty           -0.035    14.578    
    SLICE_X0Y15          FDRE (Setup_fdre_C_D)        0.075    14.653    Auxiliaire_reg[7]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -8.533    
  -------------------------------------------------------------------
                         slack                                  6.120    

Slack (MET) :             6.279ns  (required time - arrival time)
  Source:                 Auxiliaire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Auxiliaire_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 1.630ns (44.174%)  route 2.060ns (55.826%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 14.277 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.634     4.640    Clock_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  Auxiliaire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.419     5.059 r  Auxiliaire_reg[1]/Q
                         net (fo=3, routed)           1.254     6.313    D_out_OBUF[1]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.299     6.612 r  Auxiliaire[4]_i_6/O
                         net (fo=1, routed)           0.000     6.612    Auxiliaire[4]_i_6_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.218 r  Auxiliaire_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.806     8.024    Auxiliaire_reg[4]_i_2_n_4
    SLICE_X0Y15          LUT3 (Prop_lut3_I2_O)        0.306     8.330 r  Auxiliaire[4]_i_1/O
                         net (fo=1, routed)           0.000     8.330    p_0_in[4]
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    M18                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.513    14.277    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[4]/C
                         clock pessimism              0.336    14.613    
                         clock uncertainty           -0.035    14.578    
    SLICE_X0Y15          FDRE (Setup_fdre_C_D)        0.031    14.609    Auxiliaire_reg[4]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -8.330    
  -------------------------------------------------------------------
                         slack                                  6.279    

Slack (MET) :             6.383ns  (required time - arrival time)
  Source:                 Auxiliaire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Auxiliaire_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 1.292ns (35.337%)  route 2.364ns (64.663%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 14.279 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.634     4.640    Clock_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  Auxiliaire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.419     5.059 r  Auxiliaire_reg[1]/Q
                         net (fo=3, routed)           1.254     6.313    D_out_OBUF[1]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.299     6.612 r  Auxiliaire[4]_i_6/O
                         net (fo=1, routed)           0.000     6.612    Auxiliaire[4]_i_6_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.859 r  Auxiliaire_reg[4]_i_2/O[0]
                         net (fo=1, routed)           1.110     7.969    Auxiliaire_reg[4]_i_2_n_7
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.327     8.296 r  Auxiliaire[1]_i_1/O
                         net (fo=1, routed)           0.000     8.296    p_0_in[1]
    SLICE_X0Y12          FDRE                                         r  Auxiliaire_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    M18                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.515    14.279    Clock_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  Auxiliaire_reg[1]/C
                         clock pessimism              0.361    14.640    
                         clock uncertainty           -0.035    14.605    
    SLICE_X0Y12          FDRE (Setup_fdre_C_D)        0.075    14.680    Auxiliaire_reg[1]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -8.296    
  -------------------------------------------------------------------
                         slack                                  6.383    

Slack (MET) :             6.398ns  (required time - arrival time)
  Source:                 Auxiliaire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Auxiliaire_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 1.887ns (52.850%)  route 1.683ns (47.150%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 14.277 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.634     4.640    Clock_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  Auxiliaire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.419     5.059 r  Auxiliaire_reg[1]/Q
                         net (fo=3, routed)           1.254     6.313    D_out_OBUF[1]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.299     6.612 r  Auxiliaire[4]_i_6/O
                         net (fo=1, routed)           0.000     6.612    Auxiliaire[4]_i_6_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.144 r  Auxiliaire_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.144    Auxiliaire_reg[4]_i_2_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.478 r  Auxiliaire_reg[7]_i_4/O[1]
                         net (fo=1, routed)           0.429     7.907    Auxiliaire_reg[7]_i_4_n_6
    SLICE_X0Y15          LUT3 (Prop_lut3_I2_O)        0.303     8.210 r  Auxiliaire[6]_i_1/O
                         net (fo=1, routed)           0.000     8.210    p_0_in[6]
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    M18                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.513    14.277    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[6]/C
                         clock pessimism              0.336    14.613    
                         clock uncertainty           -0.035    14.578    
    SLICE_X0Y15          FDRE (Setup_fdre_C_D)        0.031    14.609    Auxiliaire_reg[6]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  6.398    

Slack (MET) :             6.444ns  (required time - arrival time)
  Source:                 Auxiliaire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Auxiliaire_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 1.445ns (41.018%)  route 2.078ns (58.982%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 14.277 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.634     4.640    Clock_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  Auxiliaire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.419     5.059 r  Auxiliaire_reg[1]/Q
                         net (fo=3, routed)           1.254     6.313    D_out_OBUF[1]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.299     6.612 r  Auxiliaire[4]_i_6/O
                         net (fo=1, routed)           0.000     6.612    Auxiliaire[4]_i_6_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.036 r  Auxiliaire_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.824     7.860    Auxiliaire_reg[4]_i_2_n_6
    SLICE_X0Y15          LUT3 (Prop_lut3_I2_O)        0.303     8.163 r  Auxiliaire[2]_i_1/O
                         net (fo=1, routed)           0.000     8.163    p_0_in[2]
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    M18                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.513    14.277    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[2]/C
                         clock pessimism              0.336    14.613    
                         clock uncertainty           -0.035    14.578    
    SLICE_X0Y15          FDRE (Setup_fdre_C_D)        0.029    14.607    Auxiliaire_reg[2]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -8.163    
  -------------------------------------------------------------------
                         slack                                  6.444    

Slack (MET) :             6.576ns  (required time - arrival time)
  Source:                 Auxiliaire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Auxiliaire_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 1.593ns (46.352%)  route 1.844ns (53.648%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 14.277 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.634     4.640    Clock_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  Auxiliaire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.419     5.059 r  Auxiliaire_reg[1]/Q
                         net (fo=3, routed)           1.254     6.313    D_out_OBUF[1]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.299     6.612 r  Auxiliaire[4]_i_6/O
                         net (fo=1, routed)           0.000     6.612    Auxiliaire[4]_i_6_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.159 r  Auxiliaire_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.590     7.749    Auxiliaire_reg[4]_i_2_n_5
    SLICE_X0Y15          LUT3 (Prop_lut3_I2_O)        0.328     8.077 r  Auxiliaire[3]_i_1/O
                         net (fo=1, routed)           0.000     8.077    p_0_in[3]
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    M18                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.513    14.277    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[3]/C
                         clock pessimism              0.336    14.613    
                         clock uncertainty           -0.035    14.578    
    SLICE_X0Y15          FDRE (Setup_fdre_C_D)        0.075    14.653    Auxiliaire_reg[3]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -8.077    
  -------------------------------------------------------------------
                         slack                                  6.576    

Slack (MET) :             8.877ns  (required time - arrival time)
  Source:                 Auxiliaire_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Auxiliaire_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.580ns (51.964%)  route 0.536ns (48.036%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 14.279 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.634     4.640    Clock_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  Auxiliaire_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.096 f  Auxiliaire_reg[0]/Q
                         net (fo=3, routed)           0.536     5.632    D_out_OBUF[0]
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.124     5.756 r  Auxiliaire[0]_i_1/O
                         net (fo=1, routed)           0.000     5.756    p_0_in[0]
    SLICE_X0Y12          FDRE                                         r  Auxiliaire_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    M18                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.515    14.279    Clock_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  Auxiliaire_reg[0]/C
                         clock pessimism              0.361    14.640    
                         clock uncertainty           -0.035    14.605    
    SLICE_X0Y12          FDRE (Setup_fdre_C_D)        0.029    14.634    Auxiliaire_reg[0]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -5.756    
  -------------------------------------------------------------------
                         slack                                  8.877    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 Auxiliaire_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Auxiliaire_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.291%)  route 0.199ns (51.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.592     1.419    Clock_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  Auxiliaire_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     1.560 f  Auxiliaire_reg[0]/Q
                         net (fo=3, routed)           0.199     1.759    D_out_OBUF[0]
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.045     1.804 r  Auxiliaire[0]_i_1/O
                         net (fo=1, routed)           0.000     1.804    p_0_in[0]
    SLICE_X0Y12          FDRE                                         r  Auxiliaire_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.862     1.935    Clock_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  Auxiliaire_reg[0]/C
                         clock pessimism             -0.516     1.419    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.091     1.510    Auxiliaire_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 Auxiliaire_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Auxiliaire_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.358ns (53.889%)  route 0.306ns (46.111%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.591     1.418    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  Auxiliaire_reg[6]/Q
                         net (fo=3, routed)           0.140     1.699    D_out_OBUF[6]
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.045     1.744 r  Auxiliaire[7]_i_6/O
                         net (fo=1, routed)           0.000     1.744    Auxiliaire[7]_i_6_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.809 r  Auxiliaire_reg[7]_i_4/O[1]
                         net (fo=1, routed)           0.166     1.975    Auxiliaire_reg[7]_i_4_n_6
    SLICE_X0Y15          LUT3 (Prop_lut3_I2_O)        0.107     2.082 r  Auxiliaire[6]_i_1/O
                         net (fo=1, routed)           0.000     2.082    p_0_in[6]
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     1.933    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[6]/C
                         clock pessimism             -0.515     1.418    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.092     1.510    Auxiliaire_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 Auxiliaire_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Auxiliaire_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.361ns (47.095%)  route 0.406ns (52.905%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.591     1.418    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  Auxiliaire_reg[2]/Q
                         net (fo=4, routed)           0.200     1.759    D_out_OBUF[2]
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.045     1.804 r  Auxiliaire[4]_i_4/O
                         net (fo=1, routed)           0.000     1.804    Auxiliaire[4]_i_4_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.870 r  Auxiliaire_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.206     2.075    Auxiliaire_reg[4]_i_2_n_5
    SLICE_X0Y15          LUT3 (Prop_lut3_I2_O)        0.109     2.184 r  Auxiliaire[3]_i_1/O
                         net (fo=1, routed)           0.000     2.184    p_0_in[3]
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     1.933    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[3]/C
                         clock pessimism             -0.515     1.418    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.107     1.525    Auxiliaire_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 Auxiliaire_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Auxiliaire_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.359ns (45.377%)  route 0.432ns (54.623%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.591     1.418    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  Auxiliaire_reg[4]/Q
                         net (fo=4, routed)           0.149     1.708    D_out_OBUF[4]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.045     1.753 r  Auxiliaire[4]_i_3/O
                         net (fo=1, routed)           0.000     1.753    Auxiliaire[4]_i_3_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.816 r  Auxiliaire_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.283     2.099    Auxiliaire_reg[4]_i_2_n_4
    SLICE_X0Y15          LUT3 (Prop_lut3_I2_O)        0.110     2.209 r  Auxiliaire[4]_i_1/O
                         net (fo=1, routed)           0.000     2.209    p_0_in[4]
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     1.933    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[4]/C
                         clock pessimism             -0.515     1.418    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.092     1.510    Auxiliaire_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 Auxiliaire_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Auxiliaire_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.405ns (48.761%)  route 0.426ns (51.239%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.591     1.418    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  Auxiliaire_reg[4]/Q
                         net (fo=4, routed)           0.136     1.695    D_out_OBUF[4]
    SLICE_X0Y17          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     1.852 r  Auxiliaire_reg[7]_i_4/O[2]
                         net (fo=1, routed)           0.290     2.141    Auxiliaire_reg[7]_i_4_n_5
    SLICE_X0Y15          LUT3 (Prop_lut3_I2_O)        0.107     2.248 r  Auxiliaire[7]_i_3/O
                         net (fo=1, routed)           0.000     2.248    p_0_in[7]
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     1.933    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[7]/C
                         clock pessimism             -0.515     1.418    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.107     1.525    Auxiliaire_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 Auxiliaire_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Auxiliaire_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.358ns (42.130%)  route 0.492ns (57.870%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.591     1.418    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  Auxiliaire_reg[2]/Q
                         net (fo=4, routed)           0.199     1.758    D_out_OBUF[2]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.045     1.803 r  Auxiliaire[4]_i_5/O
                         net (fo=1, routed)           0.000     1.803    Auxiliaire[4]_i_5_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.868 r  Auxiliaire_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.293     2.161    Auxiliaire_reg[4]_i_2_n_6
    SLICE_X0Y15          LUT3 (Prop_lut3_I2_O)        0.107     2.268 r  Auxiliaire[2]_i_1/O
                         net (fo=1, routed)           0.000     2.268    p_0_in[2]
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     1.933    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[2]/C
                         clock pessimism             -0.515     1.418    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.091     1.509    Auxiliaire_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 Auxiliaire_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Auxiliaire_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.363ns (38.724%)  route 0.574ns (61.276%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.591     1.418    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  Auxiliaire_reg[4]/Q
                         net (fo=4, routed)           0.240     1.799    D_out_OBUF[4]
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.045     1.844 r  Auxiliaire[7]_i_7/O
                         net (fo=1, routed)           0.000     1.844    Auxiliaire[7]_i_7_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.914 r  Auxiliaire_reg[7]_i_4/O[0]
                         net (fo=1, routed)           0.335     2.248    Auxiliaire_reg[7]_i_4_n_7
    SLICE_X0Y15          LUT3 (Prop_lut3_I2_O)        0.107     2.355 r  Auxiliaire[5]_i_1/O
                         net (fo=1, routed)           0.000     2.355    p_0_in[5]
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     1.933    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[5]/C
                         clock pessimism             -0.515     1.418    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.107     1.525    Auxiliaire_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.972ns  (arrival time - required time)
  Source:                 Auxiliaire_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Auxiliaire_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.394ns (36.503%)  route 0.685ns (63.497%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.592     1.419    Clock_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  Auxiliaire_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  Auxiliaire_reg[0]/Q
                         net (fo=3, routed)           0.281     1.841    D_out_OBUF[0]
    SLICE_X0Y16          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.988 r  Auxiliaire_reg[4]_i_2/O[0]
                         net (fo=1, routed)           0.404     2.392    Auxiliaire_reg[4]_i_2_n_7
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.106     2.498 r  Auxiliaire[1]_i_1/O
                         net (fo=1, routed)           0.000     2.498    p_0_in[1]
    SLICE_X0Y12          FDRE                                         r  Auxiliaire_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.862     1.935    Clock_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  Auxiliaire_reg[1]/C
                         clock pessimism             -0.516     1.419    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.107     1.526    Auxiliaire_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.972    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    Auxiliaire_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    Auxiliaire_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    Auxiliaire_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    Auxiliaire_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    Auxiliaire_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    Auxiliaire_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    Auxiliaire_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    Auxiliaire_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    Auxiliaire_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    Auxiliaire_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    Auxiliaire_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    Auxiliaire_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    Auxiliaire_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    Auxiliaire_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    Auxiliaire_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    Auxiliaire_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    Auxiliaire_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    Auxiliaire_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    Auxiliaire_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    Auxiliaire_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    Auxiliaire_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    Auxiliaire_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    Auxiliaire_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    Auxiliaire_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    Auxiliaire_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    Auxiliaire_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    Auxiliaire_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    Auxiliaire_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clock
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Auxiliaire_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.036ns  (logic 3.190ns (63.341%)  route 1.846ns (36.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.631     4.637    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.419     5.056 r  Auxiliaire_reg[5]/Q
                         net (fo=4, routed)           1.846     6.902    D_out_OBUF[5]
    W19                  OBUF (Prop_obuf_I_O)         2.771     9.673 r  D_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.673    D_out[5]
    W19                                                               r  D_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Auxiliaire_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.924ns  (logic 3.194ns (64.869%)  route 1.730ns (35.131%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.631     4.637    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.419     5.056 r  Auxiliaire_reg[7]/Q
                         net (fo=2, routed)           1.730     6.786    D_out_OBUF[7]
    V19                  OBUF (Prop_obuf_I_O)         2.775     9.561 r  D_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.561    D_out[7]
    V19                                                               r  D_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Auxiliaire_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.916ns  (logic 3.055ns (62.138%)  route 1.861ns (37.862%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.631     4.637    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456     5.093 r  Auxiliaire_reg[4]/Q
                         net (fo=4, routed)           1.861     6.954    D_out_OBUF[4]
    T17                  OBUF (Prop_obuf_I_O)         2.599     9.553 r  D_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.553    D_out[4]
    T17                                                               r  D_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Auxiliaire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.896ns  (logic 3.183ns (65.020%)  route 1.712ns (34.980%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.634     4.640    Clock_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  Auxiliaire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.419     5.059 r  Auxiliaire_reg[1]/Q
                         net (fo=3, routed)           1.712     6.771    D_out_OBUF[1]
    U18                  OBUF (Prop_obuf_I_O)         2.764     9.535 r  D_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.535    D_out[1]
    U18                                                               r  D_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Auxiliaire_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.898ns  (logic 3.196ns (65.241%)  route 1.703ns (34.759%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.631     4.637    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.419     5.056 r  Auxiliaire_reg[3]/Q
                         net (fo=4, routed)           1.703     6.758    D_out_OBUF[3]
    T18                  OBUF (Prop_obuf_I_O)         2.777     9.535 r  D_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.535    D_out[3]
    T18                                                               r  D_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Auxiliaire_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.892ns  (logic 3.058ns (62.505%)  route 1.834ns (37.495%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.631     4.637    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456     5.093 r  Auxiliaire_reg[6]/Q
                         net (fo=3, routed)           1.834     6.927    D_out_OBUF[6]
    W18                  OBUF (Prop_obuf_I_O)         2.602     9.529 r  D_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.529    D_out[6]
    W18                                                               r  D_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Auxiliaire_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.742ns  (logic 3.056ns (64.446%)  route 1.686ns (35.554%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.631     4.637    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456     5.093 r  Auxiliaire_reg[2]/Q
                         net (fo=4, routed)           1.686     6.779    D_out_OBUF[2]
    U17                  OBUF (Prop_obuf_I_O)         2.600     9.379 r  D_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.379    D_out[2]
    U17                                                               r  D_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Auxiliaire_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.624ns  (logic 3.065ns (66.291%)  route 1.559ns (33.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.634     4.640    Clock_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  Auxiliaire_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.096 r  Auxiliaire_reg[0]/Q
                         net (fo=3, routed)           1.559     6.655    D_out_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         2.609     9.264 r  D_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.264    D_out[0]
    V16                                                               r  D_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Auxiliaire_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.579ns  (logic 1.267ns (80.264%)  route 0.312ns (19.736%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.592     1.419    Clock_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  Auxiliaire_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  Auxiliaire_reg[0]/Q
                         net (fo=3, routed)           0.312     1.871    D_out_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         1.126     2.998 r  D_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.998    D_out[0]
    V16                                                               r  D_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Auxiliaire_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.610ns  (logic 1.258ns (78.136%)  route 0.352ns (21.864%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.591     1.418    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  Auxiliaire_reg[2]/Q
                         net (fo=4, routed)           0.352     1.911    D_out_OBUF[2]
    U17                  OBUF (Prop_obuf_I_O)         1.117     3.028 r  D_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.028    D_out[2]
    U17                                                               r  D_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Auxiliaire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.649ns  (logic 1.288ns (78.138%)  route 0.360ns (21.862%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.592     1.419    Clock_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  Auxiliaire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.128     1.547 r  Auxiliaire_reg[1]/Q
                         net (fo=3, routed)           0.360     1.907    D_out_OBUF[1]
    U18                  OBUF (Prop_obuf_I_O)         1.160     3.068 r  D_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.068    D_out[1]
    U18                                                               r  D_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Auxiliaire_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.668ns  (logic 1.301ns (77.970%)  route 0.368ns (22.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.591     1.418    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.128     1.546 r  Auxiliaire_reg[3]/Q
                         net (fo=4, routed)           0.368     1.913    D_out_OBUF[3]
    T18                  OBUF (Prop_obuf_I_O)         1.173     3.086 r  D_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.086    D_out[3]
    T18                                                               r  D_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Auxiliaire_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.672ns  (logic 1.300ns (77.763%)  route 0.372ns (22.237%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.591     1.418    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.128     1.546 r  Auxiliaire_reg[7]/Q
                         net (fo=2, routed)           0.372     1.918    D_out_OBUF[7]
    V19                  OBUF (Prop_obuf_I_O)         1.172     3.090 r  D_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.090    D_out[7]
    V19                                                               r  D_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Auxiliaire_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.678ns  (logic 1.260ns (75.078%)  route 0.418ns (24.922%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.591     1.418    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  Auxiliaire_reg[6]/Q
                         net (fo=3, routed)           0.418     1.977    D_out_OBUF[6]
    W18                  OBUF (Prop_obuf_I_O)         1.119     3.096 r  D_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.096    D_out[6]
    W18                                                               r  D_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Auxiliaire_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.698ns  (logic 1.257ns (74.053%)  route 0.440ns (25.947%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.591     1.418    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  Auxiliaire_reg[4]/Q
                         net (fo=4, routed)           0.440     1.999    D_out_OBUF[4]
    T17                  OBUF (Prop_obuf_I_O)         1.116     3.115 r  D_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.115    D_out[4]
    T17                                                               r  D_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Auxiliaire_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.725ns  (logic 1.297ns (75.181%)  route 0.428ns (24.819%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.591     1.418    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.128     1.546 r  Auxiliaire_reg[5]/Q
                         net (fo=4, routed)           0.428     1.974    D_out_OBUF[5]
    W19                  OBUF (Prop_obuf_I_O)         1.169     3.143 r  D_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.143    D_out[5]
    W19                                                               r  D_out[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Clock

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Sens
                            (input port)
  Destination:            Auxiliaire_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.399ns  (logic 2.161ns (49.123%)  route 2.238ns (50.877%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  Sens (IN)
                         net (fo=0)                   0.000     0.000    Sens
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Sens_IBUF_inst/O
                         net (fo=3, routed)           1.276     2.214    Sens_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.124     2.338 r  Auxiliaire[4]_i_5/O
                         net (fo=1, routed)           0.000     2.338    Auxiliaire[4]_i_5_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.888 r  Auxiliaire_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.888    Auxiliaire_reg[4]_i_2_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.110 r  Auxiliaire_reg[7]_i_4/O[0]
                         net (fo=1, routed)           0.962     4.072    Auxiliaire_reg[7]_i_4_n_7
    SLICE_X0Y15          LUT3 (Prop_lut3_I2_O)        0.327     4.399 r  Auxiliaire[5]_i_1/O
                         net (fo=1, routed)           0.000     4.399    p_0_in[5]
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.513     4.277    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[5]/C

Slack:                    inf
  Source:                 Sens
                            (input port)
  Destination:            Auxiliaire_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.277ns  (logic 2.183ns (51.041%)  route 2.094ns (48.959%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  Sens (IN)
                         net (fo=0)                   0.000     0.000    Sens
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Sens_IBUF_inst/O
                         net (fo=3, routed)           1.276     2.214    Sens_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.124     2.338 r  Auxiliaire[4]_i_5/O
                         net (fo=1, routed)           0.000     2.338    Auxiliaire[4]_i_5_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.888 r  Auxiliaire_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.888    Auxiliaire_reg[4]_i_2_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.127 r  Auxiliaire_reg[7]_i_4/O[2]
                         net (fo=1, routed)           0.818     3.945    Auxiliaire_reg[7]_i_4_n_5
    SLICE_X0Y15          LUT3 (Prop_lut3_I2_O)        0.332     4.277 r  Auxiliaire[7]_i_3/O
                         net (fo=1, routed)           0.000     4.277    p_0_in[7]
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.513     4.277    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[7]/C

Slack:                    inf
  Source:                 Sens
                            (input port)
  Destination:            Auxiliaire_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.090ns  (logic 2.008ns (49.092%)  route 2.082ns (50.908%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  Sens (IN)
                         net (fo=0)                   0.000     0.000    Sens
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Sens_IBUF_inst/O
                         net (fo=3, routed)           1.276     2.214    Sens_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.124     2.338 r  Auxiliaire[4]_i_5/O
                         net (fo=1, routed)           0.000     2.338    Auxiliaire[4]_i_5_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.978 r  Auxiliaire_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.806     3.784    Auxiliaire_reg[4]_i_2_n_4
    SLICE_X0Y15          LUT3 (Prop_lut3_I2_O)        0.306     4.090 r  Auxiliaire[4]_i_1/O
                         net (fo=1, routed)           0.000     4.090    p_0_in[4]
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.513     4.277    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[4]/C

Slack:                    inf
  Source:                 Sens
                            (input port)
  Destination:            Auxiliaire_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.030ns  (logic 1.636ns (40.591%)  route 2.394ns (59.409%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  Sens (IN)
                         net (fo=0)                   0.000     0.000    Sens
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Sens_IBUF_inst/O
                         net (fo=3, routed)           1.284     2.222    Sens_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.124     2.346 r  Auxiliaire[4]_i_6/O
                         net (fo=1, routed)           0.000     2.346    Auxiliaire[4]_i_6_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.593 r  Auxiliaire_reg[4]_i_2/O[0]
                         net (fo=1, routed)           1.110     3.703    Auxiliaire_reg[4]_i_2_n_7
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.327     4.030 r  Auxiliaire[1]_i_1/O
                         net (fo=1, routed)           0.000     4.030    p_0_in[1]
    SLICE_X0Y12          FDRE                                         r  Auxiliaire_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.515     4.279    Clock_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  Auxiliaire_reg[1]/C

Slack:                    inf
  Source:                 Sens
                            (input port)
  Destination:            Auxiliaire_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.955ns  (logic 2.249ns (56.868%)  route 1.706ns (43.132%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  Sens (IN)
                         net (fo=0)                   0.000     0.000    Sens
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Sens_IBUF_inst/O
                         net (fo=3, routed)           1.276     2.214    Sens_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.124     2.338 r  Auxiliaire[4]_i_5/O
                         net (fo=1, routed)           0.000     2.338    Auxiliaire[4]_i_5_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.888 r  Auxiliaire_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.888    Auxiliaire_reg[4]_i_2_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.222 r  Auxiliaire_reg[7]_i_4/O[1]
                         net (fo=1, routed)           0.429     3.652    Auxiliaire_reg[7]_i_4_n_6
    SLICE_X0Y15          LUT3 (Prop_lut3_I2_O)        0.303     3.955 r  Auxiliaire[6]_i_1/O
                         net (fo=1, routed)           0.000     3.955    p_0_in[6]
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.513     4.277    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[6]/C

Slack:                    inf
  Source:                 Sens
                            (input port)
  Destination:            Auxiliaire_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.897ns  (logic 1.789ns (45.906%)  route 2.108ns (54.094%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  Sens (IN)
                         net (fo=0)                   0.000     0.000    Sens
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Sens_IBUF_inst/O
                         net (fo=3, routed)           1.284     2.222    Sens_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.124     2.346 r  Auxiliaire[4]_i_6/O
                         net (fo=1, routed)           0.000     2.346    Auxiliaire[4]_i_6_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.770 r  Auxiliaire_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.824     3.594    Auxiliaire_reg[4]_i_2_n_6
    SLICE_X0Y15          LUT3 (Prop_lut3_I2_O)        0.303     3.897 r  Auxiliaire[2]_i_1/O
                         net (fo=1, routed)           0.000     3.897    p_0_in[2]
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.513     4.277    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[2]/C

Slack:                    inf
  Source:                 Sens
                            (input port)
  Destination:            Auxiliaire_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.836ns  (logic 1.970ns (51.354%)  route 1.866ns (48.646%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  Sens (IN)
                         net (fo=0)                   0.000     0.000    Sens
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Sens_IBUF_inst/O
                         net (fo=3, routed)           1.276     2.214    Sens_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.124     2.338 r  Auxiliaire[4]_i_5/O
                         net (fo=1, routed)           0.000     2.338    Auxiliaire[4]_i_5_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.918 r  Auxiliaire_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.590     3.508    Auxiliaire_reg[4]_i_2_n_5
    SLICE_X0Y15          LUT3 (Prop_lut3_I2_O)        0.328     3.836 r  Auxiliaire[3]_i_1/O
                         net (fo=1, routed)           0.000     3.836    p_0_in[3]
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.513     4.277    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[3]/C

Slack:                    inf
  Source:                 Enable
                            (input port)
  Destination:            Auxiliaire_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.349ns  (logic 1.075ns (32.100%)  route 2.274ns (67.900%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 f  Enable (IN)
                         net (fo=0)                   0.000     0.000    Enable
    V15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 f  Enable_IBUF_inst/O
                         net (fo=1, routed)           1.569     2.520    Enable_IBUF
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.124     2.644 r  Auxiliaire[7]_i_2/O
                         net (fo=8, routed)           0.705     3.349    Auxiliaire[7]_i_2_n_0
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.513     4.277    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[2]/C

Slack:                    inf
  Source:                 Enable
                            (input port)
  Destination:            Auxiliaire_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.349ns  (logic 1.075ns (32.100%)  route 2.274ns (67.900%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 f  Enable (IN)
                         net (fo=0)                   0.000     0.000    Enable
    V15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 f  Enable_IBUF_inst/O
                         net (fo=1, routed)           1.569     2.520    Enable_IBUF
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.124     2.644 r  Auxiliaire[7]_i_2/O
                         net (fo=8, routed)           0.705     3.349    Auxiliaire[7]_i_2_n_0
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.513     4.277    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[3]/C

Slack:                    inf
  Source:                 Enable
                            (input port)
  Destination:            Auxiliaire_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.349ns  (logic 1.075ns (32.100%)  route 2.274ns (67.900%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 f  Enable (IN)
                         net (fo=0)                   0.000     0.000    Enable
    V15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 f  Enable_IBUF_inst/O
                         net (fo=1, routed)           1.569     2.520    Enable_IBUF
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.124     2.644 r  Auxiliaire[7]_i_2/O
                         net (fo=8, routed)           0.705     3.349    Auxiliaire[7]_i_2_n_0
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.513     4.277    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Load
                            (input port)
  Destination:            Auxiliaire_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.208ns (32.258%)  route 0.436ns (67.742%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  Load (IN)
                         net (fo=0)                   0.000     0.000    Load
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  Load_IBUF_inst/O
                         net (fo=9, routed)           0.436     0.599    Load_IBUF
    SLICE_X0Y12          LUT3 (Prop_lut3_I1_O)        0.045     0.644 r  Auxiliaire[0]_i_1/O
                         net (fo=1, routed)           0.000     0.644    p_0_in[0]
    SLICE_X0Y12          FDRE                                         r  Auxiliaire_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.862     1.935    Clock_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  Auxiliaire_reg[0]/C

Slack:                    inf
  Source:                 Load
                            (input port)
  Destination:            Auxiliaire_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.211ns (32.572%)  route 0.436ns (67.428%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  Load (IN)
                         net (fo=0)                   0.000     0.000    Load
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  Load_IBUF_inst/O
                         net (fo=9, routed)           0.436     0.599    Load_IBUF
    SLICE_X0Y12          LUT3 (Prop_lut3_I1_O)        0.048     0.647 r  Auxiliaire[1]_i_1/O
                         net (fo=1, routed)           0.000     0.647    p_0_in[1]
    SLICE_X0Y12          FDRE                                         r  Auxiliaire_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.862     1.935    Clock_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  Auxiliaire_reg[1]/C

Slack:                    inf
  Source:                 Load
                            (input port)
  Destination:            Auxiliaire_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.659ns  (logic 0.208ns (31.504%)  route 0.451ns (68.496%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  Load (IN)
                         net (fo=0)                   0.000     0.000    Load
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  Load_IBUF_inst/O
                         net (fo=9, routed)           0.451     0.614    Load_IBUF
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.045     0.659 r  Auxiliaire[2]_i_1/O
                         net (fo=1, routed)           0.000     0.659    p_0_in[2]
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     1.933    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[2]/C

Slack:                    inf
  Source:                 Load
                            (input port)
  Destination:            Auxiliaire_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.660ns  (logic 0.208ns (31.456%)  route 0.452ns (68.544%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  Load (IN)
                         net (fo=0)                   0.000     0.000    Load
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  Load_IBUF_inst/O
                         net (fo=9, routed)           0.452     0.615    Load_IBUF
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.045     0.660 r  Auxiliaire[4]_i_1/O
                         net (fo=1, routed)           0.000     0.660    p_0_in[4]
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     1.933    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[4]/C

Slack:                    inf
  Source:                 Load
                            (input port)
  Destination:            Auxiliaire_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.211ns (31.814%)  route 0.451ns (68.186%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  Load (IN)
                         net (fo=0)                   0.000     0.000    Load
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  Load_IBUF_inst/O
                         net (fo=9, routed)           0.451     0.614    Load_IBUF
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.048     0.662 r  Auxiliaire[3]_i_1/O
                         net (fo=1, routed)           0.000     0.662    p_0_in[3]
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     1.933    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[3]/C

Slack:                    inf
  Source:                 Load
                            (input port)
  Destination:            Auxiliaire_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.212ns (31.869%)  route 0.452ns (68.131%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  Load (IN)
                         net (fo=0)                   0.000     0.000    Load
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  Load_IBUF_inst/O
                         net (fo=9, routed)           0.452     0.615    Load_IBUF
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.049     0.664 r  Auxiliaire[5]_i_1/O
                         net (fo=1, routed)           0.000     0.664    p_0_in[5]
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     1.933    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[5]/C

Slack:                    inf
  Source:                 Load
                            (input port)
  Destination:            Auxiliaire_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.208ns (27.100%)  route 0.559ns (72.900%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  Load (IN)
                         net (fo=0)                   0.000     0.000    Load
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  Load_IBUF_inst/O
                         net (fo=9, routed)           0.559     0.721    Load_IBUF
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.045     0.766 r  Auxiliaire[6]_i_1/O
                         net (fo=1, routed)           0.000     0.766    p_0_in[6]
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     1.933    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[6]/C

Slack:                    inf
  Source:                 Load
                            (input port)
  Destination:            Auxiliaire_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.208ns (27.100%)  route 0.559ns (72.900%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  Load (IN)
                         net (fo=0)                   0.000     0.000    Load
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  Load_IBUF_inst/O
                         net (fo=9, routed)           0.559     0.721    Load_IBUF
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.045     0.766 r  Auxiliaire[7]_i_3/O
                         net (fo=1, routed)           0.000     0.766    p_0_in[7]
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     1.933    Clock_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  Auxiliaire_reg[7]/C

Slack:                    inf
  Source:                 Load
                            (input port)
  Destination:            Auxiliaire_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.208ns (22.621%)  route 0.710ns (77.379%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  Load (IN)
                         net (fo=0)                   0.000     0.000    Load
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  Load_IBUF_inst/O
                         net (fo=9, routed)           0.497     0.660    Load_IBUF
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.045     0.705 r  Auxiliaire[7]_i_2/O
                         net (fo=8, routed)           0.213     0.918    Auxiliaire[7]_i_2_n_0
    SLICE_X0Y12          FDRE                                         r  Auxiliaire_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.862     1.935    Clock_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  Auxiliaire_reg[0]/C

Slack:                    inf
  Source:                 Load
                            (input port)
  Destination:            Auxiliaire_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.208ns (22.621%)  route 0.710ns (77.379%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  Load (IN)
                         net (fo=0)                   0.000     0.000    Load
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  Load_IBUF_inst/O
                         net (fo=9, routed)           0.497     0.660    Load_IBUF
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.045     0.705 r  Auxiliaire[7]_i_2/O
                         net (fo=8, routed)           0.213     0.918    Auxiliaire[7]_i_2_n_0
    SLICE_X0Y12          FDRE                                         r  Auxiliaire_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.862     1.935    Clock_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  Auxiliaire_reg[1]/C





