{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651201842135 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651201842145 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 22:10:42 2022 " "Processing started: Thu Apr 28 22:10:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651201842145 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201842145 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201842145 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651201843513 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651201843513 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "385_code/HexDriver.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651201852831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "385_code/HexDriver.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201852835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201852835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/final_project_platform.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/final_project_platform.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform " "Found entity 1: final_project_platform" {  } { { "final_project_platform/synthesis/final_project_platform.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201852840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201852840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "final_project_platform/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201852844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201852844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "final_project_platform/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201852849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201852849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_irq_mapper " "Found entity 1: final_project_platform_irq_mapper" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_irq_mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201852852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201852852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0 " "Found entity 1: final_project_platform_mm_interconnect_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201852870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201852870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: final_project_platform_mm_interconnect_0_avalon_st_adapter_005" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201852874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201852874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201852878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201852878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_avalon_st_adapter " "Found entity 1: final_project_platform_mm_interconnect_0_avalon_st_adapter" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201852883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201852883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201852886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201852886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201852891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201852891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201852895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201852895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201852900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201852900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "final_project_platform/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201852904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201852904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201852910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201852910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201852914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201852914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201852919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201852919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_rsp_mux " "Found entity 1: final_project_platform_mm_interconnect_0_rsp_mux" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201852924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201852924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201852929 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201852929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201852929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_rsp_demux " "Found entity 1: final_project_platform_mm_interconnect_0_rsp_demux" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201852933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201852933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_cmd_mux " "Found entity 1: final_project_platform_mm_interconnect_0_cmd_mux" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201852937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201852937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_cmd_demux " "Found entity 1: final_project_platform_mm_interconnect_0_cmd_demux" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201852942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201852942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201852946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201852946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201852950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201852950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201852959 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201852959 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201852959 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201852959 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201852959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201852959 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651201852966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201852968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201852968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "final_project_platform/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201852972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201852972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651201852976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "final_project_platform/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201852977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201852977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "final_project_platform/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201852982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201852982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201852986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201852986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_platform_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651201852989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_platform_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651201852990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_router_007_default_decode " "Found entity 1: final_project_platform_mm_interconnect_0_router_007_default_decode" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201852992 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_mm_interconnect_0_router_007 " "Found entity 2: final_project_platform_mm_interconnect_0_router_007" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201852992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201852992 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_platform_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651201852995 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_platform_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651201852995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_router_002_default_decode " "Found entity 1: final_project_platform_mm_interconnect_0_router_002_default_decode" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201852998 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_mm_interconnect_0_router_002 " "Found entity 2: final_project_platform_mm_interconnect_0_router_002" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201852998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201852998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_platform_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651201853001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_platform_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651201853001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_router_default_decode " "Found entity 1: final_project_platform_mm_interconnect_0_router_default_decode" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853004 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_mm_interconnect_0_router " "Found entity 2: final_project_platform_mm_interconnect_0_router" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201853004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201853010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201853015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201853020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201853025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201853031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_usb_rst " "Found entity 1: final_project_platform_usb_rst" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_usb_rst.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201853036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_usb_gpx " "Found entity 1: final_project_platform_usb_gpx" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_usb_gpx.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201853042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_timer " "Found entity 1: final_project_platform_timer" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_timer.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201853048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_sysid_qsys_0 " "Found entity 1: final_project_platform_sysid_qsys_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sysid_qsys_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201853053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_spi_0 " "Found entity 1: final_project_platform_spi_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201853060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_sdram_pll_dffpipe_l2c " "Found entity 1: final_project_platform_sdram_pll_dffpipe_l2c" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853070 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_sdram_pll_stdsync_sv6 " "Found entity 2: final_project_platform_sdram_pll_stdsync_sv6" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853070 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_platform_sdram_pll_altpll_vg92 " "Found entity 3: final_project_platform_sdram_pll_altpll_vg92" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853070 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_platform_sdram_pll " "Found entity 4: final_project_platform_sdram_pll" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201853070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_sdram_input_efifo_module " "Found entity 1: final_project_platform_sdram_input_efifo_module" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853078 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_sdram " "Found entity 2: final_project_platform_sdram" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201853078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_random_number.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_random_number.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_random_number " "Found entity 1: final_project_platform_random_number" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_random_number.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_random_number.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201853084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_onchip_memory2_0 " "Found entity 1: final_project_platform_onchip_memory2_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201853090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_nios2_gen2_0 " "Found entity 1: final_project_platform_nios2_gen2_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201853095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: final_project_platform_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853136 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: final_project_platform_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853136 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853136 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_platform_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: final_project_platform_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853136 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853136 ""} { "Info" "ISGN_ENTITY_NAME" "6 final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853136 ""} { "Info" "ISGN_ENTITY_NAME" "7 final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853136 ""} { "Info" "ISGN_ENTITY_NAME" "8 final_project_platform_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: final_project_platform_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853136 ""} { "Info" "ISGN_ENTITY_NAME" "9 final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853136 ""} { "Info" "ISGN_ENTITY_NAME" "10 final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853136 ""} { "Info" "ISGN_ENTITY_NAME" "11 final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853136 ""} { "Info" "ISGN_ENTITY_NAME" "12 final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853136 ""} { "Info" "ISGN_ENTITY_NAME" "13 final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853136 ""} { "Info" "ISGN_ENTITY_NAME" "14 final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853136 ""} { "Info" "ISGN_ENTITY_NAME" "15 final_project_platform_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: final_project_platform_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853136 ""} { "Info" "ISGN_ENTITY_NAME" "16 final_project_platform_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: final_project_platform_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853136 ""} { "Info" "ISGN_ENTITY_NAME" "17 final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853136 ""} { "Info" "ISGN_ENTITY_NAME" "18 final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853136 ""} { "Info" "ISGN_ENTITY_NAME" "19 final_project_platform_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: final_project_platform_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853136 ""} { "Info" "ISGN_ENTITY_NAME" "20 final_project_platform_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: final_project_platform_nios2_gen2_0_cpu_nios2_oci" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853136 ""} { "Info" "ISGN_ENTITY_NAME" "21 final_project_platform_nios2_gen2_0_cpu " "Found entity 21: final_project_platform_nios2_gen2_0_cpu" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201853136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201853143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: final_project_platform_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201853149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201853156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_nios2_gen2_0_cpu_test_bench " "Found entity 1: final_project_platform_nios2_gen2_0_cpu_test_bench" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201853163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_leds_pio " "Found entity 1: final_project_platform_leds_pio" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_leds_pio.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201853169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_keycode " "Found entity 1: final_project_platform_keycode" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_keycode.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201853176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_key.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_key " "Found entity 1: final_project_platform_key" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_key.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201853182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_jtag_uart_0_sim_scfifo_w " "Found entity 1: final_project_platform_jtag_uart_0_sim_scfifo_w" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853196 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_jtag_uart_0_scfifo_w " "Found entity 2: final_project_platform_jtag_uart_0_scfifo_w" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853196 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_platform_jtag_uart_0_sim_scfifo_r " "Found entity 3: final_project_platform_jtag_uart_0_sim_scfifo_r" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853196 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_platform_jtag_uart_0_scfifo_r " "Found entity 4: final_project_platform_jtag_uart_0_scfifo_r" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853196 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_platform_jtag_uart_0 " "Found entity 5: final_project_platform_jtag_uart_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201853196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_hex_digits_pio " "Found entity 1: final_project_platform_hex_digits_pio" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_hex_digits_pio.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201853202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_SW " "Found entity 1: final_project_platform_SW" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_SW.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_SW.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201853208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385-helpertools-master/png to hex/on-chip memory/ram.sv 3 3 " "Found 3 design units, including 3 entities, in source file ece385-helpertools-master/png to hex/on-chip memory/ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spriteROM " "Found entity 1: spriteROM" {  } { { "ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853222 ""} { "Info" "ISGN_ENTITY_NAME" "2 asteroid_ROM " "Found entity 2: asteroid_ROM" {  } { { "ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853222 ""} { "Info" "ISGN_ENTITY_NAME" "3 text_Rom " "Found entity 3: text_Rom" {  } { { "ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201853222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385-helpertools-master/png to hex/on-chip memory/background.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385-helpertools-master/png to hex/on-chip memory/background.sv" { { "Info" "ISGN_ENTITY_NAME" "1 backgroundROM " "Found entity 1: backgroundROM" {  } { { "ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/background.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/background.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201853230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "385_code/VGA_controller.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201853237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/obstacle.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/obstacle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 obstacle " "Found entity 1: obstacle" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201853245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/gamefsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/gamefsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameFSM " "Found entity 1: gameFSM" {  } { { "385_code/gameFSM.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/gameFSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201853252 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 final385_top.sv(27) " "Verilog HDL Declaration information at final385_top.sv(27): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651201853255 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 final385_top.sv(28) " "Verilog HDL Declaration information at final385_top.sv(28): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651201853256 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 final385_top.sv(29) " "Verilog HDL Declaration information at final385_top.sv(29): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651201853256 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 final385_top.sv(30) " "Verilog HDL Declaration information at final385_top.sv(30): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651201853256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/final385_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/final385_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final385_top " "Found entity 1: final385_top" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201853260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/counter_rand.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/counter_rand.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_rand " "Found entity 1: counter_rand" {  } { { "385_code/counter_rand.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/counter_rand.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201853267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/corruptedl_ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/corruptedl_ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball_two " "Found entity 1: ball_two" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/corruptedl_ball.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201853274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201853282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/bullet.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/bullet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bullet " "Found entity 1: bullet" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201853289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201853289 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_platform_sdram.v(318) " "Verilog HDL or VHDL warning at final_project_platform_sdram.v(318): conditional expression evaluates to a constant" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651201853305 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_platform_sdram.v(328) " "Verilog HDL or VHDL warning at final_project_platform_sdram.v(328): conditional expression evaluates to a constant" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651201853305 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_platform_sdram.v(338) " "Verilog HDL or VHDL warning at final_project_platform_sdram.v(338): conditional expression evaluates to a constant" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651201853305 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_platform_sdram.v(682) " "Verilog HDL or VHDL warning at final_project_platform_sdram.v(682): conditional expression evaluates to a constant" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651201853307 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_platform_spi_0.v(402) " "Verilog HDL or VHDL warning at final_project_platform_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651201853308 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "obstacle obstacle.sv(18) " "Verilog HDL Parameter Declaration warning at obstacle.sv(18): Parameter Declaration in module \"obstacle\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651201853358 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "obstacle obstacle.sv(19) " "Verilog HDL Parameter Declaration warning at obstacle.sv(19): Parameter Declaration in module \"obstacle\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651201853358 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "obstacle obstacle.sv(20) " "Verilog HDL Parameter Declaration warning at obstacle.sv(20): Parameter Declaration in module \"obstacle\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651201853358 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "obstacle obstacle.sv(21) " "Verilog HDL Parameter Declaration warning at obstacle.sv(21): Parameter Declaration in module \"obstacle\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651201853358 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "obstacle obstacle.sv(22) " "Verilog HDL Parameter Declaration warning at obstacle.sv(22): Parameter Declaration in module \"obstacle\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651201853358 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "obstacle obstacle.sv(23) " "Verilog HDL Parameter Declaration warning at obstacle.sv(23): Parameter Declaration in module \"obstacle\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651201853358 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "obstacle obstacle.sv(24) " "Verilog HDL Parameter Declaration warning at obstacle.sv(24): Parameter Declaration in module \"obstacle\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651201853358 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "obstacle obstacle.sv(25) " "Verilog HDL Parameter Declaration warning at obstacle.sv(25): Parameter Declaration in module \"obstacle\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651201853358 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_two corruptedl_ball.sv(33) " "Verilog HDL Parameter Declaration warning at corruptedl_ball.sv(33): Parameter Declaration in module \"ball_two\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/corruptedl_ball.sv" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651201853359 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_two corruptedl_ball.sv(34) " "Verilog HDL Parameter Declaration warning at corruptedl_ball.sv(34): Parameter Declaration in module \"ball_two\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/corruptedl_ball.sv" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651201853359 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_two corruptedl_ball.sv(35) " "Verilog HDL Parameter Declaration warning at corruptedl_ball.sv(35): Parameter Declaration in module \"ball_two\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/corruptedl_ball.sv" 35 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651201853359 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_two corruptedl_ball.sv(36) " "Verilog HDL Parameter Declaration warning at corruptedl_ball.sv(36): Parameter Declaration in module \"ball_two\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/corruptedl_ball.sv" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651201853359 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_two corruptedl_ball.sv(37) " "Verilog HDL Parameter Declaration warning at corruptedl_ball.sv(37): Parameter Declaration in module \"ball_two\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/corruptedl_ball.sv" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651201853359 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_two corruptedl_ball.sv(38) " "Verilog HDL Parameter Declaration warning at corruptedl_ball.sv(38): Parameter Declaration in module \"ball_two\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/corruptedl_ball.sv" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651201853359 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_two corruptedl_ball.sv(39) " "Verilog HDL Parameter Declaration warning at corruptedl_ball.sv(39): Parameter Declaration in module \"ball_two\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/corruptedl_ball.sv" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651201853359 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_two corruptedl_ball.sv(40) " "Verilog HDL Parameter Declaration warning at corruptedl_ball.sv(40): Parameter Declaration in module \"ball_two\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/corruptedl_ball.sv" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651201853359 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_two corruptedl_ball.sv(41) " "Verilog HDL Parameter Declaration warning at corruptedl_ball.sv(41): Parameter Declaration in module \"ball_two\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/corruptedl_ball.sv" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651201853359 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_two corruptedl_ball.sv(42) " "Verilog HDL Parameter Declaration warning at corruptedl_ball.sv(42): Parameter Declaration in module \"ball_two\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/corruptedl_ball.sv" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651201853359 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_two corruptedl_ball.sv(43) " "Verilog HDL Parameter Declaration warning at corruptedl_ball.sv(43): Parameter Declaration in module \"ball_two\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/corruptedl_ball.sv" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651201853359 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_two corruptedl_ball.sv(44) " "Verilog HDL Parameter Declaration warning at corruptedl_ball.sv(44): Parameter Declaration in module \"ball_two\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/corruptedl_ball.sv" 44 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651201853359 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "color_mapper Color_Mapper.sv(37) " "Verilog HDL Parameter Declaration warning at Color_Mapper.sv(37): Parameter Declaration in module \"color_mapper\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651201853361 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "color_mapper Color_Mapper.sv(38) " "Verilog HDL Parameter Declaration warning at Color_Mapper.sv(38): Parameter Declaration in module \"color_mapper\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651201853361 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "color_mapper Color_Mapper.sv(39) " "Verilog HDL Parameter Declaration warning at Color_Mapper.sv(39): Parameter Declaration in module \"color_mapper\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651201853361 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "color_mapper Color_Mapper.sv(40) " "Verilog HDL Parameter Declaration warning at Color_Mapper.sv(40): Parameter Declaration in module \"color_mapper\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651201853361 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "color_mapper Color_Mapper.sv(41) " "Verilog HDL Parameter Declaration warning at Color_Mapper.sv(41): Parameter Declaration in module \"color_mapper\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651201853361 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "color_mapper Color_Mapper.sv(42) " "Verilog HDL Parameter Declaration warning at Color_Mapper.sv(42): Parameter Declaration in module \"color_mapper\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651201853361 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "color_mapper Color_Mapper.sv(43) " "Verilog HDL Parameter Declaration warning at Color_Mapper.sv(43): Parameter Declaration in module \"color_mapper\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651201853361 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "color_mapper Color_Mapper.sv(44) " "Verilog HDL Parameter Declaration warning at Color_Mapper.sv(44): Parameter Declaration in module \"color_mapper\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 44 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651201853361 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "color_mapper Color_Mapper.sv(48) " "Verilog HDL Parameter Declaration warning at Color_Mapper.sv(48): Parameter Declaration in module \"color_mapper\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651201853361 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "color_mapper Color_Mapper.sv(65) " "Verilog HDL Parameter Declaration warning at Color_Mapper.sv(65): Parameter Declaration in module \"color_mapper\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 65 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651201853361 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "color_mapper Color_Mapper.sv(83) " "Verilog HDL Parameter Declaration warning at Color_Mapper.sv(83): Parameter Declaration in module \"color_mapper\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 83 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651201853361 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "color_mapper Color_Mapper.sv(84) " "Verilog HDL Parameter Declaration warning at Color_Mapper.sv(84): Parameter Declaration in module \"color_mapper\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 84 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1651201853361 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final385_top " "Elaborating entity \"final385_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651201853762 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 final385_top.sv(263) " "Verilog HDL assignment warning at final385_top.sv(263): truncated value with size 32 to match size of target (4)" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651201853764 "|final385_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 final385_top.sv(264) " "Verilog HDL assignment warning at final385_top.sv(264): truncated value with size 32 to match size of target (4)" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651201853764 "|final385_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 final385_top.sv(30) " "Output port \"HEX4\" at final385_top.sv(30) has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651201853770 "|final385_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 final385_top.sv(31) " "Output port \"HEX5\" at final385_top.sv(31) has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651201853770 "|final385_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform final_project_platform:u0 " "Elaborating entity \"final_project_platform\" for hierarchy \"final_project_platform:u0\"" {  } { { "385_code/final385_top.sv" "u0" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201853817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_SW final_project_platform:u0\|final_project_platform_SW:sw " "Elaborating entity \"final_project_platform_SW\" for hierarchy \"final_project_platform:u0\|final_project_platform_SW:sw\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "sw" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201853857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_hex_digits_pio final_project_platform:u0\|final_project_platform_hex_digits_pio:hex_digits_pio " "Elaborating entity \"final_project_platform_hex_digits_pio\" for hierarchy \"final_project_platform:u0\|final_project_platform_hex_digits_pio:hex_digits_pio\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "hex_digits_pio" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201853873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_jtag_uart_0 final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"final_project_platform_jtag_uart_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "jtag_uart_0" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201853887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_jtag_uart_0_scfifo_w final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w " "Elaborating entity \"final_project_platform_jtag_uart_0_scfifo_w\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "the_final_project_platform_jtag_uart_0_scfifo_w" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201853904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "wfifo" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201854132 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201854141 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201854141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201854141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201854141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201854141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201854141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201854141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201854141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201854141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201854141 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651201854141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201854202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201854202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201854207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201854235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201854235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201854242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201854270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201854270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201854278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201854334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201854334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201854345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201854405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201854405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201854414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201854474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201854474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201854483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_jtag_uart_0_scfifo_r final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_r:the_final_project_platform_jtag_uart_0_scfifo_r " "Elaborating entity \"final_project_platform_jtag_uart_0_scfifo_r\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_r:the_final_project_platform_jtag_uart_0_scfifo_r\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "the_final_project_platform_jtag_uart_0_scfifo_r" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201854524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "final_project_platform_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201854873 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201854897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201854897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201854897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201854897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201854897 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651201854897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201855446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201855568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_key final_project_platform:u0\|final_project_platform_key:key " "Elaborating entity \"final_project_platform_key\" for hierarchy \"final_project_platform:u0\|final_project_platform_key:key\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "key" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201855612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_keycode final_project_platform:u0\|final_project_platform_keycode:keycode " "Elaborating entity \"final_project_platform_keycode\" for hierarchy \"final_project_platform:u0\|final_project_platform_keycode:keycode\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "keycode" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201855626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_leds_pio final_project_platform:u0\|final_project_platform_leds_pio:leds_pio " "Elaborating entity \"final_project_platform_leds_pio\" for hierarchy \"final_project_platform:u0\|final_project_platform_leds_pio:leds_pio\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "leds_pio" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201855641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0 final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"final_project_platform_nios2_gen2_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "nios2_gen2_0" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201855655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0.v" "cpu" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201855671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_test_bench final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_test_bench:the_final_project_platform_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_test_bench\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_test_bench:the_final_project_platform_nios2_gen2_0_cpu_test_bench\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201855772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_register_bank_a_module final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "final_project_platform_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201855794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201855920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201855935 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201855935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201855935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201855935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201855935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201855935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201855935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201855935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201855935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201855935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201855935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201855935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201855935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201855935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201855935 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651201855935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201856009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201856009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201856014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_register_bank_b_module final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_b_module:final_project_platform_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_b_module:final_project_platform_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "final_project_platform_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201856059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201856114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201856145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201856192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201856199 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201856199 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651201856199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_break final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201856210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201856254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201856268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201856283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201856298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_td_mode final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_td_mode:final_project_platform_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_td_mode:final_project_platform_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201856345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201856358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201856396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201856409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201856422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201856436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_im final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_im:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_im:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201856449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201856467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_ocimem final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201856485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201856524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201856545 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201856558 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201856558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201856558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201856558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201856558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201856558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201856558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201856558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201856558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201856558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201856558 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651201856558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201856631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201856631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201856636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201856678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_debug_slave_tck final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201856693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201856752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" "final_project_platform_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201856848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201856856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201856856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201856856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201856856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201856856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201856856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201856856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201856856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201856856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201856856 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651201856856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201856865 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201856874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201856885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201856908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_onchip_memory2_0 final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"final_project_platform_onchip_memory2_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "onchip_memory2_0" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201856934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201856954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201856966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201856966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final_project_platform_onchip_memory2_0.hex " "Parameter \"init_file\" = \"final_project_platform_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201856966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201856966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201856966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201856966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201856966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201856966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201856966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201856966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201856966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201856966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201856966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201856966 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651201856966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bmh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bmh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bmh1 " "Found entity 1: altsyncram_bmh1" {  } { { "db/altsyncram_bmh1.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/altsyncram_bmh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201857040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201857040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bmh1 final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bmh1:auto_generated " "Elaborating entity \"altsyncram_bmh1\" for hierarchy \"final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bmh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201857045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_random_number final_project_platform:u0\|final_project_platform_random_number:random_number " "Elaborating entity \"final_project_platform_random_number\" for hierarchy \"final_project_platform:u0\|final_project_platform_random_number:random_number\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "random_number" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201857373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_sdram final_project_platform:u0\|final_project_platform_sdram:sdram " "Elaborating entity \"final_project_platform_sdram\" for hierarchy \"final_project_platform:u0\|final_project_platform_sdram:sdram\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "sdram" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201857389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_sdram_input_efifo_module final_project_platform:u0\|final_project_platform_sdram:sdram\|final_project_platform_sdram_input_efifo_module:the_final_project_platform_sdram_input_efifo_module " "Elaborating entity \"final_project_platform_sdram_input_efifo_module\" for hierarchy \"final_project_platform:u0\|final_project_platform_sdram:sdram\|final_project_platform_sdram_input_efifo_module:the_final_project_platform_sdram_input_efifo_module\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "the_final_project_platform_sdram_input_efifo_module" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201857460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_sdram_pll final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll " "Elaborating entity \"final_project_platform_sdram_pll\" for hierarchy \"final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "sdram_pll" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201857479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_sdram_pll_stdsync_sv6 final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"final_project_platform_sdram_pll_stdsync_sv6\" for hierarchy \"final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "stdsync2" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201857492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_sdram_pll_dffpipe_l2c final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_stdsync_sv6:stdsync2\|final_project_platform_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"final_project_platform_sdram_pll_dffpipe_l2c\" for hierarchy \"final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_stdsync_sv6:stdsync2\|final_project_platform_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "dffpipe3" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201857503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_sdram_pll_altpll_vg92 final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"final_project_platform_sdram_pll_altpll_vg92\" for hierarchy \"final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_altpll_vg92:sd1\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "sd1" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201857516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_spi_0 final_project_platform:u0\|final_project_platform_spi_0:spi_0 " "Elaborating entity \"final_project_platform_spi_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_spi_0:spi_0\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "spi_0" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201857529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_sysid_qsys_0 final_project_platform:u0\|final_project_platform_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"final_project_platform_sysid_qsys_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_sysid_qsys_0:sysid_qsys_0\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "sysid_qsys_0" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201857552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_timer final_project_platform:u0\|final_project_platform_timer:timer " "Elaborating entity \"final_project_platform_timer\" for hierarchy \"final_project_platform:u0\|final_project_platform_timer:timer\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "timer" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201857564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_usb_gpx final_project_platform:u0\|final_project_platform_usb_gpx:usb_gpx " "Elaborating entity \"final_project_platform_usb_gpx\" for hierarchy \"final_project_platform:u0\|final_project_platform_usb_gpx:usb_gpx\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "usb_gpx" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201857594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_usb_rst final_project_platform:u0\|final_project_platform_usb_rst:usb_rst " "Elaborating entity \"final_project_platform_usb_rst\" for hierarchy \"final_project_platform:u0\|final_project_platform_usb_rst:usb_rst\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "usb_rst" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201857615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0 final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"final_project_platform_mm_interconnect_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "mm_interconnect_0" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201857627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201858163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201858182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201858201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201858221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201858241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201858262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201858282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201858301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "keycode_s1_translator" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201858320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 2399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201858376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 2591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201858408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 2672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201858428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 2753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201858447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 2837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201858466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201858487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 2878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201858507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 3462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201858603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201858624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 3503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201858643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 3544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201858715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_router final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router:router " "Elaborating entity \"final_project_platform_mm_interconnect_0_router\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router:router\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "router" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 4935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201858907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_router_default_decode final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router:router\|final_project_platform_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"final_project_platform_mm_interconnect_0_router_default_decode\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router:router\|final_project_platform_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201858946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_router_002 final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"final_project_platform_mm_interconnect_0_router_002\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_002:router_002\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "router_002" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 4967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201858969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_router_002_default_decode final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_002:router_002\|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"final_project_platform_mm_interconnect_0_router_002_default_decode\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_002:router_002\|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201858984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_router_007 final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"final_project_platform_mm_interconnect_0_router_007\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_007:router_007\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "router_007" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 5047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201859037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_router_007_default_decode final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_007:router_007\|final_project_platform_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"final_project_platform_mm_interconnect_0_router_007_default_decode\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_007:router_007\|final_project_platform_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201859051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 5273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201859175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201859190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_cmd_demux final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"final_project_platform_mm_interconnect_0_cmd_demux\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 5386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201859205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_cmd_mux final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"final_project_platform_mm_interconnect_0_cmd_mux\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 5522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201859244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201859264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201859277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_rsp_demux final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"final_project_platform_mm_interconnect_0_rsp_demux\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 5913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201859515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_rsp_mux final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"final_project_platform_mm_interconnect_0_rsp_mux\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 6394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201859603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_mux.sv" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201859685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201859698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 6573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201859725 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651201859733 "|final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651201859734 "|final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651201859734 "|final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 6639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201859777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "crosser" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 6673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201859810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201859826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201859856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_avalon_st_adapter final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"final_project_platform_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 6804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201859926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0 final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201859938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_avalon_st_adapter_005 final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"final_project_platform_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 6949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201859986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201859997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_irq_mapper final_project_platform:u0\|final_project_platform_irq_mapper:irq_mapper " "Elaborating entity \"final_project_platform_irq_mapper\" for hierarchy \"final_project_platform:u0\|final_project_platform_irq_mapper:irq_mapper\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "irq_mapper" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201860099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_project_platform:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_project_platform:u0\|altera_reset_controller:rst_controller\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "rst_controller" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201860110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_project_platform:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_project_platform:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "final_project_platform/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201860122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_project_platform:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_project_platform:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "final_project_platform/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201860132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_project_platform:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_project_platform:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "rst_controller_001" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/final_project_platform.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201860143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga\"" {  } { { "385_code/final385_top.sv" "vga" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201860161 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "385_code/VGA_controller.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651201860161 "|final385_top|vga_controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "385_code/VGA_controller.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651201860161 "|final385_top|vga_controller:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameFSM gameFSM:state_machine " "Elaborating entity \"gameFSM\" for hierarchy \"gameFSM:state_machine\"" {  } { { "385_code/final385_top.sv" "state_machine" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201860174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex1 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex1\"" {  } { { "385_code/final385_top.sv" "hex1" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201860184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball_two ball_two:player " "Elaborating entity \"ball_two\" for hierarchy \"ball_two:player\"" {  } { { "385_code/final385_top.sv" "player" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201860195 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 corruptedl_ball.sv(99) " "Verilog HDL assignment warning at corruptedl_ball.sv(99): truncated value with size 32 to match size of target (10)" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/corruptedl_ball.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651201860197 "|final385_top|ball_two:player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 corruptedl_ball.sv(131) " "Verilog HDL assignment warning at corruptedl_ball.sv(131): truncated value with size 32 to match size of target (10)" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/corruptedl_ball.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651201860197 "|final385_top|ball_two:player"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "obstacle obstacle:obj " "Elaborating entity \"obstacle\" for hierarchy \"obstacle:obj\"" {  } { { "385_code/final385_top.sv" "obj" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201860234 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 obstacle.sv(24) " "Verilog HDL assignment warning at obstacle.sv(24): truncated value with size 32 to match size of target (10)" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651201860235 "|final385_top|obstacle:obj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 obstacle.sv(57) " "Verilog HDL assignment warning at obstacle.sv(57): truncated value with size 32 to match size of target (10)" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651201860237 "|final385_top|obstacle:obj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 obstacle.sv(66) " "Verilog HDL assignment warning at obstacle.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651201860237 "|final385_top|obstacle:obj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 obstacle.sv(93) " "Verilog HDL assignment warning at obstacle.sv(93): truncated value with size 32 to match size of target (24)" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651201860239 "|final385_top|obstacle:obj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 obstacle.sv(113) " "Verilog HDL assignment warning at obstacle.sv(113): truncated value with size 32 to match size of target (10)" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651201860241 "|final385_top|obstacle:obj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 obstacle.sv(155) " "Verilog HDL assignment warning at obstacle.sv(155): truncated value with size 32 to match size of target (10)" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651201860242 "|final385_top|obstacle:obj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 obstacle.sv(211) " "Verilog HDL assignment warning at obstacle.sv(211): truncated value with size 32 to match size of target (10)" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651201860242 "|final385_top|obstacle:obj"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_rand counter_rand:rand_gen " "Elaborating entity \"counter_rand\" for hierarchy \"counter_rand:rand_gen\"" {  } { { "385_code/final385_top.sv" "rand_gen" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201860375 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 counter_rand.sv(38) " "Verilog HDL assignment warning at counter_rand.sv(38): truncated value with size 32 to match size of target (2)" {  } { { "385_code/counter_rand.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/counter_rand.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651201860376 "|final385_top|counter_rand:rand_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullet bullet:ammo " "Elaborating entity \"bullet\" for hierarchy \"bullet:ammo\"" {  } { { "385_code/final385_top.sv" "ammo" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201860388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:color0 " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:color0\"" {  } { { "385_code/final385_top.sv" "color0" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201860403 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(203) " "Verilog HDL assignment warning at Color_Mapper.sv(203): truncated value with size 32 to match size of target (10)" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651201860408 "|final385_top|color_mapper:color0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(204) " "Verilog HDL assignment warning at Color_Mapper.sv(204): truncated value with size 32 to match size of target (19)" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651201860408 "|final385_top|color_mapper:color0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(323) " "Verilog HDL assignment warning at Color_Mapper.sv(323): truncated value with size 32 to match size of target (19)" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651201860410 "|final385_top|color_mapper:color0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(349) " "Verilog HDL assignment warning at Color_Mapper.sv(349): truncated value with size 32 to match size of target (19)" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651201860417 "|final385_top|color_mapper:color0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spriteROM color_mapper:color0\|spriteROM:spaceship " "Elaborating entity \"spriteROM\" for hierarchy \"color_mapper:color0\|spriteROM:spaceship\"" {  } { { "385_code/Color_Mapper.sv" "spaceship" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201860543 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ram.sv(32) " "Verilog HDL assignment warning at ram.sv(32): truncated value with size 5 to match size of target (4)" {  } { { "ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651201860568 "|final385_top|color_mapper:color0|spriteROM:spaceship"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "backgroundROM color_mapper:color0\|backgroundROM:background " "Elaborating entity \"backgroundROM\" for hierarchy \"color_mapper:color0\|backgroundROM:background\"" {  } { { "385_code/Color_Mapper.sv" "background" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201860648 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 background.sv(24) " "Verilog HDL assignment warning at background.sv(24): truncated value with size 5 to match size of target (4)" {  } { { "ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/background.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/background.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651201881173 "|final385_top|color_mapper:color0|backgroundROM:background"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asteroid_ROM color_mapper:color0\|asteroid_ROM:asteroid " "Elaborating entity \"asteroid_ROM\" for hierarchy \"color_mapper:color0\|asteroid_ROM:asteroid\"" {  } { { "385_code/Color_Mapper.sv" "asteroid" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201881321 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ram.sv(61) " "Verilog HDL assignment warning at ram.sv(61): truncated value with size 5 to match size of target (4)" {  } { { "ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651201881327 "|final385_top|color_mapper:color0|asteroid_ROM:asteroid"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_Rom color_mapper:color0\|text_Rom:screenText " "Elaborating entity \"text_Rom\" for hierarchy \"color_mapper:color0\|text_Rom:screenText\"" {  } { { "385_code/Color_Mapper.sv" "screenText" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201881373 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ram.sv(89) " "Verilog HDL assignment warning at ram.sv(89): truncated value with size 5 to match size of target (4)" {  } { { "ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651201881471 "|final385_top|color_mapper:color0|text_Rom:screenText"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651201883942 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.04.28.22:11:27 Progress: Loading slde12e9b63/alt_sld_fab_wrapper_hw.tcl " "2022.04.28.22:11:27 Progress: Loading slde12e9b63/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201887736 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201890956 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201891136 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201895344 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201895413 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201895486 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201895574 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201895579 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201895579 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651201896259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde12e9b63/alt_sld_fab.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/ip/slde12e9b63/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201896472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201896472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201896548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201896548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201896560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201896560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201896616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201896616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201896688 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201896688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201896688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201896747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201896747 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1651201901708 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1651201901708 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color0\|backgroundROM:background\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color0\|backgroundROM:background\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76800 " "Parameter NUMWORDS_A set to 76800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_backgroundROM_75ad551.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_backgroundROM_75ad551.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651201905975 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color0\|asteroid_ROM:asteroid\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color0\|asteroid_ROM:asteroid\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 900 " "Parameter NUMWORDS_A set to 900" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_asteroid_ROM_18a3b2eb.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_asteroid_ROM_18a3b2eb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651201905975 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color0\|spriteROM:spaceship\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color0\|spriteROM:spaceship\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 3465 " "Parameter NUMWORDS_A set to 3465" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_spriteROM_11e110b3.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_spriteROM_11e110b3.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651201905975 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color0\|text_Rom:screenText\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color0\|text_Rom:screenText\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 9438 " "Parameter NUMWORDS_A set to 9438" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_text_Rom_ac2b8270.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_text_Rom_ac2b8270.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651201905975 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651201905975 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651201905975 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "385_code/final385_top.sv" "Mod0" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 264 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651201905978 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "385_code/final385_top.sv" "Div0" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 263 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651201905978 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:color0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:color0\|Mod0\"" {  } { { "385_code/Color_Mapper.sv" "Mod0" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 203 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651201905978 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:color0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:color0\|Mult0\"" {  } { { "385_code/Color_Mapper.sv" "Mult0" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651201905978 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:color0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:color0\|Mult1\"" {  } { { "385_code/Color_Mapper.sv" "Mult1" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651201905978 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651201905978 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color0\|backgroundROM:background\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:color0\|backgroundROM:background\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201906044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color0\|backgroundROM:background\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:color0\|backgroundROM:background\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201906044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201906044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201906044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201906044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201906044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201906044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201906044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201906044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201906044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final_project.ram0_backgroundROM_75ad551.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final_project.ram0_backgroundROM_75ad551.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201906044 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651201906044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ai71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ai71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ai71 " "Found entity 1: altsyncram_ai71" {  } { { "db/altsyncram_ai71.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/altsyncram_ai71.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201906119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201906119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_kk9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_kk9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_kk9 " "Found entity 1: decode_kk9" {  } { { "db/decode_kk9.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/decode_kk9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201906640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201906640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_73b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_73b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_73b " "Found entity 1: mux_73b" {  } { { "db/mux_73b.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/mux_73b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201906706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201906706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color0\|asteroid_ROM:asteroid\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:color0\|asteroid_ROM:asteroid\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201906752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color0\|asteroid_ROM:asteroid\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:color0\|asteroid_ROM:asteroid\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201906752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201906752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201906752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 900 " "Parameter \"NUMWORDS_A\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201906752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201906752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201906752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201906752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201906752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201906752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final_project.ram0_asteroid_ROM_18a3b2eb.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final_project.ram0_asteroid_ROM_18a3b2eb.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201906752 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651201906752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tf71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tf71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tf71 " "Found entity 1: altsyncram_tf71" {  } { { "db/altsyncram_tf71.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/altsyncram_tf71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201906822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201906822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color0\|spriteROM:spaceship\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:color0\|spriteROM:spaceship\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201906886 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color0\|spriteROM:spaceship\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:color0\|spriteROM:spaceship\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201906886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201906886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201906886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 3465 " "Parameter \"NUMWORDS_A\" = \"3465\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201906886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201906886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201906886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201906886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201906886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201906886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final_project.ram0_spriteROM_11e110b3.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final_project.ram0_spriteROM_11e110b3.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201906886 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651201906886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b571.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b571.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b571 " "Found entity 1: altsyncram_b571" {  } { { "db/altsyncram_b571.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/altsyncram_b571.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201906956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201906956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color0\|text_Rom:screenText\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:color0\|text_Rom:screenText\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201907034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color0\|text_Rom:screenText\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:color0\|text_Rom:screenText\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201907034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201907034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201907034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 9438 " "Parameter \"NUMWORDS_A\" = \"9438\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201907034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201907034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201907034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201907034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201907034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201907034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final_project.ram0_text_Rom_ac2b8270.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final_project.ram0_text_Rom_ac2b8270.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201907034 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651201907034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r371.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r371.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r371 " "Found entity 1: altsyncram_r371" {  } { { "db/altsyncram_r371.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/altsyncram_r371.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201907105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201907105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2j9 " "Found entity 1: decode_2j9" {  } { { "db/decode_2j9.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/decode_2j9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201907240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201907240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l1b " "Found entity 1: mux_l1b" {  } { { "db/mux_l1b.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/mux_l1b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201907305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201907305 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 264 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201907399 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201907399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201907399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201907399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201907399 ""}  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 264 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651201907399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qll " "Found entity 1: lpm_divide_qll" {  } { { "db/lpm_divide_qll.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/lpm_divide_qll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201907461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201907461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201907500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201907500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/alt_u_div_she.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201907556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201907556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201907659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201907659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201907736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201907736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 263 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201907780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201907780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201907780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201907780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201907780 ""}  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 263 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651201907780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ntl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ntl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ntl " "Found entity 1: lpm_divide_ntl" {  } { { "db/lpm_divide_ntl.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/lpm_divide_ntl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201907843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201907843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"color_mapper:color0\|lpm_divide:Mod0\"" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 203 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201907947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color0\|lpm_divide:Mod0 " "Instantiated megafunction \"color_mapper:color0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201907947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201907947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201907947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201907947 ""}  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 203 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651201907947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pll " "Found entity 1: lpm_divide_pll" {  } { { "db/lpm_divide_pll.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/lpm_divide_pll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201908009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201908009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201908048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201908048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qhe " "Found entity 1: alt_u_div_qhe" {  } { { "db/alt_u_div_qhe.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/alt_u_div_qhe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201908094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201908094 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:color0\|lpm_mult:Mult0\"" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 185 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201908272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color0\|lpm_mult:Mult0 " "Instantiated megafunction \"color_mapper:color0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201908273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201908273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201908273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201908273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201908273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201908273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201908273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201908273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651201908273 ""}  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 185 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651201908273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fgs " "Found entity 1: mult_fgs" {  } { { "db/mult_fgs.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/mult_fgs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651201908342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201908342 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color0\|text_Rom:screenText\|altsyncram:mem_rtl_0\|altsyncram_r371:auto_generated\|ram_block1a4 " "Synthesized away node \"color_mapper:color0\|text_Rom:screenText\|altsyncram:mem_rtl_0\|altsyncram_r371:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_r371.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/altsyncram_r371.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 160 0 0 } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 436 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651201908509 "|final385_top|color_mapper:color0|text_Rom:screenText|altsyncram:mem_rtl_0|altsyncram_r371:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color0\|text_Rom:screenText\|altsyncram:mem_rtl_0\|altsyncram_r371:auto_generated\|ram_block1a5 " "Synthesized away node \"color_mapper:color0\|text_Rom:screenText\|altsyncram:mem_rtl_0\|altsyncram_r371:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_r371.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/altsyncram_r371.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 160 0 0 } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 436 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651201908509 "|final385_top|color_mapper:color0|text_Rom:screenText|altsyncram:mem_rtl_0|altsyncram_r371:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color0\|text_Rom:screenText\|altsyncram:mem_rtl_0\|altsyncram_r371:auto_generated\|ram_block1a6 " "Synthesized away node \"color_mapper:color0\|text_Rom:screenText\|altsyncram:mem_rtl_0\|altsyncram_r371:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_r371.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/altsyncram_r371.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 160 0 0 } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 436 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651201908509 "|final385_top|color_mapper:color0|text_Rom:screenText|altsyncram:mem_rtl_0|altsyncram_r371:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:color0\|text_Rom:screenText\|altsyncram:mem_rtl_0\|altsyncram_r371:auto_generated\|ram_block1a7 " "Synthesized away node \"color_mapper:color0\|text_Rom:screenText\|altsyncram:mem_rtl_0\|altsyncram_r371:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_r371.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/altsyncram_r371.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 160 0 0 } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 436 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651201908509 "|final385_top|color_mapper:color0|text_Rom:screenText|altsyncram:mem_rtl_0|altsyncram_r371:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1651201908509 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1651201908509 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "17 " "17 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651201909301 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 72 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651201909519 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 72 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651201909519 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 72 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651201909519 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 72 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651201909519 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 74 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651201909519 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1651201909519 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651201909519 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651201909519 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651201909519 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651201909519 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651201909519 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651201909519 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651201909519 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651201909519 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1651201909519 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 72 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1651201909519 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1651201909519 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 442 -1 0 } } { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/obstacle.sv" 80 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 356 -1 0 } } { "final_project_platform/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/corruptedl_ball.sv" 83 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" 243 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" 132 -1 0 } } { "final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 352 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 398 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" 253 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 272 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_timer.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_timer.v" 181 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1651201909593 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1651201909594 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_y_pos\[9\] bullet:ammo\|bullet_y_pos\[9\]~_emulated bullet:ammo\|bullet_y_pos\[9\]~1 " "Register \"bullet:ammo\|bullet_y_pos\[9\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_y_pos\[9\]~_emulated\" and latch \"bullet:ammo\|bullet_y_pos\[9\]~1\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651201909596 "|final385_top|bullet:ammo|bullet_y_pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_y_pos\[8\] bullet:ammo\|bullet_y_pos\[8\]~_emulated bullet:ammo\|bullet_y_pos\[8\]~5 " "Register \"bullet:ammo\|bullet_y_pos\[8\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_y_pos\[8\]~_emulated\" and latch \"bullet:ammo\|bullet_y_pos\[8\]~5\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651201909596 "|final385_top|bullet:ammo|bullet_y_pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_y_pos\[7\] bullet:ammo\|bullet_y_pos\[7\]~_emulated bullet:ammo\|bullet_y_pos\[7\]~9 " "Register \"bullet:ammo\|bullet_y_pos\[7\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_y_pos\[7\]~_emulated\" and latch \"bullet:ammo\|bullet_y_pos\[7\]~9\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651201909596 "|final385_top|bullet:ammo|bullet_y_pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_y_pos\[6\] bullet:ammo\|bullet_y_pos\[6\]~_emulated bullet:ammo\|bullet_y_pos\[6\]~13 " "Register \"bullet:ammo\|bullet_y_pos\[6\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_y_pos\[6\]~_emulated\" and latch \"bullet:ammo\|bullet_y_pos\[6\]~13\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651201909596 "|final385_top|bullet:ammo|bullet_y_pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_y_pos\[5\] bullet:ammo\|bullet_y_pos\[5\]~_emulated bullet:ammo\|bullet_y_pos\[5\]~17 " "Register \"bullet:ammo\|bullet_y_pos\[5\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_y_pos\[5\]~_emulated\" and latch \"bullet:ammo\|bullet_y_pos\[5\]~17\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651201909596 "|final385_top|bullet:ammo|bullet_y_pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_y_pos\[4\] bullet:ammo\|bullet_y_pos\[4\]~_emulated bullet:ammo\|bullet_y_pos\[4\]~21 " "Register \"bullet:ammo\|bullet_y_pos\[4\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_y_pos\[4\]~_emulated\" and latch \"bullet:ammo\|bullet_y_pos\[4\]~21\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651201909596 "|final385_top|bullet:ammo|bullet_y_pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_y_pos\[3\] bullet:ammo\|bullet_y_pos\[3\]~_emulated bullet:ammo\|bullet_y_pos\[3\]~25 " "Register \"bullet:ammo\|bullet_y_pos\[3\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_y_pos\[3\]~_emulated\" and latch \"bullet:ammo\|bullet_y_pos\[3\]~25\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651201909596 "|final385_top|bullet:ammo|bullet_y_pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_y_pos\[2\] bullet:ammo\|bullet_y_pos\[2\]~_emulated bullet:ammo\|bullet_y_pos\[2\]~29 " "Register \"bullet:ammo\|bullet_y_pos\[2\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_y_pos\[2\]~_emulated\" and latch \"bullet:ammo\|bullet_y_pos\[2\]~29\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651201909596 "|final385_top|bullet:ammo|bullet_y_pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_y_pos\[1\] bullet:ammo\|bullet_y_pos\[1\]~_emulated bullet:ammo\|bullet_y_pos\[1\]~33 " "Register \"bullet:ammo\|bullet_y_pos\[1\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_y_pos\[1\]~_emulated\" and latch \"bullet:ammo\|bullet_y_pos\[1\]~33\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651201909596 "|final385_top|bullet:ammo|bullet_y_pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_y_pos\[0\] bullet:ammo\|bullet_y_pos\[0\]~_emulated bullet:ammo\|bullet_y_pos\[0\]~37 " "Register \"bullet:ammo\|bullet_y_pos\[0\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_y_pos\[0\]~_emulated\" and latch \"bullet:ammo\|bullet_y_pos\[0\]~37\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651201909596 "|final385_top|bullet:ammo|bullet_y_pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_x_pos\[9\] bullet:ammo\|bullet_x_pos\[9\]~_emulated bullet:ammo\|bullet_x_pos\[9\]~1 " "Register \"bullet:ammo\|bullet_x_pos\[9\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_x_pos\[9\]~_emulated\" and latch \"bullet:ammo\|bullet_x_pos\[9\]~1\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651201909596 "|final385_top|bullet:ammo|bullet_x_pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_x_pos\[8\] bullet:ammo\|bullet_x_pos\[8\]~_emulated bullet:ammo\|bullet_x_pos\[8\]~5 " "Register \"bullet:ammo\|bullet_x_pos\[8\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_x_pos\[8\]~_emulated\" and latch \"bullet:ammo\|bullet_x_pos\[8\]~5\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651201909596 "|final385_top|bullet:ammo|bullet_x_pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_x_pos\[7\] bullet:ammo\|bullet_x_pos\[7\]~_emulated bullet:ammo\|bullet_x_pos\[7\]~9 " "Register \"bullet:ammo\|bullet_x_pos\[7\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_x_pos\[7\]~_emulated\" and latch \"bullet:ammo\|bullet_x_pos\[7\]~9\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651201909596 "|final385_top|bullet:ammo|bullet_x_pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_x_pos\[6\] bullet:ammo\|bullet_x_pos\[6\]~_emulated bullet:ammo\|bullet_x_pos\[6\]~13 " "Register \"bullet:ammo\|bullet_x_pos\[6\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_x_pos\[6\]~_emulated\" and latch \"bullet:ammo\|bullet_x_pos\[6\]~13\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651201909596 "|final385_top|bullet:ammo|bullet_x_pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_x_pos\[5\] bullet:ammo\|bullet_x_pos\[5\]~_emulated bullet:ammo\|bullet_x_pos\[5\]~17 " "Register \"bullet:ammo\|bullet_x_pos\[5\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_x_pos\[5\]~_emulated\" and latch \"bullet:ammo\|bullet_x_pos\[5\]~17\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651201909596 "|final385_top|bullet:ammo|bullet_x_pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_x_pos\[4\] bullet:ammo\|bullet_x_pos\[4\]~_emulated bullet:ammo\|bullet_x_pos\[4\]~21 " "Register \"bullet:ammo\|bullet_x_pos\[4\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_x_pos\[4\]~_emulated\" and latch \"bullet:ammo\|bullet_x_pos\[4\]~21\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651201909596 "|final385_top|bullet:ammo|bullet_x_pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_x_pos\[3\] bullet:ammo\|bullet_x_pos\[3\]~_emulated bullet:ammo\|bullet_x_pos\[3\]~25 " "Register \"bullet:ammo\|bullet_x_pos\[3\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_x_pos\[3\]~_emulated\" and latch \"bullet:ammo\|bullet_x_pos\[3\]~25\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651201909596 "|final385_top|bullet:ammo|bullet_x_pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_x_pos\[2\] bullet:ammo\|bullet_x_pos\[2\]~_emulated bullet:ammo\|bullet_x_pos\[2\]~29 " "Register \"bullet:ammo\|bullet_x_pos\[2\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_x_pos\[2\]~_emulated\" and latch \"bullet:ammo\|bullet_x_pos\[2\]~29\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651201909596 "|final385_top|bullet:ammo|bullet_x_pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_x_pos\[1\] bullet:ammo\|bullet_x_pos\[1\]~_emulated bullet:ammo\|bullet_x_pos\[1\]~33 " "Register \"bullet:ammo\|bullet_x_pos\[1\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_x_pos\[1\]~_emulated\" and latch \"bullet:ammo\|bullet_x_pos\[1\]~33\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651201909596 "|final385_top|bullet:ammo|bullet_x_pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_x_pos\[0\] bullet:ammo\|bullet_x_pos\[0\]~_emulated bullet:ammo\|bullet_x_pos\[0\]~37 " "Register \"bullet:ammo\|bullet_x_pos\[0\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_x_pos\[0\]~_emulated\" and latch \"bullet:ammo\|bullet_x_pos\[0\]~37\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651201909596 "|final385_top|bullet:ammo|bullet_x_pos[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1651201909596 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651201913790 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651201913790 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651201913790 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651201913790 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651201913790 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651201913790 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651201913790 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651201913791 "|final385_top|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651201913791 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201914189 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "457 " "457 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651201918756 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "color_mapper:color0\|text_Rom:screenText\|altsyncram:mem_rtl_0\|altsyncram_r371:auto_generated\|ALTSYNCRAM 12 " "Removed 12 MSB VCC or GND address nodes from RAM block \"color_mapper:color0\|text_Rom:screenText\|altsyncram:mem_rtl_0\|altsyncram_r371:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_r371.tdf" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/db/altsyncram_r371.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 160 0 0 } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 436 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201918790 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ldm18/Desktop/final_project_temp/output_files/final_project.map.smsg " "Generated suppressed messages file C:/Users/ldm18/Desktop/final_project_temp/output_files/final_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201920003 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651201923486 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651201923486 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651201924154 "|final385_top|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651201924154 "|final385_top|MAX10_CLK2_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651201924154 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9695 " "Implemented 9695 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651201924154 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651201924154 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1651201924154 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9346 " "Implemented 9346 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651201924154 ""} { "Info" "ICUT_CUT_TM_RAMS" "196 " "Implemented 196 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1651201924154 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1651201924154 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1651201924154 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651201924154 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 163 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 163 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5097 " "Peak virtual memory: 5097 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651201924262 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 28 22:12:04 2022 " "Processing ended: Thu Apr 28 22:12:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651201924262 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:22 " "Elapsed time: 00:01:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651201924262 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:59 " "Total CPU time (on all processors): 00:01:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651201924262 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651201924262 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1651201925795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651201925805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 22:12:05 2022 " "Processing started: Thu Apr 28 22:12:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651201925805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1651201925805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final_project -c final_project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1651201925805 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1651201925943 ""}
{ "Info" "0" "" "Project  = final_project" {  } {  } 0 0 "Project  = final_project" 0 0 "Fitter" 0 0 1651201925944 ""}
{ "Info" "0" "" "Revision = final_project" {  } {  } 0 0 "Revision = final_project" 0 0 "Fitter" 0 0 1651201925944 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1651201926151 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1651201926151 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "final_project 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"final_project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1651201926211 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651201926244 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651201926245 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_altpll_vg92:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_altpll_vg92:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] port" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 2867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1651201926297 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] 1 1 -18 -1000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -18 degrees (-1000 ps) for final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] port" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 2868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1651201926297 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 2867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1651201926297 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1651201926493 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1651201926502 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651201927161 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651201927161 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651201927161 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651201927161 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651201927161 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651201927161 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651201927161 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651201927161 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651201927161 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651201927161 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651201927161 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1651201927161 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 20925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651201927176 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 20927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651201927176 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 20929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651201927176 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 20931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651201927176 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1651201927176 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651201927177 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651201927177 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651201927177 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651201927177 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1651201927182 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1651201927880 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "143 143 " "No exact pin location assignment(s) for 143 pins of 143 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1651201928312 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "The Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1651201929649 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201929657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201929657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201929657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201929657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201929657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201929657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201929657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201929657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201929657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201929657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201929657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201929657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201929657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201929657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201929657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201929657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201929657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201929657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201929657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201929657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201929657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201929657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201929657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201929657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201929657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201929657 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651201929657 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201929657 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651201929657 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201929657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201929657 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651201929657 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1651201929657 ""}
{ "Info" "ISTA_SDC_FOUND" "final_project_platform/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'final_project_platform/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1651201929708 ""}
{ "Info" "ISTA_SDC_FOUND" "final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1651201929719 ""}
{ "Info" "ISTA_SDC_FOUND" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1651201929725 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga\|vs " "Node: vga_controller:vga\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register obstacle:obj\|score\[0\] vga_controller:vga\|vs " "Register obstacle:obj\|score\[0\] is being clocked by vga_controller:vga\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651201929775 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1651201929775 "|final385_top|vga_controller:vga|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register final_project_platform:u0\|final_project_platform_random_number:random_number\|data_out\[7\] MAX10_CLK1_50 " "Register final_project_platform:u0\|final_project_platform_random_number:random_number\|data_out\[7\] is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651201929775 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1651201929775 "|final385_top|MAX10_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga\|clkdiv " "Node: vga_controller:vga\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vga\|vs vga_controller:vga\|clkdiv " "Register vga_controller:vga\|vs is being clocked by vga_controller:vga\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651201929776 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1651201929776 "|final385_top|vga_controller:vga|clkdiv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "gameFSM:state_machine\|gameState.IN_GAME " "Node: gameFSM:state_machine\|gameState.IN_GAME was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch bullet:ammo\|bullet_x_pos\[0\]~37 gameFSM:state_machine\|gameState.IN_GAME " "Latch bullet:ammo\|bullet_x_pos\[0\]~37 is being clocked by gameFSM:state_machine\|gameState.IN_GAME" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651201929776 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1651201929776 "|final385_top|gameFSM:state_machine|gameState.IN_GAME"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651201929776 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1651201929776 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651201929863 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651201929863 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1651201929863 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651201929864 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651201929864 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651201929864 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1651201929864 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1651201929864 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651201929864 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651201929864 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651201929864 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1651201929864 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651201930484 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 2867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651201930484 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651201930484 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 2867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651201930484 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN R11 (CLK7n, DIFFIO_TX_RX_B20n, DIFFOUT_B20n, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN R11 (CLK7n, DIFFIO_TX_RX_B20n, DIFFOUT_B20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651201930484 ""}  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 20899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651201930484 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_controller:vga\|vs  " "Automatically promoted node vga_controller:vga\|vs " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651201930484 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "color_mapper:color0\|one_asteroid\[14\]\[0\] " "Destination node color_mapper:color0\|one_asteroid\[14\]\[0\]" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 235 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651201930484 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "color_mapper:color0\|one_asteroid\[11\]\[0\] " "Destination node color_mapper:color0\|one_asteroid\[11\]\[0\]" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 235 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651201930484 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "color_mapper:color0\|one_asteroid\[8\]\[0\] " "Destination node color_mapper:color0\|one_asteroid\[8\]\[0\]" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 235 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651201930484 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "color_mapper:color0\|one_asteroid\[10\]\[0\] " "Destination node color_mapper:color0\|one_asteroid\[10\]\[0\]" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 235 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651201930484 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "color_mapper:color0\|one_asteroid\[9\]\[0\] " "Destination node color_mapper:color0\|one_asteroid\[9\]\[0\]" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 235 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651201930484 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "color_mapper:color0\|one_asteroid\[13\]\[0\] " "Destination node color_mapper:color0\|one_asteroid\[13\]\[0\]" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 235 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651201930484 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "color_mapper:color0\|one_asteroid\[12\]\[0\] " "Destination node color_mapper:color0\|one_asteroid\[12\]\[0\]" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 235 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651201930484 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "color_mapper:color0\|one_asteroid\[6\]\[0\] " "Destination node color_mapper:color0\|one_asteroid\[6\]\[0\]" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 235 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651201930484 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "color_mapper:color0\|one_asteroid\[3\]\[0\] " "Destination node color_mapper:color0\|one_asteroid\[3\]\[0\]" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 235 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651201930484 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "color_mapper:color0\|one_asteroid\[0\]\[0\] " "Destination node color_mapper:color0\|one_asteroid\[0\]\[0\]" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/Color_Mapper.sv" 235 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651201930484 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1651201930484 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651201930484 ""}  } { { "385_code/VGA_controller.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/VGA_controller.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 1730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651201930484 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_controller:vga\|clkdiv  " "Automatically promoted node vga_controller:vga\|clkdiv " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651201930485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vga\|clkdiv~0 " "Destination node vga_controller:vga\|clkdiv~0" {  } { { "385_code/VGA_controller.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 17658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651201930485 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651201930485 ""}  } { { "385_code/VGA_controller.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 1725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651201930485 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651201930485 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 20325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651201930485 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "gameFSM:state_machine\|gameState.IN_GAME  " "Automatically promoted node gameFSM:state_machine\|gameState.IN_GAME " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651201930485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bullet:ammo\|bullet_x_pos\[9\]~2 " "Destination node bullet:ammo\|bullet_x_pos\[9\]~2" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 7286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651201930485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bullet:ammo\|bullet_x_pos\[8\]~6 " "Destination node bullet:ammo\|bullet_x_pos\[8\]~6" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 7290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651201930485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bullet:ammo\|bullet_x_pos\[7\]~10 " "Destination node bullet:ammo\|bullet_x_pos\[7\]~10" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 7294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651201930485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bullet:ammo\|bullet_x_pos\[6\]~14 " "Destination node bullet:ammo\|bullet_x_pos\[6\]~14" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 7298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651201930485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bullet:ammo\|bullet_x_pos\[5\]~18 " "Destination node bullet:ammo\|bullet_x_pos\[5\]~18" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 7302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651201930485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bullet:ammo\|bullet_x_pos\[4\]~22 " "Destination node bullet:ammo\|bullet_x_pos\[4\]~22" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 7306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651201930485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bullet:ammo\|bullet_x_pos\[3\]~26 " "Destination node bullet:ammo\|bullet_x_pos\[3\]~26" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 7310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651201930485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bullet:ammo\|bullet_x_pos\[2\]~30 " "Destination node bullet:ammo\|bullet_x_pos\[2\]~30" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 7314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651201930485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bullet:ammo\|bullet_x_pos\[1\]~34 " "Destination node bullet:ammo\|bullet_x_pos\[1\]~34" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 7318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651201930485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bullet:ammo\|bullet_x_pos\[0\]~38 " "Destination node bullet:ammo\|bullet_x_pos\[0\]~38" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/bullet.sv" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 7322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651201930485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1651201930485 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651201930485 ""}  } { { "385_code/gameFSM.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/gameFSM.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 1699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651201930485 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY\[0\]~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed)) " "Automatically promoted node KEY\[0\]~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651201930485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gameFSM:state_machine\|gameState.IN_GAME " "Destination node gameFSM:state_machine\|gameState.IN_GAME" {  } { { "385_code/gameFSM.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/gameFSM.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 1699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651201930485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gameFSM:state_machine\|gameState.HOLD2 " "Destination node gameFSM:state_machine\|gameState.HOLD2" {  } { { "385_code/gameFSM.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/gameFSM.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 1698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651201930485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gameFSM:state_machine\|gameState.HOLD " "Destination node gameFSM:state_machine\|gameState.HOLD" {  } { { "385_code/gameFSM.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/gameFSM.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 1691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651201930485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gameFSM:state_machine\|gameState.GAME_END " "Destination node gameFSM:state_machine\|gameState.GAME_END" {  } { { "385_code/gameFSM.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/gameFSM.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 1690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651201930485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gameFSM:state_machine\|gameState~10 " "Destination node gameFSM:state_machine\|gameState~10" {  } { { "385_code/gameFSM.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/gameFSM.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 13943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651201930485 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_platform:u0\|final_project_platform_key:key\|read_mux_out\[0\] " "Destination node final_project_platform:u0\|final_project_platform_key:key\|read_mux_out\[0\]" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_key.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_key.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 4718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651201930485 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651201930485 ""}  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 20900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651201930485 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_project_platform:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node final_project_platform:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651201930486 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_platform:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node final_project_platform:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "final_project_platform/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 14716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651201930486 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 4550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651201930486 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 3762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651201930486 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651201930486 ""}  } { { "final_project_platform/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 1752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651201930486 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_project_platform:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node final_project_platform:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651201930486 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_platform:u0\|final_project_platform_sdram:sdram\|active_cs_n~0 " "Destination node final_project_platform:u0\|final_project_platform_sdram:sdram\|active_cs_n~0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 13815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651201930486 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_platform:u0\|final_project_platform_sdram:sdram\|active_cs_n~1 " "Destination node final_project_platform:u0\|final_project_platform_sdram:sdram\|active_cs_n~1" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 13816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651201930486 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_platform:u0\|final_project_platform_sdram:sdram\|i_refs\[0\] " "Destination node final_project_platform:u0\|final_project_platform_sdram:sdram\|i_refs\[0\]" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 3084 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651201930486 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_platform:u0\|final_project_platform_sdram:sdram\|i_refs\[2\] " "Destination node final_project_platform:u0\|final_project_platform_sdram:sdram\|i_refs\[2\]" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 3082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651201930486 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_platform:u0\|final_project_platform_sdram:sdram\|i_refs\[1\] " "Destination node final_project_platform:u0\|final_project_platform_sdram:sdram\|i_refs\[1\]" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 3083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651201930486 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_platform:u0\|final_project_platform_sdram:sdram\|active_rnw~5 " "Destination node final_project_platform:u0\|final_project_platform_sdram:sdram\|active_rnw~5" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 17565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651201930486 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651201930486 ""}  } { { "final_project_platform/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 4956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651201930486 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651201930486 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 186 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 3767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651201930486 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|prev_reset  " "Automatically promoted node final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651201930486 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|readdata\[0\]~1 " "Destination node final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|readdata\[0\]~1" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 258 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 16358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651201930486 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651201930486 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 274 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 2898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651201930486 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1651201931671 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651201931681 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651201931682 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651201931695 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1651201931721 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651201931722 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651201931722 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651201931722 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651201931722 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651201931722 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651201931722 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651201931722 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651201931722 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651201931722 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651201931722 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651201931722 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651201931722 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651201931722 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651201931722 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651201931722 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651201931722 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651201931722 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651201931722 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651201931722 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651201931722 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1651201931722 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651201931722 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1651201931741 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1651201932907 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1651201932917 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1651201932917 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1651201932917 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1651201932917 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1651201932917 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "140 unused 2.5V 13 94 33 " "Number of I/O pins in group: 140 (unused VREF, 2.5V VCCIO, 13 input, 94 output, 33 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1651201932968 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1651201932968 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1651201932968 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651201932969 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651201932969 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 2 34 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651201932969 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 47 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651201932969 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651201932969 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651201932969 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651201932969 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651201932969 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651201932969 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1651201932969 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1651201932969 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651201933897 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1651201933913 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1651201935801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651201936702 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1651201936793 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1651201970803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:34 " "Fitter placement operations ending: elapsed time is 00:00:34" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651201970803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1651201972668 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X33_Y11 X44_Y21 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21"} { { 12 { 0 ""} 33 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1651201975398 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1651201975398 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1651201976146 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1651201976146 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1651201976146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651201976148 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.20 " "Total time spent on timing analysis during the Fitter is 1.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1651201976459 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651201976516 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651201978117 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651201978121 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651201980332 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651201982328 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1651201983416 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "17 " "Following 17 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651201983458 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651201983458 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651201983458 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651201983458 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651201983458 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651201983458 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651201983458 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651201983458 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently enabled " "Pin ARDUINO_IO\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651201983458 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently enabled " "Pin ARDUINO_IO\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651201983458 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651201983458 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651201983458 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently enabled " "Pin ARDUINO_IO\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651201983458 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently enabled " "Pin ARDUINO_IO\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651201983458 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651201983458 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently enabled " "Pin ARDUINO_IO\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651201983458 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently enabled " "Pin ARDUINO_RESET_N has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/final_project_temp/385_code/final385_top.sv" 74 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ldm18/Desktop/final_project_temp/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651201983458 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1651201983458 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ldm18/Desktop/final_project_temp/output_files/final_project.fit.smsg " "Generated suppressed messages file C:/Users/ldm18/Desktop/final_project_temp/output_files/final_project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1651201983940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6798 " "Peak virtual memory: 6798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651201986118 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 28 22:13:06 2022 " "Processing ended: Thu Apr 28 22:13:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651201986118 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651201986118 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:21 " "Total CPU time (on all processors): 00:02:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651201986118 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651201986118 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1651201987877 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651201987887 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 22:13:07 2022 " "Processing started: Thu Apr 28 22:13:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651201987887 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1651201987887 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off final_project -c final_project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1651201987887 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1651201988430 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1651201990390 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1651201990509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651201991493 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 28 22:13:11 2022 " "Processing ended: Thu Apr 28 22:13:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651201991493 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651201991493 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651201991493 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1651201991493 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1651201992205 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1651201992920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651201992930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 22:13:12 2022 " "Processing started: Thu Apr 28 22:13:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651201992930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1651201992930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta final_project -c final_project " "Command: quartus_sta final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1651201992930 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1651201993069 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1651201994091 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1651201994091 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651201994126 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651201994126 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "The Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1651201994522 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201994681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201994681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201994681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201994681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201994681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201994681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201994681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201994681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201994681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201994681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201994681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201994681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201994681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201994681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201994681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201994681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201994681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201994681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201994681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201994681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201994681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201994681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201994681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201994681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201994681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201994681 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651201994681 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201994681 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651201994681 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201994681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651201994681 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651201994681 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1651201994681 ""}
{ "Info" "ISTA_SDC_FOUND" "final_project_platform/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'final_project_platform/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1651201994724 ""}
{ "Info" "ISTA_SDC_FOUND" "final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1651201994737 ""}
{ "Info" "ISTA_SDC_FOUND" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1651201994744 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga\|vs " "Node: vga_controller:vga\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register obstacle:obj\|score\[0\] vga_controller:vga\|vs " "Register obstacle:obj\|score\[0\] is being clocked by vga_controller:vga\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651201994785 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651201994785 "|final385_top|vga_controller:vga|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register gameFSM:state_machine\|gameState.IN_GAME MAX10_CLK1_50 " "Register gameFSM:state_machine\|gameState.IN_GAME is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651201994785 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651201994785 "|final385_top|MAX10_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga\|clkdiv " "Node: vga_controller:vga\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vga\|vs vga_controller:vga\|clkdiv " "Register vga_controller:vga\|vs is being clocked by vga_controller:vga\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651201994785 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651201994785 "|final385_top|vga_controller:vga|clkdiv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "gameFSM:state_machine\|gameState.IN_GAME " "Node: gameFSM:state_machine\|gameState.IN_GAME was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch bullet:ammo\|bullet_y_pos\[2\]~29 gameFSM:state_machine\|gameState.IN_GAME " "Latch bullet:ammo\|bullet_y_pos\[2\]~29 is being clocked by gameFSM:state_machine\|gameState.IN_GAME" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651201994785 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651201994785 "|final385_top|gameFSM:state_machine|gameState.IN_GAME"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651201994786 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651201994786 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651201994842 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651201994842 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651201994842 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651201994843 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651201994843 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651201994843 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1651201994843 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1651201994844 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1651201994875 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1651201994882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.279 " "Worst-case setup slack is 45.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201994887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201994887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.279               0.000 altera_reserved_tck  " "   45.279               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201994887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651201994887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201994891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201994891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 altera_reserved_tck  " "    0.342               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201994891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651201994891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.689 " "Worst-case recovery slack is 47.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201994894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201994894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.689               0.000 altera_reserved_tck  " "   47.689               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201994894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651201994894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.093 " "Worst-case removal slack is 1.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201994897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201994897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.093               0.000 altera_reserved_tck  " "    1.093               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201994897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651201994897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.630 " "Worst-case minimum pulse width slack is 49.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201994899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201994899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.630               0.000 altera_reserved_tck  " "   49.630               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201994899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651201994899 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651201994920 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651201994920 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651201994920 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651201994920 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651201994920 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.453 ns " "Worst Case Available Settling Time: 197.453 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651201994920 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651201994920 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651201994920 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651201994920 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651201994920 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651201994920 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651201994920 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651201994924 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651201994960 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651201998991 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga\|vs " "Node: vga_controller:vga\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register obstacle:obj\|score\[0\] vga_controller:vga\|vs " "Register obstacle:obj\|score\[0\] is being clocked by vga_controller:vga\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651201999383 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651201999383 "|final385_top|vga_controller:vga|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register gameFSM:state_machine\|gameState.IN_GAME MAX10_CLK1_50 " "Register gameFSM:state_machine\|gameState.IN_GAME is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651201999383 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651201999383 "|final385_top|MAX10_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga\|clkdiv " "Node: vga_controller:vga\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vga\|vs vga_controller:vga\|clkdiv " "Register vga_controller:vga\|vs is being clocked by vga_controller:vga\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651201999383 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651201999383 "|final385_top|vga_controller:vga|clkdiv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "gameFSM:state_machine\|gameState.IN_GAME " "Node: gameFSM:state_machine\|gameState.IN_GAME was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch bullet:ammo\|bullet_y_pos\[2\]~29 gameFSM:state_machine\|gameState.IN_GAME " "Latch bullet:ammo\|bullet_y_pos\[2\]~29 is being clocked by gameFSM:state_machine\|gameState.IN_GAME" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651201999383 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651201999383 "|final385_top|gameFSM:state_machine|gameState.IN_GAME"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651201999384 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651201999384 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651201999390 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651201999390 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651201999390 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651201999390 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651201999390 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651201999390 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1651201999390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.633 " "Worst-case setup slack is 45.633" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201999401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201999401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.633               0.000 altera_reserved_tck  " "   45.633               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201999401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651201999401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.307 " "Worst-case hold slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201999405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201999405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 altera_reserved_tck  " "    0.307               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201999405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651201999405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.914 " "Worst-case recovery slack is 47.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201999408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201999408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.914               0.000 altera_reserved_tck  " "   47.914               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201999408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651201999408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.012 " "Worst-case removal slack is 1.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201999412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201999412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.012               0.000 altera_reserved_tck  " "    1.012               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201999412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651201999412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.646 " "Worst-case minimum pulse width slack is 49.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201999414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201999414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.646               0.000 altera_reserved_tck  " "   49.646               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201999414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651201999414 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651201999436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651201999436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651201999436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651201999436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651201999436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.688 ns " "Worst Case Available Settling Time: 197.688 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651201999436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651201999436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651201999436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651201999436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651201999436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651201999436 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651201999436 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651201999441 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga\|vs " "Node: vga_controller:vga\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register obstacle:obj\|score\[0\] vga_controller:vga\|vs " "Register obstacle:obj\|score\[0\] is being clocked by vga_controller:vga\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651201999743 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651201999743 "|final385_top|vga_controller:vga|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register gameFSM:state_machine\|gameState.IN_GAME MAX10_CLK1_50 " "Register gameFSM:state_machine\|gameState.IN_GAME is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651201999743 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651201999743 "|final385_top|MAX10_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga\|clkdiv " "Node: vga_controller:vga\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vga\|vs vga_controller:vga\|clkdiv " "Register vga_controller:vga\|vs is being clocked by vga_controller:vga\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651201999743 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651201999743 "|final385_top|vga_controller:vga|clkdiv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "gameFSM:state_machine\|gameState.IN_GAME " "Node: gameFSM:state_machine\|gameState.IN_GAME was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch bullet:ammo\|bullet_y_pos\[2\]~29 gameFSM:state_machine\|gameState.IN_GAME " "Latch bullet:ammo\|bullet_y_pos\[2\]~29 is being clocked by gameFSM:state_machine\|gameState.IN_GAME" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651201999743 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651201999743 "|final385_top|gameFSM:state_machine|gameState.IN_GAME"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651201999744 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651201999744 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651201999750 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651201999750 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651201999750 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651201999750 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651201999750 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651201999750 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1651201999750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.193 " "Worst-case setup slack is 48.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201999755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201999755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.193               0.000 altera_reserved_tck  " "   48.193               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201999755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651201999755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.149 " "Worst-case hold slack is 0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201999759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201999759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 altera_reserved_tck  " "    0.149               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201999759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651201999759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.184 " "Worst-case recovery slack is 49.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201999762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201999762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.184               0.000 altera_reserved_tck  " "   49.184               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201999762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651201999762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.478 " "Worst-case removal slack is 0.478" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201999766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201999766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.478               0.000 altera_reserved_tck  " "    0.478               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201999766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651201999766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.426 " "Worst-case minimum pulse width slack is 49.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201999769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201999769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.426               0.000 altera_reserved_tck  " "   49.426               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651201999769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651201999769 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651201999792 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651201999792 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651201999792 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651201999792 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651201999792 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.933 ns " "Worst Case Available Settling Time: 198.933 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651201999792 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651201999792 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651201999792 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651201999792 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651201999792 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651201999792 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651201999792 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651202000878 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651202000883 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 35 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5064 " "Peak virtual memory: 5064 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651202000993 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 28 22:13:20 2022 " "Processing ended: Thu Apr 28 22:13:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651202000993 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651202000993 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651202000993 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651202000993 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1651202002147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651202002157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 22:13:22 2022 " "Processing started: Thu Apr 28 22:13:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651202002157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651202002157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off final_project -c final_project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651202002157 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1651202003114 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1651202003501 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_project.svo C:/Users/ldm18/Desktop/final_project_temp/simulation/modelsim/ simulation " "Generated file final_project.svo in folder \"C:/Users/ldm18/Desktop/final_project_temp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651202004754 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651202005467 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 28 22:13:25 2022 " "Processing ended: Thu Apr 28 22:13:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651202005467 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651202005467 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651202005467 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651202005467 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 221 s " "Quartus Prime Full Compilation was successful. 0 errors, 221 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651202006237 ""}
