\hypertarget{struct_s_m_c___mem_map}{}\section{S\+M\+C\+\_\+\+Mem\+Map Struct Reference}
\label{struct_s_m_c___mem_map}\index{S\+M\+C\+\_\+\+Mem\+Map@{S\+M\+C\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct_s_m_c___mem_map_a0e48ca7c949ba2fd2f9a29f153ee1245}{P\+M\+P\+R\+O\+T}
\item 
uint8\+\_\+t \hyperlink{struct_s_m_c___mem_map_acc989af655daf69d506fde822f207e0c}{P\+M\+C\+T\+R\+L}
\item 
uint8\+\_\+t \hyperlink{struct_s_m_c___mem_map_a2873244428756490bbc28c84e2161d73}{S\+T\+O\+P\+C\+T\+R\+L}
\item 
uint8\+\_\+t \hyperlink{struct_s_m_c___mem_map_adacbe2d7cc2808682b7b83e091b850a8}{P\+M\+S\+T\+A\+T}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+M\+C -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_s_m_c___mem_map_acc989af655daf69d506fde822f207e0c}{}\index{S\+M\+C\+\_\+\+Mem\+Map@{S\+M\+C\+\_\+\+Mem\+Map}!P\+M\+C\+T\+R\+L@{P\+M\+C\+T\+R\+L}}
\index{P\+M\+C\+T\+R\+L@{P\+M\+C\+T\+R\+L}!S\+M\+C\+\_\+\+Mem\+Map@{S\+M\+C\+\_\+\+Mem\+Map}}
\subsubsection[{P\+M\+C\+T\+R\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t P\+M\+C\+T\+R\+L}\label{struct_s_m_c___mem_map_acc989af655daf69d506fde822f207e0c}
Power Mode Control register, offset\+: 0x1 \hypertarget{struct_s_m_c___mem_map_a0e48ca7c949ba2fd2f9a29f153ee1245}{}\index{S\+M\+C\+\_\+\+Mem\+Map@{S\+M\+C\+\_\+\+Mem\+Map}!P\+M\+P\+R\+O\+T@{P\+M\+P\+R\+O\+T}}
\index{P\+M\+P\+R\+O\+T@{P\+M\+P\+R\+O\+T}!S\+M\+C\+\_\+\+Mem\+Map@{S\+M\+C\+\_\+\+Mem\+Map}}
\subsubsection[{P\+M\+P\+R\+O\+T}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t P\+M\+P\+R\+O\+T}\label{struct_s_m_c___mem_map_a0e48ca7c949ba2fd2f9a29f153ee1245}
Power Mode Protection register, offset\+: 0x0 \hypertarget{struct_s_m_c___mem_map_adacbe2d7cc2808682b7b83e091b850a8}{}\index{S\+M\+C\+\_\+\+Mem\+Map@{S\+M\+C\+\_\+\+Mem\+Map}!P\+M\+S\+T\+A\+T@{P\+M\+S\+T\+A\+T}}
\index{P\+M\+S\+T\+A\+T@{P\+M\+S\+T\+A\+T}!S\+M\+C\+\_\+\+Mem\+Map@{S\+M\+C\+\_\+\+Mem\+Map}}
\subsubsection[{P\+M\+S\+T\+A\+T}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t P\+M\+S\+T\+A\+T}\label{struct_s_m_c___mem_map_adacbe2d7cc2808682b7b83e091b850a8}
Power Mode Status register, offset\+: 0x3 \hypertarget{struct_s_m_c___mem_map_a2873244428756490bbc28c84e2161d73}{}\index{S\+M\+C\+\_\+\+Mem\+Map@{S\+M\+C\+\_\+\+Mem\+Map}!S\+T\+O\+P\+C\+T\+R\+L@{S\+T\+O\+P\+C\+T\+R\+L}}
\index{S\+T\+O\+P\+C\+T\+R\+L@{S\+T\+O\+P\+C\+T\+R\+L}!S\+M\+C\+\_\+\+Mem\+Map@{S\+M\+C\+\_\+\+Mem\+Map}}
\subsubsection[{S\+T\+O\+P\+C\+T\+R\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t S\+T\+O\+P\+C\+T\+R\+L}\label{struct_s_m_c___mem_map_a2873244428756490bbc28c84e2161d73}
Stop Control Register, offset\+: 0x2 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+L\+U\+I\+S\+A\+L\+F\+O\+N\+S\+O/\+Documents/\+Git\+Hub/\+A\+L\+U\+T\+E\+C\+H/\+Ejecuci√≥n/\+A\+L\+U\+T\+E\+C\+H/\+Project\+\_\+\+Headers/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
