// Seed: 4180237660
module module_0 #(
    parameter id_0 = 32'd72,
    parameter id_1 = 32'd73
) (
    input uwire _id_0,
    input tri   _id_1
);
  wire [-1 : id_0  ==? ""] id_3["" : id_1];
  logic [id_1  ==  1 'b0 : id_0] id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd5,
    parameter id_4 = 32'd30
) (
    id_1,
    _id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  inout logic [7:0] id_3;
  inout wire _id_2;
  output wire id_1;
  generate
    assign id_3[id_4 : id_2>=1] = id_2;
    assign id_2 = id_2;
  endgenerate
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
