Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: Contador.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Contador.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Contador"
Output Format                      : NGC
Target Device                      : xc6slx4-3-cpg196

---- Source Options
Top Module Name                    : Contador
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\FPGA\Contador_Cmod_S6_Fredyfrec\uart_tx6.vhd" into library work
Parsing entity <uart_tx6>.
Parsing architecture <low_level_definition> of entity <uart_tx6>.
Parsing VHDL file "C:\FPGA\Contador_Cmod_S6_Fredyfrec\uart_rx6.vhd" into library work
Parsing entity <uart_rx6>.
Parsing architecture <low_level_definition> of entity <uart_rx6>.
Parsing VHDL file "C:\FPGA\Contador_Cmod_S6_Fredyfrec\reloj_100ns.vhd" into library work
Parsing entity <Timer_64bit>.
Parsing architecture <Behavioral> of entity <timer_64bit>.
Parsing VHDL file "C:\FPGA\Contador_Cmod_S6_Fredyfrec\PSM\ROM.vhd" into library work
Parsing entity <ROM>.
Parsing architecture <low_level_definition> of entity <rom>.
Parsing VHDL file "C:\FPGA\Contador_Cmod_S6_Fredyfrec\Master_Control.vhd" into library work
Parsing entity <Master_Control>.
Parsing architecture <Behavioral> of entity <master_control>.
Parsing VHDL file "C:\FPGA\Contador_Cmod_S6_Fredyfrec\kcpsm6.vhd" into library work
Parsing entity <kcpsm6>.
Parsing architecture <low_level_definition> of entity <kcpsm6>.
Parsing VHDL file "C:\FPGA\Contador_Cmod_S6_Fredyfrec\debounce.vhd" into library work
Parsing entity <debounce>.
Parsing architecture <Behavioral> of entity <debounce>.
Parsing VHDL file "C:\FPGA\Contador_Cmod_S6_Fredyfrec\Counter_32_bits.vhd" into library work
Parsing entity <Counter_32_bits>.
Parsing architecture <Behavioral> of entity <counter_32_bits>.
Parsing VHDL file "C:\FPGA\Contador_Cmod_S6_Fredyfrec\clk_gen_100MHz.vhd" into library work
Parsing entity <clk_gen_100MHz>.
Parsing architecture <xilinx> of entity <clk_gen_100mhz>.
Parsing VHDL file "C:\FPGA\Contador_Cmod_S6_Fredyfrec\Contador.vhd" into library work
Parsing entity <Contador>.
Parsing architecture <Behavioral> of entity <contador>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Contador> (architecture <Behavioral>) from library <work>.

Elaborating entity <clk_gen_100MHz> (architecture <xilinx>) from library <work>.

Elaborating entity <kcpsm6> (architecture <low_level_definition>) with generics from library <work>.

Elaborating entity <ROM> (architecture <low_level_definition>) from library <work>.

Elaborating entity <uart_tx6> (architecture <low_level_definition>) from library <work>.

Elaborating entity <uart_rx6> (architecture <low_level_definition>) from library <work>.

Elaborating entity <Timer_64bit> (architecture <Behavioral>) from library <work>.

Elaborating entity <Counter_32_bits> (architecture <Behavioral>) from library <work>.

Elaborating entity <debounce> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Master_Control> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Contador>.
    Related source file is "C:\FPGA\Contador_Cmod_S6_Fredyfrec\Contador.vhd".
INFO:Xst:3210 - "C:\FPGA\Contador_Cmod_S6_Fredyfrec\Contador.vhd" line 378: Output port <buffer_data_present> of the instance <u_tx> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <en_16_x_baud>.
    Found 8-bit register for signal <in_port>.
    Found 1-bit register for signal <read_from_uart_rx>.
    Found 2-bit register for signal <input>.
    Found 6-bit register for signal <TG_signal>.
    Found 32-bit register for signal <Latch_pulses>.
    Found 16-bit register for signal <Latch_time>.
    Found 3-bit register for signal <error_counter>.
    Found 1-bit register for signal <control_error>.
    Found 26-bit register for signal <count>.
    Found 1-bit register for signal <CLK_1HZs>.
    Found 32-bit register for signal <Curr_Count>.
    Found 32-bit register for signal <a_period>.
    Found 32-bit register for signal <Prev_CountA>.
    Found 32-bit register for signal <b_period>.
    Found 32-bit register for signal <Prev_CountB>.
    Found 7-bit register for signal <baud_count>.
    Found 1-bit register for signal <Q_bus<1>>.
    Found 1-bit register for signal <Q_bus<0>>.
    Found 7-bit adder for signal <baud_count[6]_GND_7_o_add_1_OUT> created at line 411.
    Found 3-bit adder for signal <error_counter[2]_GND_7_o_add_37_OUT> created at line 741.
    Found 26-bit adder for signal <count[25]_GND_7_o_add_41_OUT> created at line 757.
    Found 32-bit adder for signal <Curr_Count[31]_GND_7_o_add_45_OUT> created at line 769.
    Found 32-bit adder for signal <GND_7_o_Curr_Count[31]_add_51_OUT> created at line 785.
    Found 32-bit adder for signal <GND_7_o_Curr_Count[31]_add_60_OUT> created at line 808.
    Found 32-bit subtractor for signal <GND_7_o_GND_7_o_sub_49_OUT<31:0>> created at line 780.
    Found 32-bit subtractor for signal <n0181> created at line 0.
    Found 32-bit subtractor for signal <GND_7_o_GND_7_o_sub_58_OUT<31:0>> created at line 803.
    Found 32-bit subtractor for signal <n0184> created at line 0.
    Found 4x1-bit Read Only RAM for signal <salida1_s>
    Found 4x3-bit Read Only RAM for signal <_n0223>
    Found 2-bit 3-to-1 multiplexer for signal <D_bus> created at line 671.
    Found 3-bit comparator greater for signal <n0047> created at line 735
    Found 32-bit comparator greater for signal <Prev_CountA[31]_Curr_Count[31]_LessThan_48_o> created at line 779
    Found 32-bit comparator lessequal for signal <Curr_Count[31]_Prev_CountA[31]_LessThan_50_o> created at line 782
    Found 32-bit comparator greater for signal <Prev_CountB[31]_Curr_Count[31]_LessThan_57_o> created at line 802
    Found 32-bit comparator lessequal for signal <Curr_Count[31]_Prev_CountB[31]_LessThan_59_o> created at line 805
    Summary:
	inferred   2 RAM(s).
	inferred   8 Adder/Subtractor(s).
	inferred 266 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  39 Multiplexer(s).
Unit <Contador> synthesized.

Synthesizing Unit <clk_gen_100MHz>.
    Related source file is "C:\FPGA\Contador_Cmod_S6_Fredyfrec\clk_gen_100MHz.vhd".
    Summary:
	no macro.
Unit <clk_gen_100MHz> synthesized.

Synthesizing Unit <kcpsm6>.
    Related source file is "C:\FPGA\Contador_Cmod_S6_Fredyfrec\kcpsm6.vhd".
        hwbuild = "00000000"
        interrupt_vector = "001111111111"
        scratch_pad_memory_size = 64
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <reset_lut>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <run_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <internal_reset_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <sync_sleep_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <t_state_lut>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <t_state1_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <t_state2_flop>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <int_enable_type_lut>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <interrupt_enable_lut>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <interrupt_enable_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <sync_interrupt_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <active_interrupt_lut>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <active_interrupt_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <interrupt_ack_flop>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <pc_move_is_valid_lut>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <move_type_lut>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <pc_mode1_lut>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <pc_mode2_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <push_pop_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <alu_decode0_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <alu_mux_sel0_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <alu_decode1_lut>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <alu_mux_sel1_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <alu_decode2_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <register_enable_type_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <register_enable_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <flag_enable_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <register_enable_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <spm_enable_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <k_write_strobe_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <spm_enable_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <read_strobe_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <write_strobe_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <read_strobe_flop>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <regbank_type_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <bank_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <bank_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <sx_addr4_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <arith_carry_xorcy>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <arith_carry_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <lower_parity_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <parity_muxcy>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <upper_parity_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <parity_xorcy>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <shift_carry_lut>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <shift_carry_flop>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <carry_flag_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <carry_flag_flop>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <init_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <use_zero_flag_lut>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <use_zero_flag_flop>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <lower_zero_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <lower_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <middle_zero_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <middle_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <upper_zero_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <upper_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <zero_flag_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[0].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[0].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].lsb_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].lsb_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].lsb_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[1].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[2].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[2].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[3].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[4].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[4].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[5].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[6].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[6].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[7].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[8].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <address_loop[8].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[9].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[10].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <address_loop[10].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].upper_pc.low_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[11].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[11].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[11].upper_pc.low_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[11].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <shadow_carry_flag_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <stack_zero_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <shadow_zero_flag_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <shadow_bank_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <stack_bit_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <stack_ram_low>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <stack_ram_high>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[0].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[0].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].lsb_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].lsb_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[0].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <data_path_loop[0].lsb_shift_rotate.shift_bit_lut>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[0].lsb_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[0].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[0].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[0].small_spm.small_spm_ram.spm_ram>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[1].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[1].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[1].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[2].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[2].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[2].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[2].mid_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[2].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[2].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[3].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[3].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[3].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[4].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[4].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[4].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[4].mid_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[4].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[4].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[4].small_spm.small_spm_ram.spm_ram>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[5].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[5].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[5].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[6].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[6].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[6].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[6].msb_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[6].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[6].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[7].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[7].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[7].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_REG0" for instance <lower_reg_banks>.
    Set property "HBLKNM = KCPSM6_REG1" for instance <upper_reg_banks>.
    Summary:
	no macro.
Unit <kcpsm6> synthesized.

Synthesizing Unit <ROM>.
    Related source file is "C:\FPGA\Contador_Cmod_S6_Fredyfrec\PSM\ROM.vhd".
    Summary:
	no macro.
Unit <ROM> synthesized.

Synthesizing Unit <uart_tx6>.
    Related source file is "C:\FPGA\Contador_Cmod_S6_Fredyfrec\uart_tx6.vhd".
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[0].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[0].storage_flop>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[1].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[1].storage_flop>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[2].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[2].storage_flop>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[3].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[3].storage_flop>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[4].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[4].storage_flop>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[5].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[5].storage_flop>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[6].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[6].storage_flop>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[7].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[7].storage_flop>.
    Set property "HBLKNM = UART_TX6_1" for instance <pointer3_lut>.
    Set property "HBLKNM = UART_TX6_1" for instance <pointer3_flop>.
    Set property "HBLKNM = UART_TX6_1" for instance <pointer2_lut>.
    Set property "HBLKNM = UART_TX6_1" for instance <pointer2_flop>.
    Set property "HBLKNM = UART_TX6_1" for instance <pointer01_lut>.
    Set property "HBLKNM = UART_TX6_1" for instance <pointer1_flop>.
    Set property "HBLKNM = UART_TX6_1" for instance <pointer0_flop>.
    Set property "HBLKNM = UART_TX6_1" for instance <data_present_lut>.
    Set property "HBLKNM = UART_TX6_1" for instance <data_present_flop>.
    Set property "HBLKNM = UART_TX6_4" for instance <full_lut>.
    Set property "HBLKNM = UART_TX6_4" for instance <lsb_data_lut>.
    Set property "HBLKNM = UART_TX6_4" for instance <msb_data_lut>.
    Set property "HBLKNM = UART_TX6_4" for instance <serial_lut>.
    Set property "HBLKNM = UART_TX6_4" for instance <serial_flop>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm0_lut>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm0_flop>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm1_lut>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm1_flop>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm2_lut>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm2_flop>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm3_lut>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm3_flop>.
    Set property "HBLKNM = UART_TX6_3" for instance <div01_lut>.
    Set property "HBLKNM = UART_TX6_3" for instance <div0_flop>.
    Set property "HBLKNM = UART_TX6_3" for instance <div1_flop>.
    Set property "HBLKNM = UART_TX6_3" for instance <div23_lut>.
    Set property "HBLKNM = UART_TX6_3" for instance <div2_flop>.
    Set property "HBLKNM = UART_TX6_3" for instance <div3_flop>.
    Set property "HBLKNM = UART_TX6_3" for instance <next_lut>.
    Set property "HBLKNM = UART_TX6_3" for instance <next_flop>.
    Set property "HBLKNM = UART_TX6_3" for instance <read_flop>.
    Summary:
	no macro.
Unit <uart_tx6> synthesized.

Synthesizing Unit <uart_rx6>.
    Related source file is "C:\FPGA\Contador_Cmod_S6_Fredyfrec\uart_rx6.vhd".
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[0].storage_srl>.
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[1].storage_srl>.
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[2].storage_srl>.
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[3].storage_srl>.
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[4].storage_srl>.
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[5].storage_srl>.
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[6].storage_srl>.
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[7].storage_srl>.
    Set property "HBLKNM = UART_RX6_1" for instance <pointer3_lut>.
    Set property "HBLKNM = UART_RX6_1" for instance <pointer3_flop>.
    Set property "HBLKNM = UART_RX6_1" for instance <pointer2_lut>.
    Set property "HBLKNM = UART_RX6_1" for instance <pointer2_flop>.
    Set property "HBLKNM = UART_RX6_1" for instance <pointer01_lut>.
    Set property "HBLKNM = UART_RX6_1" for instance <pointer1_flop>.
    Set property "HBLKNM = UART_RX6_1" for instance <pointer0_flop>.
    Set property "HBLKNM = UART_RX6_1" for instance <data_present_lut>.
    Set property "HBLKNM = UART_RX6_1" for instance <data_present_flop>.
    Set property "HBLKNM = UART_RX6_3" for instance <full_lut>.
    Set property "HBLKNM = UART_RX6_4" for instance <sample_lut>.
    Set property "HBLKNM = UART_RX6_4" for instance <sample_flop>.
    Set property "HBLKNM = UART_RX6_4" for instance <sample_dly_flop>.
    Set property "HBLKNM = UART_RX6_4" for instance <stop_bit_lut>.
    Set property "HBLKNM = UART_RX6_4" for instance <buffer_write_flop>.
    Set property "HBLKNM = UART_RX6_4" for instance <stop_bit_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data01_lut>.
    Set property "HBLKNM = UART_RX6_2" for instance <data0_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data1_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data23_lut>.
    Set property "HBLKNM = UART_RX6_2" for instance <data2_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data3_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data45_lut>.
    Set property "HBLKNM = UART_RX6_2" for instance <data4_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data5_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data67_lut>.
    Set property "HBLKNM = UART_RX6_2" for instance <data6_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data7_flop>.
    Set property "HBLKNM = UART_RX6_4" for instance <run_lut>.
    Set property "HBLKNM = UART_RX6_4" for instance <run_flop>.
    Set property "HBLKNM = UART_RX6_4" for instance <start_bit_lut>.
    Set property "HBLKNM = UART_RX6_4" for instance <start_bit_flop>.
    Set property "HBLKNM = UART_RX6_3" for instance <div01_lut>.
    Set property "HBLKNM = UART_RX6_3" for instance <div0_flop>.
    Set property "HBLKNM = UART_RX6_3" for instance <div1_flop>.
    Set property "HBLKNM = UART_RX6_3" for instance <div23_lut>.
    Set property "HBLKNM = UART_RX6_3" for instance <div2_flop>.
    Set property "HBLKNM = UART_RX6_3" for instance <div3_flop>.
    Set property "HBLKNM = UART_RX6_3" for instance <sample_input_lut>.
    Set property "HBLKNM = UART_RX6_3" for instance <sample_input_flop>.
    Summary:
	no macro.
Unit <uart_rx6> synthesized.

Synthesizing Unit <Timer_64bit>.
    Related source file is "C:\FPGA\Contador_Cmod_S6_Fredyfrec\reloj_100ns.vhd".
    Found 32-bit register for signal <Counter>.
    Found 27-bit register for signal <count>.
    Found 1-bit register for signal <clk_1Hz>.
    Found 27-bit adder for signal <count[26]_GND_43_o_add_2_OUT> created at line 50.
    Found 32-bit adder for signal <Counter[31]_GND_43_o_add_7_OUT> created at line 71.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  60 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Timer_64bit> synthesized.

Synthesizing Unit <Counter_32_bits>.
    Related source file is "C:\FPGA\Contador_Cmod_S6_Fredyfrec\Counter_32_bits.vhd".
    Found 32-bit register for signal <Counter>.
    Found 32-bit adder for signal <Counter[31]_GND_44_o_add_0_OUT> created at line 46.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <Counter_32_bits> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\FPGA\Contador_Cmod_S6_Fredyfrec\debounce.vhd".
        N = 8
    Found 9-bit register for signal <counter_out>.
    Found 1-bit register for signal <result>.
    Found 2-bit register for signal <flipflops>.
    Found 9-bit adder for signal <counter_out[8]_GND_45_o_add_0_OUT> created at line 49.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
Unit <debounce> synthesized.

Synthesizing Unit <Master_Control>.
    Related source file is "C:\FPGA\Contador_Cmod_S6_Fredyfrec\Master_Control.vhd".
    Found 1-bit register for signal <Time_control>.
    Found 1-bit register for signal <D1>.
    Found 1-bit register for signal <D2>.
    Found 1-bit register for signal <T2>.
    Found 27-bit register for signal <count>.
    Found 16-bit register for signal <Timer_Counter>.
    Found 32-bit register for signal <Pulse_Counter>.
    Found 1-bit register for signal <Detector>.
    Found 32-bit adder for signal <Pulse_Counter[31]_GND_46_o_add_2_OUT> created at line 78.
    Found 27-bit adder for signal <count[26]_GND_46_o_add_8_OUT> created at line 119.
    Found 16-bit adder for signal <Timer_Counter[15]_GND_46_o_add_10_OUT> created at line 121.
    Found 32-bit comparator greater for signal <GND_46_o_Pulse_Counter[31]_LessThan_6_o> created at line 94
    Found 32-bit comparator lessequal for signal <n0008> created at line 94
    Found 16-bit comparator greater for signal <n0013> created at line 116
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  80 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Master_Control> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x1-bit single-port Read Only RAM                     : 1
 4x3-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 19
 16-bit adder                                          : 1
 26-bit adder                                          : 1
 27-bit adder                                          : 3
 3-bit adder                                           : 1
 32-bit adder                                          : 6
 32-bit addsub                                         : 2
 32-bit subtractor                                     : 2
 7-bit adder                                           : 1
 9-bit adder                                           : 2
# Registers                                            : 41
 1-bit register                                        : 15
 16-bit register                                       : 2
 2-bit register                                        : 3
 26-bit register                                       : 1
 27-bit register                                       : 3
 3-bit register                                        : 1
 32-bit register                                       : 11
 6-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 1
 9-bit register                                        : 2
# Comparators                                          : 8
 16-bit comparator greater                             : 1
 3-bit comparator greater                              : 1
 32-bit comparator greater                             : 3
 32-bit comparator lessequal                           : 3
# Multiplexers                                         : 42
 2-bit 3-to-1 multiplexer                              : 1
 27-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 4
 8-bit 2-to-1 multiplexer                              : 34
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Contador>.
The following registers are absorbed into counter <error_counter>: 1 register on signal <error_counter>.
The following registers are absorbed into counter <Curr_Count>: 1 register on signal <Curr_Count>.
The following registers are absorbed into counter <baud_count>: 1 register on signal <baud_count>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3231 - The small RAM <Mram__n0223> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <input>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_salida1_s> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Q_bus>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <led>           |          |
    -----------------------------------------------------------------------
Unit <Contador> synthesized (advanced).

Synthesizing (advanced) Unit <Counter_32_bits>.
The following registers are absorbed into counter <Counter>: 1 register on signal <Counter>.
Unit <Counter_32_bits> synthesized (advanced).

Synthesizing (advanced) Unit <Master_Control>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <Timer_Counter>: 1 register on signal <Timer_Counter>.
The following registers are absorbed into counter <Pulse_Counter>: 1 register on signal <Pulse_Counter>.
Unit <Master_Control> synthesized (advanced).

Synthesizing (advanced) Unit <Timer_64bit>.
The following registers are absorbed into counter <Counter>: 1 register on signal <Counter>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Timer_64bit> synthesized (advanced).

Synthesizing (advanced) Unit <debounce>.
The following registers are absorbed into counter <counter_out>: 1 register on signal <counter_out>.
Unit <debounce> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x1-bit single-port distributed Read Only RAM         : 1
 4x3-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 4
 32-bit addsub                                         : 2
 32-bit subtractor                                     : 2
# Counters                                             : 15
 16-bit up counter                                     : 1
 26-bit up counter                                     : 1
 27-bit up counter                                     : 3
 3-bit up counter                                      : 1
 32-bit up counter                                     : 6
 7-bit up counter                                      : 1
 9-bit up counter                                      : 2
# Registers                                            : 341
 Flip-Flops                                            : 341
# Comparators                                          : 8
 16-bit comparator greater                             : 1
 3-bit comparator greater                              : 1
 32-bit comparator greater                             : 3
 32-bit comparator lessequal                           : 3
# Multiplexers                                         : 39
 2-bit 3-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 4
 8-bit 2-to-1 multiplexer                              : 34
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <kcpsm6> ...

Optimizing unit <uart_rx6> ...

Optimizing unit <uart_tx6> ...

Optimizing unit <Contador> ...

Optimizing unit <debounce> ...

Optimizing unit <Master_Control> ...
INFO:Xst:2261 - The FF/Latch <Curr_Count_0> in Unit <Contador> is equivalent to the following 2 FFs/Latches, which will be removed : <count_0> <baud_count_0> 
INFO:Xst:2261 - The FF/Latch <Curr_Count_1> in Unit <Contador> is equivalent to the following 2 FFs/Latches, which will be removed : <count_1> <baud_count_1> 
INFO:Xst:2261 - The FF/Latch <Curr_Count_2> in Unit <Contador> is equivalent to the following FF/Latch, which will be removed : <count_2> 
INFO:Xst:2261 - The FF/Latch <Curr_Count_3> in Unit <Contador> is equivalent to the following FF/Latch, which will be removed : <count_3> 
INFO:Xst:2261 - The FF/Latch <Curr_Count_4> in Unit <Contador> is equivalent to the following FF/Latch, which will be removed : <count_4> 
INFO:Xst:2261 - The FF/Latch <Curr_Count_5> in Unit <Contador> is equivalent to the following FF/Latch, which will be removed : <count_5> 
INFO:Xst:2261 - The FF/Latch <Curr_Count_6> in Unit <Contador> is equivalent to the following FF/Latch, which will be removed : <count_6> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Contador, actual ratio is 67.
FlipFlop Control/T2 has been replicated 2 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 677
 Flip-Flops                                            : 677

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Contador.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2348
#      GND                         : 1
#      INV                         : 19
#      LUT1                        : 320
#      LUT2                        : 94
#      LUT3                        : 86
#      LUT4                        : 226
#      LUT5                        : 95
#      LUT6                        : 380
#      LUT6_2                      : 69
#      MUXCY                       : 562
#      MUXF7                       : 14
#      VCC                         : 1
#      XORCY                       : 481
# FlipFlops/Latches                : 678
#      FD                          : 195
#      FDC                         : 6
#      FDC_1                       : 1
#      FDCE                        : 260
#      FDE                         : 61
#      FDP                         : 1
#      FDPE                        : 1
#      FDR                         : 120
#      FDRE                        : 32
#      ODDR2                       : 1
# RAMS                             : 7
#      RAM32M                      : 4
#      RAM64M                      : 2
#      RAMB16BWER                  : 1
# Shift Registers                  : 16
#      SRL16E                      : 16
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 23
#      IBUF                        : 6
#      IBUFG                       : 1
#      OBUF                        : 16
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx4cpg196-3 


Slice Logic Utilization: 
 Number of Slice Registers:             676  out of   4800    14%  
 Number of Slice LUTs:                 1329  out of   2400    55%  
    Number used as Logic:              1289  out of   2400    53%  
    Number used as Memory:               40  out of   1200     3%  
       Number used as RAM:               24
       Number used as SRL:               16

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1470
   Number with an unused Flip Flop:     794  out of   1470    54%  
   Number with an unused LUT:           141  out of   1470     9%  
   Number of fully used LUT-FF pairs:   535  out of   1470    36%  
   Number of unique control sets:        40

IO Utilization: 
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of    106    21%  
    IOB Flip Flops/Latches:               2

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     12     8%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                7  out of     16    43%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)       | Load  |
-----------------------------------+-----------------------------+-------+
CLK_1HZ                            | IBUF+BUFG                   | 4     |
clk_8Mhz                           | DCM_SP:CLKFX                | 405   |
Elimina_Rebotes_A/result           | BUFG                        | 128   |
Elimina_Rebotes_B/result           | BUFG                        | 99    |
Timer_T2/clk_1Hz                   | BUFG                        | 32    |
Timer_T1/clk_1Hz                   | BUFG                        | 32    |
Control/Detector                   | NONE(Control/D2)            | 2     |
Mram__n02231                       | NONE(program_rom/kcpsm6_rom)| 1     |
-----------------------------------+-----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 133.070ns (Maximum Frequency: 7.515MHz)
   Minimum input arrival time before clock: 3.395ns
   Maximum output required time after clock: 6.252ns
   Maximum combinational path delay: 4.372ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_1HZ'
  Clock period: 2.618ns (frequency: 382.044MHz)
  Total number of paths / destination ports: 18 / 7
-------------------------------------------------------------------------
Delay:               2.618ns (Levels of Logic = 1)
  Source:            error_counter_2 (FF)
  Destination:       error_counter_0 (FF)
  Source Clock:      CLK_1HZ rising
  Destination Clock: CLK_1HZ rising

  Data Path: error_counter_2 to error_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.995  error_counter_2 (error_counter_2)
     LUT5:I0->O            3   0.203   0.650  _n0216_inv1 (_n0216_inv)
     FDCE:CE                   0.322          error_counter_0
    ----------------------------------------
    Total                      2.618ns (0.972ns logic, 1.645ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_8Mhz'
  Clock period: 133.070ns (frequency: 7.515MHz)
  Total number of paths / destination ports: 55354 / 905
-------------------------------------------------------------------------
Delay:               10.646ns (Levels of Logic = 7)
  Source:            program_rom/kcpsm6_rom (RAM)
  Destination:       in_port_2 (FF)
  Source Clock:      clk_8Mhz rising 12.5X
  Destination Clock: clk_8Mhz rising 12.5X

  Data Path: program_rom/kcpsm6_rom to in_port_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA12   16   1.850   1.004  program_rom/kcpsm6_rom (instruction<12>)
     LUT6_2:I4->O5       105   0.568   1.995  processor/data_path_loop[2].output_data.sy_kk_mux_lut (port_id<2>)
     LUT3:I1->O            2   0.203   0.617  GND_7_o_port_id[7]_equal_11_o<7>21 (GND_7_o_port_id[7]_equal_11_o<7>2)
     LUT6:I5->O           19   0.205   1.072  GND_7_o_port_id[7]_equal_11_o<7>2 (GND_7_o_port_id[7]_equal_11_o)
     LUT6:I5->O           18   0.205   1.050  Mmux_port_id[7]_X_7_o_wide_mux_6_OUT1611 (Mmux_port_id[7]_X_7_o_wide_mux_6_OUT161)
     LUT6:I5->O            1   0.205   0.580  Mmux_port_id[7]_X_7_o_wide_mux_6_OUT3613 (Mmux_port_id[7]_X_7_o_wide_mux_6_OUT3612)
     LUT6:I5->O            1   0.205   0.580  Mmux_port_id[7]_X_7_o_wide_mux_6_OUT3618_SW0 (N163)
     LUT6:I5->O            1   0.205   0.000  Mmux_port_id[7]_X_7_o_wide_mux_6_OUT3618 (port_id[7]_X_7_o_wide_mux_6_OUT<2>)
     FD:D                      0.102          in_port_2
    ----------------------------------------
    Total                     10.646ns (3.748ns logic, 6.898ns route)
                                       (35.2% logic, 64.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Elimina_Rebotes_A/result'
  Clock period: 6.738ns (frequency: 148.402MHz)
  Total number of paths / destination ports: 760395 / 128
-------------------------------------------------------------------------
Delay:               6.738ns (Levels of Logic = 50)
  Source:            Prev_CountA_0 (FF)
  Destination:       a_period_31 (FF)
  Source Clock:      Elimina_Rebotes_A/result rising
  Destination Clock: Elimina_Rebotes_A/result rising

  Data Path: Prev_CountA_0 to a_period_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   0.973  Prev_CountA_0 (Prev_CountA_0)
     LUT4:I1->O            1   0.205   0.000  Mcompar_Prev_CountA[31]_Curr_Count[31]_LessThan_48_o_lut<0> (Mcompar_Prev_CountA[31]_Curr_Count[31]_LessThan_48_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_Prev_CountA[31]_Curr_Count[31]_LessThan_48_o_cy<0> (Mcompar_Prev_CountA[31]_Curr_Count[31]_LessThan_48_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_Prev_CountA[31]_Curr_Count[31]_LessThan_48_o_cy<1> (Mcompar_Prev_CountA[31]_Curr_Count[31]_LessThan_48_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_Prev_CountA[31]_Curr_Count[31]_LessThan_48_o_cy<2> (Mcompar_Prev_CountA[31]_Curr_Count[31]_LessThan_48_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_Prev_CountA[31]_Curr_Count[31]_LessThan_48_o_cy<3> (Mcompar_Prev_CountA[31]_Curr_Count[31]_LessThan_48_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_Prev_CountA[31]_Curr_Count[31]_LessThan_48_o_cy<4> (Mcompar_Prev_CountA[31]_Curr_Count[31]_LessThan_48_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_Prev_CountA[31]_Curr_Count[31]_LessThan_48_o_cy<5> (Mcompar_Prev_CountA[31]_Curr_Count[31]_LessThan_48_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_Prev_CountA[31]_Curr_Count[31]_LessThan_48_o_cy<6> (Mcompar_Prev_CountA[31]_Curr_Count[31]_LessThan_48_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_Prev_CountA[31]_Curr_Count[31]_LessThan_48_o_cy<7> (Mcompar_Prev_CountA[31]_Curr_Count[31]_LessThan_48_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_Prev_CountA[31]_Curr_Count[31]_LessThan_48_o_cy<8> (Mcompar_Prev_CountA[31]_Curr_Count[31]_LessThan_48_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_Prev_CountA[31]_Curr_Count[31]_LessThan_48_o_cy<9> (Mcompar_Prev_CountA[31]_Curr_Count[31]_LessThan_48_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_Prev_CountA[31]_Curr_Count[31]_LessThan_48_o_cy<10> (Mcompar_Prev_CountA[31]_Curr_Count[31]_LessThan_48_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_Prev_CountA[31]_Curr_Count[31]_LessThan_48_o_cy<11> (Mcompar_Prev_CountA[31]_Curr_Count[31]_LessThan_48_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_Prev_CountA[31]_Curr_Count[31]_LessThan_48_o_cy<12> (Mcompar_Prev_CountA[31]_Curr_Count[31]_LessThan_48_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_Prev_CountA[31]_Curr_Count[31]_LessThan_48_o_cy<13> (Mcompar_Prev_CountA[31]_Curr_Count[31]_LessThan_48_o_cy<13>)
     MUXCY:CI->O          66   0.213   1.758  Mcompar_Prev_CountA[31]_Curr_Count[31]_LessThan_48_o_cy<14> (Mcompar_Prev_CountA[31]_Curr_Count[31]_LessThan_48_o_cy<14>)
     LUT5:I3->O           32   0.203   1.292  Mcompar_Prev_CountA[31]_Curr_Count[31]_LessThan_48_o_cy<15> (Mcompar_Prev_CountA[31]_Curr_Count[31]_LessThan_48_o_cy<15>)
     LUT3:I2->O            1   0.205   0.000  Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_lut<0> (Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<0> (Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<1> (Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<2> (Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<3> (Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<4> (Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<5> (Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<6> (Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<7> (Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<8> (Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<9> (Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<10> (Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<11> (Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<12> (Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<13> (Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<14> (Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<15> (Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<16> (Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<17> (Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<18> (Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<19> (Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<20> (Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<21> (Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<22> (Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<23> (Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<24> (Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<25> (Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<26> (Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<27> (Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<28> (Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<29> (Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<30> (Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_cy<30>)
     XORCY:CI->O           1   0.180   0.000  Mmux_GND_7_o_GND_7_o_mux_53_OUT_rs_xor<31> (GND_7_o_GND_7_o_mux_53_OUT<31>)
     FDR:D                     0.102          a_period_31
    ----------------------------------------
    Total                      6.738ns (2.716ns logic, 4.022ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Elimina_Rebotes_B/result'
  Clock period: 6.738ns (frequency: 148.402MHz)
  Total number of paths / destination ports: 759899 / 128
-------------------------------------------------------------------------
Delay:               6.738ns (Levels of Logic = 50)
  Source:            Prev_CountB_0 (FF)
  Destination:       b_period_31 (FF)
  Source Clock:      Elimina_Rebotes_B/result rising
  Destination Clock: Elimina_Rebotes_B/result rising

  Data Path: Prev_CountB_0 to b_period_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   0.973  Prev_CountB_0 (Prev_CountB_0)
     LUT4:I1->O            1   0.205   0.000  Mcompar_Prev_CountB[31]_Curr_Count[31]_LessThan_57_o_lut<0> (Mcompar_Prev_CountB[31]_Curr_Count[31]_LessThan_57_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_Prev_CountB[31]_Curr_Count[31]_LessThan_57_o_cy<0> (Mcompar_Prev_CountB[31]_Curr_Count[31]_LessThan_57_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_Prev_CountB[31]_Curr_Count[31]_LessThan_57_o_cy<1> (Mcompar_Prev_CountB[31]_Curr_Count[31]_LessThan_57_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_Prev_CountB[31]_Curr_Count[31]_LessThan_57_o_cy<2> (Mcompar_Prev_CountB[31]_Curr_Count[31]_LessThan_57_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_Prev_CountB[31]_Curr_Count[31]_LessThan_57_o_cy<3> (Mcompar_Prev_CountB[31]_Curr_Count[31]_LessThan_57_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_Prev_CountB[31]_Curr_Count[31]_LessThan_57_o_cy<4> (Mcompar_Prev_CountB[31]_Curr_Count[31]_LessThan_57_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_Prev_CountB[31]_Curr_Count[31]_LessThan_57_o_cy<5> (Mcompar_Prev_CountB[31]_Curr_Count[31]_LessThan_57_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_Prev_CountB[31]_Curr_Count[31]_LessThan_57_o_cy<6> (Mcompar_Prev_CountB[31]_Curr_Count[31]_LessThan_57_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_Prev_CountB[31]_Curr_Count[31]_LessThan_57_o_cy<7> (Mcompar_Prev_CountB[31]_Curr_Count[31]_LessThan_57_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_Prev_CountB[31]_Curr_Count[31]_LessThan_57_o_cy<8> (Mcompar_Prev_CountB[31]_Curr_Count[31]_LessThan_57_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_Prev_CountB[31]_Curr_Count[31]_LessThan_57_o_cy<9> (Mcompar_Prev_CountB[31]_Curr_Count[31]_LessThan_57_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_Prev_CountB[31]_Curr_Count[31]_LessThan_57_o_cy<10> (Mcompar_Prev_CountB[31]_Curr_Count[31]_LessThan_57_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_Prev_CountB[31]_Curr_Count[31]_LessThan_57_o_cy<11> (Mcompar_Prev_CountB[31]_Curr_Count[31]_LessThan_57_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_Prev_CountB[31]_Curr_Count[31]_LessThan_57_o_cy<12> (Mcompar_Prev_CountB[31]_Curr_Count[31]_LessThan_57_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_Prev_CountB[31]_Curr_Count[31]_LessThan_57_o_cy<13> (Mcompar_Prev_CountB[31]_Curr_Count[31]_LessThan_57_o_cy<13>)
     MUXCY:CI->O          66   0.213   1.758  Mcompar_Prev_CountB[31]_Curr_Count[31]_LessThan_57_o_cy<14> (Mcompar_Prev_CountB[31]_Curr_Count[31]_LessThan_57_o_cy<14>)
     LUT5:I3->O           32   0.203   1.292  Mcompar_Prev_CountB[31]_Curr_Count[31]_LessThan_57_o_cy<15> (Mcompar_Prev_CountB[31]_Curr_Count[31]_LessThan_57_o_cy<15>)
     LUT3:I2->O            1   0.205   0.000  Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_lut<0> (Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<0> (Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<1> (Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<2> (Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<3> (Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<4> (Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<5> (Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<6> (Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<7> (Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<8> (Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<9> (Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<10> (Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<11> (Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<12> (Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<13> (Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<14> (Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<15> (Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<16> (Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<17> (Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<18> (Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<19> (Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<20> (Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<21> (Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<22> (Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<23> (Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<24> (Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<25> (Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<26> (Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<27> (Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<28> (Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<29> (Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<30> (Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_cy<30>)
     XORCY:CI->O           1   0.180   0.000  Mmux_GND_7_o_GND_7_o_mux_62_OUT_rs_xor<31> (GND_7_o_GND_7_o_mux_62_OUT<31>)
     FDR:D                     0.102          b_period_31
    ----------------------------------------
    Total                      6.738ns (2.716ns logic, 4.022ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Timer_T2/clk_1Hz'
  Clock period: 2.293ns (frequency: 436.062MHz)
  Total number of paths / destination ports: 528 / 32
-------------------------------------------------------------------------
Delay:               2.293ns (Levels of Logic = 33)
  Source:            Timer_T2/Counter_0 (FF)
  Destination:       Timer_T2/Counter_31 (FF)
  Source Clock:      Timer_T2/clk_1Hz rising
  Destination Clock: Timer_T2/clk_1Hz rising

  Data Path: Timer_T2/Counter_0 to Timer_T2/Counter_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  Timer_T2/Counter_0 (Timer_T2/Counter_0)
     INV:I->O              1   0.206   0.000  Timer_T2/Mcount_Counter_lut<0>_INV_0 (Timer_T2/Mcount_Counter_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Timer_T2/Mcount_Counter_cy<0> (Timer_T2/Mcount_Counter_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T2/Mcount_Counter_cy<1> (Timer_T2/Mcount_Counter_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T2/Mcount_Counter_cy<2> (Timer_T2/Mcount_Counter_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T2/Mcount_Counter_cy<3> (Timer_T2/Mcount_Counter_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T2/Mcount_Counter_cy<4> (Timer_T2/Mcount_Counter_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T2/Mcount_Counter_cy<5> (Timer_T2/Mcount_Counter_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T2/Mcount_Counter_cy<6> (Timer_T2/Mcount_Counter_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T2/Mcount_Counter_cy<7> (Timer_T2/Mcount_Counter_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T2/Mcount_Counter_cy<8> (Timer_T2/Mcount_Counter_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T2/Mcount_Counter_cy<9> (Timer_T2/Mcount_Counter_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T2/Mcount_Counter_cy<10> (Timer_T2/Mcount_Counter_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T2/Mcount_Counter_cy<11> (Timer_T2/Mcount_Counter_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T2/Mcount_Counter_cy<12> (Timer_T2/Mcount_Counter_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T2/Mcount_Counter_cy<13> (Timer_T2/Mcount_Counter_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T2/Mcount_Counter_cy<14> (Timer_T2/Mcount_Counter_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T2/Mcount_Counter_cy<15> (Timer_T2/Mcount_Counter_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T2/Mcount_Counter_cy<16> (Timer_T2/Mcount_Counter_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T2/Mcount_Counter_cy<17> (Timer_T2/Mcount_Counter_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T2/Mcount_Counter_cy<18> (Timer_T2/Mcount_Counter_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T2/Mcount_Counter_cy<19> (Timer_T2/Mcount_Counter_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T2/Mcount_Counter_cy<20> (Timer_T2/Mcount_Counter_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T2/Mcount_Counter_cy<21> (Timer_T2/Mcount_Counter_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T2/Mcount_Counter_cy<22> (Timer_T2/Mcount_Counter_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T2/Mcount_Counter_cy<23> (Timer_T2/Mcount_Counter_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T2/Mcount_Counter_cy<24> (Timer_T2/Mcount_Counter_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T2/Mcount_Counter_cy<25> (Timer_T2/Mcount_Counter_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T2/Mcount_Counter_cy<26> (Timer_T2/Mcount_Counter_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T2/Mcount_Counter_cy<27> (Timer_T2/Mcount_Counter_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T2/Mcount_Counter_cy<28> (Timer_T2/Mcount_Counter_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T2/Mcount_Counter_cy<29> (Timer_T2/Mcount_Counter_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Timer_T2/Mcount_Counter_cy<30> (Timer_T2/Mcount_Counter_cy<30>)
     XORCY:CI->O           1   0.180   0.000  Timer_T2/Mcount_Counter_xor<31> (Result<31>3)
     FDCE:D                    0.102          Timer_T2/Counter_31
    ----------------------------------------
    Total                      2.293ns (1.677ns logic, 0.616ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Timer_T1/clk_1Hz'
  Clock period: 2.293ns (frequency: 436.062MHz)
  Total number of paths / destination ports: 528 / 32
-------------------------------------------------------------------------
Delay:               2.293ns (Levels of Logic = 33)
  Source:            Timer_T1/Counter_0 (FF)
  Destination:       Timer_T1/Counter_31 (FF)
  Source Clock:      Timer_T1/clk_1Hz rising
  Destination Clock: Timer_T1/clk_1Hz rising

  Data Path: Timer_T1/Counter_0 to Timer_T1/Counter_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  Timer_T1/Counter_0 (Timer_T1/Counter_0)
     INV:I->O              1   0.206   0.000  Timer_T1/Mcount_Counter_lut<0>_INV_0 (Timer_T1/Mcount_Counter_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Timer_T1/Mcount_Counter_cy<0> (Timer_T1/Mcount_Counter_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T1/Mcount_Counter_cy<1> (Timer_T1/Mcount_Counter_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T1/Mcount_Counter_cy<2> (Timer_T1/Mcount_Counter_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T1/Mcount_Counter_cy<3> (Timer_T1/Mcount_Counter_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T1/Mcount_Counter_cy<4> (Timer_T1/Mcount_Counter_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T1/Mcount_Counter_cy<5> (Timer_T1/Mcount_Counter_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T1/Mcount_Counter_cy<6> (Timer_T1/Mcount_Counter_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T1/Mcount_Counter_cy<7> (Timer_T1/Mcount_Counter_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T1/Mcount_Counter_cy<8> (Timer_T1/Mcount_Counter_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T1/Mcount_Counter_cy<9> (Timer_T1/Mcount_Counter_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T1/Mcount_Counter_cy<10> (Timer_T1/Mcount_Counter_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T1/Mcount_Counter_cy<11> (Timer_T1/Mcount_Counter_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T1/Mcount_Counter_cy<12> (Timer_T1/Mcount_Counter_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T1/Mcount_Counter_cy<13> (Timer_T1/Mcount_Counter_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T1/Mcount_Counter_cy<14> (Timer_T1/Mcount_Counter_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T1/Mcount_Counter_cy<15> (Timer_T1/Mcount_Counter_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T1/Mcount_Counter_cy<16> (Timer_T1/Mcount_Counter_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T1/Mcount_Counter_cy<17> (Timer_T1/Mcount_Counter_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T1/Mcount_Counter_cy<18> (Timer_T1/Mcount_Counter_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T1/Mcount_Counter_cy<19> (Timer_T1/Mcount_Counter_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T1/Mcount_Counter_cy<20> (Timer_T1/Mcount_Counter_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T1/Mcount_Counter_cy<21> (Timer_T1/Mcount_Counter_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T1/Mcount_Counter_cy<22> (Timer_T1/Mcount_Counter_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T1/Mcount_Counter_cy<23> (Timer_T1/Mcount_Counter_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T1/Mcount_Counter_cy<24> (Timer_T1/Mcount_Counter_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T1/Mcount_Counter_cy<25> (Timer_T1/Mcount_Counter_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T1/Mcount_Counter_cy<26> (Timer_T1/Mcount_Counter_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T1/Mcount_Counter_cy<27> (Timer_T1/Mcount_Counter_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T1/Mcount_Counter_cy<28> (Timer_T1/Mcount_Counter_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Timer_T1/Mcount_Counter_cy<29> (Timer_T1/Mcount_Counter_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Timer_T1/Mcount_Counter_cy<30> (Timer_T1/Mcount_Counter_cy<30>)
     XORCY:CI->O           1   0.180   0.000  Timer_T1/Mcount_Counter_xor<31> (Result<31>4)
     FDCE:D                    0.102          Timer_T1/Counter_31
    ----------------------------------------
    Total                      2.293ns (1.677ns logic, 0.616ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Mram__n02231'
  Clock period: 2.729ns (frequency: 366.455MHz)
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Delay:               2.729ns (Levels of Logic = 0)
  Source:            program_rom/kcpsm6_rom (RAM)
  Destination:       program_rom/kcpsm6_rom (RAM)
  Source Clock:      Mram__n02231 rising
  Destination Clock: Mram__n02231 rising

  Data Path: program_rom/kcpsm6_rom to program_rom/kcpsm6_rom
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOB15    1   1.850   0.579  program_rom/kcpsm6_rom (program_rom/n0016<15>)
     RAMB16BWER:DIB15          0.300          program_rom/kcpsm6_rom
    ----------------------------------------
    Total                      2.729ns (2.150ns logic, 0.579ns route)
                                       (78.8% logic, 21.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_8Mhz'
  Total number of paths / destination ports: 9 / 7
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 3)
  Source:            btn_reset (PAD)
  Destination:       processor/internal_reset_flop (FF)
  Destination Clock: clk_8Mhz rising 12.5X

  Data Path: btn_reset to processor/internal_reset_flop
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.721  btn_reset_IBUF (btn_reset_IBUF)
     LUT2:I0->O            1   0.203   0.579  kcpsm6_reset1 (kcpsm6_reset)
     LUT6_2:I4->O6         1   0.568   0.000  processor/reset_lut (processor/internal_reset_value)
     FD:D                      0.102          processor/internal_reset_flop
    ----------------------------------------
    Total                      3.395ns (2.095ns logic, 1.300ns route)
                                       (61.7% logic, 38.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_8Mhz'
  Total number of paths / destination ports: 17 / 12
-------------------------------------------------------------------------
Offset:              6.252ns (Levels of Logic = 2)
  Source:            Q_bus_0 (FF)
  Destination:       led<0> (PAD)
  Source Clock:      clk_8Mhz rising 12.5X

  Data Path: Q_bus_0 to led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  Q_bus_0 (Q_bus_0)
     LUT5:I0->O           97   0.203   1.857  Control/T11 (Enable_1_OBUF)
     OBUF:I->O                 2.571          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                      6.252ns (3.221ns logic, 3.031ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Elimina_Rebotes_B/result'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            Control/T2_1 (FF)
  Destination:       led<1> (PAD)
  Source Clock:      Elimina_Rebotes_B/result rising

  Data Path: Control/T2_1 to led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  Control/T2_1 (Control/T2_1)
     OBUF:I->O                 2.571          led_1_OBUF (led<1>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Control/Detector'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              5.799ns (Levels of Logic = 2)
  Source:            Control/D1 (FF)
  Destination:       led<0> (PAD)
  Source Clock:      Control/Detector rising

  Data Path: Control/D1 to led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.721  Control/D1 (Control/D1)
     LUT5:I3->O           97   0.203   1.857  Control/T11 (Enable_1_OBUF)
     OBUF:I->O                 2.571          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                      5.799ns (3.221ns logic, 2.578ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.372ns (Levels of Logic = 2)
  Source:            CLK_1HZ (PAD)
  Destination:       led<2> (PAD)

  Data Path: CLK_1HZ to led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  CLK_1HZ_IBUF (led_2_OBUF)
     OBUF:I->O                 2.571          led_2_OBUF (led<2>)
    ----------------------------------------
    Total                      4.372ns (3.793ns logic, 0.579ns route)
                                       (86.8% logic, 13.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_1HZ
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_1HZ        |    2.618|         |         |         |
clk_8Mhz       |    7.659|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Control/Detector
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_8Mhz       |    7.659|         |    7.659|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Elimina_Rebotes_A/result
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
Control/Detector        |    3.550|    3.448|         |         |
Elimina_Rebotes_A/result|    6.738|         |         |         |
clk_8Mhz                |    7.659|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Elimina_Rebotes_B/result
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
Control/Detector        |    1.473|    1.371|         |         |
Elimina_Rebotes_B/result|    6.738|         |         |         |
clk_8Mhz                |    7.659|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Mram__n02231
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Mram__n02231   |    2.729|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Timer_T1/clk_1Hz
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
Control/Detector|    3.550|    3.448|         |         |
Timer_T1/clk_1Hz|    2.293|         |         |         |
clk_8Mhz        |    7.659|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock Timer_T2/clk_1Hz
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
Elimina_Rebotes_B/result|    2.600|         |         |         |
Timer_T2/clk_1Hz        |    2.293|         |         |         |
clk_8Mhz                |    7.659|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_8Mhz
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
CLK_1HZ                 |    4.238|         |         |         |
Control/Detector        |    5.191|    5.065|         |         |
Elimina_Rebotes_A/result|    6.082|         |         |         |
Elimina_Rebotes_B/result|    6.177|         |         |         |
Timer_T1/clk_1Hz        |    3.684|         |         |         |
Timer_T2/clk_1Hz        |    4.729|         |         |         |
clk_8Mhz                |   10.646|         |         |         |
------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 17.38 secs
 
--> 

Total memory usage is 4557900 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :   12 (   0 filtered)

