// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matmul_hw_HH_
#define _matmul_hw_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "matmul_hw_fadd_32dEe.h"
#include "matmul_hw_fmul_32eOg.h"

namespace ap_rtl {

struct matmul_hw : public sc_module {
    // Port declarations 41
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > a_0_Addr_A;
    sc_out< sc_logic > a_0_EN_A;
    sc_out< sc_lv<4> > a_0_WEN_A;
    sc_out< sc_lv<32> > a_0_Din_A;
    sc_in< sc_lv<32> > a_0_Dout_A;
    sc_out< sc_logic > a_0_Clk_A;
    sc_out< sc_logic > a_0_Rst_A;
    sc_out< sc_lv<32> > a_1_Addr_A;
    sc_out< sc_logic > a_1_EN_A;
    sc_out< sc_lv<4> > a_1_WEN_A;
    sc_out< sc_lv<32> > a_1_Din_A;
    sc_in< sc_lv<32> > a_1_Dout_A;
    sc_out< sc_logic > a_1_Clk_A;
    sc_out< sc_logic > a_1_Rst_A;
    sc_out< sc_lv<32> > b_0_Addr_A;
    sc_out< sc_logic > b_0_EN_A;
    sc_out< sc_lv<4> > b_0_WEN_A;
    sc_out< sc_lv<32> > b_0_Din_A;
    sc_in< sc_lv<32> > b_0_Dout_A;
    sc_out< sc_logic > b_0_Clk_A;
    sc_out< sc_logic > b_0_Rst_A;
    sc_out< sc_lv<32> > b_1_Addr_A;
    sc_out< sc_logic > b_1_EN_A;
    sc_out< sc_lv<4> > b_1_WEN_A;
    sc_out< sc_lv<32> > b_1_Din_A;
    sc_in< sc_lv<32> > b_1_Dout_A;
    sc_out< sc_logic > b_1_Clk_A;
    sc_out< sc_logic > b_1_Rst_A;
    sc_out< sc_lv<32> > c_Addr_A;
    sc_out< sc_logic > c_EN_A;
    sc_out< sc_lv<4> > c_WEN_A;
    sc_out< sc_lv<32> > c_Din_A;
    sc_in< sc_lv<32> > c_Dout_A;
    sc_out< sc_logic > c_Clk_A;
    sc_out< sc_logic > c_Rst_A;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    matmul_hw(sc_module_name name);
    SC_HAS_PROCESS(matmul_hw);

    ~matmul_hw();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    matmul_hw_fadd_32dEe<1,5,32,32,32>* matmul_hw_fadd_32dEe_U1;
    matmul_hw_fadd_32dEe<1,5,32,32,32>* matmul_hw_fadd_32dEe_U2;
    matmul_hw_fmul_32eOg<1,4,32,32,32>* matmul_hw_fmul_32eOg_U3;
    matmul_hw_fmul_32eOg<1,4,32,32,32>* matmul_hw_fmul_32eOg_U4;
    sc_signal< sc_lv<18> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<11> > indvar_flatten_reg_678;
    sc_signal< sc_lv<6> > i_reg_689;
    sc_signal< sc_lv<6> > j_reg_700;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1323;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage4;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage7;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage10;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage13;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage5;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage8;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage11;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage14;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage6;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage9;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage12;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage15;
    sc_signal< sc_lv<32> > grp_fu_711_p2;
    sc_signal< sc_lv<32> > reg_792;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1323;
    sc_signal< sc_lv<32> > reg_797;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1323;
    sc_signal< sc_lv<32> > reg_802;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1323;
    sc_signal< sc_lv<32> > reg_807;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<32> > reg_812;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1323;
    sc_signal< sc_lv<32> > grp_fu_716_p2;
    sc_signal< sc_lv<32> > reg_817;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1323;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_1323;
    sc_signal< sc_lv<32> > reg_822;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_1323;
    sc_signal< sc_lv<32> > reg_827;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_1323;
    sc_signal< sc_lv<32> > reg_832;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_lv<32> > reg_837;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_1323;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_1323;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_843_p2;
    sc_signal< sc_lv<11> > indvar_flatten_next_fu_849_p2;
    sc_signal< sc_lv<11> > indvar_flatten_next_reg_1327;
    sc_signal< sc_lv<6> > j_mid2_fu_867_p3;
    sc_signal< sc_lv<6> > j_mid2_reg_1332;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp0_iter1_j_mid2_reg_1332;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp0_iter2_j_mid2_reg_1332;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp0_iter3_j_mid2_reg_1332;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp0_iter4_j_mid2_reg_1332;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp0_iter5_j_mid2_reg_1332;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp0_iter6_j_mid2_reg_1332;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp0_iter7_j_mid2_reg_1332;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp0_iter8_j_mid2_reg_1332;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp0_iter9_j_mid2_reg_1332;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp0_iter10_j_mid2_reg_1332;
    sc_signal< sc_lv<6> > tmp_mid2_v_fu_875_p3;
    sc_signal< sc_lv<6> > tmp_mid2_v_reg_1349;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp0_iter1_tmp_mid2_v_reg_1349;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp0_iter2_tmp_mid2_v_reg_1349;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp0_iter3_tmp_mid2_v_reg_1349;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp0_iter4_tmp_mid2_v_reg_1349;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp0_iter5_tmp_mid2_v_reg_1349;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp0_iter6_tmp_mid2_v_reg_1349;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp0_iter7_tmp_mid2_v_reg_1349;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp0_iter8_tmp_mid2_v_reg_1349;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp0_iter9_tmp_mid2_v_reg_1349;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp0_iter10_tmp_mid2_v_reg_1349;
    sc_signal< sc_lv<10> > tmp_fu_883_p3;
    sc_signal< sc_lv<10> > tmp_reg_1355;
    sc_signal< sc_lv<8> > tmp_2_cast4_cast_fu_972_p1;
    sc_signal< sc_lv<8> > tmp_2_cast4_cast_reg_1444;
    sc_signal< sc_lv<32> > grp_fu_720_p2;
    sc_signal< sc_lv<32> > tmp_6_reg_1479;
    sc_signal< sc_lv<32> > grp_fu_726_p2;
    sc_signal< sc_lv<32> > tmp_6_15_reg_1484;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_15_reg_1484;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_15_reg_1484;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_15_reg_1484;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_15_reg_1484;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_6_15_reg_1484;
    sc_signal< sc_lv<8> > tmp_40_fu_1026_p2;
    sc_signal< sc_lv<8> > tmp_40_reg_1499;
    sc_signal< sc_lv<32> > tmp_6_1_reg_1514;
    sc_signal< sc_lv<32> > tmp_6_16_reg_1519;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_16_reg_1519;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_16_reg_1519;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_16_reg_1519;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_16_reg_1519;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_6_16_reg_1519;
    sc_signal< sc_lv<32> > tmp_6_2_reg_1544;
    sc_signal< sc_lv<32> > tmp_6_17_reg_1549;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_17_reg_1549;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_17_reg_1549;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_17_reg_1549;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_17_reg_1549;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_6_17_reg_1549;
    sc_signal< sc_lv<9> > tmp_2_cast4_fu_1076_p1;
    sc_signal< sc_lv<9> > tmp_2_cast4_reg_1564;
    sc_signal< sc_lv<32> > tmp_6_3_reg_1580;
    sc_signal< sc_lv<32> > tmp_6_18_reg_1585;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_18_reg_1585;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_18_reg_1585;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_18_reg_1585;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_18_reg_1585;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_6_18_reg_1585;
    sc_signal< sc_lv<32> > tmp_6_4_reg_1610;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_4_reg_1610;
    sc_signal< sc_lv<32> > tmp_6_19_reg_1615;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_19_reg_1615;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_19_reg_1615;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_19_reg_1615;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_19_reg_1615;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_6_19_reg_1615;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_6_19_reg_1615;
    sc_signal< sc_lv<32> > tmp_6_5_reg_1640;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_5_reg_1640;
    sc_signal< sc_lv<32> > tmp_6_20_reg_1645;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_20_reg_1645;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_20_reg_1645;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_20_reg_1645;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_20_reg_1645;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_6_20_reg_1645;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_6_20_reg_1645;
    sc_signal< sc_lv<32> > tmp_6_6_reg_1670;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_6_reg_1670;
    sc_signal< sc_lv<32> > tmp_6_21_reg_1675;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_21_reg_1675;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_21_reg_1675;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_21_reg_1675;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_21_reg_1675;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_6_21_reg_1675;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_6_21_reg_1675;
    sc_signal< sc_lv<32> > tmp_6_7_reg_1700;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_7_reg_1700;
    sc_signal< sc_lv<32> > tmp_6_22_reg_1705;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_22_reg_1705;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_22_reg_1705;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_22_reg_1705;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_22_reg_1705;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_6_22_reg_1705;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_6_22_reg_1705;
    sc_signal< sc_lv<32> > tmp_6_8_reg_1730;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_1730;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_8_reg_1730;
    sc_signal< sc_lv<32> > tmp_6_23_reg_1735;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_23_reg_1735;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_23_reg_1735;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_23_reg_1735;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_23_reg_1735;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_6_23_reg_1735;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_6_23_reg_1735;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter7_tmp_6_23_reg_1735;
    sc_signal< sc_lv<32> > tmp_6_9_reg_1760;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_1760;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_9_reg_1760;
    sc_signal< sc_lv<32> > tmp_6_24_reg_1765;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_24_reg_1765;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_24_reg_1765;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_24_reg_1765;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_24_reg_1765;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_6_24_reg_1765;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_6_24_reg_1765;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter7_tmp_6_24_reg_1765;
    sc_signal< sc_lv<32> > tmp_6_s_reg_1790;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_1790;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_s_reg_1790;
    sc_signal< sc_lv<32> > tmp_6_25_reg_1795;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_25_reg_1795;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_25_reg_1795;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_25_reg_1795;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_25_reg_1795;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_6_25_reg_1795;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_6_25_reg_1795;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter7_tmp_6_25_reg_1795;
    sc_signal< sc_lv<32> > tmp_6_10_reg_1820;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_1820;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_10_reg_1820;
    sc_signal< sc_lv<32> > tmp_6_26_reg_1825;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_26_reg_1825;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_26_reg_1825;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_26_reg_1825;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_26_reg_1825;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_6_26_reg_1825;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_6_26_reg_1825;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter7_tmp_6_26_reg_1825;
    sc_signal< sc_lv<6> > j_1_fu_1293_p2;
    sc_signal< sc_lv<6> > j_1_reg_1830;
    sc_signal< sc_lv<32> > tmp_6_11_reg_1835;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_11_reg_1835;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_11_reg_1835;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_11_reg_1835;
    sc_signal< sc_lv<32> > tmp_6_27_reg_1850;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_27_reg_1850;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_27_reg_1850;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_27_reg_1850;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_6_27_reg_1850;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_6_27_reg_1850;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter7_tmp_6_27_reg_1850;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter8_tmp_6_27_reg_1850;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter9_tmp_6_27_reg_1850;
    sc_signal< sc_lv<32> > tmp_6_12_reg_1865;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_12_reg_1865;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_12_reg_1865;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_12_reg_1865;
    sc_signal< sc_lv<32> > tmp_6_28_reg_1870;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_28_reg_1870;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_28_reg_1870;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_28_reg_1870;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_6_28_reg_1870;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_6_28_reg_1870;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter7_tmp_6_28_reg_1870;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter8_tmp_6_28_reg_1870;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter9_tmp_6_28_reg_1870;
    sc_signal< sc_lv<32> > tmp_6_13_reg_1875;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_13_reg_1875;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_13_reg_1875;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_13_reg_1875;
    sc_signal< sc_lv<32> > tmp_6_29_reg_1880;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_29_reg_1880;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_29_reg_1880;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_29_reg_1880;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_6_29_reg_1880;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_6_29_reg_1880;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter7_tmp_6_29_reg_1880;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter8_tmp_6_29_reg_1880;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter9_tmp_6_29_reg_1880;
    sc_signal< sc_lv<32> > tmp_6_14_reg_1885;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_14_reg_1885;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_14_reg_1885;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_14_reg_1885;
    sc_signal< sc_lv<32> > tmp_6_30_reg_1890;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_30_reg_1890;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_30_reg_1890;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_30_reg_1890;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_6_30_reg_1890;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_6_30_reg_1890;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter7_tmp_6_30_reg_1890;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter8_tmp_6_30_reg_1890;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter9_tmp_6_30_reg_1890;
    sc_signal< sc_lv<32> > tmp_1_14_reg_1895;
    sc_signal< sc_lv<11> > indvar_flatten_phi_fu_682_p4;
    sc_signal< sc_lv<6> > i_phi_fu_693_p4;
    sc_signal< sc_lv<6> > j_phi_fu_704_p4;
    sc_signal< sc_lv<64> > tmp_3_fu_891_p1;
    sc_signal< sc_lv<64> > tmp_2_fu_897_p1;
    sc_signal< sc_lv<64> > tmp_5_fu_908_p3;
    sc_signal< sc_lv<64> > tmp_37_cast_fu_927_p1;
    sc_signal< sc_lv<64> > tmp_8_fu_938_p3;
    sc_signal< sc_lv<64> > tmp_37_fu_948_p3;
    sc_signal< sc_lv<64> > tmp_10_fu_962_p3;
    sc_signal< sc_lv<64> > tmp_39_cast_fu_981_p1;
    sc_signal< sc_lv<64> > tmp_12_fu_992_p3;
    sc_signal< sc_lv<64> > tmp_39_fu_1002_p3;
    sc_signal< sc_lv<64> > tmp_14_fu_1016_p3;
    sc_signal< sc_lv<64> > tmp_41_cast_fu_1031_p1;
    sc_signal< sc_lv<64> > tmp_16_fu_1042_p3;
    sc_signal< sc_lv<64> > tmp_41_fu_1052_p3;
    sc_signal< sc_lv<64> > tmp_18_fu_1066_p3;
    sc_signal< sc_lv<64> > tmp_43_cast_fu_1085_p1;
    sc_signal< sc_lv<64> > tmp_20_fu_1096_p3;
    sc_signal< sc_lv<64> > tmp_43_fu_1106_p3;
    sc_signal< sc_lv<64> > tmp_22_fu_1120_p3;
    sc_signal< sc_lv<64> > tmp_45_cast_fu_1135_p1;
    sc_signal< sc_lv<64> > tmp_24_fu_1146_p3;
    sc_signal< sc_lv<64> > tmp_45_fu_1156_p3;
    sc_signal< sc_lv<64> > tmp_26_fu_1170_p3;
    sc_signal< sc_lv<64> > tmp_47_cast_fu_1185_p1;
    sc_signal< sc_lv<64> > tmp_28_fu_1196_p3;
    sc_signal< sc_lv<64> > tmp_47_fu_1206_p3;
    sc_signal< sc_lv<64> > tmp_30_fu_1220_p3;
    sc_signal< sc_lv<64> > tmp_49_cast_fu_1233_p1;
    sc_signal< sc_lv<64> > tmp_32_fu_1244_p3;
    sc_signal< sc_lv<64> > tmp_48_fu_1254_p3;
    sc_signal< sc_lv<64> > tmp_34_fu_1268_p3;
    sc_signal< sc_lv<64> > tmp_51_cast_fu_1287_p1;
    sc_signal< sc_lv<64> > tmp_52_cast_fu_1318_p1;
    sc_signal< sc_lv<32> > a_0_Addr_A_orig;
    sc_signal< sc_lv<32> > b_0_Addr_A_orig;
    sc_signal< sc_lv<32> > a_1_Addr_A_orig;
    sc_signal< sc_lv<32> > b_1_Addr_A_orig;
    sc_signal< sc_lv<32> > c_Addr_A_orig;
    sc_signal< sc_lv<32> > grp_fu_711_p0;
    sc_signal< sc_lv<32> > grp_fu_711_p1;
    sc_signal< sc_lv<32> > grp_fu_716_p0;
    sc_signal< sc_lv<32> > grp_fu_716_p1;
    sc_signal< sc_lv<1> > exitcond_fu_861_p2;
    sc_signal< sc_lv<6> > i_1_fu_855_p2;
    sc_signal< sc_lv<10> > tmp_4_fu_903_p2;
    sc_signal< sc_lv<7> > tmp_2_cast_fu_918_p1;
    sc_signal< sc_lv<7> > tmp_36_fu_921_p2;
    sc_signal< sc_lv<10> > tmp_7_fu_933_p2;
    sc_signal< sc_lv<10> > tmp_9_fu_957_p2;
    sc_signal< sc_lv<8> > tmp_38_fu_975_p2;
    sc_signal< sc_lv<10> > tmp_11_fu_987_p2;
    sc_signal< sc_lv<10> > tmp_13_fu_1011_p2;
    sc_signal< sc_lv<10> > tmp_15_fu_1037_p2;
    sc_signal< sc_lv<10> > tmp_17_fu_1061_p2;
    sc_signal< sc_lv<9> > tmp_42_fu_1079_p2;
    sc_signal< sc_lv<10> > tmp_19_fu_1091_p2;
    sc_signal< sc_lv<10> > tmp_21_fu_1115_p2;
    sc_signal< sc_lv<9> > tmp_44_fu_1130_p2;
    sc_signal< sc_lv<10> > tmp_23_fu_1141_p2;
    sc_signal< sc_lv<10> > tmp_25_fu_1165_p2;
    sc_signal< sc_lv<9> > tmp_46_fu_1180_p2;
    sc_signal< sc_lv<10> > tmp_27_fu_1191_p2;
    sc_signal< sc_lv<10> > tmp_29_fu_1215_p2;
    sc_signal< sc_lv<9> > tmp_49_cast7_fu_1230_p1;
    sc_signal< sc_lv<10> > tmp_31_fu_1239_p2;
    sc_signal< sc_lv<10> > tmp_33_fu_1263_p2;
    sc_signal< sc_lv<10> > tmp_2_cast5_fu_1278_p1;
    sc_signal< sc_lv<10> > tmp_49_fu_1281_p2;
    sc_signal< sc_lv<11> > tmp_35_fu_1298_p3;
    sc_signal< sc_lv<12> > tmp_36_cast_fu_1305_p1;
    sc_signal< sc_lv<12> > tmp_2_cast6_fu_1309_p1;
    sc_signal< sc_lv<12> > tmp_50_fu_1312_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state168;
    sc_signal< sc_lv<18> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<18> ap_ST_fsm_state1;
    static const sc_lv<18> ap_ST_fsm_pp0_stage0;
    static const sc_lv<18> ap_ST_fsm_pp0_stage1;
    static const sc_lv<18> ap_ST_fsm_pp0_stage2;
    static const sc_lv<18> ap_ST_fsm_pp0_stage3;
    static const sc_lv<18> ap_ST_fsm_pp0_stage4;
    static const sc_lv<18> ap_ST_fsm_pp0_stage5;
    static const sc_lv<18> ap_ST_fsm_pp0_stage6;
    static const sc_lv<18> ap_ST_fsm_pp0_stage7;
    static const sc_lv<18> ap_ST_fsm_pp0_stage8;
    static const sc_lv<18> ap_ST_fsm_pp0_stage9;
    static const sc_lv<18> ap_ST_fsm_pp0_stage10;
    static const sc_lv<18> ap_ST_fsm_pp0_stage11;
    static const sc_lv<18> ap_ST_fsm_pp0_stage12;
    static const sc_lv<18> ap_ST_fsm_pp0_stage13;
    static const sc_lv<18> ap_ST_fsm_pp0_stage14;
    static const sc_lv<18> ap_ST_fsm_pp0_stage15;
    static const sc_lv<18> ap_ST_fsm_state168;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<11> ap_const_lv11_400;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<7> ap_const_lv7_20;
    static const sc_lv<10> ap_const_lv10_2;
    static const sc_lv<58> ap_const_lv58_1;
    static const sc_lv<10> ap_const_lv10_3;
    static const sc_lv<8> ap_const_lv8_60;
    static const sc_lv<10> ap_const_lv10_4;
    static const sc_lv<58> ap_const_lv58_2;
    static const sc_lv<10> ap_const_lv10_5;
    static const sc_lv<8> ap_const_lv8_A0;
    static const sc_lv<10> ap_const_lv10_6;
    static const sc_lv<58> ap_const_lv58_3;
    static const sc_lv<10> ap_const_lv10_7;
    static const sc_lv<9> ap_const_lv9_E0;
    static const sc_lv<10> ap_const_lv10_8;
    static const sc_lv<58> ap_const_lv58_4;
    static const sc_lv<10> ap_const_lv10_9;
    static const sc_lv<9> ap_const_lv9_120;
    static const sc_lv<10> ap_const_lv10_A;
    static const sc_lv<58> ap_const_lv58_5;
    static const sc_lv<10> ap_const_lv10_B;
    static const sc_lv<9> ap_const_lv9_160;
    static const sc_lv<10> ap_const_lv10_C;
    static const sc_lv<58> ap_const_lv58_6;
    static const sc_lv<10> ap_const_lv10_D;
    static const sc_lv<10> ap_const_lv10_E;
    static const sc_lv<58> ap_const_lv58_7;
    static const sc_lv<10> ap_const_lv10_F;
    static const sc_lv<10> ap_const_lv10_1E0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_11;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_a_0_Addr_A();
    void thread_a_0_Addr_A_orig();
    void thread_a_0_Clk_A();
    void thread_a_0_Din_A();
    void thread_a_0_EN_A();
    void thread_a_0_Rst_A();
    void thread_a_0_WEN_A();
    void thread_a_1_Addr_A();
    void thread_a_1_Addr_A_orig();
    void thread_a_1_Clk_A();
    void thread_a_1_Din_A();
    void thread_a_1_EN_A();
    void thread_a_1_Rst_A();
    void thread_a_1_WEN_A();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage12();
    void thread_ap_CS_fsm_pp0_stage13();
    void thread_ap_CS_fsm_pp0_stage14();
    void thread_ap_CS_fsm_pp0_stage15();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state168();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_b_0_Addr_A();
    void thread_b_0_Addr_A_orig();
    void thread_b_0_Clk_A();
    void thread_b_0_Din_A();
    void thread_b_0_EN_A();
    void thread_b_0_Rst_A();
    void thread_b_0_WEN_A();
    void thread_b_1_Addr_A();
    void thread_b_1_Addr_A_orig();
    void thread_b_1_Clk_A();
    void thread_b_1_Din_A();
    void thread_b_1_EN_A();
    void thread_b_1_Rst_A();
    void thread_b_1_WEN_A();
    void thread_c_Addr_A();
    void thread_c_Addr_A_orig();
    void thread_c_Clk_A();
    void thread_c_Din_A();
    void thread_c_EN_A();
    void thread_c_Rst_A();
    void thread_c_WEN_A();
    void thread_exitcond_flatten_fu_843_p2();
    void thread_exitcond_fu_861_p2();
    void thread_grp_fu_711_p0();
    void thread_grp_fu_711_p1();
    void thread_grp_fu_716_p0();
    void thread_grp_fu_716_p1();
    void thread_i_1_fu_855_p2();
    void thread_i_phi_fu_693_p4();
    void thread_indvar_flatten_next_fu_849_p2();
    void thread_indvar_flatten_phi_fu_682_p4();
    void thread_j_1_fu_1293_p2();
    void thread_j_mid2_fu_867_p3();
    void thread_j_phi_fu_704_p4();
    void thread_tmp_10_fu_962_p3();
    void thread_tmp_11_fu_987_p2();
    void thread_tmp_12_fu_992_p3();
    void thread_tmp_13_fu_1011_p2();
    void thread_tmp_14_fu_1016_p3();
    void thread_tmp_15_fu_1037_p2();
    void thread_tmp_16_fu_1042_p3();
    void thread_tmp_17_fu_1061_p2();
    void thread_tmp_18_fu_1066_p3();
    void thread_tmp_19_fu_1091_p2();
    void thread_tmp_20_fu_1096_p3();
    void thread_tmp_21_fu_1115_p2();
    void thread_tmp_22_fu_1120_p3();
    void thread_tmp_23_fu_1141_p2();
    void thread_tmp_24_fu_1146_p3();
    void thread_tmp_25_fu_1165_p2();
    void thread_tmp_26_fu_1170_p3();
    void thread_tmp_27_fu_1191_p2();
    void thread_tmp_28_fu_1196_p3();
    void thread_tmp_29_fu_1215_p2();
    void thread_tmp_2_cast4_cast_fu_972_p1();
    void thread_tmp_2_cast4_fu_1076_p1();
    void thread_tmp_2_cast5_fu_1278_p1();
    void thread_tmp_2_cast6_fu_1309_p1();
    void thread_tmp_2_cast_fu_918_p1();
    void thread_tmp_2_fu_897_p1();
    void thread_tmp_30_fu_1220_p3();
    void thread_tmp_31_fu_1239_p2();
    void thread_tmp_32_fu_1244_p3();
    void thread_tmp_33_fu_1263_p2();
    void thread_tmp_34_fu_1268_p3();
    void thread_tmp_35_fu_1298_p3();
    void thread_tmp_36_cast_fu_1305_p1();
    void thread_tmp_36_fu_921_p2();
    void thread_tmp_37_cast_fu_927_p1();
    void thread_tmp_37_fu_948_p3();
    void thread_tmp_38_fu_975_p2();
    void thread_tmp_39_cast_fu_981_p1();
    void thread_tmp_39_fu_1002_p3();
    void thread_tmp_3_fu_891_p1();
    void thread_tmp_40_fu_1026_p2();
    void thread_tmp_41_cast_fu_1031_p1();
    void thread_tmp_41_fu_1052_p3();
    void thread_tmp_42_fu_1079_p2();
    void thread_tmp_43_cast_fu_1085_p1();
    void thread_tmp_43_fu_1106_p3();
    void thread_tmp_44_fu_1130_p2();
    void thread_tmp_45_cast_fu_1135_p1();
    void thread_tmp_45_fu_1156_p3();
    void thread_tmp_46_fu_1180_p2();
    void thread_tmp_47_cast_fu_1185_p1();
    void thread_tmp_47_fu_1206_p3();
    void thread_tmp_48_fu_1254_p3();
    void thread_tmp_49_cast7_fu_1230_p1();
    void thread_tmp_49_cast_fu_1233_p1();
    void thread_tmp_49_fu_1281_p2();
    void thread_tmp_4_fu_903_p2();
    void thread_tmp_50_fu_1312_p2();
    void thread_tmp_51_cast_fu_1287_p1();
    void thread_tmp_52_cast_fu_1318_p1();
    void thread_tmp_5_fu_908_p3();
    void thread_tmp_7_fu_933_p2();
    void thread_tmp_8_fu_938_p3();
    void thread_tmp_9_fu_957_p2();
    void thread_tmp_fu_883_p3();
    void thread_tmp_mid2_v_fu_875_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
