v 20081231 1
C 40000 40000 0 0 0 title-B.sym
C 47200 45200 1 0 0 asic-nmos-1.sym
{
T 48600 46000 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 47500 46000 5 10 1 1 0 0 1
refdes=M1
T 47900 46000 5 8 1 1 0 0 1
model-name=nmos4
T 47100 45800 5 8 1 0 0 0 1
w=1u
T 47100 45500 5 8 1 0 0 0 1
l=3u
}
C 47200 44100 1 0 0 asic-nmos-1.sym
{
T 48600 44900 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 47500 44900 5 10 1 1 0 0 1
refdes=M2
T 47900 44900 5 8 1 1 0 0 1
model-name=nmos4
T 47100 44700 5 8 1 0 0 0 1
w=1u
T 47100 44400 5 8 1 0 0 0 1
l=3u
}
C 44300 46900 1 0 0 asic-pmos-1.sym
{
T 45700 47700 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 44600 47700 5 10 1 1 0 0 1
refdes=M3
T 45000 47700 5 8 1 1 0 0 1
model-name=pmos4
T 44100 47500 5 8 1 0 0 0 1
w=10u
T 44300 47200 5 8 1 0 0 0 1
l=1u
}
C 46300 46900 1 0 0 asic-pmos-1.sym
{
T 47700 47700 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 46600 47700 5 10 1 1 0 0 1
refdes=M4
T 47000 47700 5 8 1 1 0 0 1
model-name=pmos4
T 46100 47500 5 8 1 0 0 0 1
w=10u
T 46300 47200 5 8 1 0 0 0 1
l=1u
}
N 44900 46900 44900 46800 4
N 46900 46800 46900 46900 4
N 44900 47900 44900 48100 4
N 46900 48100 46900 47900 4
N 47800 45200 47800 45100 4
N 45000 47400 45600 47400 4
N 47600 47400 47000 47400 4
N 47900 44600 48300 44600 4
N 47900 45700 48300 45700 4
C 48200 46900 1 0 0 asic-pmos-1.sym
{
T 49600 47700 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 48500 47700 5 10 1 1 0 0 1
refdes=M5
T 48900 47700 5 8 1 1 0 0 1
model-name=pmos4
T 48000 47500 5 8 1 0 0 0 1
w=10u
T 48200 47200 5 8 1 0 0 0 1
l=1u
}
C 50200 46900 1 0 0 asic-pmos-1.sym
{
T 51600 47700 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 50500 47700 5 10 1 1 0 0 1
refdes=M6
T 50900 47700 5 8 1 1 0 0 1
model-name=pmos4
T 50000 47500 5 8 1 0 0 0 1
w=10u
T 50200 47200 5 8 1 0 0 0 1
l=1u
}
N 48800 46900 48800 46800 4
N 50800 46800 50800 46900 4
N 48800 47900 48800 48100 4
N 50800 48100 50800 47900 4
N 48200 47400 48100 47400 4
N 50200 47400 50100 47400 4
N 48900 47400 49500 47400 4
N 51500 47400 50900 47400 4
C 47200 43000 1 0 0 asic-nmos-1.sym
{
T 48600 43800 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 47500 43800 5 10 1 1 0 0 1
refdes=M7
T 47900 43800 5 8 1 1 0 0 1
model-name=nmos4
T 47100 43600 5 8 1 0 0 0 1
w=1u
T 47100 43300 5 8 1 0 0 0 1
l=3u
}
C 47200 41900 1 0 0 asic-nmos-1.sym
{
T 48600 42700 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 47500 42700 5 10 1 1 0 0 1
refdes=M8
T 47900 42700 5 8 1 1 0 0 1
model-name=nmos4
T 47100 42500 5 8 1 0 0 0 1
w=1u
T 47100 42200 5 8 1 0 0 0 1
l=3u
}
N 47800 43000 47800 42900 4
N 47900 42400 48300 42400 4
N 47900 43500 48300 43500 4
N 47800 44100 47800 44000 4
N 47900 49100 47900 48100 4
N 46100 45700 46100 46700 4
N 44200 47400 44300 47400 4
N 44200 47400 44200 46700 4
N 44200 46700 46100 46700 4
N 46200 44600 46200 47400 4
N 46200 47400 46300 47400 4
N 48100 47400 48100 46700 4
N 48100 46700 46300 46700 4
N 46300 43500 46300 46700 4
N 46400 42400 46400 46600 4
N 50100 47400 50100 46600 4
N 46400 46600 50100 46600 4
C 47200 40800 1 0 0 asic-nmos-1.sym
{
T 48600 41600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 47500 41600 5 10 1 1 0 0 1
refdes=M9
T 47900 41600 5 8 1 1 0 0 1
model-name=nmos4
T 47100 41400 5 8 1 0 0 0 1
w=1u
T 47100 41100 5 8 1 0 0 0 1
l=3u
}
N 47800 41800 47800 41900 4
N 47800 40800 47800 40700 4
N 47900 41300 48300 41300 4
C 52300 46900 1 0 0 asic-pmos-1.sym
{
T 53700 47700 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 52600 47700 5 10 1 1 0 0 1
refdes=M10
T 53000 47700 5 8 1 1 0 0 1
model-name=pmos4
T 52100 47500 5 8 1 0 0 0 1
w=10u
T 52300 47200 5 8 1 0 0 0 1
l=1u
}
N 52900 46800 52900 46900 4
N 52900 48100 52900 47900 4
N 52300 47400 52200 47400 4
N 53600 47400 53000 47400 4
N 44900 48100 52900 48100 4
N 47800 46200 47800 46800 4
N 46500 41300 46500 46500 4
N 46500 46500 52200 46500 4
N 52200 46500 52200 47400 4
T 51700 40900 9 16 1 0 0 0 1
5-input NAND Gate
T 50000 40400 9 10 1 0 0 0 1
5i_nand.sch
T 50400 40100 9 10 1 0 0 0 1
1
T 52100 40100 9 10 1 0 0 0 1
1
T 54100 40400 9 10 1 0 0 0 1
1
T 54200 40100 9 10 1 0 0 0 1
Facundo J Ferrer
N 45600 47400 45600 48800 4
N 45600 48800 47900 48800 4
N 53600 47400 53600 48800 4
N 53600 48800 47900 48800 4
N 47600 47400 47600 48800 4
N 49500 47400 49500 48800 4
N 51500 47400 51500 48800 4
N 48300 40700 48300 45700 4
C 47700 41000 1 180 0 spice-subcircuit-IO-1.sym
{
T 46800 40600 5 10 0 1 180 0 1
device=spice-IO
T 46850 40750 5 10 1 1 180 0 1
refdes=P3
}
C 53300 46500 1 0 0 spice-subcircuit-IO-1.sym
{
T 54200 46900 5 10 0 1 0 0 1
device=spice-IO
T 54150 46750 5 10 1 1 0 0 1
refdes=P1
}
C 48200 48900 1 90 0 spice-subcircuit-IO-1.sym
{
T 47800 49800 5 10 0 1 90 0 1
device=spice-IO
T 47750 49550 5 10 1 1 180 0 1
refdes=P2
}
C 45400 41600 1 180 0 spice-subcircuit-IO-1.sym
{
T 44500 41200 5 10 0 1 180 0 1
device=spice-IO
T 44550 41350 5 10 1 1 180 0 1
refdes=P8
}
C 45400 42700 1 180 0 spice-subcircuit-IO-1.sym
{
T 44500 42300 5 10 0 1 180 0 1
device=spice-IO
T 44550 42450 5 10 1 1 180 0 1
refdes=P7
}
C 45400 43800 1 180 0 spice-subcircuit-IO-1.sym
{
T 44500 43400 5 10 0 1 180 0 1
device=spice-IO
T 44550 43550 5 10 1 1 180 0 1
refdes=P6
}
C 45400 44900 1 180 0 spice-subcircuit-IO-1.sym
{
T 44500 44500 5 10 0 1 180 0 1
device=spice-IO
T 44550 44650 5 10 1 1 180 0 1
refdes=P5
}
C 45400 46000 1 180 0 spice-subcircuit-IO-1.sym
{
T 44500 45600 5 10 0 1 180 0 1
device=spice-IO
T 44550 45750 5 10 1 1 180 0 1
refdes=P4
}
N 47500 40700 48300 40700 4
N 44900 46800 53500 46800 4
N 45200 45700 47200 45700 4
N 45200 44600 47200 44600 4
N 45200 43500 47200 43500 4
N 45200 42400 47200 42400 4
N 45200 41300 47200 41300 4
C 41000 47900 1 0 0 spice-subcircuit-LL-1.sym
{
T 41100 48200 5 10 0 1 0 0 1
device=spice-subcircuit-LL
T 41100 48300 5 10 1 1 0 0 1
refdes=A1
T 41100 48000 5 10 1 1 0 0 1
model-name=5nand1
}
C 41000 46700 1 0 0 spice-model-1.sym
{
T 41100 47400 5 10 0 1 0 0 1
device=model
T 41100 47300 5 10 1 1 0 0 1
refdes=A2
T 42300 47000 5 10 1 1 0 0 1
model-name=nmos4
T 41500 46800 5 10 1 1 0 0 1
file=../model/nmos.model
}
C 41000 45700 1 0 0 spice-model-1.sym
{
T 41100 46400 5 10 0 1 0 0 1
device=model
T 41100 46300 5 10 1 1 0 0 1
refdes=A3
T 42300 46000 5 10 1 1 0 0 1
model-name=pmos4
T 41500 45800 5 10 1 1 0 0 1
file=../model/pmos.model
}
