Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Mar  1 21:06:40 2025
| Host         : Siddesh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file riscv32_alu_timing_summary_routed.rpt -pb riscv32_alu_timing_summary_routed.pb -rpx riscv32_alu_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv32_alu
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   32          inf        0.000                      0                   32           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 opcode_in[3]
                            (input port)
  Destination:            result_out[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.642ns  (logic 4.835ns (38.243%)  route 7.807ns (61.757%))
  Logic Levels:           13  (CARRY4=8 IBUF=1 LUT3=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  opcode_in[3] (IN)
                         net (fo=0)                   0.000     0.000    opcode_in[3]
    M1                   IBUF (Prop_ibuf_I_O)         0.791     0.791 r  opcode_in_IBUF[3]_inst/O
                         net (fo=31, routed)          3.602     4.393    opcode_in_IBUF[3]
    SLICE_X6Y33          LUT3 (Prop_lut3_I1_O)        0.097     4.490 r  result_out_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.000     4.490    result_out_OBUF[3]_inst_i_11_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  result_out_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.892    result_out_OBUF[3]_inst_i_6_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.984 r  result_out_OBUF[7]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.984    result_out_OBUF[7]_inst_i_6_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.076 r  result_out_OBUF[11]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.076    result_out_OBUF[11]_inst_i_6_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.168 r  result_out_OBUF[15]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.168    result_out_OBUF[15]_inst_i_6_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.260 r  result_out_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.260    result_out_OBUF[19]_inst_i_7_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.352 r  result_out_OBUF[23]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.352    result_out_OBUF[23]_inst_i_4_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.444 r  result_out_OBUF[27]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.444    result_out_OBUF[27]_inst_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.681 r  result_out_OBUF[31]_inst_i_4/O[3]
                         net (fo=1, routed)           0.589     6.270    data0[31]
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.222     6.492 r  result_out_OBUF[31]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.492    result_out_OBUF[31]_inst_i_2_n_0
    SLICE_X5Y40          MUXF7 (Prop_muxf7_I0_O)      0.181     6.673 r  result_out_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           3.616    10.289    result_out_OBUF[31]
    K2                   OBUF (Prop_obuf_I_O)         2.353    12.642 r  result_out_OBUF[31]_inst/O
                         net (fo=0)                   0.000    12.642    result_out[31]
    K2                                                                r  result_out[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opcode_in[3]
                            (input port)
  Destination:            result_out[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.405ns  (logic 4.730ns (38.131%)  route 7.675ns (61.869%))
  Logic Levels:           12  (CARRY4=7 IBUF=1 LUT3=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  opcode_in[3] (IN)
                         net (fo=0)                   0.000     0.000    opcode_in[3]
    M1                   IBUF (Prop_ibuf_I_O)         0.791     0.791 r  opcode_in_IBUF[3]_inst/O
                         net (fo=31, routed)          3.602     4.393    opcode_in_IBUF[3]
    SLICE_X6Y33          LUT3 (Prop_lut3_I1_O)        0.097     4.490 r  result_out_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.000     4.490    result_out_OBUF[3]_inst_i_11_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  result_out_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.892    result_out_OBUF[3]_inst_i_6_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.984 r  result_out_OBUF[7]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.984    result_out_OBUF[7]_inst_i_6_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.076 r  result_out_OBUF[11]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.076    result_out_OBUF[11]_inst_i_6_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.168 r  result_out_OBUF[15]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.168    result_out_OBUF[15]_inst_i_6_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.260 r  result_out_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.260    result_out_OBUF[19]_inst_i_7_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.352 r  result_out_OBUF[23]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.352    result_out_OBUF[23]_inst_i_4_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.589 r  result_out_OBUF[27]_inst_i_4/O[3]
                         net (fo=1, routed)           0.487     6.076    data0[27]
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.222     6.298 r  result_out_OBUF[27]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.298    result_out_OBUF[27]_inst_i_2_n_0
    SLICE_X7Y39          MUXF7 (Prop_muxf7_I0_O)      0.163     6.461 r  result_out_OBUF[27]_inst_i_1/O
                         net (fo=1, routed)           3.586    10.047    result_out_OBUF[27]
    K3                   OBUF (Prop_obuf_I_O)         2.359    12.405 r  result_out_OBUF[27]_inst/O
                         net (fo=0)                   0.000    12.405    result_out[27]
    K3                                                                r  result_out[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opcode_in[3]
                            (input port)
  Destination:            result_out[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.368ns  (logic 4.738ns (38.312%)  route 7.629ns (61.688%))
  Logic Levels:           13  (CARRY4=8 IBUF=1 LUT3=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  opcode_in[3] (IN)
                         net (fo=0)                   0.000     0.000    opcode_in[3]
    M1                   IBUF (Prop_ibuf_I_O)         0.791     0.791 r  opcode_in_IBUF[3]_inst/O
                         net (fo=31, routed)          3.602     4.393    opcode_in_IBUF[3]
    SLICE_X6Y33          LUT3 (Prop_lut3_I1_O)        0.097     4.490 r  result_out_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.000     4.490    result_out_OBUF[3]_inst_i_11_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  result_out_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.892    result_out_OBUF[3]_inst_i_6_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.984 r  result_out_OBUF[7]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.984    result_out_OBUF[7]_inst_i_6_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.076 r  result_out_OBUF[11]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.076    result_out_OBUF[11]_inst_i_6_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.168 r  result_out_OBUF[15]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.168    result_out_OBUF[15]_inst_i_6_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.260 r  result_out_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.260    result_out_OBUF[19]_inst_i_7_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.352 r  result_out_OBUF[23]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.352    result_out_OBUF[23]_inst_i_4_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.444 r  result_out_OBUF[27]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.444    result_out_OBUF[27]_inst_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.601 r  result_out_OBUF[31]_inst_i_4/O[0]
                         net (fo=1, routed)           0.452     6.053    data0[28]
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.209     6.262 r  result_out_OBUF[28]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.262    result_out_OBUF[28]_inst_i_2_n_0
    SLICE_X7Y39          MUXF7 (Prop_muxf7_I0_O)      0.181     6.443 r  result_out_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           3.575    10.018    result_out_OBUF[28]
    J3                   OBUF (Prop_obuf_I_O)         2.350    12.368 r  result_out_OBUF[28]_inst/O
                         net (fo=0)                   0.000    12.368    result_out[28]
    J3                                                                r  result_out[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opcode_in[3]
                            (input port)
  Destination:            result_out[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.355ns  (logic 4.712ns (38.141%)  route 7.642ns (61.859%))
  Logic Levels:           12  (CARRY4=7 IBUF=1 LUT3=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  opcode_in[3] (IN)
                         net (fo=0)                   0.000     0.000    opcode_in[3]
    M1                   IBUF (Prop_ibuf_I_O)         0.791     0.791 r  opcode_in_IBUF[3]_inst/O
                         net (fo=31, routed)          3.602     4.393    opcode_in_IBUF[3]
    SLICE_X6Y33          LUT3 (Prop_lut3_I1_O)        0.097     4.490 r  result_out_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.000     4.490    result_out_OBUF[3]_inst_i_11_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  result_out_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.892    result_out_OBUF[3]_inst_i_6_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.984 r  result_out_OBUF[7]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.984    result_out_OBUF[7]_inst_i_6_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.076 r  result_out_OBUF[11]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.076    result_out_OBUF[11]_inst_i_6_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.168 r  result_out_OBUF[15]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.168    result_out_OBUF[15]_inst_i_6_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.260 r  result_out_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.260    result_out_OBUF[19]_inst_i_7_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.352 r  result_out_OBUF[23]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.352    result_out_OBUF[23]_inst_i_4_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.575 r  result_out_OBUF[27]_inst_i_4/O[1]
                         net (fo=1, routed)           0.566     6.141    data0[25]
    SLICE_X4Y39          LUT6 (Prop_lut6_I0_O)        0.216     6.357 r  result_out_OBUF[25]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.357    result_out_OBUF[25]_inst_i_2_n_0
    SLICE_X4Y39          MUXF7 (Prop_muxf7_I0_O)      0.163     6.520 r  result_out_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           3.474     9.994    result_out_OBUF[25]
    M3                   OBUF (Prop_obuf_I_O)         2.361    12.355 r  result_out_OBUF[25]_inst/O
                         net (fo=0)                   0.000    12.355    result_out[25]
    M3                                                                r  result_out[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opcode_in[3]
                            (input port)
  Destination:            result_out[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.321ns  (logic 4.766ns (38.682%)  route 7.555ns (61.318%))
  Logic Levels:           13  (CARRY4=8 IBUF=1 LUT3=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  opcode_in[3] (IN)
                         net (fo=0)                   0.000     0.000    opcode_in[3]
    M1                   IBUF (Prop_ibuf_I_O)         0.791     0.791 r  opcode_in_IBUF[3]_inst/O
                         net (fo=31, routed)          3.602     4.393    opcode_in_IBUF[3]
    SLICE_X6Y33          LUT3 (Prop_lut3_I1_O)        0.097     4.490 r  result_out_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.000     4.490    result_out_OBUF[3]_inst_i_11_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  result_out_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.892    result_out_OBUF[3]_inst_i_6_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.984 r  result_out_OBUF[7]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.984    result_out_OBUF[7]_inst_i_6_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.076 r  result_out_OBUF[11]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.076    result_out_OBUF[11]_inst_i_6_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.168 r  result_out_OBUF[15]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.168    result_out_OBUF[15]_inst_i_6_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.260 r  result_out_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.260    result_out_OBUF[19]_inst_i_7_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.352 r  result_out_OBUF[23]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.352    result_out_OBUF[23]_inst_i_4_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.444 r  result_out_OBUF[27]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.444    result_out_OBUF[27]_inst_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     5.624 r  result_out_OBUF[31]_inst_i_4/O[2]
                         net (fo=1, routed)           0.397     6.021    data0[30]
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.217     6.238 r  result_out_OBUF[30]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.238    result_out_OBUF[30]_inst_i_2_n_0
    SLICE_X5Y40          MUXF7 (Prop_muxf7_I0_O)      0.163     6.401 r  result_out_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           3.556     9.956    result_out_OBUF[30]
    L2                   OBUF (Prop_obuf_I_O)         2.364    12.321 r  result_out_OBUF[30]_inst/O
                         net (fo=0)                   0.000    12.321    result_out[30]
    L2                                                                r  result_out[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opcode_in[3]
                            (input port)
  Destination:            result_out[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.311ns  (logic 4.654ns (37.805%)  route 7.657ns (62.195%))
  Logic Levels:           12  (CARRY4=7 IBUF=1 LUT3=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  opcode_in[3] (IN)
                         net (fo=0)                   0.000     0.000    opcode_in[3]
    M1                   IBUF (Prop_ibuf_I_O)         0.791     0.791 r  opcode_in_IBUF[3]_inst/O
                         net (fo=31, routed)          3.602     4.393    opcode_in_IBUF[3]
    SLICE_X6Y33          LUT3 (Prop_lut3_I1_O)        0.097     4.490 r  result_out_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.000     4.490    result_out_OBUF[3]_inst_i_11_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  result_out_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.892    result_out_OBUF[3]_inst_i_6_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.984 r  result_out_OBUF[7]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.984    result_out_OBUF[7]_inst_i_6_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.076 r  result_out_OBUF[11]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.076    result_out_OBUF[11]_inst_i_6_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.168 r  result_out_OBUF[15]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.168    result_out_OBUF[15]_inst_i_6_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.260 r  result_out_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.260    result_out_OBUF[19]_inst_i_7_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.352 r  result_out_OBUF[23]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.352    result_out_OBUF[23]_inst_i_4_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.509 r  result_out_OBUF[27]_inst_i_4/O[0]
                         net (fo=1, routed)           0.593     6.102    data0[24]
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.209     6.311 r  result_out_OBUF[24]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.311    result_out_OBUF[24]_inst_i_2_n_0
    SLICE_X5Y38          MUXF7 (Prop_muxf7_I0_O)      0.181     6.492 r  result_out_OBUF[24]_inst_i_1/O
                         net (fo=1, routed)           3.461     9.954    result_out_OBUF[24]
    M2                   OBUF (Prop_obuf_I_O)         2.358    12.311 r  result_out_OBUF[24]_inst/O
                         net (fo=0)                   0.000    12.311    result_out[24]
    M2                                                                r  result_out[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opcode_in[3]
                            (input port)
  Destination:            result_out[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.233ns  (logic 4.661ns (38.103%)  route 7.572ns (61.897%))
  Logic Levels:           12  (CARRY4=7 IBUF=1 LUT3=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  opcode_in[3] (IN)
                         net (fo=0)                   0.000     0.000    opcode_in[3]
    M1                   IBUF (Prop_ibuf_I_O)         0.791     0.791 r  opcode_in_IBUF[3]_inst/O
                         net (fo=31, routed)          3.602     4.393    opcode_in_IBUF[3]
    SLICE_X6Y33          LUT3 (Prop_lut3_I1_O)        0.097     4.490 r  result_out_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.000     4.490    result_out_OBUF[3]_inst_i_11_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  result_out_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.892    result_out_OBUF[3]_inst_i_6_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.984 r  result_out_OBUF[7]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.984    result_out_OBUF[7]_inst_i_6_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.076 r  result_out_OBUF[11]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.076    result_out_OBUF[11]_inst_i_6_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.168 r  result_out_OBUF[15]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.168    result_out_OBUF[15]_inst_i_6_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.260 r  result_out_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.260    result_out_OBUF[19]_inst_i_7_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.352 r  result_out_OBUF[23]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.352    result_out_OBUF[23]_inst_i_4_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     5.532 r  result_out_OBUF[27]_inst_i_4/O[2]
                         net (fo=1, routed)           0.413     5.945    data0[26]
    SLICE_X3Y39          LUT6 (Prop_lut6_I0_O)        0.217     6.162 r  result_out_OBUF[26]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.162    result_out_OBUF[26]_inst_i_2_n_0
    SLICE_X3Y39          MUXF7 (Prop_muxf7_I0_O)      0.163     6.325 r  result_out_OBUF[26]_inst_i_1/O
                         net (fo=1, routed)           3.556     9.882    result_out_OBUF[26]
    L3                   OBUF (Prop_obuf_I_O)         2.352    12.233 r  result_out_OBUF[26]_inst/O
                         net (fo=0)                   0.000    12.233    result_out[26]
    L3                                                                r  result_out[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opcode_in[3]
                            (input port)
  Destination:            result_out[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.185ns  (logic 4.813ns (39.502%)  route 7.372ns (60.498%))
  Logic Levels:           13  (CARRY4=8 IBUF=1 LUT3=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  opcode_in[3] (IN)
                         net (fo=0)                   0.000     0.000    opcode_in[3]
    M1                   IBUF (Prop_ibuf_I_O)         0.791     0.791 r  opcode_in_IBUF[3]_inst/O
                         net (fo=31, routed)          3.602     4.393    opcode_in_IBUF[3]
    SLICE_X6Y33          LUT3 (Prop_lut3_I1_O)        0.097     4.490 r  result_out_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.000     4.490    result_out_OBUF[3]_inst_i_11_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  result_out_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.892    result_out_OBUF[3]_inst_i_6_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.984 r  result_out_OBUF[7]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.984    result_out_OBUF[7]_inst_i_6_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.076 r  result_out_OBUF[11]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.076    result_out_OBUF[11]_inst_i_6_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.168 r  result_out_OBUF[15]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.168    result_out_OBUF[15]_inst_i_6_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.260 r  result_out_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.260    result_out_OBUF[19]_inst_i_7_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.352 r  result_out_OBUF[23]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.352    result_out_OBUF[23]_inst_i_4_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.444 r  result_out_OBUF[27]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.444    result_out_OBUF[27]_inst_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.667 r  result_out_OBUF[31]_inst_i_4/O[1]
                         net (fo=1, routed)           0.278     5.944    data0[29]
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.216     6.160 r  result_out_OBUF[29]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.160    result_out_OBUF[29]_inst_i_2_n_0
    SLICE_X7Y40          MUXF7 (Prop_muxf7_I0_O)      0.163     6.323 r  result_out_OBUF[29]_inst_i_1/O
                         net (fo=1, routed)           3.492     9.815    result_out_OBUF[29]
    L1                   OBUF (Prop_obuf_I_O)         2.370    12.185 r  result_out_OBUF[29]_inst/O
                         net (fo=0)                   0.000    12.185    result_out[29]
    L1                                                                r  result_out[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opcode_in[3]
                            (input port)
  Destination:            result_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.605ns  (logic 4.077ns (35.131%)  route 7.528ns (64.869%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  opcode_in[3] (IN)
                         net (fo=0)                   0.000     0.000    opcode_in[3]
    M1                   IBUF (Prop_ibuf_I_O)         0.791     0.791 r  opcode_in_IBUF[3]_inst/O
                         net (fo=31, routed)          3.602     4.393    opcode_in_IBUF[3]
    SLICE_X6Y33          LUT3 (Prop_lut3_I1_O)        0.097     4.490 r  result_out_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.000     4.490    result_out_OBUF[3]_inst_i_11_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  result_out_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.892    result_out_OBUF[3]_inst_i_6_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.115 r  result_out_OBUF[7]_inst_i_6/O[1]
                         net (fo=1, routed)           0.611     5.726    data0[5]
    SLICE_X6Y32          LUT6 (Prop_lut6_I0_O)        0.216     5.942 r  result_out_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.587     6.528    result_out_OBUF[5]_inst_i_4_n_0
    SLICE_X5Y32          LUT5 (Prop_lut5_I4_O)        0.097     6.625 r  result_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.729     9.354    result_out_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         2.252    11.605 r  result_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.605    result_out[5]
    U8                                                                r  result_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opcode_in[3]
                            (input port)
  Destination:            result_out[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.433ns  (logic 4.558ns (39.863%)  route 6.876ns (60.137%))
  Logic Levels:           11  (CARRY4=6 IBUF=1 LUT3=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  opcode_in[3] (IN)
                         net (fo=0)                   0.000     0.000    opcode_in[3]
    M1                   IBUF (Prop_ibuf_I_O)         0.791     0.791 r  opcode_in_IBUF[3]_inst/O
                         net (fo=31, routed)          3.602     4.393    opcode_in_IBUF[3]
    SLICE_X6Y33          LUT3 (Prop_lut3_I1_O)        0.097     4.490 r  result_out_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.000     4.490    result_out_OBUF[3]_inst_i_11_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  result_out_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.892    result_out_OBUF[3]_inst_i_6_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.984 r  result_out_OBUF[7]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.984    result_out_OBUF[7]_inst_i_6_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.076 r  result_out_OBUF[11]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.076    result_out_OBUF[11]_inst_i_6_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.168 r  result_out_OBUF[15]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.168    result_out_OBUF[15]_inst_i_6_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.260 r  result_out_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.260    result_out_OBUF[19]_inst_i_7_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     5.440 r  result_out_OBUF[23]_inst_i_4/O[2]
                         net (fo=1, routed)           0.477     5.917    data0[22]
    SLICE_X2Y38          LUT6 (Prop_lut6_I0_O)        0.217     6.134 r  result_out_OBUF[22]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.134    result_out_OBUF[22]_inst_i_2_n_0
    SLICE_X2Y38          MUXF7 (Prop_muxf7_I0_O)      0.156     6.290 r  result_out_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           2.796     9.086    result_out_OBUF[22]
    T2                   OBUF (Prop_obuf_I_O)         2.347    11.433 r  result_out_OBUF[22]_inst/O
                         net (fo=0)                   0.000    11.433    result_out[22]
    T2                                                                r  result_out[22] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 op_2_in[8]
                            (input port)
  Destination:            result_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.946ns  (logic 1.375ns (46.687%)  route 1.570ns (53.313%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  op_2_in[8] (IN)
                         net (fo=0)                   0.000     0.000    op_2_in[8]
    H17                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  op_2_in_IBUF[8]_inst/O
                         net (fo=5, routed)           0.469     0.633    op_2_in_IBUF[8]
    SLICE_X4Y34          LUT6 (Prop_lut6_I4_O)        0.045     0.678 r  result_out_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.155     0.833    result_out_OBUF[8]_inst_i_3_n_0
    SLICE_X5Y34          LUT5 (Prop_lut5_I2_O)        0.045     0.878 r  result_out_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.947     1.825    result_out_OBUF[8]
    W4                   OBUF (Prop_obuf_I_O)         1.120     2.946 r  result_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.946    result_out[8]
    W4                                                                r  result_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op_2_in[1]
                            (input port)
  Destination:            result_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.028ns  (logic 1.434ns (47.347%)  route 1.594ns (52.653%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  op_2_in[1] (IN)
                         net (fo=0)                   0.000     0.000    op_2_in[1]
    K18                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  op_2_in_IBUF[1]_inst/O
                         net (fo=70, routed)          0.483     0.661    op_2_in_IBUF[1]
    SLICE_X5Y33          LUT3 (Prop_lut3_I1_O)        0.045     0.706 r  result_out_OBUF[7]_inst_i_7/O
                         net (fo=2, routed)           0.090     0.796    result_out_OBUF[7]_inst_i_7_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I4_O)        0.045     0.841 r  result_out_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.050     0.890    result_out_OBUF[7]_inst_i_4_n_0
    SLICE_X5Y33          LUT5 (Prop_lut5_I4_O)        0.045     0.935 r  result_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.972     1.907    result_out_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         1.121     3.028 r  result_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.028    result_out[7]
    W7                                                                r  result_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op_2_in[6]
                            (input port)
  Destination:            result_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.043ns  (logic 1.398ns (45.944%)  route 1.645ns (54.056%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  op_2_in[6] (IN)
                         net (fo=0)                   0.000     0.000    op_2_in[6]
    K19                  IBUF (Prop_ibuf_I_O)         0.169     0.169 r  op_2_in_IBUF[6]_inst/O
                         net (fo=5, routed)           0.533     0.702    op_2_in_IBUF[6]
    SLICE_X4Y32          LUT6 (Prop_lut6_I4_O)        0.045     0.747 r  result_out_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.135     0.881    result_out_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I2_O)        0.045     0.926 r  result_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.978     1.904    result_out_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         1.139     3.043 r  result_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.043    result_out[6]
    W6                                                                r  result_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op_2_in[12]
                            (input port)
  Destination:            result_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.046ns  (logic 1.397ns (45.874%)  route 1.649ns (54.126%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 r  op_2_in[12] (IN)
                         net (fo=0)                   0.000     0.000    op_2_in[12]
    E18                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  op_2_in_IBUF[12]_inst/O
                         net (fo=5, routed)           0.657     0.851    op_2_in_IBUF[12]
    SLICE_X4Y34          LUT6 (Prop_lut6_I4_O)        0.045     0.896 r  result_out_OBUF[12]_inst_i_3/O
                         net (fo=1, routed)           0.124     1.020    result_out_OBUF[12]_inst_i_3_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I2_O)        0.045     1.065 r  result_out_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.868     1.933    result_out_OBUF[12]
    U2                   OBUF (Prop_obuf_I_O)         1.113     3.046 r  result_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.046    result_out[12]
    U2                                                                r  result_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op_2_in[0]
                            (input port)
  Destination:            result_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.058ns  (logic 1.390ns (45.453%)  route 1.668ns (54.547%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  op_2_in[0] (IN)
                         net (fo=0)                   0.000     0.000    op_2_in[0]
    N18                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  op_2_in_IBUF[0]_inst/O
                         net (fo=67, routed)          0.424     0.579    op_2_in_IBUF[0]
    SLICE_X5Y31          LUT6 (Prop_lut6_I1_O)        0.045     0.624 r  result_out_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.267     0.890    result_out_OBUF[4]_inst_i_3_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I2_O)        0.045     0.935 r  result_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.978     1.913    result_out_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         1.145     3.058 r  result_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.058    result_out[4]
    V8                                                                r  result_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op_2_in[15]
                            (input port)
  Destination:            result_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.090ns  (logic 1.395ns (45.162%)  route 1.694ns (54.838%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  op_2_in[15] (IN)
                         net (fo=0)                   0.000     0.000    op_2_in[15]
    D19                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  op_2_in_IBUF[15]_inst/O
                         net (fo=5, routed)           0.572     0.759    op_2_in_IBUF[15]
    SLICE_X5Y35          LUT6 (Prop_lut6_I4_O)        0.045     0.804 r  result_out_OBUF[15]_inst_i_3/O
                         net (fo=1, routed)           0.260     1.065    result_out_OBUF[15]_inst_i_3_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045     1.110 r  result_out_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.862     1.972    result_out_OBUF[15]
    V3                   OBUF (Prop_obuf_I_O)         1.118     3.090 r  result_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.090    result_out[15]
    V3                                                                r  result_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op_2_in[1]
                            (input port)
  Destination:            result_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.105ns  (logic 1.422ns (45.801%)  route 1.683ns (54.199%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  op_2_in[1] (IN)
                         net (fo=0)                   0.000     0.000    op_2_in[1]
    K18                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  op_2_in_IBUF[1]_inst/O
                         net (fo=70, routed)          0.377     0.555    op_2_in_IBUF[1]
    SLICE_X3Y33          LUT6 (Prop_lut6_I2_O)        0.045     0.600 r  result_out_OBUF[11]_inst_i_5/O
                         net (fo=2, routed)           0.206     0.807    result_out_OBUF[11]_inst_i_5_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I2_O)        0.045     0.852 r  result_out_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.160     1.011    result_out_OBUF[11]_inst_i_3_n_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I2_O)        0.045     1.056 r  result_out_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.940     1.996    result_out_OBUF[11]
    U4                   OBUF (Prop_obuf_I_O)         1.109     3.105 r  result_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.105    result_out[11]
    U4                                                                r  result_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op_2_in[2]
                            (input port)
  Destination:            result_out[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.118ns  (logic 1.416ns (45.392%)  route 1.703ns (54.608%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  op_2_in[2] (IN)
                         net (fo=0)                   0.000     0.000    op_2_in[2]
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  op_2_in_IBUF[2]_inst/O
                         net (fo=73, routed)          0.524     0.686    op_2_in_IBUF[2]
    SLICE_X1Y36          LUT6 (Prop_lut6_I4_O)        0.045     0.731 r  result_out_OBUF[18]_inst_i_6/O
                         net (fo=2, routed)           0.160     0.892    result_out_OBUF[18]_inst_i_6_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I4_O)        0.045     0.937 r  result_out_OBUF[18]_inst_i_4/O
                         net (fo=1, routed)           0.093     1.030    result_out_OBUF[18]_inst_i_4_n_0
    SLICE_X7Y37          LUT5 (Prop_lut5_I4_O)        0.045     1.075 r  result_out_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           0.926     2.001    result_out_OBUF[18]
    U1                   OBUF (Prop_obuf_I_O)         1.118     3.118 r  result_out_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.118    result_out[18]
    U1                                                                r  result_out[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op_2_in[0]
                            (input port)
  Destination:            result_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.122ns  (logic 1.352ns (43.325%)  route 1.769ns (56.675%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 f  op_2_in[0] (IN)
                         net (fo=0)                   0.000     0.000    op_2_in[0]
    N18                  IBUF (Prop_ibuf_I_O)         0.155     0.155 f  op_2_in_IBUF[0]_inst/O
                         net (fo=67, routed)          0.459     0.613    op_2_in_IBUF[0]
    SLICE_X6Y31          LUT4 (Prop_lut4_I1_O)        0.045     0.658 r  result_out_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.177     0.835    result_out_OBUF[0]_inst_i_4_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.045     0.880 r  result_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.134     2.014    result_out_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         1.108     3.122 r  result_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.122    result_out[0]
    V7                                                                r  result_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op_2_in[1]
                            (input port)
  Destination:            result_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.161ns  (logic 1.501ns (47.497%)  route 1.659ns (52.503%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  op_2_in[1] (IN)
                         net (fo=0)                   0.000     0.000    op_2_in[1]
    K18                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  op_2_in_IBUF[1]_inst/O
                         net (fo=70, routed)          0.483     0.661    op_2_in_IBUF[1]
    SLICE_X5Y33          LUT3 (Prop_lut3_I1_O)        0.048     0.709 r  result_out_OBUF[9]_inst_i_6/O
                         net (fo=2, routed)           0.104     0.813    result_out_OBUF[9]_inst_i_6_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I4_O)        0.107     0.920 r  result_out_OBUF[9]_inst_i_4/O
                         net (fo=1, routed)           0.135     1.055    result_out_OBUF[9]_inst_i_4_n_0
    SLICE_X7Y33          LUT5 (Prop_lut5_I4_O)        0.045     1.100 r  result_out_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.937     2.037    result_out_OBUF[9]
    W5                   OBUF (Prop_obuf_I_O)         1.123     3.161 r  result_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.161    result_out[9]
    W5                                                                r  result_out[9] (OUT)
  -------------------------------------------------------------------    -------------------





