{
    "code": "```verilog\nmodule TopModule (\n    input logic clk,\n    input logic areset,\n    input logic [7:0] d,\n    output logic [7:0] q\n);\n    always_ff @(posedge clk or posedge areset) begin\n        if (areset) begin\n            q <= 8'b00000000;\n        end else begin\n            q <= d;\n        end\n    end\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}