git clone --depth 1 --no-tags https://github.com/mzsqr/emulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609483969
git clone --depth 1 --no-tags https://github.com/krishnakumarbhat/RoundRobinArbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606297445
git clone --depth 1 --no-tags https://github.com/Mahmoud8Saied/AXI-protocol-Interconnect-Design-and-Implementation-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611201272
git clone --depth 1 --no-tags https://github.com/weidingliu/ProjectCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609883248
git clone --depth 1 --no-tags https://github.com/SharmaPrateek18/Scripting-for-vivado-Automation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606085187
git clone --depth 1 --no-tags https://github.com/Mirshahnawaz/Adaptive-Thresholding-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608541126
git clone --depth 1 --no-tags https://github.com/ajtadeo/FPGA-Electric-Piano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608817038
git clone --depth 1 --no-tags https://github.com/DDDSSSTTT/ECE260B_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611111204
git clone --depth 1 --no-tags https://github.com/Navneetjr/VLSIVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607108569
git clone --depth 1 --no-tags https://github.com/zongqing0068/Principles-of-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607144136
git clone --depth 1 --no-tags https://github.com/saadulkh/microprocessor-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609499507
git clone --depth 1 --no-tags https://github.com/DouyaBula/SimpleMIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611032572
git clone --depth 1 --no-tags https://github.com/Smith-xuan/UCAS-CA-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604619982
git clone --depth 1 --no-tags https://github.com/pplulee/UoM_stump.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610402337
git clone --depth 1 --no-tags https://github.com/hiremathpriyag/UART_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609065092
git clone --depth 1 --no-tags https://github.com/AKhaled47/Asynchronus-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609276450
git clone --depth 1 --no-tags https://github.com/noorgme/AWS-FPGA-PyGame-Cloud-Embedded-System-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609635162
git clone --depth 1 --no-tags https://github.com/zznjupt/ECC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608027181
git clone --depth 1 --no-tags https://github.com/Ineso1/VerilogModules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606176857
git clone --depth 1 --no-tags https://github.com/mortazavian/Computer-Architecture-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605938705
git clone --depth 1 --no-tags https://github.com/Cambrian34/Cs-385-Semester-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606153783
git clone --depth 1 --no-tags https://github.com/oriod-malo/My-Custom-CPU-ISA-Assembly.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611373236
git clone --depth 1 --no-tags https://github.com/Raluca14/Hiding-secrets.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610393224
git clone --depth 1 --no-tags https://github.com/ishwo0/Microwave-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609351719
git clone --depth 1 --no-tags https://github.com/wilso822/HDLBits-Building-Larger-Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608884132
git clone --depth 1 --no-tags https://github.com/ProxyPlayerHD/65816_SBC_VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611394230
git clone --depth 1 --no-tags https://github.com/xiaotianbc/tang-nano-9K-oss-example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605714910
git clone --depth 1 --no-tags https://github.com/nikitasigh/ripple_carry_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606487991
git clone --depth 1 --no-tags https://github.com/waseemnabi08/16-bit-processor-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607697995
git clone --depth 1 --no-tags https://github.com/agentdavidjoseph/caravel-PDK-template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609195298
git clone --depth 1 --no-tags https://github.com/nikitasigh/8_bit_mac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606496792
git clone --depth 1 --no-tags https://github.com/AtlasFPGA/DVI_1280x1024_CYC1000.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605215526
git clone --depth 1 --no-tags https://github.com/OmarSaye/Digital_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607793182
git clone --depth 1 --no-tags https://github.com/look4raghav/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608794477
git clone --depth 1 --no-tags https://github.com/Thes0me/school_match_JiChuang.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607539033
git clone --depth 1 --no-tags https://github.com/Saeed-Shokoofa/CA_LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609767685
git clone --depth 1 --no-tags https://github.com/linuxyyds/rvseed_6.0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611165406
git clone --depth 1 --no-tags https://github.com/Kranthi-vardhan/Arm_Soc_DesignProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607791567
git clone --depth 1 --no-tags https://github.com/Saladialosha/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605127992
git clone --depth 1 --no-tags https://github.com/Rpeng666/ToyMipsCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609765171
git clone --depth 1 --no-tags https://github.com/ThePatrickHe/EE477-Wi-23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606294936
git clone --depth 1 --no-tags https://github.com/chenwei0129/NTU_CVSD_2022_Fall.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611339293
git clone --depth 1 --no-tags https://github.com/2Martina/RiscV-SingleCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611944045
git clone --depth 1 --no-tags https://github.com/caslab-code/cshake-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611844048
git clone --depth 1 --no-tags https://github.com/rkdgmlqja/FPGA_DoorLock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611698176
git clone --depth 1 --no-tags https://github.com/UCR-CS161L/Lab06-Caches.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611395006
git clone --depth 1 --no-tags https://github.com/luiscoelho23/8051.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608676064
git clone --depth 1 --no-tags https://github.com/Mohamed-Ayman27/RISC-V32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611443288
git clone --depth 1 --no-tags https://github.com/Dany2002-hub/Vivado_Scripting_and_Automation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606839613
git clone --depth 1 --no-tags https://github.com/AlyElruby/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609347421
git clone --depth 1 --no-tags https://github.com/Vedanthsrivatson07/FPGA-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606650246
git clone --depth 1 --no-tags https://github.com/nikitasigh/Array_Multiplier_8_bit_for_loop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606452850
git clone --depth 1 --no-tags https://github.com/dangtna1/TKVM_Lab1_BDSTV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610864065
git clone --depth 1 --no-tags https://github.com/yaseensalah/ASIC-Design-of-Low-Power-Configurable-Multi-Clock-Digital-System-With-UART-Transceiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610496207
git clone --depth 1 --no-tags https://github.com/lynzoie/Blackjack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608455947
git clone --depth 1 --no-tags https://github.com/lipervol/final_64fft.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606801260
git clone --depth 1 --no-tags https://github.com/AvalonSemiconductors/TMBoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607259431
git clone --depth 1 --no-tags https://github.com/WeiCheng14159/Small_TPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611336869
git clone --depth 1 --no-tags https://github.com/nikitasigh/Array_multiplier_8_bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606452107
git clone --depth 1 --no-tags https://github.com/Sashidhar1001/SPI_Protocol_Slave_Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610209677
git clone --depth 1 --no-tags https://github.com/LPT0317/Simple-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609542623
git clone --depth 1 --no-tags https://github.com/LucasBorges4/HDLbits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610736912
git clone --depth 1 --no-tags https://github.com/junyu1130/VVC-Transform-MCM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611086648
git clone --depth 1 --no-tags https://github.com/drew-griffin/robot_car.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611098463
git clone --depth 1 --no-tags https://github.com/kamalgupta1995/Kothavani.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606753867
git clone --depth 1 --no-tags https://github.com/mateodelat/7SegDisplay.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606119625
git clone --depth 1 --no-tags https://github.com/hasanmutlu26/Hardware-Trojan-Detection-Using-Delay-Based-Method-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608556252
git clone --depth 1 --no-tags https://github.com/HITszzzq/DigitalLogic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610307349
git clone --depth 1 --no-tags https://github.com/vyom-elan/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609255123
git clone --depth 1 --no-tags https://github.com/Sashidhar1001/AXI4_Slave_Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610628173
git clone --depth 1 --no-tags https://github.com/ZhaoHaowenn/DTMF_CHIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610590279
git clone --depth 1 --no-tags https://github.com/AaronFengZY/MIPS32-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611716683
git clone --depth 1 --no-tags https://github.com/berndoJ/revenge-of-lllattice-writeup.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605710508
git clone --depth 1 --no-tags https://github.com/jules552/RISC-V-A-didactic-platform.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605709916
git clone --depth 1 --no-tags https://github.com/KeenyJin/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609287804
git clone --depth 1 --no-tags https://github.com/Sashidhar1001/Video_Graphics_Array-VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610363592
git clone --depth 1 --no-tags https://github.com/cuadriante/acalderon_digital_design_lab_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607035029
git clone --depth 1 --no-tags https://github.com/AhmedOsama2000/FIFOs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606923661
git clone --depth 1 --no-tags https://github.com/ong-ck/EE2026_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606966801
git clone --depth 1 --no-tags https://github.com/Michael-YG/goldminer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608833435
git clone --depth 1 --no-tags https://github.com/LIAOYuTai03/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605098997
git clone --depth 1 --no-tags https://github.com/V1C70RYG0D/SetAssociativeCache-Simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605736300
git clone --depth 1 --no-tags https://github.com/ChloeeeYoo/Verilog_AXI_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608617046
git clone --depth 1 --no-tags https://github.com/davidjotkowitz/FP_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608673772
git clone --depth 1 --no-tags https://github.com/Future-2100/Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609288740
git clone --depth 1 --no-tags https://github.com/wyvernSemi/pli_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609867182
git clone --depth 1 --no-tags https://github.com/zxcasd89525/2021_Geofence.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611365230
git clone --depth 1 --no-tags https://github.com/r1407p/NYCU-CS-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611183761
git clone --depth 1 --no-tags https://github.com/boniface-f/CPU-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611225995
git clone --depth 1 --no-tags https://github.com/ikqlmouv/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611068109
git clone --depth 1 --no-tags https://github.com/andrei2427/16bits_Microprocessor-verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605194502
git clone --depth 1 --no-tags https://github.com/XuerZeng/ECE241-Lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605227851
git clone --depth 1 --no-tags https://github.com/BuiKhoa140/Clock_Domain_Crossing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604568129
