<?xml version="1.0"?>
<setupdb version="5">data
	<active>Active Setup
		<corners>
			<corner enabled="1">_default</corner>
		</corners>
		<extensions>
			<extension>Parasitics
				<callback>_parSetupDBExtensionCB</callback>
				<iconvalue></iconvalue>
				<icontype></icontype>
			</extension>
		</extensions>
		<currentmode>Single Run, Sweeps and Corners</currentmode>
		<overwritehistory>0</overwritehistory>
		<tests>
			<test>16nm_Tests:6T_8K_MultiBank_Test:1
				<tool>ADE</tool>
				<tooloptions>
					<option>cell
						<value>6T_8K_MultiBank_Test</value>
					</option>
					<option>lib
						<value>16nm_Tests</value>
					</option>
					<option>sim
						<value>spectreVerilog</value>
					</option>
					<option>view
						<value>config</value>
					</option>
					<option>path
						<value>$AXL_SETUPDB_DIR/test_states</value>
					</option>
					<option>state
						<value>16nm_Tests:6T_8K_MultiBank_Test:1_active</value>
					</option>
				</tooloptions>
				<origoptions>
					<option>cell
						<value>6T_8K_MultiBank_Test</value>
					</option>
					<option>lib
						<value>16nm_Tests</value>
					</option>
					<option>sim
						<value>spectreVerilog</value>
					</option>
					<option>view
						<value>config</value>
					</option>
					<option>path
						<value>$AXL_SETUPDB_DIR/test_states</value>
					</option>
					<option>state
						<value>tmpstate.653212486</value>
					</option>
				</origoptions>
			</test>
			<test>16nm_Tests:6T_8K_MultiBank_Test:2
				<tool>ADE</tool>
				<tooloptions>
					<option>cell
						<value>6T_8K_MultiBank_Test</value>
					</option>
					<option>lib
						<value>16nm_Tests</value>
					</option>
					<option>sim
						<value>spectreVerilog</value>
					</option>
					<option>view
						<value>config</value>
					</option>
					<option>path
						<value>$AXL_SETUPDB_DIR/test_states</value>
					</option>
					<option>state
						<value>16nm_Tests:6T_8K_MultiBank_Test:2_active</value>
					</option>
				</tooloptions>
				<origoptions>
					<option>cell
						<value>6T_8K_MultiBank_Test</value>
					</option>
					<option>lib
						<value>16nm_Tests</value>
					</option>
					<option>sim
						<value>spectreVerilog</value>
					</option>
					<option>view
						<value>config</value>
					</option>
					<option>path
						<value>$AXL_SETUPDB_DIR/test_states</value>
					</option>
					<option>state
						<value>state2</value>
					</option>
				</origoptions>
			</test>
		</tests>
		<vars>
			<var enabled="1">vdd
				<value>.675</value>
				<dependentTests>
					<dependentTest omitted="0">16nm_Tests:6T_8K_MultiBank_Test:2</dependentTest>
				</dependentTests>
			</var>
			<var enabled="1">vcc
				<value>vdd</value>
				<dependentTests>
					<dependentTest omitted="0">16nm_Tests:6T_8K_MultiBank_Test:2</dependentTest>
				</dependentTests>
			</var>
		</vars>
		<jobpolicyname>ADE XL Default</jobpolicyname>
	</active>
	<history>History</history>
</setupdb>
