Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> Reading design: Neander.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Neander.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Neander"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Neander
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Neander\src\ipcore_dir\memory.v" into library work
Parsing module <memory>.
Parsing VHDL file "C:\Neander\src\ula.vhd" into library work
Parsing entity <ula>.
Parsing architecture <Behavioral> of entity <ula>.
Parsing VHDL file "C:\Neander\src\registerD8bit.vhd" into library work
Parsing entity <registerD8bit>.
Parsing architecture <Behavioral> of entity <registerd8bit>.
Parsing VHDL file "C:\Neander\src\registerD1bit.vhd" into library work
Parsing entity <registerD1bit>.
Parsing architecture <Behavioral> of entity <registerd1bit>.
Parsing VHDL file "C:\Neander\src\programCounter.vhd" into library work
Parsing entity <programCounter>.
Parsing architecture <Behavioral> of entity <programcounter>.
Parsing VHDL file "C:\Neander\src\decod4p16.vhd" into library work
Parsing entity <decod4p16>.
Parsing architecture <Behavioral> of entity <decod4p16>.
Parsing VHDL file "C:\Neander\src\controlUnit.vhd" into library work
Parsing entity <controlUnit>.
Parsing architecture <Behavioral> of entity <controlunit>.
Parsing VHDL file "C:\Neander\src\Neander.vhd" into library work
Parsing entity <Neander>.
Parsing architecture <Behavioral> of entity <neander>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Neander> (architecture <Behavioral>) from library <work>.

Elaborating entity <programCounter> (architecture <Behavioral>) from library <work>.

Elaborating entity <registerD8bit> (architecture <Behavioral>) from library <work>.

Elaborating entity <ula> (architecture <Behavioral>) from library <work>.

Elaborating entity <registerD1bit> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Neander\src\registerD1bit.vhd" Line 54: temp should be on the sensitivity list of the process

Elaborating entity <decod4p16> (architecture <Behavioral>) from library <work>.

Elaborating entity <controlUnit> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Neander\src\controlUnit.vhd" Line 82: estado should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Neander\src\controlUnit.vhd" Line 95: inop should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Neander\src\controlUnit.vhd" Line 97: inot should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Neander\src\controlUnit.vhd" Line 99: ijn should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Neander\src\controlUnit.vhd" Line 101: iula should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Neander\src\controlUnit.vhd" Line 103: ihlt should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Neander\src\controlUnit.vhd" Line 113: ijmp should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Neander\src\controlUnit.vhd" Line 115: iula should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Neander\src\controlUnit.vhd" Line 127: ista should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Neander\src\controlUnit.vhd" Line 129: ilda should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Neander\src\controlUnit.vhd" Line 185: ilda should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Neander\src\controlUnit.vhd" Line 187: ior should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Neander\src\controlUnit.vhd" Line 189: iand should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Neander\src\controlUnit.vhd" Line 191: iadd should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Neander\src\Neander.vhd" Line 293: out_pc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Neander\src\Neander.vhd" Line 295: out_rdm should be on the sensitivity list of the process
Going to verilog side to elaborate module memory

Elaborating module <memory>.
WARNING:HDLCompiler:1499 - "C:\Neander\src\ipcore_dir\memory.v" Line 39: Empty module <memory> remains a black box.
Back to vhdl to continue elaboration

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Neander>.
    Related source file is "C:\Neander\src\Neander.vhd".
INFO:Xst:3210 - "C:\Neander\src\Neander.vhd" line 261: Output port <oRead> of the instance <UC> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Neander> synthesized.

Synthesizing Unit <programCounter>.
    Related source file is "C:\Neander\src\programCounter.vhd".
    Found 8-bit register for signal <temp>.
    Found 8-bit adder for signal <temp[7]_GND_7_o_add_0_OUT> created at line 55.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <programCounter> synthesized.

Synthesizing Unit <registerD8bit>.
    Related source file is "C:\Neander\src\registerD8bit.vhd".
    Found 8-bit register for signal <temp>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <registerD8bit> synthesized.

Synthesizing Unit <ula>.
    Related source file is "C:\Neander\src\ula.vhd".
    Found 8-bit adder for signal <X[7]_Y[7]_add_0_OUT> created at line 56.
    Found 8-bit 5-to-1 multiplexer for signal <temp> created at line 54.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <ula> synthesized.

Synthesizing Unit <registerD1bit>.
    Related source file is "C:\Neander\src\registerD1bit.vhd".
    Found 1-bit register for signal <temp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <registerD1bit> synthesized.

Synthesizing Unit <decod4p16>.
    Related source file is "C:\Neander\src\decod4p16.vhd".
    Found 16x11-bit Read Only RAM for signal <_n0028>
    Summary:
	inferred   1 RAM(s).
Unit <decod4p16> synthesized.

Synthesizing Unit <controlUnit>.
    Related source file is "C:\Neander\src\controlUnit.vhd".
WARNING:Xst:647 - Input <iHLT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <estado>.
    Found finite state machine <FSM_0> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 22                                             |
    | Inputs             | 8                                              |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_n (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <sel_REM>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cg_REM>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <inc_PC>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cg_RDM>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cg_RI>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sel_ULA<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sel_ULA<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sel_ULA<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cg_AC>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <oRead>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cg_PC>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <oWrite>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  12 Latch(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <controlUnit> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x11-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 2
# Registers                                            : 7
 1-bit register                                        : 2
 8-bit register                                        : 5
# Latches                                              : 12
 1-bit latch                                           : 12
# Multiplexers                                         : 9
 1-bit 2-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 2
 8-bit 5-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/memory.ngc>.
Loading core <memory> for timing and area information for instance <memAB>.
WARNING:Xst:1710 - FF/Latch <cg_REM> (without init value) has a constant value of 1 in block <UC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cg_RI> (without init value) has a constant value of 1 in block <UC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cg_RDM> (without init value) has a constant value of 1 in block <UC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cg_AC> (without init value) has a constant value of 1 in block <UC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cg_PC> (without init value) has a constant value of 1 in block <UC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <oWrite> (without init value) has a constant value of 1 in block <UC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <temp_0> of sequential type is unconnected in block <r_RI>.
WARNING:Xst:2677 - Node <temp_1> of sequential type is unconnected in block <r_RI>.
WARNING:Xst:2677 - Node <temp_2> of sequential type is unconnected in block <r_RI>.
WARNING:Xst:2677 - Node <temp_3> of sequential type is unconnected in block <r_RI>.

Synthesizing (advanced) Unit <decod4p16>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0028> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 11-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <opcode>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <decod4p16> synthesized (advanced).

Synthesizing (advanced) Unit <programCounter>.
The following registers are absorbed into counter <temp>: 1 register on signal <temp>.
Unit <programCounter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x11-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 34
 Flip-Flops                                            : 34
# Multiplexers                                         : 8
 1-bit 2-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 5-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <cg_REM> (without init value) has a constant value of 1 in block <controlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cg_RDM> (without init value) has a constant value of 1 in block <controlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cg_RI> (without init value) has a constant value of 1 in block <controlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cg_AC> (without init value) has a constant value of 1 in block <controlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <oRead> (without init value) has a constant value of 1 in block <controlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cg_PC> (without init value) has a constant value of 1 in block <controlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <oWrite> (without init value) has a constant value of 1 in block <controlUnit>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <UC/FSM_0> on signal <estado[1:14]> with one-hot encoding.
-------------------------
 State | Encoding
-------------------------
 s0    | 00000000000001
 s1    | 00000000000010
 s2    | 00000000000100
 s3    | 00000001000000
 s4    | 00000000100000
 s5    | 00000000010000
 s6    | 00000100000000
 s7    | 00001000000000
 s8    | 00000010000000
 s9    | 00010000000000
 s10   | 10000000000000
 s11   | 01000000000000
 s12   | 00100000000000
 s13   | 00000000001000
-------------------------

Optimizing unit <registerD8bit> ...

Optimizing unit <Neander> ...

Optimizing unit <controlUnit> ...

Optimizing unit <ula> ...
WARNING:Xst:2677 - Node <r_RI/temp_3> of sequential type is unconnected in block <Neander>.
WARNING:Xst:2677 - Node <r_RI/temp_2> of sequential type is unconnected in block <Neander>.
WARNING:Xst:2677 - Node <r_RI/temp_1> of sequential type is unconnected in block <Neander>.
WARNING:Xst:2677 - Node <r_RI/temp_0> of sequential type is unconnected in block <Neander>.
INFO:Xst:2261 - The FF/Latch <r_AC/temp_7> in Unit <Neander> is equivalent to the following FF/Latch, which will be removed : <r_N/temp> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Neander, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 51
 Flip-Flops                                            : 51

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Neander.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 99
#      GND                         : 2
#      INV                         : 1
#      LUT1                        : 8
#      LUT2                        : 10
#      LUT3                        : 10
#      LUT4                        : 9
#      LUT5                        : 11
#      LUT6                        : 22
#      MUXCY                       : 7
#      MUXF7                       : 1
#      VCC                         : 2
#      XORCY                       : 16
# FlipFlops/Latches                : 56
#      FDC                         : 42
#      FDCE                        : 8
#      FDP                         : 1
#      LD                          : 5
# RAMS                             : 1
#      RAMB18E1                    : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 1
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              56  out of  126800     0%  
 Number of Slice LUTs:                   71  out of  63400     0%  
    Number used as Logic:                71  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     92
   Number with an unused Flip Flop:      36  out of     92    39%  
   Number with an unused LUT:            21  out of     92    22%  
   Number of fully used LUT-FF pairs:    35  out of     92    38%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    210     8%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    135     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------+------------------------+-------+
Clock Signal                                          | Clock buffer(FF name)  | Load  |
------------------------------------------------------+------------------------+-------+
clk                                                   | BUFGP                  | 52    |
UC/estado[3]_GND_21_o_Mux_41_o(UC/estado__n0109<6>1:O)| NONE(*)(UC/sel_ULA_0)  | 3     |
UC/estado[3]_PWR_15_o_Mux_29_o(UC/estado__n0109<3>1:O)| NONE(*)(UC/inc_PC)     | 1     |
UC/estado[3]_GND_14_o_Mux_27_o(UC/estado__n0109<1>1:O)| NONE(*)(UC/sel_REM)    | 1     |
------------------------------------------------------+------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.846ns (Maximum Frequency: 351.333MHz)
   Minimum input arrival time before clock: 0.739ns
   Maximum output required time after clock: 0.677ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.846ns (frequency: 351.333MHz)
  Total number of paths / destination ports: 447 / 75
-------------------------------------------------------------------------
Delay:               2.846ns (Levels of Logic = 8)
  Source:            r_AC/temp_0 (FF)
  Destination:       r_Z/temp (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: r_AC/temp_0 to r_Z/temp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.361   0.411  r_AC/temp_0 (r_AC/temp_0)
     LUT2:I0->O            1   0.097   0.000  LAunit/Madd_X[7]_Y[7]_add_0_OUT_lut<0> (LAunit/Madd_X[7]_Y[7]_add_0_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  LAunit/Madd_X[7]_Y[7]_add_0_OUT_cy<0> (LAunit/Madd_X[7]_Y[7]_add_0_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  LAunit/Madd_X[7]_Y[7]_add_0_OUT_cy<1> (LAunit/Madd_X[7]_Y[7]_add_0_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  LAunit/Madd_X[7]_Y[7]_add_0_OUT_cy<2> (LAunit/Madd_X[7]_Y[7]_add_0_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  LAunit/Madd_X[7]_Y[7]_add_0_OUT_cy<3> (LAunit/Madd_X[7]_Y[7]_add_0_OUT_cy<3>)
     XORCY:CI->O           1   0.370   0.295  LAunit/Madd_X[7]_Y[7]_add_0_OUT_xor<4> (LAunit/X[7]_Y[7]_add_0_OUT<4>)
     LUT6:I5->O            2   0.097   0.688  LAunit/Mmux_temp51 (out_ULA<4>)
     LUT6:I1->O            1   0.097   0.000  LAunit/Z (Z)
     FDC:D                     0.008          r_Z/temp
    ----------------------------------------
    Total                      2.846ns (1.452ns logic, 1.394ns route)
                                       (51.0% logic, 49.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 51 / 51
-------------------------------------------------------------------------
Offset:              0.739ns (Levels of Logic = 1)
  Source:            reset_n (PAD)
  Destination:       pogramCounterREG/temp_0 (FF)
  Destination Clock: clk rising

  Data Path: reset_n to pogramCounterREG/temp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            51   0.001   0.389  reset_n_IBUF (reset_n_IBUF)
     FDCE:CLR                  0.349          pogramCounterREG/temp_0
    ----------------------------------------
    Total                      0.739ns (0.350ns logic, 0.389ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              0.677ns (Levels of Logic = 1)
  Source:            r_AC/temp_7 (FF)
  Destination:       acumulador<7> (PAD)
  Source Clock:      clk rising

  Data Path: r_AC/temp_7 to acumulador<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.361   0.316  r_AC/temp_7 (r_AC/temp_7)
     OBUF:I->O                 0.000          acumulador_7_OBUF (acumulador<7>)
    ----------------------------------------
    Total                      0.677ns (0.361ns logic, 0.316ns route)
                                       (53.3% logic, 46.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock UC/estado[3]_GND_14_o_Mux_27_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    0.663|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock UC/estado[3]_GND_21_o_Mux_41_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.946|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock UC/estado[3]_PWR_15_o_Mux_29_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    0.979|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
UC/estado[3]_GND_14_o_Mux_27_o|         |    1.120|         |         |
UC/estado[3]_GND_21_o_Mux_41_o|         |    2.654|         |         |
UC/estado[3]_PWR_15_o_Mux_29_o|         |    1.271|         |         |
clk                           |    2.846|         |         |         |
------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.86 secs
 
--> 

Total memory usage is 349100 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   52 (   0 filtered)
Number of infos    :    4 (   0 filtered)

