vendor_name = ModelSim
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/TopDE.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Parametros.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/CPU.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Datapath_UNI.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_UNI.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/ALU.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/ALUControl.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Registers.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/HazardUnitM.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/ForwardUnitM.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Memoria/MemStore.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Memoria/Memory_Interface.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Memoria/MemLoad.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Memoria/DataMemory_Interface.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Memoria/CodeMemory_Interface.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Memoria/BootBlock.qip
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Memoria/BootBlock.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Memoria/SysCodeBlock.qip
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Memoria/SysCodeBlock.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Memoria/SysDataBlock.qip
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Memoria/SysDataBlock.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Memoria/UserCodeBlock.qip
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Memoria/UserCodeBlock.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Memoria/UserDataBlock.qip
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Memoria/UserDataBlock.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/VGA/VgaAdapter.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/VGA/VGA_Interface.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/VGA/RegDisplay.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/VGA/HexFont.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/VGA/MemoryVGA.qip
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/VGA/MemoryVGA.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/VGA/VgaPll.qip
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/VGA/VgaPll.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/VGA/VgaPll/VgaPll_0002.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/VGA/VgaPll/VgaPll_0002.qip
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/VGA/VgaPll.sip
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Tempo/reset_delay.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Tempo/oneshot.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Tempo/Break_Interface.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Tempo/PLL_Main.qip
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Tempo/PLL_Main.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Tempo/PLL_Main/PLL_Main_0002.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Tempo/PLL_Main/PLL_Main_0002.qip
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Tempo/PLL_Main.sip
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Tempo/break.qip
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Tempo/break.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/stopwatch/STOPWATCH_Interface.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/stopwatch/Stopwatch_divider_clk.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Sintetizador/SyscallSynthControl.sv
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Sintetizador/Synthesizer.sv
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Sintetizador/SynthControl.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Sintetizador/Sintetizador_Interface.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Sintetizador/Sintetizador.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Sintetizador/SineTable.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Sintetizador/SineCalculator.sv
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Sintetizador/Oscillator.sv
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Sintetizador/NoteTable.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Sintetizador/Note.sv
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Sintetizador/Filter.sv
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Sintetizador/Envelope.sv
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Sintetizador/Channel.sv
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/PS2/tecladoPS2.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/PS2/scan2ascii.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/PS2/PS2_Controller.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/PS2/MousePS2_Interface.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/PS2/mouse_hugo.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/PS2/keyscan.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/PS2/Altera_UP_PS2_Data_In.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/PS2/Altera_UP_PS2_Command_Out.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/lfsr/lfsr_interface.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/lfsr/ifsr_word.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/IrDA/IrDA_transmitter.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/IrDA/IrDA_receiver.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/IrDA/IrDA_parameters.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/IrDA/IrDA_Interface.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/IrDA/IrDA_decoder.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/IrDA/IrDA_clk.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Display7/Display7_Interface.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Display7/decoder7.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/AudioCODEC/I2C_Controller.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/AudioCODEC/I2C_AV_Config.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/AudioCODEC/AudioCODEC_Interface.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/AudioCODEC/audio_converter.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/AudioCODEC/audio_clock.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Testes/TopDE-RV1.vwf
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Testes/CLOCK_Interface.vwf
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Tempo/CLOCK_Interface.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Tempo/mono.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/PS2/TecladoPS2_Interface.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/PS2/keyboard.v
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Waveform.vwf
source_file = 1, C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/db/TopDE.cbx.xml
design_name = Control_MULTI
instance = comp, \oIRWrite~output , oIRWrite~output, Control_MULTI, 1
instance = comp, \oMemWrite~output , oMemWrite~output, Control_MULTI, 1
instance = comp, \oMemRead~output , oMemRead~output, Control_MULTI, 1
instance = comp, \oIorD~output , oIorD~output, Control_MULTI, 1
instance = comp, \oPCw~output , oPCw~output, Control_MULTI, 1
instance = comp, \oRegWrite~output , oRegWrite~output, Control_MULTI, 1
instance = comp, \oPCcondWrite~output , oPCcondWrite~output, Control_MULTI, 1
instance = comp, \oOriPC~output , oOriPC~output, Control_MULTI, 1
instance = comp, \oOriAALU~output , oOriAALU~output, Control_MULTI, 1
instance = comp, \oALUOp[0]~output , oALUOp[0]~output, Control_MULTI, 1
instance = comp, \oALUOp[1]~output , oALUOp[1]~output, Control_MULTI, 1
instance = comp, \oOriBALU[0]~output , oOriBALU[0]~output, Control_MULTI, 1
instance = comp, \oOriBALU[1]~output , oOriBALU[1]~output, Control_MULTI, 1
instance = comp, \oMem2Reg[0]~output , oMem2Reg[0]~output, Control_MULTI, 1
instance = comp, \oMem2Reg[1]~output , oMem2Reg[1]~output, Control_MULTI, 1
instance = comp, \iCLK~input , iCLK~input, Control_MULTI, 1
instance = comp, \pr_state.DECODE~0 , pr_state.DECODE~0, Control_MULTI, 1
instance = comp, \iRST~input , iRST~input, Control_MULTI, 1
instance = comp, \pr_state.DECODE , pr_state.DECODE, Control_MULTI, 1
instance = comp, \pr_state.EXE , pr_state.EXE, Control_MULTI, 1
instance = comp, \iOp[5]~input , iOp[5]~input, Control_MULTI, 1
instance = comp, \iOp[4]~input , iOp[4]~input, Control_MULTI, 1
instance = comp, \iOp[6]~input , iOp[6]~input, Control_MULTI, 1
instance = comp, \iOp[0]~input , iOp[0]~input, Control_MULTI, 1
instance = comp, \iOp[1]~input , iOp[1]~input, Control_MULTI, 1
instance = comp, \iOp[2]~input , iOp[2]~input, Control_MULTI, 1
instance = comp, \iOp[3]~input , iOp[3]~input, Control_MULTI, 1
instance = comp, \word~2 , word~2, Control_MULTI, 1
instance = comp, \nx_state.ACCESSorCONC~0 , nx_state.ACCESSorCONC~0, Control_MULTI, 1
instance = comp, \pr_state.ACCESSorCONC , pr_state.ACCESSorCONC, Control_MULTI, 1
instance = comp, \Decoder0~0 , Decoder0~0, Control_MULTI, 1
instance = comp, \Selector4~1 , Selector4~1, Control_MULTI, 1
instance = comp, \pr_state.CONC_LOAD , pr_state.CONC_LOAD, Control_MULTI, 1
instance = comp, \word~3 , word~3, Control_MULTI, 1
instance = comp, \Selector15~0 , Selector15~0, Control_MULTI, 1
instance = comp, \pr_state.FETCH , pr_state.FETCH, Control_MULTI, 1
instance = comp, \WideOr8~0 , WideOr8~0, Control_MULTI, 1
instance = comp, \Selector13~0 , Selector13~0, Control_MULTI, 1
instance = comp, \word[1] , word[1], Control_MULTI, 1
instance = comp, \Selector26~0 , Selector26~0, Control_MULTI, 1
instance = comp, \word[11] , word[11], Control_MULTI, 1
instance = comp, \Selector4~0 , Selector4~0, Control_MULTI, 1
instance = comp, \word[4] , word[4], Control_MULTI, 1
instance = comp, \Selector23~0 , Selector23~0, Control_MULTI, 1
instance = comp, \word[7] , word[7], Control_MULTI, 1
instance = comp, \Decoder0~1 , Decoder0~1, Control_MULTI, 1
instance = comp, \WideOr3~0 , WideOr3~0, Control_MULTI, 1
instance = comp, \Selector21~0 , Selector21~0, Control_MULTI, 1
instance = comp, \Selector21~1 , Selector21~1, Control_MULTI, 1
instance = comp, \word[6] , word[6], Control_MULTI, 1
instance = comp, \Decoder0~2 , Decoder0~2, Control_MULTI, 1
instance = comp, \Selector0~0 , Selector0~0, Control_MULTI, 1
instance = comp, \WideOr0~0 , WideOr0~0, Control_MULTI, 1
instance = comp, \Selector30~0 , Selector30~0, Control_MULTI, 1
instance = comp, \word[12] , word[12], Control_MULTI, 1
instance = comp, \Decoder0~3 , Decoder0~3, Control_MULTI, 1
instance = comp, \WideOr8~1 , WideOr8~1, Control_MULTI, 1
instance = comp, \word[10] , word[10], Control_MULTI, 1
instance = comp, \Selector0~1 , Selector0~1, Control_MULTI, 1
instance = comp, \Selector0~2 , Selector0~2, Control_MULTI, 1
instance = comp, \word[5] , word[5], Control_MULTI, 1
instance = comp, \WideOr10~0 , WideOr10~0, Control_MULTI, 1
instance = comp, \word[0] , word[0], Control_MULTI, 1
instance = comp, \Selector10~0 , Selector10~0, Control_MULTI, 1
instance = comp, \word[2] , word[2], Control_MULTI, 1
instance = comp, \WideOr6~0 , WideOr6~0, Control_MULTI, 1
instance = comp, \Selector6~0 , Selector6~0, Control_MULTI, 1
instance = comp, \word[3] , word[3], Control_MULTI, 1
instance = comp, \WideOr0~1 , WideOr0~1, Control_MULTI, 1
instance = comp, \word[13] , word[13], Control_MULTI, 1
instance = comp, \word[14] , word[14], Control_MULTI, 1
