{"vcs1":{"timestamp_begin":1694998398.833306928, "rt":0.52, "ut":0.24, "st":0.19}}
{"vcselab":{"timestamp_begin":1694998399.414484703, "rt":0.59, "ut":0.45, "st":0.09}}
{"link":{"timestamp_begin":1694998400.040237171, "rt":0.54, "ut":0.26, "st":0.27}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1694998398.261630720}
{"VCS_COMP_START_TIME": 1694998398.261630720}
{"VCS_COMP_END_TIME": 1694998401.279474221}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R hw2prob4.sv"}
{"vcs1": {"peak_mem": 336184}}
{"stitch_vcselab": {"peak_mem": 222436}}
