Time resolution is 1 ps
Block Memory Generator module Host_Display_tb.Host.Display.VRAM.blk_mem.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 5 ns  Iteration: 2  Process: /Host_Display_tb/Host/Display/Display_Gen/rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: H:/Senior-Project-2023/Psoc_FPGA_Connect/Psoc_FPGA_Connect.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 5 ns  Iteration: 2  Process: /Host_Display_tb/Host/Display/Display_Gen/rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: H:/Senior-Project-2023/Psoc_FPGA_Connect/Psoc_FPGA_Connect.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 5 ns  Iteration: 2  Process: /Host_Display_tb/Host/Display/Display_Gen/rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: H:/Senior-Project-2023/Psoc_FPGA_Connect/Psoc_FPGA_Connect.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
