FT 0x0
#define PB0_PIF_CMD_BUS_CTRL__CMD_BUS_STAG_MODE_MASK 0xc
#define PB0_PIF_CMD_BUS_CTRL__CMD_BUS_STAG_MODE__SHIFT 0x2
#define PB0_PIF_CMD_BUS_CTRL__CMD_BUS_STAG_DIS_MASK 0x10
#define PB0_PIF_CMD_BUS_CTRL__CMD_BUS_STAG_DIS__SHIFT 0x4
#define PB0_PIF_CMD_BUS_CTRL__CMD_BUS_SCH_REQ_MODE_MASK 0x60
#define PB0_PIF_CMD_BUS_CTRL__CMD_BUS_SCH_REQ_MODE__SHIFT 0x5
#define PB0_PIF_CMD_BUS_CTRL__CMD_BUS_IGNR_PEND_PWR_MASK 0x80
#define PB0_PIF_CMD_BUS_CTRL__CMD_BUS_IGNR_PEND_PWR__SHIFT 0x7
#define PB0_PIF_CMD_BUS_CTRL__SEND_GANGED_MODE_UPDATE_FOR_OFFPG_LANES_MASK 0x100
#define PB0_PIF_CMD_BUS_CTRL__SEND_GANGED_MODE_UPDATE_FOR_OFFPG_LANES__SHIFT 0x8
#define PB0_PIF_CMD_BUS_CTRL__CMD_BUS_IGNR_PWR_NOT_ON_MASK 0x200
#define PB0_PIF_CMD_BUS_CTRL__CMD_BUS_IGNR_PWR_NOT_ON__SHIFT 0x9
#define PB0_PIF_CMD_BUS_GLB_OVRD__TXMARG_OVRD_EN_MASK 0x1
#define PB0_PIF_CMD_BUS_GLB_OVRD__TXMARG_OVRD_EN__SHIFT 0x0
#define PB0_PIF_CMD_BUS_GLB_OVRD__DEEMPH_OVRD_EN_MASK 0x2
#define PB0_PIF_CMD_BUS_GLB_OVRD__DEEMPH_OVRD_EN__SHIFT 0x1
#define PB0_PIF_CMD_BUS_GLB_OVRD__PLLFREQ_OVRD_EN_MASK 0x4
#define PB0_PIF_CMD_BUS_GLB_OVRD__PLLFREQ_OVRD_EN__SHIFT 0x2
#define PB0_PIF_CMD_BUS_GLB_OVRD__TXMARG_MASK 0x38
#define PB0_PIF_CMD_BUS_GLB_OVRD__TXMARG__SHIFT 0x3
#define PB0_PIF_CMD_BUS_GLB_OVRD__DEEMPH_MASK 0x40
#define PB0_PIF_CMD_BUS_GLB_OVRD__DEEMPH__SHIFT 0x6
#define PB0_PIF_CMD_BUS_GLB_OVRD__PLLFREQ_MASK 0x180
#define PB0_PIF_CMD_BUS_GLB_OVRD__PLLFREQ__SHIFT 0x7
#define PB0_PIF_CMD_BUS_GLB_OVRD__RESPONSEMODE_PIF_OVRD_MASK 0x200
#define PB0_PIF_CMD_BUS_GLB_OVRD__RESPONSEMODE_PIF_OVRD__SHIFT 0x9
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_0_MASK 0x10000
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_0__SHIFT 0x10
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_1_MASK 0x20000
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_1__SHIFT 0x11
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_2_MASK 0x40000
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_2__SHIFT 0x12
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_3_MASK 0x80000
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_3__SHIFT 0x13
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_4_MASK 0x100000
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_4__SHIFT 0x14
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_5_MASK 0x200000
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_5__SHIFT 0x15
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_6_MASK 0x400000
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_6__SHIFT 0x16
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_7_MASK 0x800000
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_7__SHIFT 0x17
#define PB0_PIF_LANE0_OVRD__GANGMODE_OVRD_EN_0_MASK 0x1
#define PB0_PIF_LANE0_OVRD__GANGMODE_OVRD_EN_0__SHIFT 0x0
#define PB0_PIF_LANE0_OVRD__FREQDIV_OVRD_EN_0_MASK 0x2
#define PB0_PIF_LANE0_OVRD__FREQDIV_OVRD_EN_0__SHIFT 0x1
#define PB0_PIF_LANE0_OVRD__LINKSPEED_OVRD_EN_0_MASK 0x4
#define PB0_PIF_LANE0_OVRD__LINKSPEED_OVRD_EN_0__SHIFT 0x2
#define PB0_PIF_LANE0_OVRD__TWOSYMENABLE_OVRD_EN_0_MASK 0x8
#define PB0_PIF_LANE0_OVRD__TWOSYMENABLE_OVRD_EN_0__SHIFT 0x3
#define PB0_PIF_LANE0_OVRD__TXPWR_OVRD_EN_0_MASK 0x10
#define PB0_PIF_LANE0_OVRD__TXPWR_OVRD_EN_0__SHIFT 0x4
#define PB0_PIF_LANE0_OVRD__TXPGENABLE_OVRD_EN_0_MASK 0x20
#define PB0_PIF_LANE0_OVRD__TXPGENABLE_OVRD_EN_0__SHIFT 0x5
#define PB0_PIF_LANE0_OVRD__RXPWR_OVRD_EN_0_MASK 0x40
#define PB0_PIF_LANE0_OVRD__RXPWR_OVRD_EN_0__SHIFT 0x6
#define PB0_PIF_LANE0_OVRD__RXPGENABLE_OVRD_EN_0_MASK 0x80
#define PB0_PIF_LANE0_OVRD__RXPGENABLE_OVRD_EN_0__SHIFT 0x7
#define PB0_PIF_LANE0_OVRD__ELECIDLEDETEN_OVRD_EN_0_MASK 0x100
#define PB0_PIF_LANE0_OVRD__ELECIDLEDETEN_OVRD_EN_0__SHIFT 0x8
#define PB0_PIF_LANE0_OVRD__ENABLEFOM_OVRD_EN_0_MASK 0x200
#define PB0_PIF_LANE0_OVRD__ENABLEFOM_OVRD_EN_0__SHIFT 0x9
#define PB0_PIF_LANE0_OVRD__REQUESTFOM_OVRD_EN_0_MASK 0x400
#define PB0_PIF_LANE0_OVRD__REQUESTFOM_OVRD_EN_0__SHIFT 0xa
#define PB0_PIF_LANE0_OVRD__RESPONSEMODE_OVRD_EN_0_MASK 0x800
#define PB0_PIF_LANE0_OVRD__RESPONSEMODE_OVRD_EN_0__SHIFT 0xb
#define PB0_PIF_LANE0_OVRD__REQUESTTRK_OVRD_EN_0_MASK 0x1000
#define PB0_PIF_LANE0_OVRD__REQUESTTRK_OVRD_EN_0__SHIFT 0xc
#define PB0_PIF_LANE0_OVRD__REQUESTTRN_OVRD_EN_0_MASK 0x2000
#define PB0_PIF_LANE0_OVRD__REQUESTTRN_OVRD_EN_0__SHIFT 0xd
#define PB0_PIF_LANE0_OVRD__COEFFICIENTID_OVRD_EN_0_MASK 0x4000
#define PB0_PIF_LANE0_OVRD__COEFFICIENTID_OVRD_EN_0__SHIFT 0xe
#define PB0_PIF_LANE0_OVRD__COEFFICIENT_OVRD_EN_0_MASK 0x8000
#define PB0_PIF_LANE0_OVRD__COEFFICIENT_OVRD_EN_0__SHIFT 0xf
#define PB0_PIF_LANE0_OVRD__CDREN_OVRD_EN_0_MASK 0x10000
#define PB0_PIF_LANE0_OVRD__CDREN_OVRD_EN_0__SHIFT 0x10
#define PB0_PIF_LANE0_OVRD__CDREN_OVRD_VAL_0_MASK 0x20000
#define PB0_PIF_LANE0_OVRD__CDREN_OVRD_VAL_0__SHIFT 0x11
#define PB0_PIF_LANE0_OVRD2__GANGMODE_0_MASK 0x7
#define PB0_PIF_LANE0_OVRD2__GANGMODE_0__SHIFT 0x0
#define PB0_PIF_LANE0_OVRD2__FREQDIV_0_MASK 0x18
#define PB0_PIF_LANE0_OVRD2__FREQDIV_0__SHIFT 0x3
#define PB0_PIF_LANE0_OVRD2__LINKSPEED_0_MASK 0x60
#define PB0_PIF_LANE0_OVRD2__LINKSPEED_0__SHIFT 0x5
#define PB0_PIF_LANE0_OVRD2__TWOSYMENABLE_0_MASK 0x80
#define PB0_PIF_LANE0_OVRD2__TWOSYMENABLE_0__SHIFT 0x7
#define PB0_PIF_LANE0_OVRD2__TXPWR_0_MASK 0x700
#define PB0_PIF_LANE0_OVRD2__TXPWR_0__SHIFT 0x8
#define PB0_PIF_LANE0_OVRD2__TXPGENABLE_0_MASK 0x1800
#define PB0_PIF_LANE0_OVRD2__TXPGENABLE_0__SHIFT 0xb
#define PB0_PIF_LANE0_OVRD2__RXPWR_0_MASK 0xe000
#define PB0_PIF_LANE0_OVRD2__RXPWR_0__SHIFT 0xd
#define PB0_PIF_LANE0_OVRD2__RXPGENABLE_0_MASK 0x30000
#define PB0_PIF_LANE0_OVRD2__RXPGENABLE_0__SHIFT 0x10
#define PB0_PIF_LANE0_OVRD2__ELECIDLEDETEN_0_MASK 0x40000
#define PB0_PIF_LANE0_OVRD2__ELECIDLEDETEN_0__SHIFT 0x12
#define PB0_PIF_LANE0_OVRD2__ENABLEFOM_0_MASK 0x80000
#define PB0_PIF_LANE0_OVRD2__ENABLEFOM_0__SHIFT 0x13
#define PB0_PIF_LANE0_OVRD2__REQUESTFOM_0_MASK 0x100000
#define PB0_PIF_LANE0_OVRD2__REQUESTFOM_0__SHIFT 0x14
#define PB0_PIF_LANE0_OVRD2__RESPONSEMODE_0_MASK 0x200000
#define PB0_PIF_LANE0_OVRD2__RESPONSEMODE_0__SHIFT 0x15
#define PB0_PIF_LANE0_OVRD2__REQUESTTRK_0_MASK 0x400000
#define PB0_PIF_LANE0_OVRD2__REQUESTTRK_0__SHIFT 0x16
#define PB0_PIF_LANE0_OVRD2__REQUESTTRN_0_MASK 0x800000
#define PB0_PIF_LANE0_OVRD2__REQUESTTRN_0__SHIFT 0x17
#define PB0_PIF_LANE0_OVRD2__COEFFICIENTID_0_MASK 0x3000000
#define PB0_PIF_LANE0_OVRD2__COEFFICIENTID_0__SHIFT 0x18
#define PB0_PIF_LANE0_OVRD2__COEFFICIENT_0_MASK 0xfc000000
#define PB0_PIF_LANE0_OVRD2__COEFFICIENT_0__SHIFT 0x1a
#define PB0_PIF_LANE1_OVRD__GANGMODE_OVRD_EN_1_MASK 0x1
#define PB0_PIF_LANE1_OVRD__GANGMODE_OVRD_EN_1__SHIFT 0x0
#define PB0_PIF_LANE1_OVRD__FREQDIV_OVRD_EN_1_MASK 0x2
#define PB0_PIF_LANE1_OVRD__FREQDIV_OVRD_EN_1__SHIFT 0x1
#define PB0_PIF_LANE1_OVRD__LINKSPEED_OVRD_EN_1_MASK 0x4
#define PB0_PIF_LANE1_OVRD__LINKSPEED_OVRD_EN_1__SHIFT 0x2
#define PB0_PIF_LANE1_OVRD__TWOSYMENABLE_OVRD_EN_1_MASK 0x8
#define PB0_PIF_LANE1_OVRD__TWOSYMENABLE_OVRD_EN_1__SHIFT 0x3
#define PB0_PIF_LANE1_OVRD__TXPWR_OVRD_EN_1_MASK 0x10
#define PB0_PIF_LANE1_OVRD__TXPWR_OVRD_EN_1__SHIFT 0x4
#define PB0_PIF_LANE1_OVRD__TXPGENABLE_OVRD_EN_1_MASK 0x20
#define PB0_PIF_LANE1_OVRD__TXPGENABLE_OVRD_EN_1__SHIFT 0x5
#define PB0_PIF_LANE1_OVRD__RXPWR_OVRD_EN_1_MASK 0x40
#define PB0_PIF_LANE1_OVRD__RXPWR_OVRD_EN_1__SHIFT 0x6
#define PB0_PIF_LANE1_OVRD__RXPGENABLE_OVRD_EN_1_MASK 0x80
#define PB0_PIF_LANE1_OVRD__RXPGENABLE_OVRD_EN_1__SHIFT 0x7
#define PB0_PIF_LANE1_OVRD__ELECIDLEDETEN_OVRD_EN_1_MASK 0x100
#define PB0_PIF_LANE1_OVRD__ELECIDLEDETEN_OVRD_EN_1__SHIFT 0x8
#define PB0_PIF_LANE1_OVRD__ENABLEFOM_OVRD_EN_1_MASK 0x200
#define PB0_PIF_LANE1_OVRD__ENABLEFOM_OVRD_EN_1__SHIFT 0x9
#define PB0_PIF_LANE1_OVRD__REQUESTFOM_OVRD_EN_1_MASK 0x400
#define PB0_PIF_LANE1_OVRD__REQUESTFOM_OVRD_EN_1__SHIFT 0xa
#define PB0_PIF_LANE1_OVRD__RESPONSEMODE_OVRD_EN_1_MASK 0x800
#define PB0_PIF_LANE1_OVRD__RESPONSEMODE_OVRD_EN_1__SHIFT 0xb
#define PB0_PIF_LANE1_OVRD__REQUESTTRK_OVRD_EN_1_MASK 0x1000
#define PB0_PIF_LANE1_OVRD__REQUESTTRK_OVRD_EN_1__SHIFT 0xc
#define PB0_PIF_LANE1_OVRD__REQUESTTRN_OVRD_EN_1_MASK 0x2000
#define PB0_PIF_LANE1_OVRD__REQUESTTRN_OVRD_EN_1__SHIFT 0xd
#define PB0_PIF_LANE1_OVRD__COEFFICIENTID_OVRD_EN_1_MASK 0x4000
#define PB0_PIF_LANE1_OVRD__COEFFICIENTID_OVRD_EN_1__SHIFT 0xe
#define PB0_PIF_LANE1_OVRD__COEFFICIENT_OVRD_EN_1_MASK 0x8000
#define PB0_PIF_LANE1_OVRD__COEFFICIENT_OVRD_EN_1__SHIFT 0xf
#define PB0_PIF_LANE1_OVRD__CDREN_OVRD_EN_1_MASK 0x10000
#define PB0_PIF_LANE1_OVRD__CDREN_OVRD_EN_1__SHIFT 0x10
#define PB0_PIF_LANE1_OVRD__CDREN_OVRD_VAL_1_MASK 0x20000
#define PB0_PIF_LANE1_OVRD__CDREN_OVRD_VAL_1__SHIFT 0x11
#define PB0_PIF_LANE1_OVRD2__GANGMODE_1_MASK 0x7
#define PB0_PIF_LANE1_OVRD2__GANGMODE_1__SHIFT 0x0
#define PB0_PIF_LANE1_OVRD2__FREQDIV_1_MASK 0x18
#define PB0_PIF_LANE1_OVRD2__FREQDIV_1__SHIFT 0x3
#define PB0_PIF_LANE1_OVRD2__LINKSPEED_1_MASK 0x60
#define PB0_PIF_LANE1_OVRD2__LINKSPEED_1__SHIFT 0x5
#define PB0_PIF_LANE1_OVRD2__TWOSYMENABLE_1_MASK 0x80
#define PB0_PIF_LANE1_OVRD2__TWOSYMENABLE_1__SHIFT 0x7
#define PB0_PIF_LANE1_OVRD2__TXPWR_1_MASK 0x700
#define PB0_PIF_LANE1_OVRD2__TXPWR_1__SHIFT 0x8
#define PB0_PIF_LANE1_OVRD2__TXPGENABLE_1_MASK 0x1800
#define PB0_PIF_LANE1_OVRD2__TXPGENABLE_1__SHIFT 0xb
#define PB0_PIF_LANE1_OVRD2__RXPWR_1_MASK 0xe000
#define PB0_PIF_LANE1_OVRD2__RXPWR_1__SHIFT 0xd
#define PB0_PIF_LANE1_OVRD2__RXPGENABLE_1_MASK 0x30000
#define PB0_PIF_LANE1_OVRD2__RXPGENABLE_1__SHIFT 0x10
#define PB0_PIF_LANE1_OVRD2__ELECIDLEDETEN_1_MASK 0x40000
#define PB0_PIF_LANE1_OVRD2__ELECIDLEDETEN_1__SHIFT 0x12
#define PB0_PIF_LANE1_OVRD2__ENABLEFOM_1_MASK 0x80000
#define PB0_PIF_LANE1_OVRD2__ENABLEFOM_1__SHIFT 0x13
#define PB0_PIF_LANE1_OVRD2__REQUESTFOM_1_MASK 0x100000
#define PB0_PIF_LANE1_OVRD2__REQUESTFOM_1__SHIFT 0x14
#define PB0_PIF_LANE1_OVRD2__RESPONSEMODE_1_MASK 0x200000
#define PB0_PIF_LANE1_OVRD2__RESPONSEMODE_1__SHIFT 0x15
#define PB0_PIF_LANE1_OVRD2__REQUESTTRK_1_MASK 0x400000
#define PB0_PIF_LANE1_OVRD2__REQUESTTRK_1__SHIFT 0x16
#define PB0_PIF_LANE1_OVRD2__REQUESTTRN_1_MASK 0x800000
#define PB0_PIF_LANE1_OVRD2__REQUESTTRN_1__SHIFT 0x17
#define PB0_PIF_LANE1_OVRD2__COEFFICIENTID_1_MASK 0x3000000
#define PB0_PIF_LANE1_OVRD2__COEFFICIENTID_1__SHIFT 0x18
#define PB0_PIF_LANE1_OVRD2__COEFFICIENT_1_MASK 0xfc000000
#define PB0_PIF_LANE1_OVRD2__COEFFICIENT_1__SHIFT 0x1a
#define PB0_PIF_LANE2_OVRD__GANGMODE_OVRD_EN_2_MASK 0x1
#define PB0_PIF_LANE2_OVRD__GANGMODE_OVRD_EN_2__SHIFT 0x0
#define PB0_PIF_LANE2_OVRD__FREQDIV_OVRD_EN_2_MASK 0x2
#define PB0_PIF_LANE2_OVRD__FREQDIV_OVRD_EN_2__SHIFT 0x1
#define PB0_PIF_LANE2_OVRD__LINKSPEED_OVRD_EN_2_MASK 0x4
#define PB0_PIF_LANE2_OVRD__LINKSPEED_OVRD_EN_2__SHIFT 0x2
#define PB0_PIF_LANE2_OVRD__TWOSYMENABLE_OVRD_EN_2_MASK 0x8
#define PB0_PIF_LANE2_OVRD__TWOSYMENABLE_OVRD_EN_2__SHIFT 0x3
#define PB0_PIF_LANE2_OVRD__TXPWR_OVRD_EN_2_MASK 0x10
#define PB0_PIF_LANE2_OVRD__TXPWR_OVRD_EN_2__SHIFT 0x4
#define PB0_PIF_LANE2_OVRD__TXPGENABLE_OVRD_EN_2_MASK 0x20
#define PB0_PIF_LANE2_OVRD__TXPGENABLE_OVRD_EN_2__SHIFT 0x5
#define PB0_PIF_LANE2_OVRD__RXPWR_OVRD_EN_2_MASK 0x40
#define PB0_PIF_LANE2_OVRD__RXPWR_OVRD_EN_2__SHIFT 0x6
#define PB0_PIF_LANE2_OVRD__RXPGENABLE_OVRD_EN_2_MASK 0x80
#define PB0_PIF_LANE2_OVRD__RXPGENABLE_OVRD_EN_2__SHIFT 0x7
#define PB0_PIF_LANE2_OVRD__ELECIDLEDETEN_OVRD_EN_2_MASK 0x100
#define PB0_PIF_LANE2_OVRD__ELECIDLEDETEN_OVRD_EN_2__SHIFT 0x8
#define PB0_PIF_LANE2_OVRD__ENABLEFOM_OVRD_EN_2_MASK 0x200
#define PB0_PIF_LANE2_OVRD__ENABLEFOM_OVRD_EN_2__SHIFT 0x9
#define PB0_PIF_LANE2_OVRD__REQUESTFOM_OVRD_EN_2_MASK 0x400
#define PB0_PIF_LANE2_OVRD__REQUESTFOM_OVRD_EN_2__SHIFT 0xa
#define PB0_PIF_LANE2_OVRD__RESPONSEMODE_OVRD_EN_2_MASK 0x800
#define PB0_PIF_LANE2_OVRD__RESPONSEMODE_OVRD_EN_2__SHIFT 0xb
#define PB0_PIF_LANE2_OVRD__REQUESTTRK_OVRD_EN_2_MASK 0x1000
#define PB0_PIF_LANE2_OVRD__REQUESTTRK_OVRD_EN_2__SHIFT 0xc
#define PB0_PIF_LANE2_OVRD__REQUESTTRN_OVRD_EN_2_MASK 0x2000
#define PB0_PIF_LANE2_OVRD__REQUESTTRN_OVRD_EN_2__SHIFT 0xd
#define PB0_PIF_LANE2_OVRD__COEFFICIENTID_OVRD_EN_2_MASK 0x4000
#define PB0_PIF_LANE2_OVRD__COEFFICIENTID_OVRD_EN_2__SHIFT 0xe
#define PB0_PIF_LANE2_OVRD__COEFFICIENT_OVRD_EN_2_MASK 0x8000
#define PB0_PIF_LANE2_OVRD__COEFFICIENT_OVRD_EN_2__SHIFT 0xf
#define PB0_PIF_LANE2_OVRD__CDREN_OVRD_EN_2_MASK 0x10000
#define PB0_PIF_LANE2_OVRD__CDREN_OVRD_EN_2__SHIFT 0x10
#define PB0_PIF_LANE2_OVRD__CDREN_OVRD_VAL_2_MASK 0x20000
#define PB0_PIF_LANE2_OVRD__CDREN_OVRD_VAL_2__SHIFT 0x11
#define PB0_PIF_LANE2_OVRD2__GANGMODE_2_MASK 0x7
#define PB0_PIF_LANE2_OVRD2__GANGMODE_2__SHIFT 0x0
#define PB0_PIF_LANE2_OVRD2__FREQDIV_2_MASK 0x18
#define PB0_PIF_LANE2_OVRD2__FREQDIV_2__SHIFT 0x3
#define PB0_PIF_LANE2_OVRD2__LINKSPEED_2_MASK 0x60
#define PB0_PIF_LANE2_OVRD2__LINKSPEED_2__SHIFT 0x5
#define PB0_PIF_LANE2_OVRD2__TWOSYMENABLE_2_MASK 0x80
#define PB0_PIF_LANE2_OVRD2__TWOSYMENABLE_2__SHIFT 0x7
#define PB0_PIF_LANE2_OVRD2__TXPWR_2_MASK 0x700
#define PB0_PIF_LANE2_OVRD2__TXPWR_2__SHIFT 0x8
#define PB0_PIF_LANE2_OVRD2__TXPGENABLE_2_MASK 0x1800
#define PB0_PIF_LANE2_OVRD2__TXPGENABLE_2__SHIFT 0xb
#define PB0_PIF_LANE2_OVRD2__RXPWR_2_MASK 0xe000
#define PB0_PIF_LANE2_OVRD2__RXPWR_2__SHIFT 0xd
#define PB0_PIF_LANE2_OVRD2__RXPGENABLE_2_MASK 0x30000
#define PB0_PIF_LANE2_OVRD2__RXPGENABLE_2__SHIFT 0x10
#define PB0_PIF_LANE2_OVRD2__ELECIDLEDETEN_2_MASK 0x40000
#define PB0_PIF_LANE2_OVRD2__ELECIDLEDETEN_2__SHIFT 0x12
#define PB0_PIF_LANE2_OVRD2__ENABLEFOM_2_MASK 0x80000
#define PB0_PIF_LANE2_OVRD2__ENABLEFOM_2__SHIFT 0x13
#define PB0_PIF_LANE2_OVRD2__REQUESTFOM_2_MASK 0x100000
#define PB0_PIF_LANE2_OVRD2__REQUESTFOM_2__SHIFT 0x14
#define PB0_PIF_LANE2_OVRD2__RESPONSEMODE_2_MASK 0x200000
#define PB0_PIF_LANE2_OVRD2__RESPONSEMODE_2__SHIFT 0x15
#define PB0_PIF_LANE2_OVRD2__REQUESTTRK_2_MASK 0x400000
#define PB0_PIF_LANE2_OVRD2__REQUESTTRK_2__SHIFT 0x16
#define PB0_PIF_LANE2_OVRD2__REQUESTTRN_2_MASK 0x800000
#define PB0_PIF_LANE2_OVRD2__REQUESTTRN_2__SHIFT 0x17
#define PB0_PIF_LANE2_OVRD2__COEFFICIENTID_2_MASK 0x3000000
#define PB0_PIF_LANE2_OVRD2__COEFFICIENTID_2__SHIFT 0x18
#define PB0_PIF_LANE2_OVRD2__COEFFICIENT_2_MASK 0xfc000000
#define PB0_PIF_LANE2_OVRD2__COEFFICIENT_2__SHIFT 0x1a
#define PB0_PIF_LANE3_OVRD__GANGMODE_OVRD_EN_3_MASK 0x1
#define PB0_PIF_LANE3_OVRD__GANGMODE_OVRD_EN_3__SHIFT 0x0
#define PB0_PIF_LANE3_OVRD__FREQDIV_OVRD_EN_3_MASK 0x2
#define PB0_PIF_LANE3_OVRD__FREQDIV_OVRD_EN_3__SHIFT 0x1
#define PB0_PIF_LANE3_OVRD__LINKSPEED_OVRD_EN_3_MASK 0x4
#define PB0_PIF_LANE3_OVRD__LINKSPEED_OVRD_EN_3__SHIFT 0x2
#define PB0_PIF_LANE3_OVRD__TWOSYMENABLE_OVRD_EN_3_MASK 0x8
#define PB0_PIF_LANE3_OVRD__TWOSYMENABLE_OVRD_EN_3__SHIFT 0x3
#define PB0_PIF_LANE3_OVRD__TXPWR_OVRD_EN_3_MASK 0x10
#define PB0_PIF_LANE3_OVRD__TXPWR_OVRD_EN_3__SHIFT 0x4
#define PB0_PIF_LANE3_OVRD__TXPGENABLE_OVRD_EN_3_MASK 0x20
#define PB0_PIF_LANE3_OVRD__TXPGENABLE_OVRD_EN_3__SHIFT 0x5
#define PB0_PIF_LANE3_OVRD__RXPWR_OVRD_EN_3_MASK 0x40
#define PB0_PIF_LANE3_OVRD__RXPWR_OVRD_EN_3__SHIFT 0x6
#define PB0_PIF_LANE3_OVRD__RXPGENABLE_OVRD_EN_3_MASK 0x80
#define PB0_PIF_LANE3_OVRD__RXPGENABLE_OVRD_EN_3__SHIFT 0x7
#define PB0_PIF_LANE3_OVRD__ELECIDLEDETEN_OVRD_EN_3_MASK 0x100
#define PB0_PIF_LANE3_OVRD__ELECIDLEDETEN_OVRD_EN_3__SHIFT 0x8
#define PB0_PIF_LANE3_OVRD__ENABLEFOM_OVRD_EN_3_MASK 0x200
#define PB0_PIF_LANE3_OVRD__ENABLEFOM_OVRD_EN_3__SHIFT 0x9
#define PB0_PIF_LANE3_OVRD__REQUESTFOM_OVRD_EN_3_MASK 0x400
#define PB0_PIF_LANE3_OVRD__REQUESTFOM_OVRD_EN_3__SHIFT 0xa
#define PB0_PIF_LANE3_OVRD__RESPONSEMODE_OVRD_EN_3_MASK 0x800
#define PB0_PIF_LANE3_OVRD__RESPONSEMODE_OVRD_EN_3__SHIFT 0xb
#define PB0_PIF_LANE3_OVRD__REQUESTTRK_OVRD_EN_3_MASK 0x1000
#define PB0_PIF_LANE3_OVRD__REQUESTTRK_OVRD_EN_3__SHIFT 0xc
#define PB0_PIF_LANE3_OVRD__REQUESTTRN_OVRD_EN_3_MASK 0x2000
#define PB0_PIF_LANE3_OVRD__REQUESTTRN_OVRD_EN_3__SHIFT 0xd
#define PB0_PIF_LANE3_OVRD__COEFFICIENTID_OVRD_EN_3_MASK 0x4000
#define PB0_PIF_LANE3_OVRD__COEFFICIENTID_OVRD_EN_3__SHIFT 0xe
#define PB0_PIF_LANE3_OVRD__COEFFICIENT_OVRD_EN_3_MASK 0x8000
#define PB0_PIF_LANE3_OVRD__COEFFICIENT_OVRD_EN_3__SHIFT 0xf
#define PB0_PIF_LANE3_OVRD__CDREN_OVRD_EN_3_MASK 0x10000
#define PB0_PIF_LANE3_OVRD__CDREN_OVRD_EN_3__SHIFT 0x10
#define PB0_PIF_LANE3_OVRD__CDREN_OVRD_VAL_3_MASK 0x20000
#define PB0_PIF_LANE3_OVRD__CDREN_OVRD_VAL_3__SHIFT 0x11
#define PB0_PIF_LANE3_OVRD2__GANGMODE_3_MASK 0x7
#define PB0_PIF_LANE3_OVRD2__GANGMODE_3__SHIFT 0x0
#define PB0_PIF_LANE3_OVRD2__FREQDIV_3_MASK 0x18
#define PB0_PIF_LANE3_OVRD2__FREQDIV_3__SHIFT 0x3
#define PB0_PIF_LANE3_OVRD2__LINKSPEED_3_MASK 0x60
#define PB0_PIF_LANE3_OVRD2__LINKSPEED_3__SHIFT 0x5
#define PB0_PIF_LANE3_OVRD2__TWOSYMENABLE_3_MASK 0x80
#define PB0_PIF_LANE3_OVRD2__TWOSYMENABLE_3__SHIFT 0x7
#define PB0_PIF_LANE3_OVRD2__TXPWR_3_MASK 0x700
#define PB0_PIF_LANE3_OVRD2__TXPWR_3__SHIFT 0x8
#define PB0_PIF_LANE3_OVRD2__TXPGENABLE_3_MASK 0x1800
#define PB0_PIF_LANE3_OVRD2__TXPGENABLE_3__SHIFT 0xb
#define PB0_PIF_LANE3_OVRD2__RXPWR_3_MASK 0xe000
#define PB0_PIF_LANE3_OVRD2__RXPWR_3__SHIFT 0xd
#define PB0_PIF_LANE3_OVRD2__RXPGENABLE_3_MASK 0x30000
#define PB0_PIF_LANE3_OVRD2__RXPGENABLE_3__SHIFT 0x10
#define PB0_PIF_LANE3_OVRD2__ELECIDLEDETEN_3_MASK 0x40000
#define PB0_PIF_LANE3_OVRD2__ELECIDLEDETEN_3__SHIFT 0x12
#define PB0_PIF_LANE3_OVRD2__ENABLEFOM_3_MASK 0x80000
#define PB0_PIF_LANE3_OVRD2__ENABLEFOM_3__SHIFT 0x13
#define PB0_PIF_LANE3_OVRD2__REQUESTFOM_3_MASK 0x100000
#define PB0_PIF_LANE3_OVRD2__REQUESTFOM_3__SHIFT 0x14
#define PB0_PIF_LANE3_OVRD2__RESPONSEMODE_3_MASK 0x200000
#define PB0_PIF_LANE3_OVRD2__RESPONSEMODE_3__SHIFT 0x15
#define PB0_PIF_LANE3_OVRD2__REQUESTTRK_3_MASK 0x400000
#define PB0_PIF_LANE3_OVRD2__REQUESTTRK_3__SHIFT 0x16
#define PB0_PIF_LANE3_OVRD2__REQUESTTRN_3_MASK 0x800000
#define PB0_PIF_LANE3_OVRD2__REQUESTTRN_3__SHIFT 0x17
#define PB0_PIF_LANE3_OVRD2__COEFFICIENTID_3_MASK 0x3000000
#define PB0_PIF_LANE3_OVRD2__COEFFICIENTID_3__SHIFT 0x18
#define PB0_PIF_LANE3_OVRD2__COEFFICIENT_3_MASK 0xfc000000
#define PB0_PIF_LANE3_OVRD2__COEFFICIENT_3__SHIFT 0x1a
#define PB0_PIF_LANE4_OVRD__GANGMODE_OVRD_EN_4_MASK 0x1
#define PB0_PIF_LANE4_OVRD__GANGMODE_OVRD_EN_4__SHIFT 0x0
#define PB0_PIF_LANE4_OVRD__FREQDIV_OVRD_EN_4_MASK 0x2
#define PB0_PIF_LANE4_OVRD__FREQDIV_OVRD_EN_4__SHIFT 0x1
#define PB0_PIF_LANE4_OVRD__LINKSPEED_OVRD_EN_4_MASK 0x4
#define PB0_PIF_LANE4_OVRD__LINKSPEED_OVRD_EN_4__SHIFT 0x2
#define PB0_PIF_LANE4_OVRD__TWOSYMENABLE_OVRD_EN_4_MASK 0x8
#define PB0_PIF_LANE4_OVRD__TWOSYMENABLE_OVRD_EN_4__SHIFT 0x3
#define PB0_PIF_LANE4_OVRD__TXPWR_OVRD_EN_4_MASK 0x10
#define PB0_PIF_LANE4_OVRD__TXPWR_OVRD_EN_4__SHIFT 0x4
#define PB0_PIF_LANE4_OVRD__TXPGENABLE_OVRD_EN_4_MASK 0x20
#define PB0_PIF_LANE4_OVRD__TXPGENABLE_OVRD_EN_4__SHIFT 0x5
#define PB0_PIF_LANE4_OVRD__RXPWR_OVRD_EN_4_MASK 0x40
#define PB0_PIF_LANE4_OVRD__RXPWR_OVRD_EN_4__SHIFT 0x6
#define PB0_PIF_LANE4_OVRD__RXPGENABLE_OVRD_EN_4_MASK 0x80
#define PB0_PIF_LANE4_OVRD__RXPGENABLE_OVRD_EN_4__SHIFT 0x7
#define PB0_PIF_LANE4_OVRD__ELECIDLEDETEN_OVRD_EN_4_MASK 0x100
#define PB0_PIF_LANE4_OVRD__ELECIDLEDETEN_OVRD_EN_4__SHIFT 0x8
#define PB0_PIF_LANE4_OVRD__ENABLEFOM_OVRD_EN_4_MASK 0x200
#define PB0_PIF_LANE4_OVRD__ENABLEFOM_OVRD_EN_4__SHIFT 0x9
#define PB0_PIF_LANE4_OVRD__REQUESTFOM_OVRD_EN_4_MASK 0x400
#define PB0_PIF_LANE4_OVRD__REQUESTFOM_OVRD_EN_4__SHIFT 0xa
#define PB0_PIF_LANE4_OVRD__RESPONSEMODE_OVRD_EN_4_MASK 0x800
#define PB0_PIF_LANE4_OVRD__RESPONSEMODE_OVRD_EN_4__SHIFT 0xb
#define PB0_PIF_LANE4_OVRD__REQUESTTRK_OVRD_EN_4_MASK 0x1000
#define PB0_PIF_LANE4_OVRD__REQUESTTRK_OVRD_EN_4__SHIFT 0xc
#define PB0_PIF_LANE4_OVRD__REQUESTTRN_OVRD_EN_4_MASK 0x2000
#define PB0_PIF_LANE4_OVRD__REQUESTTRN_OVRD_EN_4__SHIFT 0xd
#define PB0_PIF_LANE4_OVRD__COEFFICIENTID_OVRD_EN_4_MASK 0x4000
#define PB0_PIF_LANE4_OVRD__COEFFICIENTID_OVRD_EN_4__SHIFT 0xe
#define PB0_PIF_LANE4_OVRD__COEFFICIENT_OVRD_EN_4_MASK 0x8000
#define PB0_PIF_LANE4_OVRD__COEFFICIENT_OVRD_EN_4__SHIFT 0xf
#define PB0_PIF_LANE4_OVRD__CDREN_OVRD_EN_4_MASK 0x10000
#define PB0_PIF_LANE4_OVRD__CDREN_OVRD_EN_4__SHIFT 0x10
#define PB0_PIF_LANE4_OVRD__CDREN_OVRD_VAL_4_MASK 0x20000
#define PB0_PIF_LANE4_OVRD__CDREN_OVRD_VAL_4__SHIFT 0x11
#define PB0_PIF_LANE4_OVRD2__GANGMODE_4_MASK 0x7
#define PB0_PIF_LANE4_OVRD2__GANGMODE_4__SHIFT 0x0
#define PB0_PIF_LANE4_OVRD2__FREQDIV_4_MASK 0x18
#define PB0_PIF_LANE4_OVRD2__FREQDIV_4__SHIFT 0x3
#define PB0_PIF_LANE4_OVRD2__LINKSPEED_4_MASK 0x60
#define PB0_PIF_LANE4_OVRD2__LINKSPEED_4__SHIFT 0x5
#define PB0_PIF_LANE4_OVRD2__TWOSYMENABLE_4_MASK 0x80
#define PB0_PIF_LANE4_OVRD2__TWOSYMENABLE_4__SHIFT 0x7
#define PB0_PIF_LANE4_OVRD2__TXPWR_4_MASK 0x700
#define PB0_PIF_LANE4_OVRD2__TXPWR_4__SHIFT 0x8
#define PB0_PIF_LANE4_OVRD2__TXPGENABLE_4_MASK 0x1800
#define PB0_PIF_LANE4_OVRD2__TXPGENABLE_4__SHIFT 0xb
#define PB0_PIF_LANE4_OVRD2__RXPWR_4_MASK 0xe000
#define PB0_PIF_LANE4_OVRD2__RXPWR_4__SHIFT 0xd
#define PB0_PIF_LANE4_OVRD2__RXPGENABLE_4_MASK 0x30000
#define PB0_PIF_LANE4_OVRD2__RXPGENABLE_4__SHIFT 0x10
#define PB0_PIF_LANE4_OVRD2__ELECIDLEDETEN_4_MASK 0x40000
#define PB0_PIF_LANE4_OVRD2__ELECIDLEDETEN_4__SHIFT 0x12
#define PB0_PIF_LANE4_OVRD2__ENABLEFOM_4_MASK 0x80000
#define PB0_PIF_LANE4_OVRD2__ENABLEFOM_4__SHIFT 0x13
#define PB0_PIF_LANE4_OVRD2__REQUESTFOM_4_MASK 0x100000
#define PB0_PIF_LANE4_OVRD2__REQUESTFOM_4__SHIFT 0x14
#define PB0_PIF_LANE4_OVRD2__RESPONSEMODE_4_MASK 0x200000
#define PB0_PIF_LANE4_OVRD2__RESPONSEMODE_4__SHIFT 0x15
#define PB0_PIF_LANE4_OVRD2__REQUESTTRK_4_MASK 0x400000
#define PB0_PIF_LANE4_OVRD2__REQUESTTRK_4__SHIFT 0x16
#define PB0_PIF_LANE4_OVRD2__REQUESTTRN_4_MASK 0x800000
#define PB0_PIF_LANE4_OVRD2__REQUESTTRN_4__SHIFT 0x17
#define PB0_PIF_LANE4_OVRD2__COEFFICIENTID_4_MASK 0x3000000
#define PB0_PIF_LANE4_OVRD2__COEFFICIENTID_4__SHIFT 0x18
#define PB0_PIF_LANE4_OVRD2__COEFFICIENT_4_MASK 0xfc000000
#define PB0_PIF_LANE4_OVRD2__COEFFICIENT_4__SHIFT 0x1a
#define PB0_PIF_LANE5_OVRD__GANGMODE_OVRD_EN_5_MASK 0x1
#define PB0_PIF_LANE5_OVRD__GANGMODE_OVRD_EN_5__SHIFT 0x0
#define PB0_PIF_LANE5_OVRD__FREQDIV_OVRD_EN_5_MASK 0x2
#define PB0_PIF_LANE5_OVRD__FREQDIV_OVRD_EN_5__SHIFT 0x1
#define PB0_PIF_LANE5_OVRD__LINKSPEED_OVRD_EN_5_MASK 0x4
#define PB0_PIF_LANE5_OVRD__LINKSPEED_OVRD_EN_5__SHIFT 0x2
#define PB0_PIF_LANE5_OVRD__TWOSYMENABLE_OVRD_EN_5_MASK 0x8
#define PB0_PIF_LANE5_OVRD__TWOSYMENABLE_OVRD_EN_5__SHIFT 0x3
#define PB0_PIF_LANE5_OVRD__TXPWR_OVRD_EN_5_MASK 0x10
#define PB0_PIF_LANE5_OVRD__TXPWR_OVRD_EN_5__SHIFT 0x4
#define PB0_PIF_LANE5_OVRD__TXPGENABLE_OVRD_EN_5_MASK 0x20
#define PB0_PIF_LANE5_OVRD__TXPGENABLE_OVRD_EN_5__SHIFT 0x5
#define PB0_PIF_LANE5_OVRD__RXPWR_OVRD_EN_5_MASK 0x40
#define PB0_PIF_LANE5_OVRD__RXPWR_OVRD_EN_5__SHIFT 0x6
#define PB0_PIF_LANE5_OVRD__RXPGENABLE_OVRD_EN_5_MASK 0x80
#define PB0_PIF_LANE5_OVRD__RXPGENABLE_OVRD_EN_5__SHIFT 0x7
#define PB0_PIF_LANE5_OVRD__ELECIDLEDETEN_OVRD_EN_5_MASK 0x100
#define PB0_PIF_LANE5_OVRD__ELECIDLEDETEN_OVRD_EN_5__SHIFT 0x8
#define PB0_PIF_LANE5_OVRD__ENABLEFOM_OVRD_EN_5_MASK 0x200
#define PB0_PIF_LANE5_OVRD__ENABLEFOM_OVRD_EN_5__SHIFT 0x9
#define PB0_PIF_LANE5_OVRD__REQUESTFOM_OVRD_EN_5_MASK 0x400
#define PB0_PIF_LANE5_OVRD__REQUESTFOM_OVRD_EN_5__SHIFT 0xa
#define PB0_PIF_LANE5_OVRD__RESPONSEMODE_OVRD_EN_5_MASK 0x800
#define PB0_PIF_LANE5_OVRD__RESPONS