-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Thu Apr 10 15:46:37 2025
-- Host        : Bruno-Komp-MSI running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim {C:/Users/plywa/Digital designe
--               vivado/sodar19/sodar19.srcs/sources_1/bd/sodar19/ip/sodar19_pwm_top_0_1/sodar19_pwm_top_0_1_sim_netlist.vhdl}
-- Design      : sodar19_pwm_top_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sodar19_pwm_top_0_1_pwm_generator is
  port (
    pwm_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    period : in STD_LOGIC_VECTOR ( 31 downto 0 );
    duty_cycle : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sodar19_pwm_top_0_1_pwm_generator : entity is "pwm_generator";
end sodar19_pwm_top_0_1_pwm_generator;

architecture STRUCTURE of sodar19_pwm_top_0_1_pwm_generator is
  signal clear : STD_LOGIC;
  signal \counter[0]_i_10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_18_n_0\ : STD_LOGIC;
  signal \counter[0]_i_19_n_0\ : STD_LOGIC;
  signal \counter[0]_i_20_n_0\ : STD_LOGIC;
  signal \counter[0]_i_21_n_0\ : STD_LOGIC;
  signal \counter[0]_i_26_n_0\ : STD_LOGIC;
  signal \counter[0]_i_27_n_0\ : STD_LOGIC;
  signal \counter[0]_i_28_n_0\ : STD_LOGIC;
  signal \counter[0]_i_29_n_0\ : STD_LOGIC;
  signal \counter[0]_i_30_n_0\ : STD_LOGIC;
  signal \counter[0]_i_31_n_0\ : STD_LOGIC;
  signal \counter[0]_i_32_n_0\ : STD_LOGIC;
  signal \counter[0]_i_33_n_0\ : STD_LOGIC;
  signal \counter[0]_i_36_n_0\ : STD_LOGIC;
  signal \counter[0]_i_37__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_38__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_39__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_40__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_41__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_42__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_43__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_44__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_45__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_46__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_47_n_0\ : STD_LOGIC;
  signal \counter[0]_i_48_n_0\ : STD_LOGIC;
  signal \counter[0]_i_49_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_50_n_0\ : STD_LOGIC;
  signal \counter[0]_i_51_n_0\ : STD_LOGIC;
  signal \counter[0]_i_52_n_0\ : STD_LOGIC;
  signal \counter[0]_i_53_n_0\ : STD_LOGIC;
  signal \counter[0]_i_54__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_57__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_58__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_59__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_60__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_61__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_62__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_63__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_64__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_66__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_67__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_68__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_69__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_70__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_71__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_72__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_73__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_74__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_75__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_76__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_77__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_9_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_13_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_13_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_13_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_22_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_22_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_23_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_23_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_23_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_23_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_24_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_24_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_24_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_25_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_25_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_25_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_25_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \counter_reg[0]_i_34_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_34_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_34_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_34_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_35_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_35_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_35_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_35_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_55_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_55_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_55_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_55_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_56_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_56_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_56_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_56_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_65_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_65_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_65_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_65_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal effective_value : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal effective_value0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal effective_value1 : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \pwm_out[0]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_102_n_1\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_102_n_2\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_102_n_3\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_107_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_10_n_1\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_10_n_2\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_10_n_3\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_111_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_115_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_117_n_1\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_117_n_2\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_117_n_3\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_121_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_122_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_123_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_124_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_125_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_126_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_127_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_128_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_129_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_130_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_131_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_132_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_133_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_134_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_137_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_141_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_19_n_1\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_19_n_2\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_19_n_3\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_20_n_1\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_20_n_2\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_20_n_3\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_22_n_1\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_22_n_2\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_22_n_3\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_28_n_1\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_28_n_2\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_28_n_3\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_37_n_1\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_37_n_2\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_37_n_3\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_40_n_1\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_40_n_2\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_40_n_3\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_51_n_1\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_51_n_2\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_51_n_3\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_72_n_1\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_72_n_2\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_72_n_3\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_75_n_1\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_75_n_2\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_75_n_3\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_85_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_86_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_87_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_88_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_89_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_90_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_90_n_1\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_90_n_2\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_90_n_3\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_91_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_92_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_94_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_99_n_1\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_99_n_2\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_99_n_3\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_n_1\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_n_2\ : STD_LOGIC;
  signal \pwm_out[0]_INST_0_n_3\ : STD_LOGIC;
  signal \NLW_counter_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_22_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter_reg[0]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_reg[0]_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[0]_INST_0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[0]_INST_0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[0]_INST_0_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[0]_INST_0_i_117_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[0]_INST_0_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[0]_INST_0_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[0]_INST_0_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[0]_INST_0_i_51_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[0]_INST_0_i_90_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pwm_out[0]_INST_0_i_100\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \pwm_out[0]_INST_0_i_101\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \pwm_out[0]_INST_0_i_103\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \pwm_out[0]_INST_0_i_104\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \pwm_out[0]_INST_0_i_105\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \pwm_out[0]_INST_0_i_106\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \pwm_out[0]_INST_0_i_107\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \pwm_out[0]_INST_0_i_108\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \pwm_out[0]_INST_0_i_21\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \pwm_out[0]_INST_0_i_23\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \pwm_out[0]_INST_0_i_24\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \pwm_out[0]_INST_0_i_25\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \pwm_out[0]_INST_0_i_26\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \pwm_out[0]_INST_0_i_27\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \pwm_out[0]_INST_0_i_38\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \pwm_out[0]_INST_0_i_39\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \pwm_out[0]_INST_0_i_41\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \pwm_out[0]_INST_0_i_42\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \pwm_out[0]_INST_0_i_43\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \pwm_out[0]_INST_0_i_44\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \pwm_out[0]_INST_0_i_45\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \pwm_out[0]_INST_0_i_46\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \pwm_out[0]_INST_0_i_73\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \pwm_out[0]_INST_0_i_74\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \pwm_out[0]_INST_0_i_76\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \pwm_out[0]_INST_0_i_77\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \pwm_out[0]_INST_0_i_78\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \pwm_out[0]_INST_0_i_79\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \pwm_out[0]_INST_0_i_80\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \pwm_out[0]_INST_0_i_81\ : label is "soft_lutpair4";
begin
\counter[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(26),
      I1 => minusOp(26),
      I2 => counter_reg(27),
      I3 => minusOp(27),
      O => \counter[0]_i_10_n_0\
    );
\counter[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(24),
      I1 => minusOp(24),
      I2 => counter_reg(25),
      I3 => minusOp(25),
      O => \counter[0]_i_11_n_0\
    );
\counter[0]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_12_n_0\
    );
\counter[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(22),
      I1 => minusOp(22),
      I2 => minusOp(23),
      I3 => counter_reg(23),
      O => \counter[0]_i_14_n_0\
    );
\counter[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(20),
      I1 => minusOp(20),
      I2 => minusOp(21),
      I3 => counter_reg(21),
      O => \counter[0]_i_15_n_0\
    );
\counter[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(18),
      I1 => minusOp(18),
      I2 => minusOp(19),
      I3 => counter_reg(19),
      O => \counter[0]_i_16_n_0\
    );
\counter[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(16),
      I1 => minusOp(16),
      I2 => minusOp(17),
      I3 => counter_reg(17),
      O => \counter[0]_i_17_n_0\
    );
\counter[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(22),
      I1 => minusOp(22),
      I2 => counter_reg(23),
      I3 => minusOp(23),
      O => \counter[0]_i_18_n_0\
    );
\counter[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(20),
      I1 => minusOp(20),
      I2 => counter_reg(21),
      I3 => minusOp(21),
      O => \counter[0]_i_19_n_0\
    );
\counter[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(18),
      I1 => minusOp(18),
      I2 => counter_reg(19),
      I3 => minusOp(19),
      O => \counter[0]_i_20_n_0\
    );
\counter[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(16),
      I1 => minusOp(16),
      I2 => counter_reg(17),
      I3 => minusOp(17),
      O => \counter[0]_i_21_n_0\
    );
\counter[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(14),
      I1 => minusOp(14),
      I2 => minusOp(15),
      I3 => counter_reg(15),
      O => \counter[0]_i_26_n_0\
    );
\counter[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(12),
      I1 => minusOp(12),
      I2 => minusOp(13),
      I3 => counter_reg(13),
      O => \counter[0]_i_27_n_0\
    );
\counter[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(10),
      I1 => minusOp(10),
      I2 => minusOp(11),
      I3 => counter_reg(11),
      O => \counter[0]_i_28_n_0\
    );
\counter[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(8),
      I1 => minusOp(8),
      I2 => minusOp(9),
      I3 => counter_reg(9),
      O => \counter[0]_i_29_n_0\
    );
\counter[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(14),
      I1 => minusOp(14),
      I2 => counter_reg(15),
      I3 => minusOp(15),
      O => \counter[0]_i_30_n_0\
    );
\counter[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(12),
      I1 => minusOp(12),
      I2 => counter_reg(13),
      I3 => minusOp(13),
      O => \counter[0]_i_31_n_0\
    );
\counter[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(10),
      I1 => minusOp(10),
      I2 => counter_reg(11),
      I3 => minusOp(11),
      O => \counter[0]_i_32_n_0\
    );
\counter[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(8),
      I1 => minusOp(8),
      I2 => counter_reg(9),
      I3 => minusOp(9),
      O => \counter[0]_i_33_n_0\
    );
\counter[0]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(31),
      O => \counter[0]_i_36_n_0\
    );
\counter[0]_i_37__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(30),
      O => \counter[0]_i_37__0_n_0\
    );
\counter[0]_i_38__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(29),
      O => \counter[0]_i_38__0_n_0\
    );
\counter[0]_i_39__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(28),
      O => \counter[0]_i_39__0_n_0\
    );
\counter[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(30),
      I1 => minusOp(30),
      I2 => minusOp(31),
      I3 => counter_reg(31),
      O => \counter[0]_i_4_n_0\
    );
\counter[0]_i_40__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(27),
      O => \counter[0]_i_40__0_n_0\
    );
\counter[0]_i_41__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(26),
      O => \counter[0]_i_41__0_n_0\
    );
\counter[0]_i_42__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(25),
      O => \counter[0]_i_42__0_n_0\
    );
\counter[0]_i_43__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(24),
      O => \counter[0]_i_43__0_n_0\
    );
\counter[0]_i_44__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(23),
      O => \counter[0]_i_44__0_n_0\
    );
\counter[0]_i_45__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(22),
      O => \counter[0]_i_45__0_n_0\
    );
\counter[0]_i_46__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(21),
      O => \counter[0]_i_46__0_n_0\
    );
\counter[0]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(6),
      I1 => minusOp(6),
      I2 => minusOp(7),
      I3 => counter_reg(7),
      O => \counter[0]_i_47_n_0\
    );
\counter[0]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(4),
      I1 => minusOp(4),
      I2 => minusOp(5),
      I3 => counter_reg(5),
      O => \counter[0]_i_48_n_0\
    );
\counter[0]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(2),
      I1 => minusOp(2),
      I2 => minusOp(3),
      I3 => counter_reg(3),
      O => \counter[0]_i_49_n_0\
    );
\counter[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(28),
      I1 => minusOp(28),
      I2 => minusOp(29),
      I3 => counter_reg(29),
      O => \counter[0]_i_5_n_0\
    );
\counter[0]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => period(0),
      I1 => counter_reg(0),
      I2 => minusOp(1),
      I3 => counter_reg(1),
      O => \counter[0]_i_50_n_0\
    );
\counter[0]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(6),
      I1 => minusOp(6),
      I2 => counter_reg(7),
      I3 => minusOp(7),
      O => \counter[0]_i_51_n_0\
    );
\counter[0]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(4),
      I1 => minusOp(4),
      I2 => counter_reg(5),
      I3 => minusOp(5),
      O => \counter[0]_i_52_n_0\
    );
\counter[0]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(2),
      I1 => minusOp(2),
      I2 => counter_reg(3),
      I3 => minusOp(3),
      O => \counter[0]_i_53_n_0\
    );
\counter[0]_i_54__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => counter_reg(1),
      I1 => minusOp(1),
      I2 => period(0),
      I3 => counter_reg(0),
      O => \counter[0]_i_54__8_n_0\
    );
\counter[0]_i_57__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(20),
      O => \counter[0]_i_57__0_n_0\
    );
\counter[0]_i_58__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(19),
      O => \counter[0]_i_58__0_n_0\
    );
\counter[0]_i_59__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(18),
      O => \counter[0]_i_59__0_n_0\
    );
\counter[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(26),
      I1 => minusOp(26),
      I2 => minusOp(27),
      I3 => counter_reg(27),
      O => \counter[0]_i_6_n_0\
    );
\counter[0]_i_60__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(17),
      O => \counter[0]_i_60__0_n_0\
    );
\counter[0]_i_61__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(16),
      O => \counter[0]_i_61__0_n_0\
    );
\counter[0]_i_62__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(15),
      O => \counter[0]_i_62__0_n_0\
    );
\counter[0]_i_63__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(14),
      O => \counter[0]_i_63__0_n_0\
    );
\counter[0]_i_64__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(13),
      O => \counter[0]_i_64__0_n_0\
    );
\counter[0]_i_66__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(12),
      O => \counter[0]_i_66__0_n_0\
    );
\counter[0]_i_67__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(11),
      O => \counter[0]_i_67__0_n_0\
    );
\counter[0]_i_68__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(10),
      O => \counter[0]_i_68__0_n_0\
    );
\counter[0]_i_69__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(9),
      O => \counter[0]_i_69__0_n_0\
    );
\counter[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(24),
      I1 => minusOp(24),
      I2 => minusOp(25),
      I3 => counter_reg(25),
      O => \counter[0]_i_7_n_0\
    );
\counter[0]_i_70__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(8),
      O => \counter[0]_i_70__0_n_0\
    );
\counter[0]_i_71__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(7),
      O => \counter[0]_i_71__0_n_0\
    );
\counter[0]_i_72__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(6),
      O => \counter[0]_i_72__0_n_0\
    );
\counter[0]_i_73__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(5),
      O => \counter[0]_i_73__0_n_0\
    );
\counter[0]_i_74__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(4),
      O => \counter[0]_i_74__0_n_0\
    );
\counter[0]_i_75__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(3),
      O => \counter[0]_i_75__0_n_0\
    );
\counter[0]_i_76__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(2),
      O => \counter[0]_i_76__0_n_0\
    );
\counter[0]_i_77__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(1),
      O => \counter[0]_i_77__0_n_0\
    );
\counter[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(30),
      I1 => minusOp(30),
      I2 => counter_reg(31),
      I3 => minusOp(31),
      O => \counter[0]_i_8_n_0\
    );
\counter[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(28),
      I1 => minusOp(28),
      I2 => counter_reg(29),
      I3 => minusOp(29),
      O => \counter[0]_i_9_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2_n_7\,
      Q => counter_reg(0),
      R => clear
    );
\counter_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_3_n_0\,
      CO(3) => clear,
      CO(2) => \counter_reg[0]_i_1_n_1\,
      CO(1) => \counter_reg[0]_i_1_n_2\,
      CO(0) => \counter_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_4_n_0\,
      DI(2) => \counter[0]_i_5_n_0\,
      DI(1) => \counter[0]_i_6_n_0\,
      DI(0) => \counter[0]_i_7_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_8_n_0\,
      S(2) => \counter[0]_i_9_n_0\,
      S(1) => \counter[0]_i_10_n_0\,
      S(0) => \counter[0]_i_11_n_0\
    );
\counter_reg[0]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_25_n_0\,
      CO(3) => \counter_reg[0]_i_13_n_0\,
      CO(2) => \counter_reg[0]_i_13_n_1\,
      CO(1) => \counter_reg[0]_i_13_n_2\,
      CO(0) => \counter_reg[0]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_26_n_0\,
      DI(2) => \counter[0]_i_27_n_0\,
      DI(1) => \counter[0]_i_28_n_0\,
      DI(0) => \counter[0]_i_29_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_30_n_0\,
      S(2) => \counter[0]_i_31_n_0\,
      S(1) => \counter[0]_i_32_n_0\,
      S(0) => \counter[0]_i_33_n_0\
    );
\counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_2_n_0\,
      CO(2) => \counter_reg[0]_i_2_n_1\,
      CO(1) => \counter_reg[0]_i_2_n_2\,
      CO(0) => \counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_reg[0]_i_2_n_4\,
      O(2) => \counter_reg[0]_i_2_n_5\,
      O(1) => \counter_reg[0]_i_2_n_6\,
      O(0) => \counter_reg[0]_i_2_n_7\,
      S(3 downto 1) => counter_reg(3 downto 1),
      S(0) => \counter[0]_i_12_n_0\
    );
\counter_reg[0]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_23_n_0\,
      CO(3 downto 2) => \NLW_counter_reg[0]_i_22_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \counter_reg[0]_i_22_n_2\,
      CO(0) => \counter_reg[0]_i_22_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => period(30 downto 29),
      O(3) => \NLW_counter_reg[0]_i_22_O_UNCONNECTED\(3),
      O(2 downto 0) => minusOp(31 downto 29),
      S(3) => '0',
      S(2) => \counter[0]_i_36_n_0\,
      S(1) => \counter[0]_i_37__0_n_0\,
      S(0) => \counter[0]_i_38__0_n_0\
    );
\counter_reg[0]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_24_n_0\,
      CO(3) => \counter_reg[0]_i_23_n_0\,
      CO(2) => \counter_reg[0]_i_23_n_1\,
      CO(1) => \counter_reg[0]_i_23_n_2\,
      CO(0) => \counter_reg[0]_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(28 downto 25),
      O(3 downto 0) => minusOp(28 downto 25),
      S(3) => \counter[0]_i_39__0_n_0\,
      S(2) => \counter[0]_i_40__0_n_0\,
      S(1) => \counter[0]_i_41__0_n_0\,
      S(0) => \counter[0]_i_42__0_n_0\
    );
\counter_reg[0]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_34_n_0\,
      CO(3) => \counter_reg[0]_i_24_n_0\,
      CO(2) => \counter_reg[0]_i_24_n_1\,
      CO(1) => \counter_reg[0]_i_24_n_2\,
      CO(0) => \counter_reg[0]_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(24 downto 21),
      O(3 downto 0) => minusOp(24 downto 21),
      S(3) => \counter[0]_i_43__0_n_0\,
      S(2) => \counter[0]_i_44__0_n_0\,
      S(1) => \counter[0]_i_45__0_n_0\,
      S(0) => \counter[0]_i_46__0_n_0\
    );
\counter_reg[0]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_25_n_0\,
      CO(2) => \counter_reg[0]_i_25_n_1\,
      CO(1) => \counter_reg[0]_i_25_n_2\,
      CO(0) => \counter_reg[0]_i_25_n_3\,
      CYINIT => '1',
      DI(3) => \counter[0]_i_47_n_0\,
      DI(2) => \counter[0]_i_48_n_0\,
      DI(1) => \counter[0]_i_49_n_0\,
      DI(0) => \counter[0]_i_50_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_25_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_51_n_0\,
      S(2) => \counter[0]_i_52_n_0\,
      S(1) => \counter[0]_i_53_n_0\,
      S(0) => \counter[0]_i_54__8_n_0\
    );
\counter_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_13_n_0\,
      CO(3) => \counter_reg[0]_i_3_n_0\,
      CO(2) => \counter_reg[0]_i_3_n_1\,
      CO(1) => \counter_reg[0]_i_3_n_2\,
      CO(0) => \counter_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_14_n_0\,
      DI(2) => \counter[0]_i_15_n_0\,
      DI(1) => \counter[0]_i_16_n_0\,
      DI(0) => \counter[0]_i_17_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_18_n_0\,
      S(2) => \counter[0]_i_19_n_0\,
      S(1) => \counter[0]_i_20_n_0\,
      S(0) => \counter[0]_i_21_n_0\
    );
\counter_reg[0]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_35_n_0\,
      CO(3) => \counter_reg[0]_i_34_n_0\,
      CO(2) => \counter_reg[0]_i_34_n_1\,
      CO(1) => \counter_reg[0]_i_34_n_2\,
      CO(0) => \counter_reg[0]_i_34_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(20 downto 17),
      O(3 downto 0) => minusOp(20 downto 17),
      S(3) => \counter[0]_i_57__0_n_0\,
      S(2) => \counter[0]_i_58__0_n_0\,
      S(1) => \counter[0]_i_59__0_n_0\,
      S(0) => \counter[0]_i_60__0_n_0\
    );
\counter_reg[0]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_55_n_0\,
      CO(3) => \counter_reg[0]_i_35_n_0\,
      CO(2) => \counter_reg[0]_i_35_n_1\,
      CO(1) => \counter_reg[0]_i_35_n_2\,
      CO(0) => \counter_reg[0]_i_35_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(16 downto 13),
      O(3 downto 0) => minusOp(16 downto 13),
      S(3) => \counter[0]_i_61__0_n_0\,
      S(2) => \counter[0]_i_62__0_n_0\,
      S(1) => \counter[0]_i_63__0_n_0\,
      S(0) => \counter[0]_i_64__0_n_0\
    );
\counter_reg[0]_i_55\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_56_n_0\,
      CO(3) => \counter_reg[0]_i_55_n_0\,
      CO(2) => \counter_reg[0]_i_55_n_1\,
      CO(1) => \counter_reg[0]_i_55_n_2\,
      CO(0) => \counter_reg[0]_i_55_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(12 downto 9),
      O(3 downto 0) => minusOp(12 downto 9),
      S(3) => \counter[0]_i_66__0_n_0\,
      S(2) => \counter[0]_i_67__0_n_0\,
      S(1) => \counter[0]_i_68__0_n_0\,
      S(0) => \counter[0]_i_69__0_n_0\
    );
\counter_reg[0]_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_65_n_0\,
      CO(3) => \counter_reg[0]_i_56_n_0\,
      CO(2) => \counter_reg[0]_i_56_n_1\,
      CO(1) => \counter_reg[0]_i_56_n_2\,
      CO(0) => \counter_reg[0]_i_56_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(8 downto 5),
      O(3 downto 0) => minusOp(8 downto 5),
      S(3) => \counter[0]_i_70__0_n_0\,
      S(2) => \counter[0]_i_71__0_n_0\,
      S(1) => \counter[0]_i_72__0_n_0\,
      S(0) => \counter[0]_i_73__0_n_0\
    );
\counter_reg[0]_i_65\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_65_n_0\,
      CO(2) => \counter_reg[0]_i_65_n_1\,
      CO(1) => \counter_reg[0]_i_65_n_2\,
      CO(0) => \counter_reg[0]_i_65_n_3\,
      CYINIT => period(0),
      DI(3 downto 0) => period(4 downto 1),
      O(3 downto 0) => minusOp(4 downto 1),
      S(3) => \counter[0]_i_74__0_n_0\,
      S(2) => \counter[0]_i_75__0_n_0\,
      S(1) => \counter[0]_i_76__0_n_0\,
      S(0) => \counter[0]_i_77__0_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1_n_5\,
      Q => counter_reg(10),
      R => clear
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1_n_4\,
      Q => counter_reg(11),
      R => clear
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1_n_7\,
      Q => counter_reg(12),
      R => clear
    );
\counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1_n_0\,
      CO(3) => \counter_reg[12]_i_1_n_0\,
      CO(2) => \counter_reg[12]_i_1_n_1\,
      CO(1) => \counter_reg[12]_i_1_n_2\,
      CO(0) => \counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_1_n_4\,
      O(2) => \counter_reg[12]_i_1_n_5\,
      O(1) => \counter_reg[12]_i_1_n_6\,
      O(0) => \counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => counter_reg(15 downto 12)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1_n_6\,
      Q => counter_reg(13),
      R => clear
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1_n_5\,
      Q => counter_reg(14),
      R => clear
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1_n_4\,
      Q => counter_reg(15),
      R => clear
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1_n_7\,
      Q => counter_reg(16),
      R => clear
    );
\counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_1_n_0\,
      CO(3) => \counter_reg[16]_i_1_n_0\,
      CO(2) => \counter_reg[16]_i_1_n_1\,
      CO(1) => \counter_reg[16]_i_1_n_2\,
      CO(0) => \counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_1_n_4\,
      O(2) => \counter_reg[16]_i_1_n_5\,
      O(1) => \counter_reg[16]_i_1_n_6\,
      O(0) => \counter_reg[16]_i_1_n_7\,
      S(3 downto 0) => counter_reg(19 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1_n_6\,
      Q => counter_reg(17),
      R => clear
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1_n_5\,
      Q => counter_reg(18),
      R => clear
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1_n_4\,
      Q => counter_reg(19),
      R => clear
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2_n_6\,
      Q => counter_reg(1),
      R => clear
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1_n_7\,
      Q => counter_reg(20),
      R => clear
    );
\counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_1_n_0\,
      CO(3) => \counter_reg[20]_i_1_n_0\,
      CO(2) => \counter_reg[20]_i_1_n_1\,
      CO(1) => \counter_reg[20]_i_1_n_2\,
      CO(0) => \counter_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_1_n_4\,
      O(2) => \counter_reg[20]_i_1_n_5\,
      O(1) => \counter_reg[20]_i_1_n_6\,
      O(0) => \counter_reg[20]_i_1_n_7\,
      S(3 downto 0) => counter_reg(23 downto 20)
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1_n_6\,
      Q => counter_reg(21),
      R => clear
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1_n_5\,
      Q => counter_reg(22),
      R => clear
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1_n_4\,
      Q => counter_reg(23),
      R => clear
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1_n_7\,
      Q => counter_reg(24),
      R => clear
    );
\counter_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[20]_i_1_n_0\,
      CO(3) => \counter_reg[24]_i_1_n_0\,
      CO(2) => \counter_reg[24]_i_1_n_1\,
      CO(1) => \counter_reg[24]_i_1_n_2\,
      CO(0) => \counter_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[24]_i_1_n_4\,
      O(2) => \counter_reg[24]_i_1_n_5\,
      O(1) => \counter_reg[24]_i_1_n_6\,
      O(0) => \counter_reg[24]_i_1_n_7\,
      S(3 downto 0) => counter_reg(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1_n_6\,
      Q => counter_reg(25),
      R => clear
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1_n_5\,
      Q => counter_reg(26),
      R => clear
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1_n_4\,
      Q => counter_reg(27),
      R => clear
    );
\counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1_n_7\,
      Q => counter_reg(28),
      R => clear
    );
\counter_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[24]_i_1_n_0\,
      CO(3) => \NLW_counter_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[28]_i_1_n_1\,
      CO(1) => \counter_reg[28]_i_1_n_2\,
      CO(0) => \counter_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[28]_i_1_n_4\,
      O(2) => \counter_reg[28]_i_1_n_5\,
      O(1) => \counter_reg[28]_i_1_n_6\,
      O(0) => \counter_reg[28]_i_1_n_7\,
      S(3 downto 0) => counter_reg(31 downto 28)
    );
\counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1_n_6\,
      Q => counter_reg(29),
      R => clear
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2_n_5\,
      Q => counter_reg(2),
      R => clear
    );
\counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1_n_5\,
      Q => counter_reg(30),
      R => clear
    );
\counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1_n_4\,
      Q => counter_reg(31),
      R => clear
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2_n_4\,
      Q => counter_reg(3),
      R => clear
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1_n_7\,
      Q => counter_reg(4),
      R => clear
    );
\counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_2_n_0\,
      CO(3) => \counter_reg[4]_i_1_n_0\,
      CO(2) => \counter_reg[4]_i_1_n_1\,
      CO(1) => \counter_reg[4]_i_1_n_2\,
      CO(0) => \counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_1_n_4\,
      O(2) => \counter_reg[4]_i_1_n_5\,
      O(1) => \counter_reg[4]_i_1_n_6\,
      O(0) => \counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => counter_reg(7 downto 4)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1_n_6\,
      Q => counter_reg(5),
      R => clear
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1_n_5\,
      Q => counter_reg(6),
      R => clear
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1_n_4\,
      Q => counter_reg(7),
      R => clear
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1_n_7\,
      Q => counter_reg(8),
      R => clear
    );
\counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1_n_0\,
      CO(3) => \counter_reg[8]_i_1_n_0\,
      CO(2) => \counter_reg[8]_i_1_n_1\,
      CO(1) => \counter_reg[8]_i_1_n_2\,
      CO(0) => \counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_1_n_4\,
      O(2) => \counter_reg[8]_i_1_n_5\,
      O(1) => \counter_reg[8]_i_1_n_6\,
      O(0) => \counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => counter_reg(11 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1_n_6\,
      Q => counter_reg(9),
      R => clear
    );
\pwm_out[0]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[0]_INST_0_i_1_n_0\,
      CO(3) => pwm_out(0),
      CO(2) => \pwm_out[0]_INST_0_n_1\,
      CO(1) => \pwm_out[0]_INST_0_n_2\,
      CO(0) => \pwm_out[0]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[0]_INST_0_i_2_n_0\,
      DI(2) => \pwm_out[0]_INST_0_i_3_n_0\,
      DI(1) => \pwm_out[0]_INST_0_i_4_n_0\,
      DI(0) => \pwm_out[0]_INST_0_i_5_n_0\,
      O(3 downto 0) => \NLW_pwm_out[0]_INST_0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[0]_INST_0_i_6_n_0\,
      S(2) => \pwm_out[0]_INST_0_i_7_n_0\,
      S(1) => \pwm_out[0]_INST_0_i_8_n_0\,
      S(0) => \pwm_out[0]_INST_0_i_9_n_0\
    );
\pwm_out[0]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[0]_INST_0_i_10_n_0\,
      CO(3) => \pwm_out[0]_INST_0_i_1_n_0\,
      CO(2) => \pwm_out[0]_INST_0_i_1_n_1\,
      CO(1) => \pwm_out[0]_INST_0_i_1_n_2\,
      CO(0) => \pwm_out[0]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[0]_INST_0_i_11_n_0\,
      DI(2) => \pwm_out[0]_INST_0_i_12_n_0\,
      DI(1) => \pwm_out[0]_INST_0_i_13_n_0\,
      DI(0) => \pwm_out[0]_INST_0_i_14_n_0\,
      O(3 downto 0) => \NLW_pwm_out[0]_INST_0_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[0]_INST_0_i_15_n_0\,
      S(2) => \pwm_out[0]_INST_0_i_16_n_0\,
      S(1) => \pwm_out[0]_INST_0_i_17_n_0\,
      S(0) => \pwm_out[0]_INST_0_i_18_n_0\
    );
\pwm_out[0]_INST_0_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[0]_INST_0_i_28_n_0\,
      CO(3) => \pwm_out[0]_INST_0_i_10_n_0\,
      CO(2) => \pwm_out[0]_INST_0_i_10_n_1\,
      CO(1) => \pwm_out[0]_INST_0_i_10_n_2\,
      CO(0) => \pwm_out[0]_INST_0_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[0]_INST_0_i_29_n_0\,
      DI(2) => \pwm_out[0]_INST_0_i_30_n_0\,
      DI(1) => \pwm_out[0]_INST_0_i_31_n_0\,
      DI(0) => \pwm_out[0]_INST_0_i_32_n_0\,
      O(3 downto 0) => \NLW_pwm_out[0]_INST_0_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[0]_INST_0_i_33_n_0\,
      S(2) => \pwm_out[0]_INST_0_i_34_n_0\,
      S(1) => \pwm_out[0]_INST_0_i_35_n_0\,
      S(0) => \pwm_out[0]_INST_0_i_36_n_0\
    );
\pwm_out[0]_INST_0_i_100\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(7),
      I1 => counter_reg(7),
      I2 => effective_value1,
      O => effective_value(7)
    );
\pwm_out[0]_INST_0_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(5),
      I1 => counter_reg(5),
      I2 => effective_value1,
      O => effective_value(5)
    );
\pwm_out[0]_INST_0_i_102\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[0]_INST_0_i_102_n_0\,
      CO(2) => \pwm_out[0]_INST_0_i_102_n_1\,
      CO(1) => \pwm_out[0]_INST_0_i_102_n_2\,
      CO(0) => \pwm_out[0]_INST_0_i_102_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => counter_reg(3 downto 0),
      O(3 downto 0) => effective_value0(3 downto 0),
      S(3) => \pwm_out[0]_INST_0_i_130_n_0\,
      S(2) => \pwm_out[0]_INST_0_i_131_n_0\,
      S(1) => \pwm_out[0]_INST_0_i_132_n_0\,
      S(0) => \pwm_out[0]_INST_0_i_133_n_0\
    );
\pwm_out[0]_INST_0_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(3),
      I1 => counter_reg(3),
      I2 => effective_value1,
      O => effective_value(3)
    );
\pwm_out[0]_INST_0_i_104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(1),
      I1 => counter_reg(1),
      I2 => effective_value1,
      O => effective_value(1)
    );
\pwm_out[0]_INST_0_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => counter_reg(7),
      I2 => effective_value0(7),
      I3 => duty_cycle(7),
      O => \pwm_out[0]_INST_0_i_105_n_0\
    );
\pwm_out[0]_INST_0_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => counter_reg(5),
      I2 => effective_value0(5),
      I3 => duty_cycle(5),
      O => \pwm_out[0]_INST_0_i_106_n_0\
    );
\pwm_out[0]_INST_0_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => counter_reg(3),
      I2 => effective_value0(3),
      I3 => duty_cycle(3),
      O => \pwm_out[0]_INST_0_i_107_n_0\
    );
\pwm_out[0]_INST_0_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => counter_reg(1),
      I2 => effective_value0(1),
      I3 => duty_cycle(1),
      O => \pwm_out[0]_INST_0_i_108_n_0\
    );
\pwm_out[0]_INST_0_i_109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(15),
      I1 => period(15),
      O => \pwm_out[0]_INST_0_i_109_n_0\
    );
\pwm_out[0]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(22),
      I1 => effective_value1,
      I2 => counter_reg(22),
      I3 => effective_value0(22),
      I4 => effective_value(23),
      I5 => duty_cycle(23),
      O => \pwm_out[0]_INST_0_i_11_n_0\
    );
\pwm_out[0]_INST_0_i_110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(14),
      I1 => period(14),
      O => \pwm_out[0]_INST_0_i_110_n_0\
    );
\pwm_out[0]_INST_0_i_111\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(13),
      I1 => period(13),
      O => \pwm_out[0]_INST_0_i_111_n_0\
    );
\pwm_out[0]_INST_0_i_112\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(12),
      I1 => period(12),
      O => \pwm_out[0]_INST_0_i_112_n_0\
    );
\pwm_out[0]_INST_0_i_113\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(11),
      I1 => period(11),
      O => \pwm_out[0]_INST_0_i_113_n_0\
    );
\pwm_out[0]_INST_0_i_114\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(10),
      I1 => period(10),
      O => \pwm_out[0]_INST_0_i_114_n_0\
    );
\pwm_out[0]_INST_0_i_115\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(9),
      I1 => period(9),
      O => \pwm_out[0]_INST_0_i_115_n_0\
    );
\pwm_out[0]_INST_0_i_116\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(8),
      I1 => period(8),
      O => \pwm_out[0]_INST_0_i_116_n_0\
    );
\pwm_out[0]_INST_0_i_117\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[0]_INST_0_i_117_n_0\,
      CO(2) => \pwm_out[0]_INST_0_i_117_n_1\,
      CO(1) => \pwm_out[0]_INST_0_i_117_n_2\,
      CO(0) => \pwm_out[0]_INST_0_i_117_n_3\,
      CYINIT => '1',
      DI(3) => \pwm_out[0]_INST_0_i_134_n_0\,
      DI(2) => \pwm_out[0]_INST_0_i_135_n_0\,
      DI(1) => \pwm_out[0]_INST_0_i_136_n_0\,
      DI(0) => \pwm_out[0]_INST_0_i_137_n_0\,
      O(3 downto 0) => \NLW_pwm_out[0]_INST_0_i_117_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[0]_INST_0_i_138_n_0\,
      S(2) => \pwm_out[0]_INST_0_i_139_n_0\,
      S(1) => \pwm_out[0]_INST_0_i_140_n_0\,
      S(0) => \pwm_out[0]_INST_0_i_141_n_0\
    );
\pwm_out[0]_INST_0_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(14),
      I1 => period(14),
      I2 => period(15),
      I3 => counter_reg(15),
      O => \pwm_out[0]_INST_0_i_118_n_0\
    );
\pwm_out[0]_INST_0_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(12),
      I1 => period(12),
      I2 => period(13),
      I3 => counter_reg(13),
      O => \pwm_out[0]_INST_0_i_119_n_0\
    );
\pwm_out[0]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(20),
      I1 => effective_value1,
      I2 => counter_reg(20),
      I3 => effective_value0(20),
      I4 => effective_value(21),
      I5 => duty_cycle(21),
      O => \pwm_out[0]_INST_0_i_12_n_0\
    );
\pwm_out[0]_INST_0_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(10),
      I1 => period(10),
      I2 => period(11),
      I3 => counter_reg(11),
      O => \pwm_out[0]_INST_0_i_120_n_0\
    );
\pwm_out[0]_INST_0_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(8),
      I1 => period(8),
      I2 => period(9),
      I3 => counter_reg(9),
      O => \pwm_out[0]_INST_0_i_121_n_0\
    );
\pwm_out[0]_INST_0_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(14),
      I1 => period(14),
      I2 => counter_reg(15),
      I3 => period(15),
      O => \pwm_out[0]_INST_0_i_122_n_0\
    );
\pwm_out[0]_INST_0_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(12),
      I1 => period(12),
      I2 => counter_reg(13),
      I3 => period(13),
      O => \pwm_out[0]_INST_0_i_123_n_0\
    );
\pwm_out[0]_INST_0_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(10),
      I1 => period(10),
      I2 => counter_reg(11),
      I3 => period(11),
      O => \pwm_out[0]_INST_0_i_124_n_0\
    );
\pwm_out[0]_INST_0_i_125\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(8),
      I1 => period(8),
      I2 => counter_reg(9),
      I3 => period(9),
      O => \pwm_out[0]_INST_0_i_125_n_0\
    );
\pwm_out[0]_INST_0_i_126\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(7),
      I1 => period(7),
      O => \pwm_out[0]_INST_0_i_126_n_0\
    );
\pwm_out[0]_INST_0_i_127\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(6),
      I1 => period(6),
      O => \pwm_out[0]_INST_0_i_127_n_0\
    );
\pwm_out[0]_INST_0_i_128\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(5),
      I1 => period(5),
      O => \pwm_out[0]_INST_0_i_128_n_0\
    );
\pwm_out[0]_INST_0_i_129\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(4),
      I1 => period(4),
      O => \pwm_out[0]_INST_0_i_129_n_0\
    );
\pwm_out[0]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(18),
      I1 => effective_value1,
      I2 => counter_reg(18),
      I3 => effective_value0(18),
      I4 => effective_value(19),
      I5 => duty_cycle(19),
      O => \pwm_out[0]_INST_0_i_13_n_0\
    );
\pwm_out[0]_INST_0_i_130\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(3),
      I1 => period(3),
      O => \pwm_out[0]_INST_0_i_130_n_0\
    );
\pwm_out[0]_INST_0_i_131\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(2),
      I1 => period(2),
      O => \pwm_out[0]_INST_0_i_131_n_0\
    );
\pwm_out[0]_INST_0_i_132\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(1),
      I1 => period(1),
      O => \pwm_out[0]_INST_0_i_132_n_0\
    );
\pwm_out[0]_INST_0_i_133\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(0),
      I1 => period(0),
      O => \pwm_out[0]_INST_0_i_133_n_0\
    );
\pwm_out[0]_INST_0_i_134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(6),
      I1 => period(6),
      I2 => period(7),
      I3 => counter_reg(7),
      O => \pwm_out[0]_INST_0_i_134_n_0\
    );
\pwm_out[0]_INST_0_i_135\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(4),
      I1 => period(4),
      I2 => period(5),
      I3 => counter_reg(5),
      O => \pwm_out[0]_INST_0_i_135_n_0\
    );
\pwm_out[0]_INST_0_i_136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(2),
      I1 => period(2),
      I2 => period(3),
      I3 => counter_reg(3),
      O => \pwm_out[0]_INST_0_i_136_n_0\
    );
\pwm_out[0]_INST_0_i_137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(0),
      I1 => period(0),
      I2 => period(1),
      I3 => counter_reg(1),
      O => \pwm_out[0]_INST_0_i_137_n_0\
    );
\pwm_out[0]_INST_0_i_138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(6),
      I1 => period(6),
      I2 => counter_reg(7),
      I3 => period(7),
      O => \pwm_out[0]_INST_0_i_138_n_0\
    );
\pwm_out[0]_INST_0_i_139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(4),
      I1 => period(4),
      I2 => counter_reg(5),
      I3 => period(5),
      O => \pwm_out[0]_INST_0_i_139_n_0\
    );
\pwm_out[0]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(16),
      I1 => effective_value1,
      I2 => counter_reg(16),
      I3 => effective_value0(16),
      I4 => effective_value(17),
      I5 => duty_cycle(17),
      O => \pwm_out[0]_INST_0_i_14_n_0\
    );
\pwm_out[0]_INST_0_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(2),
      I1 => period(2),
      I2 => counter_reg(3),
      I3 => period(3),
      O => \pwm_out[0]_INST_0_i_140_n_0\
    );
\pwm_out[0]_INST_0_i_141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(0),
      I1 => period(0),
      I2 => counter_reg(1),
      I3 => period(1),
      O => \pwm_out[0]_INST_0_i_141_n_0\
    );
\pwm_out[0]_INST_0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(22),
      I1 => effective_value0(22),
      I2 => counter_reg(22),
      I3 => effective_value1,
      I4 => \pwm_out[0]_INST_0_i_43_n_0\,
      O => \pwm_out[0]_INST_0_i_15_n_0\
    );
\pwm_out[0]_INST_0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(20),
      I1 => effective_value0(20),
      I2 => counter_reg(20),
      I3 => effective_value1,
      I4 => \pwm_out[0]_INST_0_i_44_n_0\,
      O => \pwm_out[0]_INST_0_i_16_n_0\
    );
\pwm_out[0]_INST_0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(18),
      I1 => effective_value0(18),
      I2 => counter_reg(18),
      I3 => effective_value1,
      I4 => \pwm_out[0]_INST_0_i_45_n_0\,
      O => \pwm_out[0]_INST_0_i_17_n_0\
    );
\pwm_out[0]_INST_0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(16),
      I1 => effective_value0(16),
      I2 => counter_reg(16),
      I3 => effective_value1,
      I4 => \pwm_out[0]_INST_0_i_46_n_0\,
      O => \pwm_out[0]_INST_0_i_18_n_0\
    );
\pwm_out[0]_INST_0_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[0]_INST_0_i_22_n_0\,
      CO(3) => \NLW_pwm_out[0]_INST_0_i_19_CO_UNCONNECTED\(3),
      CO(2) => \pwm_out[0]_INST_0_i_19_n_1\,
      CO(1) => \pwm_out[0]_INST_0_i_19_n_2\,
      CO(0) => \pwm_out[0]_INST_0_i_19_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => counter_reg(30 downto 28),
      O(3 downto 0) => effective_value0(31 downto 28),
      S(3) => S(0),
      S(2) => \pwm_out[0]_INST_0_i_48_n_0\,
      S(1) => \pwm_out[0]_INST_0_i_49_n_0\,
      S(0) => \pwm_out[0]_INST_0_i_50_n_0\
    );
\pwm_out[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AFF0022000A0022"
    )
        port map (
      I0 => duty_cycle(30),
      I1 => counter_reg(30),
      I2 => effective_value0(30),
      I3 => duty_cycle(31),
      I4 => effective_value1,
      I5 => effective_value0(31),
      O => \pwm_out[0]_INST_0_i_2_n_0\
    );
\pwm_out[0]_INST_0_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[0]_INST_0_i_51_n_0\,
      CO(3) => effective_value1,
      CO(2) => \pwm_out[0]_INST_0_i_20_n_1\,
      CO(1) => \pwm_out[0]_INST_0_i_20_n_2\,
      CO(0) => \pwm_out[0]_INST_0_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[0]_INST_0_i_52_n_0\,
      DI(2) => \pwm_out[0]_INST_0_i_53_n_0\,
      DI(1) => \pwm_out[0]_INST_0_i_54_n_0\,
      DI(0) => \pwm_out[0]_INST_0_i_55_n_0\,
      O(3 downto 0) => \NLW_pwm_out[0]_INST_0_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[0]_INST_0_i_56_n_0\,
      S(2) => \pwm_out[0]_INST_0_i_57_n_0\,
      S(1) => \pwm_out[0]_INST_0_i_58_n_0\,
      S(0) => \pwm_out[0]_INST_0_i_59_n_0\
    );
\pwm_out[0]_INST_0_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(29),
      I1 => counter_reg(29),
      I2 => effective_value1,
      O => effective_value(29)
    );
\pwm_out[0]_INST_0_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[0]_INST_0_i_37_n_0\,
      CO(3) => \pwm_out[0]_INST_0_i_22_n_0\,
      CO(2) => \pwm_out[0]_INST_0_i_22_n_1\,
      CO(1) => \pwm_out[0]_INST_0_i_22_n_2\,
      CO(0) => \pwm_out[0]_INST_0_i_22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(27 downto 24),
      O(3 downto 0) => effective_value0(27 downto 24),
      S(3) => \pwm_out[0]_INST_0_i_60_n_0\,
      S(2) => \pwm_out[0]_INST_0_i_61_n_0\,
      S(1) => \pwm_out[0]_INST_0_i_62_n_0\,
      S(0) => \pwm_out[0]_INST_0_i_63_n_0\
    );
\pwm_out[0]_INST_0_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(27),
      I1 => counter_reg(27),
      I2 => effective_value1,
      O => effective_value(27)
    );
\pwm_out[0]_INST_0_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(25),
      I1 => counter_reg(25),
      I2 => effective_value1,
      O => effective_value(25)
    );
\pwm_out[0]_INST_0_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => counter_reg(29),
      I2 => effective_value0(29),
      I3 => duty_cycle(29),
      O => \pwm_out[0]_INST_0_i_25_n_0\
    );
\pwm_out[0]_INST_0_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => counter_reg(27),
      I2 => effective_value0(27),
      I3 => duty_cycle(27),
      O => \pwm_out[0]_INST_0_i_26_n_0\
    );
\pwm_out[0]_INST_0_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => counter_reg(25),
      I2 => effective_value0(25),
      I3 => duty_cycle(25),
      O => \pwm_out[0]_INST_0_i_27_n_0\
    );
\pwm_out[0]_INST_0_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[0]_INST_0_i_28_n_0\,
      CO(2) => \pwm_out[0]_INST_0_i_28_n_1\,
      CO(1) => \pwm_out[0]_INST_0_i_28_n_2\,
      CO(0) => \pwm_out[0]_INST_0_i_28_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[0]_INST_0_i_64_n_0\,
      DI(2) => \pwm_out[0]_INST_0_i_65_n_0\,
      DI(1) => \pwm_out[0]_INST_0_i_66_n_0\,
      DI(0) => \pwm_out[0]_INST_0_i_67_n_0\,
      O(3 downto 0) => \NLW_pwm_out[0]_INST_0_i_28_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[0]_INST_0_i_68_n_0\,
      S(2) => \pwm_out[0]_INST_0_i_69_n_0\,
      S(1) => \pwm_out[0]_INST_0_i_70_n_0\,
      S(0) => \pwm_out[0]_INST_0_i_71_n_0\
    );
\pwm_out[0]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(14),
      I1 => effective_value1,
      I2 => counter_reg(14),
      I3 => effective_value0(14),
      I4 => effective_value(15),
      I5 => duty_cycle(15),
      O => \pwm_out[0]_INST_0_i_29_n_0\
    );
\pwm_out[0]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(28),
      I1 => effective_value1,
      I2 => counter_reg(28),
      I3 => effective_value0(28),
      I4 => effective_value(29),
      I5 => duty_cycle(29),
      O => \pwm_out[0]_INST_0_i_3_n_0\
    );
\pwm_out[0]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(12),
      I1 => effective_value1,
      I2 => counter_reg(12),
      I3 => effective_value0(12),
      I4 => effective_value(13),
      I5 => duty_cycle(13),
      O => \pwm_out[0]_INST_0_i_30_n_0\
    );
\pwm_out[0]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(10),
      I1 => effective_value1,
      I2 => counter_reg(10),
      I3 => effective_value0(10),
      I4 => effective_value(11),
      I5 => duty_cycle(11),
      O => \pwm_out[0]_INST_0_i_31_n_0\
    );
\pwm_out[0]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(8),
      I1 => effective_value1,
      I2 => counter_reg(8),
      I3 => effective_value0(8),
      I4 => effective_value(9),
      I5 => duty_cycle(9),
      O => \pwm_out[0]_INST_0_i_32_n_0\
    );
\pwm_out[0]_INST_0_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(14),
      I1 => effective_value0(14),
      I2 => counter_reg(14),
      I3 => effective_value1,
      I4 => \pwm_out[0]_INST_0_i_78_n_0\,
      O => \pwm_out[0]_INST_0_i_33_n_0\
    );
\pwm_out[0]_INST_0_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(12),
      I1 => effective_value0(12),
      I2 => counter_reg(12),
      I3 => effective_value1,
      I4 => \pwm_out[0]_INST_0_i_79_n_0\,
      O => \pwm_out[0]_INST_0_i_34_n_0\
    );
\pwm_out[0]_INST_0_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(10),
      I1 => effective_value0(10),
      I2 => counter_reg(10),
      I3 => effective_value1,
      I4 => \pwm_out[0]_INST_0_i_80_n_0\,
      O => \pwm_out[0]_INST_0_i_35_n_0\
    );
\pwm_out[0]_INST_0_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(8),
      I1 => effective_value0(8),
      I2 => counter_reg(8),
      I3 => effective_value1,
      I4 => \pwm_out[0]_INST_0_i_81_n_0\,
      O => \pwm_out[0]_INST_0_i_36_n_0\
    );
\pwm_out[0]_INST_0_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[0]_INST_0_i_40_n_0\,
      CO(3) => \pwm_out[0]_INST_0_i_37_n_0\,
      CO(2) => \pwm_out[0]_INST_0_i_37_n_1\,
      CO(1) => \pwm_out[0]_INST_0_i_37_n_2\,
      CO(0) => \pwm_out[0]_INST_0_i_37_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(23 downto 20),
      O(3 downto 0) => effective_value0(23 downto 20),
      S(3) => \pwm_out[0]_INST_0_i_82_n_0\,
      S(2) => \pwm_out[0]_INST_0_i_83_n_0\,
      S(1) => \pwm_out[0]_INST_0_i_84_n_0\,
      S(0) => \pwm_out[0]_INST_0_i_85_n_0\
    );
\pwm_out[0]_INST_0_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(23),
      I1 => counter_reg(23),
      I2 => effective_value1,
      O => effective_value(23)
    );
\pwm_out[0]_INST_0_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(21),
      I1 => counter_reg(21),
      I2 => effective_value1,
      O => effective_value(21)
    );
\pwm_out[0]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(26),
      I1 => effective_value1,
      I2 => counter_reg(26),
      I3 => effective_value0(26),
      I4 => effective_value(27),
      I5 => duty_cycle(27),
      O => \pwm_out[0]_INST_0_i_4_n_0\
    );
\pwm_out[0]_INST_0_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[0]_INST_0_i_72_n_0\,
      CO(3) => \pwm_out[0]_INST_0_i_40_n_0\,
      CO(2) => \pwm_out[0]_INST_0_i_40_n_1\,
      CO(1) => \pwm_out[0]_INST_0_i_40_n_2\,
      CO(0) => \pwm_out[0]_INST_0_i_40_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(19 downto 16),
      O(3 downto 0) => effective_value0(19 downto 16),
      S(3) => \pwm_out[0]_INST_0_i_86_n_0\,
      S(2) => \pwm_out[0]_INST_0_i_87_n_0\,
      S(1) => \pwm_out[0]_INST_0_i_88_n_0\,
      S(0) => \pwm_out[0]_INST_0_i_89_n_0\
    );
\pwm_out[0]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(19),
      I1 => counter_reg(19),
      I2 => effective_value1,
      O => effective_value(19)
    );
\pwm_out[0]_INST_0_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(17),
      I1 => counter_reg(17),
      I2 => effective_value1,
      O => effective_value(17)
    );
\pwm_out[0]_INST_0_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => counter_reg(23),
      I2 => effective_value0(23),
      I3 => duty_cycle(23),
      O => \pwm_out[0]_INST_0_i_43_n_0\
    );
\pwm_out[0]_INST_0_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => counter_reg(21),
      I2 => effective_value0(21),
      I3 => duty_cycle(21),
      O => \pwm_out[0]_INST_0_i_44_n_0\
    );
\pwm_out[0]_INST_0_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => counter_reg(19),
      I2 => effective_value0(19),
      I3 => duty_cycle(19),
      O => \pwm_out[0]_INST_0_i_45_n_0\
    );
\pwm_out[0]_INST_0_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => counter_reg(17),
      I2 => effective_value0(17),
      I3 => duty_cycle(17),
      O => \pwm_out[0]_INST_0_i_46_n_0\
    );
\pwm_out[0]_INST_0_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(30),
      I1 => period(30),
      O => \pwm_out[0]_INST_0_i_48_n_0\
    );
\pwm_out[0]_INST_0_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(29),
      I1 => period(29),
      O => \pwm_out[0]_INST_0_i_49_n_0\
    );
\pwm_out[0]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(24),
      I1 => effective_value1,
      I2 => counter_reg(24),
      I3 => effective_value0(24),
      I4 => effective_value(25),
      I5 => duty_cycle(25),
      O => \pwm_out[0]_INST_0_i_5_n_0\
    );
\pwm_out[0]_INST_0_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(28),
      I1 => period(28),
      O => \pwm_out[0]_INST_0_i_50_n_0\
    );
\pwm_out[0]_INST_0_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[0]_INST_0_i_90_n_0\,
      CO(3) => \pwm_out[0]_INST_0_i_51_n_0\,
      CO(2) => \pwm_out[0]_INST_0_i_51_n_1\,
      CO(1) => \pwm_out[0]_INST_0_i_51_n_2\,
      CO(0) => \pwm_out[0]_INST_0_i_51_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[0]_INST_0_i_91_n_0\,
      DI(2) => \pwm_out[0]_INST_0_i_92_n_0\,
      DI(1) => \pwm_out[0]_INST_0_i_93_n_0\,
      DI(0) => \pwm_out[0]_INST_0_i_94_n_0\,
      O(3 downto 0) => \NLW_pwm_out[0]_INST_0_i_51_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[0]_INST_0_i_95_n_0\,
      S(2) => \pwm_out[0]_INST_0_i_96_n_0\,
      S(1) => \pwm_out[0]_INST_0_i_97_n_0\,
      S(0) => \pwm_out[0]_INST_0_i_98_n_0\
    );
\pwm_out[0]_INST_0_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => counter_reg(30),
      I1 => period(30),
      I2 => period(31),
      O => \pwm_out[0]_INST_0_i_52_n_0\
    );
\pwm_out[0]_INST_0_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(28),
      I1 => period(28),
      I2 => period(29),
      I3 => counter_reg(29),
      O => \pwm_out[0]_INST_0_i_53_n_0\
    );
\pwm_out[0]_INST_0_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(26),
      I1 => period(26),
      I2 => period(27),
      I3 => counter_reg(27),
      O => \pwm_out[0]_INST_0_i_54_n_0\
    );
\pwm_out[0]_INST_0_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(24),
      I1 => period(24),
      I2 => period(25),
      I3 => counter_reg(25),
      O => \pwm_out[0]_INST_0_i_55_n_0\
    );
\pwm_out[0]_INST_0_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => counter_reg(30),
      I1 => period(30),
      I2 => period(31),
      O => \pwm_out[0]_INST_0_i_56_n_0\
    );
\pwm_out[0]_INST_0_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(28),
      I1 => period(28),
      I2 => counter_reg(29),
      I3 => period(29),
      O => \pwm_out[0]_INST_0_i_57_n_0\
    );
\pwm_out[0]_INST_0_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(26),
      I1 => period(26),
      I2 => counter_reg(27),
      I3 => period(27),
      O => \pwm_out[0]_INST_0_i_58_n_0\
    );
\pwm_out[0]_INST_0_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(24),
      I1 => period(24),
      I2 => counter_reg(25),
      I3 => period(25),
      O => \pwm_out[0]_INST_0_i_59_n_0\
    );
\pwm_out[0]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9900000000A599A5"
    )
        port map (
      I0 => duty_cycle(30),
      I1 => effective_value0(30),
      I2 => counter_reg(30),
      I3 => effective_value1,
      I4 => effective_value0(31),
      I5 => duty_cycle(31),
      O => \pwm_out[0]_INST_0_i_6_n_0\
    );
\pwm_out[0]_INST_0_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(27),
      I1 => period(27),
      O => \pwm_out[0]_INST_0_i_60_n_0\
    );
\pwm_out[0]_INST_0_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(26),
      I1 => period(26),
      O => \pwm_out[0]_INST_0_i_61_n_0\
    );
\pwm_out[0]_INST_0_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(25),
      I1 => period(25),
      O => \pwm_out[0]_INST_0_i_62_n_0\
    );
\pwm_out[0]_INST_0_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(24),
      I1 => period(24),
      O => \pwm_out[0]_INST_0_i_63_n_0\
    );
\pwm_out[0]_INST_0_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(6),
      I1 => effective_value1,
      I2 => counter_reg(6),
      I3 => effective_value0(6),
      I4 => effective_value(7),
      I5 => duty_cycle(7),
      O => \pwm_out[0]_INST_0_i_64_n_0\
    );
\pwm_out[0]_INST_0_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(4),
      I1 => effective_value1,
      I2 => counter_reg(4),
      I3 => effective_value0(4),
      I4 => effective_value(5),
      I5 => duty_cycle(5),
      O => \pwm_out[0]_INST_0_i_65_n_0\
    );
\pwm_out[0]_INST_0_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(2),
      I1 => effective_value1,
      I2 => counter_reg(2),
      I3 => effective_value0(2),
      I4 => effective_value(3),
      I5 => duty_cycle(3),
      O => \pwm_out[0]_INST_0_i_66_n_0\
    );
\pwm_out[0]_INST_0_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(0),
      I1 => effective_value1,
      I2 => counter_reg(0),
      I3 => effective_value0(0),
      I4 => effective_value(1),
      I5 => duty_cycle(1),
      O => \pwm_out[0]_INST_0_i_67_n_0\
    );
\pwm_out[0]_INST_0_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(6),
      I1 => effective_value0(6),
      I2 => counter_reg(6),
      I3 => effective_value1,
      I4 => \pwm_out[0]_INST_0_i_105_n_0\,
      O => \pwm_out[0]_INST_0_i_68_n_0\
    );
\pwm_out[0]_INST_0_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(4),
      I1 => effective_value0(4),
      I2 => counter_reg(4),
      I3 => effective_value1,
      I4 => \pwm_out[0]_INST_0_i_106_n_0\,
      O => \pwm_out[0]_INST_0_i_69_n_0\
    );
\pwm_out[0]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(28),
      I1 => effective_value0(28),
      I2 => counter_reg(28),
      I3 => effective_value1,
      I4 => \pwm_out[0]_INST_0_i_25_n_0\,
      O => \pwm_out[0]_INST_0_i_7_n_0\
    );
\pwm_out[0]_INST_0_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(2),
      I1 => effective_value0(2),
      I2 => counter_reg(2),
      I3 => effective_value1,
      I4 => \pwm_out[0]_INST_0_i_107_n_0\,
      O => \pwm_out[0]_INST_0_i_70_n_0\
    );
\pwm_out[0]_INST_0_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(0),
      I1 => effective_value0(0),
      I2 => counter_reg(0),
      I3 => effective_value1,
      I4 => \pwm_out[0]_INST_0_i_108_n_0\,
      O => \pwm_out[0]_INST_0_i_71_n_0\
    );
\pwm_out[0]_INST_0_i_72\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[0]_INST_0_i_75_n_0\,
      CO(3) => \pwm_out[0]_INST_0_i_72_n_0\,
      CO(2) => \pwm_out[0]_INST_0_i_72_n_1\,
      CO(1) => \pwm_out[0]_INST_0_i_72_n_2\,
      CO(0) => \pwm_out[0]_INST_0_i_72_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(15 downto 12),
      O(3 downto 0) => effective_value0(15 downto 12),
      S(3) => \pwm_out[0]_INST_0_i_109_n_0\,
      S(2) => \pwm_out[0]_INST_0_i_110_n_0\,
      S(1) => \pwm_out[0]_INST_0_i_111_n_0\,
      S(0) => \pwm_out[0]_INST_0_i_112_n_0\
    );
\pwm_out[0]_INST_0_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(15),
      I1 => counter_reg(15),
      I2 => effective_value1,
      O => effective_value(15)
    );
\pwm_out[0]_INST_0_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(13),
      I1 => counter_reg(13),
      I2 => effective_value1,
      O => effective_value(13)
    );
\pwm_out[0]_INST_0_i_75\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[0]_INST_0_i_99_n_0\,
      CO(3) => \pwm_out[0]_INST_0_i_75_n_0\,
      CO(2) => \pwm_out[0]_INST_0_i_75_n_1\,
      CO(1) => \pwm_out[0]_INST_0_i_75_n_2\,
      CO(0) => \pwm_out[0]_INST_0_i_75_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(11 downto 8),
      O(3 downto 0) => effective_value0(11 downto 8),
      S(3) => \pwm_out[0]_INST_0_i_113_n_0\,
      S(2) => \pwm_out[0]_INST_0_i_114_n_0\,
      S(1) => \pwm_out[0]_INST_0_i_115_n_0\,
      S(0) => \pwm_out[0]_INST_0_i_116_n_0\
    );
\pwm_out[0]_INST_0_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(11),
      I1 => counter_reg(11),
      I2 => effective_value1,
      O => effective_value(11)
    );
\pwm_out[0]_INST_0_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(9),
      I1 => counter_reg(9),
      I2 => effective_value1,
      O => effective_value(9)
    );
\pwm_out[0]_INST_0_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => counter_reg(15),
      I2 => effective_value0(15),
      I3 => duty_cycle(15),
      O => \pwm_out[0]_INST_0_i_78_n_0\
    );
\pwm_out[0]_INST_0_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => counter_reg(13),
      I2 => effective_value0(13),
      I3 => duty_cycle(13),
      O => \pwm_out[0]_INST_0_i_79_n_0\
    );
\pwm_out[0]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(26),
      I1 => effective_value0(26),
      I2 => counter_reg(26),
      I3 => effective_value1,
      I4 => \pwm_out[0]_INST_0_i_26_n_0\,
      O => \pwm_out[0]_INST_0_i_8_n_0\
    );
\pwm_out[0]_INST_0_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => counter_reg(11),
      I2 => effective_value0(11),
      I3 => duty_cycle(11),
      O => \pwm_out[0]_INST_0_i_80_n_0\
    );
\pwm_out[0]_INST_0_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => counter_reg(9),
      I2 => effective_value0(9),
      I3 => duty_cycle(9),
      O => \pwm_out[0]_INST_0_i_81_n_0\
    );
\pwm_out[0]_INST_0_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(23),
      I1 => period(23),
      O => \pwm_out[0]_INST_0_i_82_n_0\
    );
\pwm_out[0]_INST_0_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(22),
      I1 => period(22),
      O => \pwm_out[0]_INST_0_i_83_n_0\
    );
\pwm_out[0]_INST_0_i_84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(21),
      I1 => period(21),
      O => \pwm_out[0]_INST_0_i_84_n_0\
    );
\pwm_out[0]_INST_0_i_85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(20),
      I1 => period(20),
      O => \pwm_out[0]_INST_0_i_85_n_0\
    );
\pwm_out[0]_INST_0_i_86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(19),
      I1 => period(19),
      O => \pwm_out[0]_INST_0_i_86_n_0\
    );
\pwm_out[0]_INST_0_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(18),
      I1 => period(18),
      O => \pwm_out[0]_INST_0_i_87_n_0\
    );
\pwm_out[0]_INST_0_i_88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(17),
      I1 => period(17),
      O => \pwm_out[0]_INST_0_i_88_n_0\
    );
\pwm_out[0]_INST_0_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(16),
      I1 => period(16),
      O => \pwm_out[0]_INST_0_i_89_n_0\
    );
\pwm_out[0]_INST_0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(24),
      I1 => effective_value0(24),
      I2 => counter_reg(24),
      I3 => effective_value1,
      I4 => \pwm_out[0]_INST_0_i_27_n_0\,
      O => \pwm_out[0]_INST_0_i_9_n_0\
    );
\pwm_out[0]_INST_0_i_90\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[0]_INST_0_i_117_n_0\,
      CO(3) => \pwm_out[0]_INST_0_i_90_n_0\,
      CO(2) => \pwm_out[0]_INST_0_i_90_n_1\,
      CO(1) => \pwm_out[0]_INST_0_i_90_n_2\,
      CO(0) => \pwm_out[0]_INST_0_i_90_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[0]_INST_0_i_118_n_0\,
      DI(2) => \pwm_out[0]_INST_0_i_119_n_0\,
      DI(1) => \pwm_out[0]_INST_0_i_120_n_0\,
      DI(0) => \pwm_out[0]_INST_0_i_121_n_0\,
      O(3 downto 0) => \NLW_pwm_out[0]_INST_0_i_90_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[0]_INST_0_i_122_n_0\,
      S(2) => \pwm_out[0]_INST_0_i_123_n_0\,
      S(1) => \pwm_out[0]_INST_0_i_124_n_0\,
      S(0) => \pwm_out[0]_INST_0_i_125_n_0\
    );
\pwm_out[0]_INST_0_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(22),
      I1 => period(22),
      I2 => period(23),
      I3 => counter_reg(23),
      O => \pwm_out[0]_INST_0_i_91_n_0\
    );
\pwm_out[0]_INST_0_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(20),
      I1 => period(20),
      I2 => period(21),
      I3 => counter_reg(21),
      O => \pwm_out[0]_INST_0_i_92_n_0\
    );
\pwm_out[0]_INST_0_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(18),
      I1 => period(18),
      I2 => period(19),
      I3 => counter_reg(19),
      O => \pwm_out[0]_INST_0_i_93_n_0\
    );
\pwm_out[0]_INST_0_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(16),
      I1 => period(16),
      I2 => period(17),
      I3 => counter_reg(17),
      O => \pwm_out[0]_INST_0_i_94_n_0\
    );
\pwm_out[0]_INST_0_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(22),
      I1 => period(22),
      I2 => counter_reg(23),
      I3 => period(23),
      O => \pwm_out[0]_INST_0_i_95_n_0\
    );
\pwm_out[0]_INST_0_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(20),
      I1 => period(20),
      I2 => counter_reg(21),
      I3 => period(21),
      O => \pwm_out[0]_INST_0_i_96_n_0\
    );
\pwm_out[0]_INST_0_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(18),
      I1 => period(18),
      I2 => counter_reg(19),
      I3 => period(19),
      O => \pwm_out[0]_INST_0_i_97_n_0\
    );
\pwm_out[0]_INST_0_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(16),
      I1 => period(16),
      I2 => counter_reg(17),
      I3 => period(17),
      O => \pwm_out[0]_INST_0_i_98_n_0\
    );
\pwm_out[0]_INST_0_i_99\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[0]_INST_0_i_102_n_0\,
      CO(3) => \pwm_out[0]_INST_0_i_99_n_0\,
      CO(2) => \pwm_out[0]_INST_0_i_99_n_1\,
      CO(1) => \pwm_out[0]_INST_0_i_99_n_2\,
      CO(0) => \pwm_out[0]_INST_0_i_99_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(7 downto 4),
      O(3 downto 0) => effective_value0(7 downto 4),
      S(3) => \pwm_out[0]_INST_0_i_126_n_0\,
      S(2) => \pwm_out[0]_INST_0_i_127_n_0\,
      S(1) => \pwm_out[0]_INST_0_i_128_n_0\,
      S(0) => \pwm_out[0]_INST_0_i_129_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sodar19_pwm_top_0_1_pwm_generator_0 is
  port (
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[20]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[24]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[28]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[29]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pwm_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    period : in STD_LOGIC_VECTOR ( 29 downto 0 );
    phase : in STD_LOGIC_VECTOR ( 0 to 0 );
    duty_cycle : in STD_LOGIC_VECTOR ( 31 downto 0 );
    minusOp_25 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O17 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \pwm_out[10]_INST_0_i_82_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[10]_INST_0_i_82_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[10]_INST_0_i_82_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[10]_INST_0_i_84_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[10]_INST_0_i_39_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[10]_INST_0_i_37_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[10]_INST_0_i_18_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[10]_INST_0_i_16_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[10]_INST_0_i_9_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[10]_INST_0_i_7_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sodar19_pwm_top_0_1_pwm_generator_0 : entity is "pwm_generator";
end sodar19_pwm_top_0_1_pwm_generator_0;

architecture STRUCTURE of sodar19_pwm_top_0_1_pwm_generator_0 is
  signal \^o\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal clear : STD_LOGIC;
  signal \counter[0]_i_10__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_11__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_12__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_14__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_15__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_16__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_17__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_18__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_19__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_20__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_21__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_26__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_27__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_28__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_29__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_30__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_31__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_32__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_33__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_47__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_48__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_49__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_50__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_51__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_52__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_53__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_54__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_6__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_7__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_8__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_9__9_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter_reg[0]_i_13__9_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__9_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__9_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__9_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__9_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__9_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__9_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__9_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__9_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__9_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__9_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__9_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__9_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__9_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__9_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__9_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__9_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__9_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__9_n_7\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__9_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__9_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__9_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__9_n_3\ : STD_LOGIC;
  signal \^counter_reg[12]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[12]_i_1__9_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__9_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__9_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__9_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__9_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__9_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__9_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__9_n_7\ : STD_LOGIC;
  signal \^counter_reg[16]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[16]_i_1__9_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__9_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__9_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__9_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__9_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__9_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__9_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__9_n_7\ : STD_LOGIC;
  signal \^counter_reg[20]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[20]_i_1__9_n_0\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__9_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__9_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__9_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__9_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__9_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__9_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__9_n_7\ : STD_LOGIC;
  signal \^counter_reg[24]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[24]_i_1__9_n_0\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__9_n_1\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__9_n_2\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__9_n_3\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__9_n_4\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__9_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__9_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__9_n_7\ : STD_LOGIC;
  signal \^counter_reg[28]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[28]_i_1__9_n_1\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__9_n_2\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__9_n_3\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__9_n_4\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__9_n_5\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__9_n_6\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__9_n_7\ : STD_LOGIC;
  signal \^counter_reg[29]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \counter_reg[4]_i_1__9_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__9_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__9_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__9_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__9_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__9_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__9_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__9_n_7\ : STD_LOGIC;
  signal \^counter_reg[8]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[8]_i_1__9_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__9_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__9_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__9_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__9_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__9_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__9_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__9_n_7\ : STD_LOGIC;
  signal effective_value : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal effective_value0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal effective_value1 : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_10_n_1\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_10_n_2\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_10_n_3\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_111_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_117_n_1\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_117_n_2\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_117_n_3\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_121_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_122_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_123_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_124_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_125_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_128_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_128_n_1\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_128_n_2\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_128_n_3\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_130_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_130_n_1\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_130_n_2\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_130_n_3\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_132_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_132_n_1\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_132_n_2\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_132_n_3\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_137_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_143_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_144_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_145_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_146_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_151_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_152_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_153_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_154_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_162_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_162_n_1\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_162_n_2\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_162_n_3\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_163_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_164_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_165_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_166_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_167_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_168_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_169_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_170_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_183_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_184_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_185_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_186_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_187_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_190_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_191_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_19_n_3\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_202_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_203_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_204_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_205_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_206_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_207_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_208_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_209_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_20_n_1\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_20_n_2\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_20_n_3\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_21_n_1\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_21_n_2\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_21_n_3\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_22_n_1\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_22_n_2\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_22_n_3\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_24_n_1\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_24_n_2\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_24_n_3\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_26_n_1\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_26_n_2\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_26_n_3\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_31_n_1\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_31_n_2\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_31_n_3\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_40_n_1\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_40_n_2\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_40_n_3\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_42_n_1\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_42_n_2\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_42_n_3\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_44_n_1\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_44_n_2\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_44_n_3\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_46_n_1\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_46_n_2\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_46_n_3\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_58_n_1\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_58_n_2\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_58_n_3\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_85_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_86_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_87_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_87_n_1\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_87_n_2\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_87_n_3\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_89_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_89_n_1\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_89_n_2\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_89_n_3\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_91_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_91_n_1\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_91_n_2\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_91_n_3\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_93_n_1\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_93_n_2\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_93_n_3\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_n_1\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_n_2\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_n_3\ : STD_LOGIC;
  signal \NLW_counter_reg[0]_i_13__9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_1__9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_25__9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_3__9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[28]_i_1__9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[10]_INST_0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[10]_INST_0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[10]_INST_0_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[10]_INST_0_i_117_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[10]_INST_0_i_130_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_pwm_out[10]_INST_0_i_162_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[10]_INST_0_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_pwm_out[10]_INST_0_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pwm_out[10]_INST_0_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[10]_INST_0_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[10]_INST_0_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[10]_INST_0_i_58_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pwm_out[10]_INST_0_i_129\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \pwm_out[10]_INST_0_i_131\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \pwm_out[10]_INST_0_i_133\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \pwm_out[10]_INST_0_i_134\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \pwm_out[10]_INST_0_i_135\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \pwm_out[10]_INST_0_i_136\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \pwm_out[10]_INST_0_i_137\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \pwm_out[10]_INST_0_i_138\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \pwm_out[10]_INST_0_i_23\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \pwm_out[10]_INST_0_i_25\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \pwm_out[10]_INST_0_i_27\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \pwm_out[10]_INST_0_i_28\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \pwm_out[10]_INST_0_i_29\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \pwm_out[10]_INST_0_i_30\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \pwm_out[10]_INST_0_i_41\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \pwm_out[10]_INST_0_i_43\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \pwm_out[10]_INST_0_i_45\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \pwm_out[10]_INST_0_i_47\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \pwm_out[10]_INST_0_i_48\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \pwm_out[10]_INST_0_i_49\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \pwm_out[10]_INST_0_i_50\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \pwm_out[10]_INST_0_i_51\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \pwm_out[10]_INST_0_i_88\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \pwm_out[10]_INST_0_i_90\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \pwm_out[10]_INST_0_i_92\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \pwm_out[10]_INST_0_i_94\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \pwm_out[10]_INST_0_i_95\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \pwm_out[10]_INST_0_i_96\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \pwm_out[10]_INST_0_i_97\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \pwm_out[10]_INST_0_i_98\ : label is "soft_lutpair19";
begin
  O(2 downto 0) <= \^o\(2 downto 0);
  \counter_reg[12]_0\(3 downto 0) <= \^counter_reg[12]_0\(3 downto 0);
  \counter_reg[16]_0\(3 downto 0) <= \^counter_reg[16]_0\(3 downto 0);
  \counter_reg[20]_0\(3 downto 0) <= \^counter_reg[20]_0\(3 downto 0);
  \counter_reg[24]_0\(3 downto 0) <= \^counter_reg[24]_0\(3 downto 0);
  \counter_reg[28]_0\(3 downto 0) <= \^counter_reg[28]_0\(3 downto 0);
  \counter_reg[29]_0\(1 downto 0) <= \^counter_reg[29]_0\(1 downto 0);
  \counter_reg[8]_0\(3 downto 0) <= \^counter_reg[8]_0\(3 downto 0);
\counter[0]_i_10__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(26),
      I1 => minusOp_25(25),
      I2 => counter_reg(27),
      I3 => minusOp_25(26),
      O => \counter[0]_i_10__9_n_0\
    );
\counter[0]_i_11__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(24),
      I1 => minusOp_25(23),
      I2 => counter_reg(25),
      I3 => minusOp_25(24),
      O => \counter[0]_i_11__9_n_0\
    );
\counter[0]_i_12__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_12__9_n_0\
    );
\counter[0]_i_14__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(22),
      I1 => minusOp_25(21),
      I2 => minusOp_25(22),
      I3 => counter_reg(23),
      O => \counter[0]_i_14__9_n_0\
    );
\counter[0]_i_15__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(20),
      I1 => minusOp_25(19),
      I2 => minusOp_25(20),
      I3 => counter_reg(21),
      O => \counter[0]_i_15__9_n_0\
    );
\counter[0]_i_16__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(18),
      I1 => minusOp_25(17),
      I2 => minusOp_25(18),
      I3 => counter_reg(19),
      O => \counter[0]_i_16__9_n_0\
    );
\counter[0]_i_17__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(16),
      I1 => minusOp_25(15),
      I2 => minusOp_25(16),
      I3 => counter_reg(17),
      O => \counter[0]_i_17__9_n_0\
    );
\counter[0]_i_18__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(22),
      I1 => minusOp_25(21),
      I2 => counter_reg(23),
      I3 => minusOp_25(22),
      O => \counter[0]_i_18__9_n_0\
    );
\counter[0]_i_19__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(20),
      I1 => minusOp_25(19),
      I2 => counter_reg(21),
      I3 => minusOp_25(20),
      O => \counter[0]_i_19__9_n_0\
    );
\counter[0]_i_20__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(18),
      I1 => minusOp_25(17),
      I2 => counter_reg(19),
      I3 => minusOp_25(18),
      O => \counter[0]_i_20__9_n_0\
    );
\counter[0]_i_21__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(16),
      I1 => minusOp_25(15),
      I2 => counter_reg(17),
      I3 => minusOp_25(16),
      O => \counter[0]_i_21__9_n_0\
    );
\counter[0]_i_26__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(14),
      I1 => minusOp_25(13),
      I2 => minusOp_25(14),
      I3 => counter_reg(15),
      O => \counter[0]_i_26__9_n_0\
    );
\counter[0]_i_27__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(12),
      I1 => minusOp_25(11),
      I2 => minusOp_25(12),
      I3 => counter_reg(13),
      O => \counter[0]_i_27__9_n_0\
    );
\counter[0]_i_28__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(10),
      I1 => minusOp_25(9),
      I2 => minusOp_25(10),
      I3 => counter_reg(11),
      O => \counter[0]_i_28__9_n_0\
    );
\counter[0]_i_29__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(8),
      I1 => minusOp_25(7),
      I2 => minusOp_25(8),
      I3 => counter_reg(9),
      O => \counter[0]_i_29__9_n_0\
    );
\counter[0]_i_30__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(14),
      I1 => minusOp_25(13),
      I2 => counter_reg(15),
      I3 => minusOp_25(14),
      O => \counter[0]_i_30__9_n_0\
    );
\counter[0]_i_31__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(12),
      I1 => minusOp_25(11),
      I2 => counter_reg(13),
      I3 => minusOp_25(12),
      O => \counter[0]_i_31__9_n_0\
    );
\counter[0]_i_32__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(10),
      I1 => minusOp_25(9),
      I2 => counter_reg(11),
      I3 => minusOp_25(10),
      O => \counter[0]_i_32__9_n_0\
    );
\counter[0]_i_33__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(8),
      I1 => minusOp_25(7),
      I2 => counter_reg(9),
      I3 => minusOp_25(8),
      O => \counter[0]_i_33__9_n_0\
    );
\counter[0]_i_47__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(6),
      I1 => minusOp_25(5),
      I2 => minusOp_25(6),
      I3 => counter_reg(7),
      O => \counter[0]_i_47__9_n_0\
    );
\counter[0]_i_48__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(4),
      I1 => minusOp_25(3),
      I2 => minusOp_25(4),
      I3 => counter_reg(5),
      O => \counter[0]_i_48__9_n_0\
    );
\counter[0]_i_49__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(2),
      I1 => minusOp_25(1),
      I2 => minusOp_25(2),
      I3 => counter_reg(3),
      O => \counter[0]_i_49__9_n_0\
    );
\counter[0]_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(30),
      I1 => minusOp_25(29),
      I2 => minusOp_25(30),
      I3 => counter_reg(31),
      O => \counter[0]_i_4__9_n_0\
    );
\counter[0]_i_50__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => period(0),
      I1 => counter_reg(0),
      I2 => minusOp_25(0),
      I3 => counter_reg(1),
      O => \counter[0]_i_50__9_n_0\
    );
\counter[0]_i_51__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(6),
      I1 => minusOp_25(5),
      I2 => counter_reg(7),
      I3 => minusOp_25(6),
      O => \counter[0]_i_51__9_n_0\
    );
\counter[0]_i_52__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(4),
      I1 => minusOp_25(3),
      I2 => counter_reg(5),
      I3 => minusOp_25(4),
      O => \counter[0]_i_52__9_n_0\
    );
\counter[0]_i_53__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(2),
      I1 => minusOp_25(1),
      I2 => counter_reg(3),
      I3 => minusOp_25(2),
      O => \counter[0]_i_53__9_n_0\
    );
\counter[0]_i_54__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => counter_reg(1),
      I1 => minusOp_25(0),
      I2 => period(0),
      I3 => counter_reg(0),
      O => \counter[0]_i_54__13_n_0\
    );
\counter[0]_i_5__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(28),
      I1 => minusOp_25(27),
      I2 => minusOp_25(28),
      I3 => counter_reg(29),
      O => \counter[0]_i_5__9_n_0\
    );
\counter[0]_i_6__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(26),
      I1 => minusOp_25(25),
      I2 => minusOp_25(26),
      I3 => counter_reg(27),
      O => \counter[0]_i_6__9_n_0\
    );
\counter[0]_i_7__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(24),
      I1 => minusOp_25(23),
      I2 => minusOp_25(24),
      I3 => counter_reg(25),
      O => \counter[0]_i_7__9_n_0\
    );
\counter[0]_i_8__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(30),
      I1 => minusOp_25(29),
      I2 => counter_reg(31),
      I3 => minusOp_25(30),
      O => \counter[0]_i_8__9_n_0\
    );
\counter[0]_i_9__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(28),
      I1 => minusOp_25(27),
      I2 => counter_reg(29),
      I3 => minusOp_25(28),
      O => \counter[0]_i_9__9_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__9_n_7\,
      Q => counter_reg(0),
      R => clear
    );
\counter_reg[0]_i_13__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_25__9_n_0\,
      CO(3) => \counter_reg[0]_i_13__9_n_0\,
      CO(2) => \counter_reg[0]_i_13__9_n_1\,
      CO(1) => \counter_reg[0]_i_13__9_n_2\,
      CO(0) => \counter_reg[0]_i_13__9_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_26__9_n_0\,
      DI(2) => \counter[0]_i_27__9_n_0\,
      DI(1) => \counter[0]_i_28__9_n_0\,
      DI(0) => \counter[0]_i_29__9_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_13__9_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_30__9_n_0\,
      S(2) => \counter[0]_i_31__9_n_0\,
      S(1) => \counter[0]_i_32__9_n_0\,
      S(0) => \counter[0]_i_33__9_n_0\
    );
\counter_reg[0]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_3__9_n_0\,
      CO(3) => clear,
      CO(2) => \counter_reg[0]_i_1__9_n_1\,
      CO(1) => \counter_reg[0]_i_1__9_n_2\,
      CO(0) => \counter_reg[0]_i_1__9_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_4__9_n_0\,
      DI(2) => \counter[0]_i_5__9_n_0\,
      DI(1) => \counter[0]_i_6__9_n_0\,
      DI(0) => \counter[0]_i_7__9_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_1__9_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_8__9_n_0\,
      S(2) => \counter[0]_i_9__9_n_0\,
      S(1) => \counter[0]_i_10__9_n_0\,
      S(0) => \counter[0]_i_11__9_n_0\
    );
\counter_reg[0]_i_25__9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_25__9_n_0\,
      CO(2) => \counter_reg[0]_i_25__9_n_1\,
      CO(1) => \counter_reg[0]_i_25__9_n_2\,
      CO(0) => \counter_reg[0]_i_25__9_n_3\,
      CYINIT => '1',
      DI(3) => \counter[0]_i_47__9_n_0\,
      DI(2) => \counter[0]_i_48__9_n_0\,
      DI(1) => \counter[0]_i_49__9_n_0\,
      DI(0) => \counter[0]_i_50__9_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_25__9_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_51__9_n_0\,
      S(2) => \counter[0]_i_52__9_n_0\,
      S(1) => \counter[0]_i_53__9_n_0\,
      S(0) => \counter[0]_i_54__13_n_0\
    );
\counter_reg[0]_i_2__9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_2__9_n_0\,
      CO(2) => \counter_reg[0]_i_2__9_n_1\,
      CO(1) => \counter_reg[0]_i_2__9_n_2\,
      CO(0) => \counter_reg[0]_i_2__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_reg[0]_i_2__9_n_4\,
      O(2) => \counter_reg[0]_i_2__9_n_5\,
      O(1) => \counter_reg[0]_i_2__9_n_6\,
      O(0) => \counter_reg[0]_i_2__9_n_7\,
      S(3 downto 1) => counter_reg(3 downto 1),
      S(0) => \counter[0]_i_12__9_n_0\
    );
\counter_reg[0]_i_3__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_13__9_n_0\,
      CO(3) => \counter_reg[0]_i_3__9_n_0\,
      CO(2) => \counter_reg[0]_i_3__9_n_1\,
      CO(1) => \counter_reg[0]_i_3__9_n_2\,
      CO(0) => \counter_reg[0]_i_3__9_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_14__9_n_0\,
      DI(2) => \counter[0]_i_15__9_n_0\,
      DI(1) => \counter[0]_i_16__9_n_0\,
      DI(0) => \counter[0]_i_17__9_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_3__9_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_18__9_n_0\,
      S(2) => \counter[0]_i_19__9_n_0\,
      S(1) => \counter[0]_i_20__9_n_0\,
      S(0) => \counter[0]_i_21__9_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__9_n_5\,
      Q => counter_reg(10),
      R => clear
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__9_n_4\,
      Q => counter_reg(11),
      R => clear
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__9_n_7\,
      Q => counter_reg(12),
      R => clear
    );
\counter_reg[12]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1__9_n_0\,
      CO(3) => \counter_reg[12]_i_1__9_n_0\,
      CO(2) => \counter_reg[12]_i_1__9_n_1\,
      CO(1) => \counter_reg[12]_i_1__9_n_2\,
      CO(0) => \counter_reg[12]_i_1__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_1__9_n_4\,
      O(2) => \counter_reg[12]_i_1__9_n_5\,
      O(1) => \counter_reg[12]_i_1__9_n_6\,
      O(0) => \counter_reg[12]_i_1__9_n_7\,
      S(3 downto 0) => counter_reg(15 downto 12)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__9_n_6\,
      Q => counter_reg(13),
      R => clear
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__9_n_5\,
      Q => counter_reg(14),
      R => clear
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__9_n_4\,
      Q => counter_reg(15),
      R => clear
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__9_n_7\,
      Q => counter_reg(16),
      R => clear
    );
\counter_reg[16]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_1__9_n_0\,
      CO(3) => \counter_reg[16]_i_1__9_n_0\,
      CO(2) => \counter_reg[16]_i_1__9_n_1\,
      CO(1) => \counter_reg[16]_i_1__9_n_2\,
      CO(0) => \counter_reg[16]_i_1__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_1__9_n_4\,
      O(2) => \counter_reg[16]_i_1__9_n_5\,
      O(1) => \counter_reg[16]_i_1__9_n_6\,
      O(0) => \counter_reg[16]_i_1__9_n_7\,
      S(3 downto 0) => counter_reg(19 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__9_n_6\,
      Q => counter_reg(17),
      R => clear
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__9_n_5\,
      Q => counter_reg(18),
      R => clear
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__9_n_4\,
      Q => counter_reg(19),
      R => clear
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__9_n_6\,
      Q => counter_reg(1),
      R => clear
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__9_n_7\,
      Q => counter_reg(20),
      R => clear
    );
\counter_reg[20]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_1__9_n_0\,
      CO(3) => \counter_reg[20]_i_1__9_n_0\,
      CO(2) => \counter_reg[20]_i_1__9_n_1\,
      CO(1) => \counter_reg[20]_i_1__9_n_2\,
      CO(0) => \counter_reg[20]_i_1__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_1__9_n_4\,
      O(2) => \counter_reg[20]_i_1__9_n_5\,
      O(1) => \counter_reg[20]_i_1__9_n_6\,
      O(0) => \counter_reg[20]_i_1__9_n_7\,
      S(3 downto 0) => counter_reg(23 downto 20)
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__9_n_6\,
      Q => counter_reg(21),
      R => clear
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__9_n_5\,
      Q => counter_reg(22),
      R => clear
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__9_n_4\,
      Q => counter_reg(23),
      R => clear
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__9_n_7\,
      Q => counter_reg(24),
      R => clear
    );
\counter_reg[24]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[20]_i_1__9_n_0\,
      CO(3) => \counter_reg[24]_i_1__9_n_0\,
      CO(2) => \counter_reg[24]_i_1__9_n_1\,
      CO(1) => \counter_reg[24]_i_1__9_n_2\,
      CO(0) => \counter_reg[24]_i_1__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[24]_i_1__9_n_4\,
      O(2) => \counter_reg[24]_i_1__9_n_5\,
      O(1) => \counter_reg[24]_i_1__9_n_6\,
      O(0) => \counter_reg[24]_i_1__9_n_7\,
      S(3 downto 0) => counter_reg(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__9_n_6\,
      Q => counter_reg(25),
      R => clear
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__9_n_5\,
      Q => counter_reg(26),
      R => clear
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__9_n_4\,
      Q => counter_reg(27),
      R => clear
    );
\counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__9_n_7\,
      Q => counter_reg(28),
      R => clear
    );
\counter_reg[28]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[24]_i_1__9_n_0\,
      CO(3) => \NLW_counter_reg[28]_i_1__9_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[28]_i_1__9_n_1\,
      CO(1) => \counter_reg[28]_i_1__9_n_2\,
      CO(0) => \counter_reg[28]_i_1__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[28]_i_1__9_n_4\,
      O(2) => \counter_reg[28]_i_1__9_n_5\,
      O(1) => \counter_reg[28]_i_1__9_n_6\,
      O(0) => \counter_reg[28]_i_1__9_n_7\,
      S(3 downto 0) => counter_reg(31 downto 28)
    );
\counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__9_n_6\,
      Q => counter_reg(29),
      R => clear
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__9_n_5\,
      Q => counter_reg(2),
      R => clear
    );
\counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__9_n_5\,
      Q => counter_reg(30),
      R => clear
    );
\counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__9_n_4\,
      Q => counter_reg(31),
      R => clear
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__9_n_4\,
      Q => counter_reg(3),
      R => clear
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__9_n_7\,
      Q => counter_reg(4),
      R => clear
    );
\counter_reg[4]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_2__9_n_0\,
      CO(3) => \counter_reg[4]_i_1__9_n_0\,
      CO(2) => \counter_reg[4]_i_1__9_n_1\,
      CO(1) => \counter_reg[4]_i_1__9_n_2\,
      CO(0) => \counter_reg[4]_i_1__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_1__9_n_4\,
      O(2) => \counter_reg[4]_i_1__9_n_5\,
      O(1) => \counter_reg[4]_i_1__9_n_6\,
      O(0) => \counter_reg[4]_i_1__9_n_7\,
      S(3 downto 0) => counter_reg(7 downto 4)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__9_n_6\,
      Q => counter_reg(5),
      R => clear
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__9_n_5\,
      Q => counter_reg(6),
      R => clear
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__9_n_4\,
      Q => counter_reg(7),
      R => clear
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__9_n_7\,
      Q => counter_reg(8),
      R => clear
    );
\counter_reg[8]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1__9_n_0\,
      CO(3) => \counter_reg[8]_i_1__9_n_0\,
      CO(2) => \counter_reg[8]_i_1__9_n_1\,
      CO(1) => \counter_reg[8]_i_1__9_n_2\,
      CO(0) => \counter_reg[8]_i_1__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_1__9_n_4\,
      O(2) => \counter_reg[8]_i_1__9_n_5\,
      O(1) => \counter_reg[8]_i_1__9_n_6\,
      O(0) => \counter_reg[8]_i_1__9_n_7\,
      S(3 downto 0) => counter_reg(11 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__9_n_6\,
      Q => counter_reg(9),
      R => clear
    );
\pwm_out[10]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[10]_INST_0_i_1_n_0\,
      CO(3) => pwm_out(0),
      CO(2) => \pwm_out[10]_INST_0_n_1\,
      CO(1) => \pwm_out[10]_INST_0_n_2\,
      CO(0) => \pwm_out[10]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[10]_INST_0_i_2_n_0\,
      DI(2) => \pwm_out[10]_INST_0_i_3_n_0\,
      DI(1) => \pwm_out[10]_INST_0_i_4_n_0\,
      DI(0) => \pwm_out[10]_INST_0_i_5_n_0\,
      O(3 downto 0) => \NLW_pwm_out[10]_INST_0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[10]_INST_0_i_6_n_0\,
      S(2) => \pwm_out[10]_INST_0_i_7_n_0\,
      S(1) => \pwm_out[10]_INST_0_i_8_n_0\,
      S(0) => \pwm_out[10]_INST_0_i_9_n_0\
    );
\pwm_out[10]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[10]_INST_0_i_10_n_0\,
      CO(3) => \pwm_out[10]_INST_0_i_1_n_0\,
      CO(2) => \pwm_out[10]_INST_0_i_1_n_1\,
      CO(1) => \pwm_out[10]_INST_0_i_1_n_2\,
      CO(0) => \pwm_out[10]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[10]_INST_0_i_11_n_0\,
      DI(2) => \pwm_out[10]_INST_0_i_12_n_0\,
      DI(1) => \pwm_out[10]_INST_0_i_13_n_0\,
      DI(0) => \pwm_out[10]_INST_0_i_14_n_0\,
      O(3 downto 0) => \NLW_pwm_out[10]_INST_0_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[10]_INST_0_i_15_n_0\,
      S(2) => \pwm_out[10]_INST_0_i_16_n_0\,
      S(1) => \pwm_out[10]_INST_0_i_17_n_0\,
      S(0) => \pwm_out[10]_INST_0_i_18_n_0\
    );
\pwm_out[10]_INST_0_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[10]_INST_0_i_31_n_0\,
      CO(3) => \pwm_out[10]_INST_0_i_10_n_0\,
      CO(2) => \pwm_out[10]_INST_0_i_10_n_1\,
      CO(1) => \pwm_out[10]_INST_0_i_10_n_2\,
      CO(0) => \pwm_out[10]_INST_0_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[10]_INST_0_i_32_n_0\,
      DI(2) => \pwm_out[10]_INST_0_i_33_n_0\,
      DI(1) => \pwm_out[10]_INST_0_i_34_n_0\,
      DI(0) => \pwm_out[10]_INST_0_i_35_n_0\,
      O(3 downto 0) => \NLW_pwm_out[10]_INST_0_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[10]_INST_0_i_36_n_0\,
      S(2) => \pwm_out[10]_INST_0_i_37_n_0\,
      S(1) => \pwm_out[10]_INST_0_i_38_n_0\,
      S(0) => \pwm_out[10]_INST_0_i_39_n_0\
    );
\pwm_out[10]_INST_0_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(20),
      I1 => O17(18),
      O => \pwm_out[10]_INST_0_i_103_n_0\
    );
\pwm_out[10]_INST_0_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(19),
      I1 => O17(17),
      O => \pwm_out[10]_INST_0_i_104_n_0\
    );
\pwm_out[10]_INST_0_i_105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(18),
      I1 => O17(16),
      O => \pwm_out[10]_INST_0_i_105_n_0\
    );
\pwm_out[10]_INST_0_i_106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(17),
      I1 => O17(15),
      O => \pwm_out[10]_INST_0_i_106_n_0\
    );
\pwm_out[10]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(22),
      I1 => effective_value1,
      I2 => \^counter_reg[24]_0\(1),
      I3 => effective_value0(22),
      I4 => effective_value(23),
      I5 => duty_cycle(23),
      O => \pwm_out[10]_INST_0_i_11_n_0\
    );
\pwm_out[10]_INST_0_i_111\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(16),
      I1 => O17(14),
      O => \pwm_out[10]_INST_0_i_111_n_0\
    );
\pwm_out[10]_INST_0_i_112\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(15),
      I1 => O17(13),
      O => \pwm_out[10]_INST_0_i_112_n_0\
    );
\pwm_out[10]_INST_0_i_113\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(14),
      I1 => O17(12),
      O => \pwm_out[10]_INST_0_i_113_n_0\
    );
\pwm_out[10]_INST_0_i_114\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(13),
      I1 => O17(11),
      O => \pwm_out[10]_INST_0_i_114_n_0\
    );
\pwm_out[10]_INST_0_i_117\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[10]_INST_0_i_162_n_0\,
      CO(3) => \pwm_out[10]_INST_0_i_117_n_0\,
      CO(2) => \pwm_out[10]_INST_0_i_117_n_1\,
      CO(1) => \pwm_out[10]_INST_0_i_117_n_2\,
      CO(0) => \pwm_out[10]_INST_0_i_117_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[10]_INST_0_i_163_n_0\,
      DI(2) => \pwm_out[10]_INST_0_i_164_n_0\,
      DI(1) => \pwm_out[10]_INST_0_i_165_n_0\,
      DI(0) => \pwm_out[10]_INST_0_i_166_n_0\,
      O(3 downto 0) => \NLW_pwm_out[10]_INST_0_i_117_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[10]_INST_0_i_167_n_0\,
      S(2) => \pwm_out[10]_INST_0_i_168_n_0\,
      S(1) => \pwm_out[10]_INST_0_i_169_n_0\,
      S(0) => \pwm_out[10]_INST_0_i_170_n_0\
    );
\pwm_out[10]_INST_0_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[24]_0\(1),
      I1 => period(22),
      I2 => period(23),
      I3 => \^counter_reg[24]_0\(2),
      O => \pwm_out[10]_INST_0_i_118_n_0\
    );
\pwm_out[10]_INST_0_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[20]_0\(3),
      I1 => period(20),
      I2 => period(21),
      I3 => \^counter_reg[24]_0\(0),
      O => \pwm_out[10]_INST_0_i_119_n_0\
    );
\pwm_out[10]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(20),
      I1 => effective_value1,
      I2 => \^counter_reg[20]_0\(3),
      I3 => effective_value0(20),
      I4 => effective_value(21),
      I5 => duty_cycle(21),
      O => \pwm_out[10]_INST_0_i_12_n_0\
    );
\pwm_out[10]_INST_0_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[20]_0\(1),
      I1 => period(18),
      I2 => period(19),
      I3 => \^counter_reg[20]_0\(2),
      O => \pwm_out[10]_INST_0_i_120_n_0\
    );
\pwm_out[10]_INST_0_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[16]_0\(3),
      I1 => period(16),
      I2 => period(17),
      I3 => \^counter_reg[20]_0\(0),
      O => \pwm_out[10]_INST_0_i_121_n_0\
    );
\pwm_out[10]_INST_0_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[24]_0\(1),
      I1 => period(22),
      I2 => \^counter_reg[24]_0\(2),
      I3 => period(23),
      O => \pwm_out[10]_INST_0_i_122_n_0\
    );
\pwm_out[10]_INST_0_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[20]_0\(3),
      I1 => period(20),
      I2 => \^counter_reg[24]_0\(0),
      I3 => period(21),
      O => \pwm_out[10]_INST_0_i_123_n_0\
    );
\pwm_out[10]_INST_0_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[20]_0\(1),
      I1 => period(18),
      I2 => \^counter_reg[20]_0\(2),
      I3 => period(19),
      O => \pwm_out[10]_INST_0_i_124_n_0\
    );
\pwm_out[10]_INST_0_i_125\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[16]_0\(3),
      I1 => period(16),
      I2 => \^counter_reg[20]_0\(0),
      I3 => period(17),
      O => \pwm_out[10]_INST_0_i_125_n_0\
    );
\pwm_out[10]_INST_0_i_128\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[10]_INST_0_i_132_n_0\,
      CO(3) => \pwm_out[10]_INST_0_i_128_n_0\,
      CO(2) => \pwm_out[10]_INST_0_i_128_n_1\,
      CO(1) => \pwm_out[10]_INST_0_i_128_n_2\,
      CO(0) => \pwm_out[10]_INST_0_i_128_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^counter_reg[8]_0\(2 downto 0),
      DI(0) => \^o\(2),
      O(3 downto 0) => effective_value0(7 downto 4),
      S(3 downto 0) => \pwm_out[10]_INST_0_i_84_0\(3 downto 0)
    );
\pwm_out[10]_INST_0_i_129\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(7),
      I1 => \^counter_reg[8]_0\(2),
      I2 => effective_value1,
      O => effective_value(7)
    );
\pwm_out[10]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(18),
      I1 => effective_value1,
      I2 => \^counter_reg[20]_0\(1),
      I3 => effective_value0(18),
      I4 => effective_value(19),
      I5 => duty_cycle(19),
      O => \pwm_out[10]_INST_0_i_13_n_0\
    );
\pwm_out[10]_INST_0_i_130\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[10]_INST_0_i_130_n_0\,
      CO(2) => \pwm_out[10]_INST_0_i_130_n_1\,
      CO(1) => \pwm_out[10]_INST_0_i_130_n_2\,
      CO(0) => \pwm_out[10]_INST_0_i_130_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(4 downto 1),
      O(3 downto 1) => \^o\(2 downto 0),
      O(0) => \NLW_pwm_out[10]_INST_0_i_130_O_UNCONNECTED\(0),
      S(3) => \pwm_out[10]_INST_0_i_183_n_0\,
      S(2) => \pwm_out[10]_INST_0_i_184_n_0\,
      S(1) => \pwm_out[10]_INST_0_i_185_n_0\,
      S(0) => \pwm_out[10]_INST_0_i_186_n_0\
    );
\pwm_out[10]_INST_0_i_131\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(5),
      I1 => \^counter_reg[8]_0\(0),
      I2 => effective_value1,
      O => effective_value(5)
    );
\pwm_out[10]_INST_0_i_132\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[10]_INST_0_i_132_n_0\,
      CO(2) => \pwm_out[10]_INST_0_i_132_n_1\,
      CO(1) => \pwm_out[10]_INST_0_i_132_n_2\,
      CO(0) => \pwm_out[10]_INST_0_i_132_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^o\(1 downto 0),
      DI(1) => \pwm_out[10]_INST_0_i_187_n_0\,
      DI(0) => counter_reg(0),
      O(3 downto 0) => effective_value0(3 downto 0),
      S(3 downto 2) => \pwm_out[10]_INST_0_i_82_2\(1 downto 0),
      S(1) => \pwm_out[10]_INST_0_i_190_n_0\,
      S(0) => \pwm_out[10]_INST_0_i_191_n_0\
    );
\pwm_out[10]_INST_0_i_133\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(3),
      I1 => \^o\(1),
      I2 => effective_value1,
      O => effective_value(3)
    );
\pwm_out[10]_INST_0_i_134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA3C"
    )
        port map (
      I0 => effective_value0(1),
      I1 => counter_reg(1),
      I2 => phase(0),
      I3 => effective_value1,
      O => effective_value(1)
    );
\pwm_out[10]_INST_0_i_135\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[8]_0\(2),
      I2 => effective_value0(7),
      I3 => duty_cycle(7),
      O => \pwm_out[10]_INST_0_i_135_n_0\
    );
\pwm_out[10]_INST_0_i_136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[8]_0\(0),
      I2 => effective_value0(5),
      I3 => duty_cycle(5),
      O => \pwm_out[10]_INST_0_i_136_n_0\
    );
\pwm_out[10]_INST_0_i_137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^o\(1),
      I2 => effective_value0(3),
      I3 => duty_cycle(3),
      O => \pwm_out[10]_INST_0_i_137_n_0\
    );
\pwm_out[10]_INST_0_i_138\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE1441EB"
    )
        port map (
      I0 => effective_value1,
      I1 => phase(0),
      I2 => counter_reg(1),
      I3 => effective_value0(1),
      I4 => duty_cycle(1),
      O => \pwm_out[10]_INST_0_i_138_n_0\
    );
\pwm_out[10]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(16),
      I1 => effective_value1,
      I2 => \^counter_reg[16]_0\(3),
      I3 => effective_value0(16),
      I4 => effective_value(17),
      I5 => duty_cycle(17),
      O => \pwm_out[10]_INST_0_i_14_n_0\
    );
\pwm_out[10]_INST_0_i_143\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(12),
      I1 => O17(10),
      O => \pwm_out[10]_INST_0_i_143_n_0\
    );
\pwm_out[10]_INST_0_i_144\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(11),
      I1 => O17(9),
      O => \pwm_out[10]_INST_0_i_144_n_0\
    );
\pwm_out[10]_INST_0_i_145\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(10),
      I1 => O17(8),
      O => \pwm_out[10]_INST_0_i_145_n_0\
    );
\pwm_out[10]_INST_0_i_146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(9),
      I1 => O17(7),
      O => \pwm_out[10]_INST_0_i_146_n_0\
    );
\pwm_out[10]_INST_0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(22),
      I1 => effective_value0(22),
      I2 => \^counter_reg[24]_0\(1),
      I3 => effective_value1,
      I4 => \pwm_out[10]_INST_0_i_48_n_0\,
      O => \pwm_out[10]_INST_0_i_15_n_0\
    );
\pwm_out[10]_INST_0_i_151\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(8),
      I1 => O17(6),
      O => \pwm_out[10]_INST_0_i_151_n_0\
    );
\pwm_out[10]_INST_0_i_152\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(7),
      I1 => O17(5),
      O => \pwm_out[10]_INST_0_i_152_n_0\
    );
\pwm_out[10]_INST_0_i_153\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(6),
      I1 => O17(4),
      O => \pwm_out[10]_INST_0_i_153_n_0\
    );
\pwm_out[10]_INST_0_i_154\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(5),
      I1 => O17(3),
      O => \pwm_out[10]_INST_0_i_154_n_0\
    );
\pwm_out[10]_INST_0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(20),
      I1 => effective_value0(20),
      I2 => \^counter_reg[20]_0\(3),
      I3 => effective_value1,
      I4 => \pwm_out[10]_INST_0_i_49_n_0\,
      O => \pwm_out[10]_INST_0_i_16_n_0\
    );
\pwm_out[10]_INST_0_i_162\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[10]_INST_0_i_162_n_0\,
      CO(2) => \pwm_out[10]_INST_0_i_162_n_1\,
      CO(1) => \pwm_out[10]_INST_0_i_162_n_2\,
      CO(0) => \pwm_out[10]_INST_0_i_162_n_3\,
      CYINIT => '1',
      DI(3) => \pwm_out[10]_INST_0_i_202_n_0\,
      DI(2) => \pwm_out[10]_INST_0_i_203_n_0\,
      DI(1) => \pwm_out[10]_INST_0_i_204_n_0\,
      DI(0) => \pwm_out[10]_INST_0_i_205_n_0\,
      O(3 downto 0) => \NLW_pwm_out[10]_INST_0_i_162_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[10]_INST_0_i_206_n_0\,
      S(2) => \pwm_out[10]_INST_0_i_207_n_0\,
      S(1) => \pwm_out[10]_INST_0_i_208_n_0\,
      S(0) => \pwm_out[10]_INST_0_i_209_n_0\
    );
\pwm_out[10]_INST_0_i_163\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[16]_0\(1),
      I1 => period(14),
      I2 => period(15),
      I3 => \^counter_reg[16]_0\(2),
      O => \pwm_out[10]_INST_0_i_163_n_0\
    );
\pwm_out[10]_INST_0_i_164\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[12]_0\(3),
      I1 => period(12),
      I2 => period(13),
      I3 => \^counter_reg[16]_0\(0),
      O => \pwm_out[10]_INST_0_i_164_n_0\
    );
\pwm_out[10]_INST_0_i_165\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[12]_0\(1),
      I1 => period(10),
      I2 => period(11),
      I3 => \^counter_reg[12]_0\(2),
      O => \pwm_out[10]_INST_0_i_165_n_0\
    );
\pwm_out[10]_INST_0_i_166\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[8]_0\(3),
      I1 => period(8),
      I2 => period(9),
      I3 => \^counter_reg[12]_0\(0),
      O => \pwm_out[10]_INST_0_i_166_n_0\
    );
\pwm_out[10]_INST_0_i_167\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[16]_0\(1),
      I1 => period(14),
      I2 => \^counter_reg[16]_0\(2),
      I3 => period(15),
      O => \pwm_out[10]_INST_0_i_167_n_0\
    );
\pwm_out[10]_INST_0_i_168\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[12]_0\(3),
      I1 => period(12),
      I2 => \^counter_reg[16]_0\(0),
      I3 => period(13),
      O => \pwm_out[10]_INST_0_i_168_n_0\
    );
\pwm_out[10]_INST_0_i_169\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[12]_0\(1),
      I1 => period(10),
      I2 => \^counter_reg[12]_0\(2),
      I3 => period(11),
      O => \pwm_out[10]_INST_0_i_169_n_0\
    );
\pwm_out[10]_INST_0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(18),
      I1 => effective_value0(18),
      I2 => \^counter_reg[20]_0\(1),
      I3 => effective_value1,
      I4 => \pwm_out[10]_INST_0_i_50_n_0\,
      O => \pwm_out[10]_INST_0_i_17_n_0\
    );
\pwm_out[10]_INST_0_i_170\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[8]_0\(3),
      I1 => period(8),
      I2 => \^counter_reg[12]_0\(0),
      I3 => period(9),
      O => \pwm_out[10]_INST_0_i_170_n_0\
    );
\pwm_out[10]_INST_0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(16),
      I1 => effective_value0(16),
      I2 => \^counter_reg[16]_0\(3),
      I3 => effective_value1,
      I4 => \pwm_out[10]_INST_0_i_51_n_0\,
      O => \pwm_out[10]_INST_0_i_18_n_0\
    );
\pwm_out[10]_INST_0_i_183\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(4),
      I1 => O17(2),
      O => \pwm_out[10]_INST_0_i_183_n_0\
    );
\pwm_out[10]_INST_0_i_184\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(3),
      I1 => O17(1),
      O => \pwm_out[10]_INST_0_i_184_n_0\
    );
\pwm_out[10]_INST_0_i_185\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(2),
      I1 => O17(0),
      O => \pwm_out[10]_INST_0_i_185_n_0\
    );
\pwm_out[10]_INST_0_i_186\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(1),
      I1 => phase(0),
      O => \pwm_out[10]_INST_0_i_186_n_0\
    );
\pwm_out[10]_INST_0_i_187\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(1),
      I1 => phase(0),
      O => \pwm_out[10]_INST_0_i_187_n_0\
    );
\pwm_out[10]_INST_0_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[10]_INST_0_i_22_n_0\,
      CO(3 downto 1) => \NLW_pwm_out[10]_INST_0_i_19_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \pwm_out[10]_INST_0_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => counter_reg(29),
      O(3 downto 2) => \NLW_pwm_out[10]_INST_0_i_19_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^counter_reg[29]_0\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \pwm_out[10]_INST_0_i_52_n_0\,
      S(0) => \pwm_out[10]_INST_0_i_53_n_0\
    );
\pwm_out[10]_INST_0_i_190\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => phase(0),
      I1 => counter_reg(1),
      I2 => period(1),
      O => \pwm_out[10]_INST_0_i_190_n_0\
    );
\pwm_out[10]_INST_0_i_191\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(0),
      I1 => period(0),
      O => \pwm_out[10]_INST_0_i_191_n_0\
    );
\pwm_out[10]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AFF0022000A0022"
    )
        port map (
      I0 => duty_cycle(30),
      I1 => \^counter_reg[29]_0\(1),
      I2 => effective_value0(30),
      I3 => duty_cycle(31),
      I4 => effective_value1,
      I5 => effective_value0(31),
      O => \pwm_out[10]_INST_0_i_2_n_0\
    );
\pwm_out[10]_INST_0_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[10]_INST_0_i_24_n_0\,
      CO(3) => \NLW_pwm_out[10]_INST_0_i_20_CO_UNCONNECTED\(3),
      CO(2) => \pwm_out[10]_INST_0_i_20_n_1\,
      CO(1) => \pwm_out[10]_INST_0_i_20_n_2\,
      CO(0) => \pwm_out[10]_INST_0_i_20_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => \^counter_reg[29]_0\(1 downto 0),
      DI(0) => \^counter_reg[28]_0\(3),
      O(3 downto 0) => effective_value0(31 downto 28),
      S(3 downto 0) => \pwm_out[10]_INST_0_i_7_0\(3 downto 0)
    );
\pwm_out[10]_INST_0_i_202\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[8]_0\(1),
      I1 => period(6),
      I2 => period(7),
      I3 => \^counter_reg[8]_0\(2),
      O => \pwm_out[10]_INST_0_i_202_n_0\
    );
\pwm_out[10]_INST_0_i_203\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o\(2),
      I1 => period(4),
      I2 => period(5),
      I3 => \^counter_reg[8]_0\(0),
      O => \pwm_out[10]_INST_0_i_203_n_0\
    );
\pwm_out[10]_INST_0_i_204\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o\(0),
      I1 => period(2),
      I2 => period(3),
      I3 => \^o\(1),
      O => \pwm_out[10]_INST_0_i_204_n_0\
    );
\pwm_out[10]_INST_0_i_205\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"022F2F02"
    )
        port map (
      I0 => counter_reg(0),
      I1 => period(0),
      I2 => period(1),
      I3 => counter_reg(1),
      I4 => phase(0),
      O => \pwm_out[10]_INST_0_i_205_n_0\
    );
\pwm_out[10]_INST_0_i_206\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[8]_0\(1),
      I1 => period(6),
      I2 => \^counter_reg[8]_0\(2),
      I3 => period(7),
      O => \pwm_out[10]_INST_0_i_206_n_0\
    );
\pwm_out[10]_INST_0_i_207\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o\(2),
      I1 => period(4),
      I2 => \^counter_reg[8]_0\(0),
      I3 => period(5),
      O => \pwm_out[10]_INST_0_i_207_n_0\
    );
\pwm_out[10]_INST_0_i_208\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o\(0),
      I1 => period(2),
      I2 => \^o\(1),
      I3 => period(3),
      O => \pwm_out[10]_INST_0_i_208_n_0\
    );
\pwm_out[10]_INST_0_i_209\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09909009"
    )
        port map (
      I0 => counter_reg(0),
      I1 => period(0),
      I2 => counter_reg(1),
      I3 => phase(0),
      I4 => period(1),
      O => \pwm_out[10]_INST_0_i_209_n_0\
    );
\pwm_out[10]_INST_0_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[10]_INST_0_i_58_n_0\,
      CO(3) => effective_value1,
      CO(2) => \pwm_out[10]_INST_0_i_21_n_1\,
      CO(1) => \pwm_out[10]_INST_0_i_21_n_2\,
      CO(0) => \pwm_out[10]_INST_0_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[10]_INST_0_i_82_0\(0),
      DI(2) => \pwm_out[10]_INST_0_i_60_n_0\,
      DI(1) => \pwm_out[10]_INST_0_i_61_n_0\,
      DI(0) => \pwm_out[10]_INST_0_i_62_n_0\,
      O(3 downto 0) => \NLW_pwm_out[10]_INST_0_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[10]_INST_0_i_82_1\(0),
      S(2) => \pwm_out[10]_INST_0_i_64_n_0\,
      S(1) => \pwm_out[10]_INST_0_i_65_n_0\,
      S(0) => \pwm_out[10]_INST_0_i_66_n_0\
    );
\pwm_out[10]_INST_0_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[10]_INST_0_i_26_n_0\,
      CO(3) => \pwm_out[10]_INST_0_i_22_n_0\,
      CO(2) => \pwm_out[10]_INST_0_i_22_n_1\,
      CO(1) => \pwm_out[10]_INST_0_i_22_n_2\,
      CO(0) => \pwm_out[10]_INST_0_i_22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(28 downto 25),
      O(3 downto 0) => \^counter_reg[28]_0\(3 downto 0),
      S(3) => \pwm_out[10]_INST_0_i_67_n_0\,
      S(2) => \pwm_out[10]_INST_0_i_68_n_0\,
      S(1) => \pwm_out[10]_INST_0_i_69_n_0\,
      S(0) => \pwm_out[10]_INST_0_i_70_n_0\
    );
\pwm_out[10]_INST_0_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(29),
      I1 => \^counter_reg[29]_0\(0),
      I2 => effective_value1,
      O => effective_value(29)
    );
\pwm_out[10]_INST_0_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[10]_INST_0_i_40_n_0\,
      CO(3) => \pwm_out[10]_INST_0_i_24_n_0\,
      CO(2) => \pwm_out[10]_INST_0_i_24_n_1\,
      CO(1) => \pwm_out[10]_INST_0_i_24_n_2\,
      CO(0) => \pwm_out[10]_INST_0_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^counter_reg[28]_0\(2 downto 0),
      DI(0) => \^counter_reg[24]_0\(3),
      O(3 downto 0) => effective_value0(27 downto 24),
      S(3 downto 0) => \pwm_out[10]_INST_0_i_9_0\(3 downto 0)
    );
\pwm_out[10]_INST_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(27),
      I1 => \^counter_reg[28]_0\(2),
      I2 => effective_value1,
      O => effective_value(27)
    );
\pwm_out[10]_INST_0_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[10]_INST_0_i_42_n_0\,
      CO(3) => \pwm_out[10]_INST_0_i_26_n_0\,
      CO(2) => \pwm_out[10]_INST_0_i_26_n_1\,
      CO(1) => \pwm_out[10]_INST_0_i_26_n_2\,
      CO(0) => \pwm_out[10]_INST_0_i_26_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(24 downto 21),
      O(3 downto 0) => \^counter_reg[24]_0\(3 downto 0),
      S(3) => \pwm_out[10]_INST_0_i_75_n_0\,
      S(2) => \pwm_out[10]_INST_0_i_76_n_0\,
      S(1) => \pwm_out[10]_INST_0_i_77_n_0\,
      S(0) => \pwm_out[10]_INST_0_i_78_n_0\
    );
\pwm_out[10]_INST_0_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(25),
      I1 => \^counter_reg[28]_0\(0),
      I2 => effective_value1,
      O => effective_value(25)
    );
\pwm_out[10]_INST_0_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[29]_0\(0),
      I2 => effective_value0(29),
      I3 => duty_cycle(29),
      O => \pwm_out[10]_INST_0_i_28_n_0\
    );
\pwm_out[10]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[28]_0\(2),
      I2 => effective_value0(27),
      I3 => duty_cycle(27),
      O => \pwm_out[10]_INST_0_i_29_n_0\
    );
\pwm_out[10]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(28),
      I1 => effective_value1,
      I2 => \^counter_reg[28]_0\(3),
      I3 => effective_value0(28),
      I4 => effective_value(29),
      I5 => duty_cycle(29),
      O => \pwm_out[10]_INST_0_i_3_n_0\
    );
\pwm_out[10]_INST_0_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[28]_0\(0),
      I2 => effective_value0(25),
      I3 => duty_cycle(25),
      O => \pwm_out[10]_INST_0_i_30_n_0\
    );
\pwm_out[10]_INST_0_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[10]_INST_0_i_31_n_0\,
      CO(2) => \pwm_out[10]_INST_0_i_31_n_1\,
      CO(1) => \pwm_out[10]_INST_0_i_31_n_2\,
      CO(0) => \pwm_out[10]_INST_0_i_31_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[10]_INST_0_i_79_n_0\,
      DI(2) => \pwm_out[10]_INST_0_i_80_n_0\,
      DI(1) => \pwm_out[10]_INST_0_i_81_n_0\,
      DI(0) => \pwm_out[10]_INST_0_i_82_n_0\,
      O(3 downto 0) => \NLW_pwm_out[10]_INST_0_i_31_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[10]_INST_0_i_83_n_0\,
      S(2) => \pwm_out[10]_INST_0_i_84_n_0\,
      S(1) => \pwm_out[10]_INST_0_i_85_n_0\,
      S(0) => \pwm_out[10]_INST_0_i_86_n_0\
    );
\pwm_out[10]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(14),
      I1 => effective_value1,
      I2 => \^counter_reg[16]_0\(1),
      I3 => effective_value0(14),
      I4 => effective_value(15),
      I5 => duty_cycle(15),
      O => \pwm_out[10]_INST_0_i_32_n_0\
    );
\pwm_out[10]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(12),
      I1 => effective_value1,
      I2 => \^counter_reg[12]_0\(3),
      I3 => effective_value0(12),
      I4 => effective_value(13),
      I5 => duty_cycle(13),
      O => \pwm_out[10]_INST_0_i_33_n_0\
    );
\pwm_out[10]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(10),
      I1 => effective_value1,
      I2 => \^counter_reg[12]_0\(1),
      I3 => effective_value0(10),
      I4 => effective_value(11),
      I5 => duty_cycle(11),
      O => \pwm_out[10]_INST_0_i_34_n_0\
    );
\pwm_out[10]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(8),
      I1 => effective_value1,
      I2 => \^counter_reg[8]_0\(3),
      I3 => effective_value0(8),
      I4 => effective_value(9),
      I5 => duty_cycle(9),
      O => \pwm_out[10]_INST_0_i_35_n_0\
    );
\pwm_out[10]_INST_0_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(14),
      I1 => effective_value0(14),
      I2 => \^counter_reg[16]_0\(1),
      I3 => effective_value1,
      I4 => \pwm_out[10]_INST_0_i_95_n_0\,
      O => \pwm_out[10]_INST_0_i_36_n_0\
    );
\pwm_out[10]_INST_0_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(12),
      I1 => effective_value0(12),
      I2 => \^counter_reg[12]_0\(3),
      I3 => effective_value1,
      I4 => \pwm_out[10]_INST_0_i_96_n_0\,
      O => \pwm_out[10]_INST_0_i_37_n_0\
    );
\pwm_out[10]_INST_0_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(10),
      I1 => effective_value0(10),
      I2 => \^counter_reg[12]_0\(1),
      I3 => effective_value1,
      I4 => \pwm_out[10]_INST_0_i_97_n_0\,
      O => \pwm_out[10]_INST_0_i_38_n_0\
    );
\pwm_out[10]_INST_0_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(8),
      I1 => effective_value0(8),
      I2 => \^counter_reg[8]_0\(3),
      I3 => effective_value1,
      I4 => \pwm_out[10]_INST_0_i_98_n_0\,
      O => \pwm_out[10]_INST_0_i_39_n_0\
    );
\pwm_out[10]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(26),
      I1 => effective_value1,
      I2 => \^counter_reg[28]_0\(1),
      I3 => effective_value0(26),
      I4 => effective_value(27),
      I5 => duty_cycle(27),
      O => \pwm_out[10]_INST_0_i_4_n_0\
    );
\pwm_out[10]_INST_0_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[10]_INST_0_i_44_n_0\,
      CO(3) => \pwm_out[10]_INST_0_i_40_n_0\,
      CO(2) => \pwm_out[10]_INST_0_i_40_n_1\,
      CO(1) => \pwm_out[10]_INST_0_i_40_n_2\,
      CO(0) => \pwm_out[10]_INST_0_i_40_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^counter_reg[24]_0\(2 downto 0),
      DI(0) => \^counter_reg[20]_0\(3),
      O(3 downto 0) => effective_value0(23 downto 20),
      S(3 downto 0) => \pwm_out[10]_INST_0_i_16_0\(3 downto 0)
    );
\pwm_out[10]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(23),
      I1 => \^counter_reg[24]_0\(2),
      I2 => effective_value1,
      O => effective_value(23)
    );
\pwm_out[10]_INST_0_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[10]_INST_0_i_46_n_0\,
      CO(3) => \pwm_out[10]_INST_0_i_42_n_0\,
      CO(2) => \pwm_out[10]_INST_0_i_42_n_1\,
      CO(1) => \pwm_out[10]_INST_0_i_42_n_2\,
      CO(0) => \pwm_out[10]_INST_0_i_42_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(20 downto 17),
      O(3 downto 0) => \^counter_reg[20]_0\(3 downto 0),
      S(3) => \pwm_out[10]_INST_0_i_103_n_0\,
      S(2) => \pwm_out[10]_INST_0_i_104_n_0\,
      S(1) => \pwm_out[10]_INST_0_i_105_n_0\,
      S(0) => \pwm_out[10]_INST_0_i_106_n_0\
    );
\pwm_out[10]_INST_0_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(21),
      I1 => \^counter_reg[24]_0\(0),
      I2 => effective_value1,
      O => effective_value(21)
    );
\pwm_out[10]_INST_0_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[10]_INST_0_i_87_n_0\,
      CO(3) => \pwm_out[10]_INST_0_i_44_n_0\,
      CO(2) => \pwm_out[10]_INST_0_i_44_n_1\,
      CO(1) => \pwm_out[10]_INST_0_i_44_n_2\,
      CO(0) => \pwm_out[10]_INST_0_i_44_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^counter_reg[20]_0\(2 downto 0),
      DI(0) => \^counter_reg[16]_0\(3),
      O(3 downto 0) => effective_value0(19 downto 16),
      S(3 downto 0) => \pwm_out[10]_INST_0_i_18_0\(3 downto 0)
    );
\pwm_out[10]_INST_0_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(19),
      I1 => \^counter_reg[20]_0\(2),
      I2 => effective_value1,
      O => effective_value(19)
    );
\pwm_out[10]_INST_0_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[10]_INST_0_i_89_n_0\,
      CO(3) => \pwm_out[10]_INST_0_i_46_n_0\,
      CO(2) => \pwm_out[10]_INST_0_i_46_n_1\,
      CO(1) => \pwm_out[10]_INST_0_i_46_n_2\,
      CO(0) => \pwm_out[10]_INST_0_i_46_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(16 downto 13),
      O(3 downto 0) => \^counter_reg[16]_0\(3 downto 0),
      S(3) => \pwm_out[10]_INST_0_i_111_n_0\,
      S(2) => \pwm_out[10]_INST_0_i_112_n_0\,
      S(1) => \pwm_out[10]_INST_0_i_113_n_0\,
      S(0) => \pwm_out[10]_INST_0_i_114_n_0\
    );
\pwm_out[10]_INST_0_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(17),
      I1 => \^counter_reg[20]_0\(0),
      I2 => effective_value1,
      O => effective_value(17)
    );
\pwm_out[10]_INST_0_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[24]_0\(2),
      I2 => effective_value0(23),
      I3 => duty_cycle(23),
      O => \pwm_out[10]_INST_0_i_48_n_0\
    );
\pwm_out[10]_INST_0_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[24]_0\(0),
      I2 => effective_value0(21),
      I3 => duty_cycle(21),
      O => \pwm_out[10]_INST_0_i_49_n_0\
    );
\pwm_out[10]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(24),
      I1 => effective_value1,
      I2 => \^counter_reg[24]_0\(3),
      I3 => effective_value0(24),
      I4 => effective_value(25),
      I5 => duty_cycle(25),
      O => \pwm_out[10]_INST_0_i_5_n_0\
    );
\pwm_out[10]_INST_0_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[20]_0\(2),
      I2 => effective_value0(19),
      I3 => duty_cycle(19),
      O => \pwm_out[10]_INST_0_i_50_n_0\
    );
\pwm_out[10]_INST_0_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[20]_0\(0),
      I2 => effective_value0(17),
      I3 => duty_cycle(17),
      O => \pwm_out[10]_INST_0_i_51_n_0\
    );
\pwm_out[10]_INST_0_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(30),
      I1 => O17(28),
      O => \pwm_out[10]_INST_0_i_52_n_0\
    );
\pwm_out[10]_INST_0_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(29),
      I1 => O17(27),
      O => \pwm_out[10]_INST_0_i_53_n_0\
    );
\pwm_out[10]_INST_0_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[10]_INST_0_i_117_n_0\,
      CO(3) => \pwm_out[10]_INST_0_i_58_n_0\,
      CO(2) => \pwm_out[10]_INST_0_i_58_n_1\,
      CO(1) => \pwm_out[10]_INST_0_i_58_n_2\,
      CO(0) => \pwm_out[10]_INST_0_i_58_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[10]_INST_0_i_118_n_0\,
      DI(2) => \pwm_out[10]_INST_0_i_119_n_0\,
      DI(1) => \pwm_out[10]_INST_0_i_120_n_0\,
      DI(0) => \pwm_out[10]_INST_0_i_121_n_0\,
      O(3 downto 0) => \NLW_pwm_out[10]_INST_0_i_58_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[10]_INST_0_i_122_n_0\,
      S(2) => \pwm_out[10]_INST_0_i_123_n_0\,
      S(1) => \pwm_out[10]_INST_0_i_124_n_0\,
      S(0) => \pwm_out[10]_INST_0_i_125_n_0\
    );
\pwm_out[10]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9900000000A599A5"
    )
        port map (
      I0 => duty_cycle(30),
      I1 => effective_value0(30),
      I2 => \^counter_reg[29]_0\(1),
      I3 => effective_value1,
      I4 => effective_value0(31),
      I5 => duty_cycle(31),
      O => \pwm_out[10]_INST_0_i_6_n_0\
    );
\pwm_out[10]_INST_0_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[28]_0\(3),
      I1 => period(28),
      I2 => period(29),
      I3 => \^counter_reg[29]_0\(0),
      O => \pwm_out[10]_INST_0_i_60_n_0\
    );
\pwm_out[10]_INST_0_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[28]_0\(1),
      I1 => period(26),
      I2 => period(27),
      I3 => \^counter_reg[28]_0\(2),
      O => \pwm_out[10]_INST_0_i_61_n_0\
    );
\pwm_out[10]_INST_0_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[24]_0\(3),
      I1 => period(24),
      I2 => period(25),
      I3 => \^counter_reg[28]_0\(0),
      O => \pwm_out[10]_INST_0_i_62_n_0\
    );
\pwm_out[10]_INST_0_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[28]_0\(3),
      I1 => period(28),
      I2 => \^counter_reg[29]_0\(0),
      I3 => period(29),
      O => \pwm_out[10]_INST_0_i_64_n_0\
    );
\pwm_out[10]_INST_0_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[28]_0\(1),
      I1 => period(26),
      I2 => \^counter_reg[28]_0\(2),
      I3 => period(27),
      O => \pwm_out[10]_INST_0_i_65_n_0\
    );
\pwm_out[10]_INST_0_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[24]_0\(3),
      I1 => period(24),
      I2 => \^counter_reg[28]_0\(0),
      I3 => period(25),
      O => \pwm_out[10]_INST_0_i_66_n_0\
    );
\pwm_out[10]_INST_0_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(28),
      I1 => O17(26),
      O => \pwm_out[10]_INST_0_i_67_n_0\
    );
\pwm_out[10]_INST_0_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(27),
      I1 => O17(25),
      O => \pwm_out[10]_INST_0_i_68_n_0\
    );
\pwm_out[10]_INST_0_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(26),
      I1 => O17(24),
      O => \pwm_out[10]_INST_0_i_69_n_0\
    );
\pwm_out[10]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(28),
      I1 => effective_value0(28),
      I2 => \^counter_reg[28]_0\(3),
      I3 => effective_value1,
      I4 => \pwm_out[10]_INST_0_i_28_n_0\,
      O => \pwm_out[10]_INST_0_i_7_n_0\
    );
\pwm_out[10]_INST_0_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(25),
      I1 => O17(23),
      O => \pwm_out[10]_INST_0_i_70_n_0\
    );
\pwm_out[10]_INST_0_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(24),
      I1 => O17(22),
      O => \pwm_out[10]_INST_0_i_75_n_0\
    );
\pwm_out[10]_INST_0_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(23),
      I1 => O17(21),
      O => \pwm_out[10]_INST_0_i_76_n_0\
    );
\pwm_out[10]_INST_0_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(22),
      I1 => O17(20),
      O => \pwm_out[10]_INST_0_i_77_n_0\
    );
\pwm_out[10]_INST_0_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(21),
      I1 => O17(19),
      O => \pwm_out[10]_INST_0_i_78_n_0\
    );
\pwm_out[10]_INST_0_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(6),
      I1 => effective_value1,
      I2 => \^counter_reg[8]_0\(1),
      I3 => effective_value0(6),
      I4 => effective_value(7),
      I5 => duty_cycle(7),
      O => \pwm_out[10]_INST_0_i_79_n_0\
    );
\pwm_out[10]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(26),
      I1 => effective_value0(26),
      I2 => \^counter_reg[28]_0\(1),
      I3 => effective_value1,
      I4 => \pwm_out[10]_INST_0_i_29_n_0\,
      O => \pwm_out[10]_INST_0_i_8_n_0\
    );
\pwm_out[10]_INST_0_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(4),
      I1 => effective_value1,
      I2 => \^o\(2),
      I3 => effective_value0(4),
      I4 => effective_value(5),
      I5 => duty_cycle(5),
      O => \pwm_out[10]_INST_0_i_80_n_0\
    );
\pwm_out[10]_INST_0_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(2),
      I1 => effective_value1,
      I2 => \^o\(0),
      I3 => effective_value0(2),
      I4 => effective_value(3),
      I5 => duty_cycle(3),
      O => \pwm_out[10]_INST_0_i_81_n_0\
    );
\pwm_out[10]_INST_0_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(0),
      I1 => effective_value1,
      I2 => counter_reg(0),
      I3 => effective_value0(0),
      I4 => effective_value(1),
      I5 => duty_cycle(1),
      O => \pwm_out[10]_INST_0_i_82_n_0\
    );
\pwm_out[10]_INST_0_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(6),
      I1 => effective_value0(6),
      I2 => \^counter_reg[8]_0\(1),
      I3 => effective_value1,
      I4 => \pwm_out[10]_INST_0_i_135_n_0\,
      O => \pwm_out[10]_INST_0_i_83_n_0\
    );
\pwm_out[10]_INST_0_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(4),
      I1 => effective_value0(4),
      I2 => \^o\(2),
      I3 => effective_value1,
      I4 => \pwm_out[10]_INST_0_i_136_n_0\,
      O => \pwm_out[10]_INST_0_i_84_n_0\
    );
\pwm_out[10]_INST_0_i_85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(2),
      I1 => effective_value0(2),
      I2 => \^o\(0),
      I3 => effective_value1,
      I4 => \pwm_out[10]_INST_0_i_137_n_0\,
      O => \pwm_out[10]_INST_0_i_85_n_0\
    );
\pwm_out[10]_INST_0_i_86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(0),
      I1 => effective_value0(0),
      I2 => counter_reg(0),
      I3 => effective_value1,
      I4 => \pwm_out[10]_INST_0_i_138_n_0\,
      O => \pwm_out[10]_INST_0_i_86_n_0\
    );
\pwm_out[10]_INST_0_i_87\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[10]_INST_0_i_91_n_0\,
      CO(3) => \pwm_out[10]_INST_0_i_87_n_0\,
      CO(2) => \pwm_out[10]_INST_0_i_87_n_1\,
      CO(1) => \pwm_out[10]_INST_0_i_87_n_2\,
      CO(0) => \pwm_out[10]_INST_0_i_87_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^counter_reg[16]_0\(2 downto 0),
      DI(0) => \^counter_reg[12]_0\(3),
      O(3 downto 0) => effective_value0(15 downto 12),
      S(3 downto 0) => \pwm_out[10]_INST_0_i_37_0\(3 downto 0)
    );
\pwm_out[10]_INST_0_i_88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(15),
      I1 => \^counter_reg[16]_0\(2),
      I2 => effective_value1,
      O => effective_value(15)
    );
\pwm_out[10]_INST_0_i_89\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[10]_INST_0_i_93_n_0\,
      CO(3) => \pwm_out[10]_INST_0_i_89_n_0\,
      CO(2) => \pwm_out[10]_INST_0_i_89_n_1\,
      CO(1) => \pwm_out[10]_INST_0_i_89_n_2\,
      CO(0) => \pwm_out[10]_INST_0_i_89_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(12 downto 9),
      O(3 downto 0) => \^counter_reg[12]_0\(3 downto 0),
      S(3) => \pwm_out[10]_INST_0_i_143_n_0\,
      S(2) => \pwm_out[10]_INST_0_i_144_n_0\,
      S(1) => \pwm_out[10]_INST_0_i_145_n_0\,
      S(0) => \pwm_out[10]_INST_0_i_146_n_0\
    );
\pwm_out[10]_INST_0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(24),
      I1 => effective_value0(24),
      I2 => \^counter_reg[24]_0\(3),
      I3 => effective_value1,
      I4 => \pwm_out[10]_INST_0_i_30_n_0\,
      O => \pwm_out[10]_INST_0_i_9_n_0\
    );
\pwm_out[10]_INST_0_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(13),
      I1 => \^counter_reg[16]_0\(0),
      I2 => effective_value1,
      O => effective_value(13)
    );
\pwm_out[10]_INST_0_i_91\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[10]_INST_0_i_128_n_0\,
      CO(3) => \pwm_out[10]_INST_0_i_91_n_0\,
      CO(2) => \pwm_out[10]_INST_0_i_91_n_1\,
      CO(1) => \pwm_out[10]_INST_0_i_91_n_2\,
      CO(0) => \pwm_out[10]_INST_0_i_91_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^counter_reg[12]_0\(2 downto 0),
      DI(0) => \^counter_reg[8]_0\(3),
      O(3 downto 0) => effective_value0(11 downto 8),
      S(3 downto 0) => \pwm_out[10]_INST_0_i_39_0\(3 downto 0)
    );
\pwm_out[10]_INST_0_i_92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(11),
      I1 => \^counter_reg[12]_0\(2),
      I2 => effective_value1,
      O => effective_value(11)
    );
\pwm_out[10]_INST_0_i_93\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[10]_INST_0_i_130_n_0\,
      CO(3) => \pwm_out[10]_INST_0_i_93_n_0\,
      CO(2) => \pwm_out[10]_INST_0_i_93_n_1\,
      CO(1) => \pwm_out[10]_INST_0_i_93_n_2\,
      CO(0) => \pwm_out[10]_INST_0_i_93_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(8 downto 5),
      O(3 downto 0) => \^counter_reg[8]_0\(3 downto 0),
      S(3) => \pwm_out[10]_INST_0_i_151_n_0\,
      S(2) => \pwm_out[10]_INST_0_i_152_n_0\,
      S(1) => \pwm_out[10]_INST_0_i_153_n_0\,
      S(0) => \pwm_out[10]_INST_0_i_154_n_0\
    );
\pwm_out[10]_INST_0_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(9),
      I1 => \^counter_reg[12]_0\(0),
      I2 => effective_value1,
      O => effective_value(9)
    );
\pwm_out[10]_INST_0_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[16]_0\(2),
      I2 => effective_value0(15),
      I3 => duty_cycle(15),
      O => \pwm_out[10]_INST_0_i_95_n_0\
    );
\pwm_out[10]_INST_0_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[16]_0\(0),
      I2 => effective_value0(13),
      I3 => duty_cycle(13),
      O => \pwm_out[10]_INST_0_i_96_n_0\
    );
\pwm_out[10]_INST_0_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[12]_0\(2),
      I2 => effective_value0(11),
      I3 => duty_cycle(11),
      O => \pwm_out[10]_INST_0_i_97_n_0\
    );
\pwm_out[10]_INST_0_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[12]_0\(0),
      I2 => effective_value0(9),
      I3 => duty_cycle(9),
      O => \pwm_out[10]_INST_0_i_98_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sodar19_pwm_top_0_1_pwm_generator_1 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[29]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pwm_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    period : in STD_LOGIC_VECTOR ( 27 downto 0 );
    minusOp_26 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O18 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    duty_cycle : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pwm_out[11]_INST_0_i_8_0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    phase : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[11]_INST_0_i_82_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[11]_INST_0_i_82_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[11]_INST_0_i_7_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[11]_INST_0_i_7_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sodar19_pwm_top_0_1_pwm_generator_1 : entity is "pwm_generator";
end sodar19_pwm_top_0_1_pwm_generator_1;

architecture STRUCTURE of sodar19_pwm_top_0_1_pwm_generator_1 is
  signal \^o\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal clear : STD_LOGIC;
  signal \counter[0]_i_10__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_11__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_12__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_14__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_15__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_16__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_17__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_18__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_19__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_20__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_21__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_26__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_27__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_28__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_29__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_30__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_31__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_32__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_33__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_47__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_48__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_49__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_50__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_51__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_52__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_53__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_54__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_6__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_7__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_8__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_9__10_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter_reg[0]_i_13__10_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__10_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__10_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__10_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__10_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__10_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__10_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__10_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__10_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__10_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__10_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__10_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__10_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__10_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__10_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__10_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__10_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__10_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__10_n_7\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__10_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__10_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__10_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__10_n_3\ : STD_LOGIC;
  signal \^counter_reg[11]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[12]_i_1__10_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__10_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__10_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__10_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__10_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__10_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__10_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__10_n_7\ : STD_LOGIC;
  signal \^counter_reg[15]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[16]_i_1__10_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__10_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__10_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__10_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__10_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__10_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__10_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__10_n_7\ : STD_LOGIC;
  signal \^counter_reg[19]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[20]_i_1__10_n_0\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__10_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__10_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__10_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__10_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__10_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__10_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__10_n_7\ : STD_LOGIC;
  signal \^counter_reg[23]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[24]_i_1__10_n_0\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__10_n_1\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__10_n_2\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__10_n_3\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__10_n_4\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__10_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__10_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__10_n_7\ : STD_LOGIC;
  signal \^counter_reg[27]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[28]_i_1__10_n_1\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__10_n_2\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__10_n_3\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__10_n_4\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__10_n_5\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__10_n_6\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__10_n_7\ : STD_LOGIC;
  signal \^counter_reg[29]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_reg[4]_i_1__10_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__10_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__10_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__10_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__10_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__10_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__10_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__10_n_7\ : STD_LOGIC;
  signal \^counter_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[8]_i_1__10_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__10_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__10_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__10_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__10_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__10_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__10_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__10_n_7\ : STD_LOGIC;
  signal effective_value : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal effective_value0 : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal effective_value1 : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_10_n_1\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_10_n_2\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_10_n_3\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_113_n_1\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_113_n_2\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_113_n_3\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_115_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_121_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_123_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_123_n_1\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_123_n_2\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_123_n_3\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_127_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_127_n_1\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_127_n_2\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_127_n_3\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_131_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_132_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_133_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_134_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_137_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_143_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_144_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_145_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_146_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_158_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_158_n_1\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_158_n_2\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_158_n_3\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_159_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_160_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_161_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_162_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_163_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_164_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_165_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_166_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_171_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_172_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_173_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_174_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_179_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_180_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_181_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_182_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_199_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_19_n_2\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_19_n_3\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_200_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_201_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_202_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_203_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_204_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_205_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_206_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_20_n_1\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_20_n_2\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_20_n_3\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_21_n_1\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_21_n_2\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_21_n_3\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_23_n_1\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_23_n_2\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_23_n_3\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_30_n_1\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_30_n_2\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_30_n_3\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_39_n_1\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_39_n_2\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_39_n_3\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_43_n_1\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_43_n_2\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_43_n_3\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_58_n_1\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_58_n_2\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_58_n_3\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_83_n_1\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_83_n_2\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_83_n_3\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_87_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_87_n_1\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_87_n_2\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_87_n_3\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_91_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_92_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_94_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_n_1\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_n_2\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_n_3\ : STD_LOGIC;
  signal \NLW_counter_reg[0]_i_13__10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_1__10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_25__10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_3__10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[28]_i_1__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[11]_INST_0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[11]_INST_0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[11]_INST_0_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[11]_INST_0_i_113_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[11]_INST_0_i_158_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[11]_INST_0_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pwm_out[11]_INST_0_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[11]_INST_0_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[11]_INST_0_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[11]_INST_0_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[11]_INST_0_i_58_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pwm_out[11]_INST_0_i_125\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \pwm_out[11]_INST_0_i_126\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \pwm_out[11]_INST_0_i_129\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \pwm_out[11]_INST_0_i_130\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \pwm_out[11]_INST_0_i_131\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \pwm_out[11]_INST_0_i_132\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \pwm_out[11]_INST_0_i_133\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \pwm_out[11]_INST_0_i_134\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \pwm_out[11]_INST_0_i_22\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \pwm_out[11]_INST_0_i_25\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \pwm_out[11]_INST_0_i_26\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \pwm_out[11]_INST_0_i_27\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \pwm_out[11]_INST_0_i_28\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \pwm_out[11]_INST_0_i_29\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \pwm_out[11]_INST_0_i_41\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \pwm_out[11]_INST_0_i_42\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \pwm_out[11]_INST_0_i_45\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \pwm_out[11]_INST_0_i_46\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \pwm_out[11]_INST_0_i_47\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \pwm_out[11]_INST_0_i_48\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \pwm_out[11]_INST_0_i_49\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \pwm_out[11]_INST_0_i_50\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \pwm_out[11]_INST_0_i_85\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \pwm_out[11]_INST_0_i_86\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \pwm_out[11]_INST_0_i_89\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \pwm_out[11]_INST_0_i_90\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \pwm_out[11]_INST_0_i_91\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \pwm_out[11]_INST_0_i_92\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \pwm_out[11]_INST_0_i_93\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \pwm_out[11]_INST_0_i_94\ : label is "soft_lutpair34";
begin
  O(3 downto 0) <= \^o\(3 downto 0);
  \counter_reg[11]_0\(3 downto 0) <= \^counter_reg[11]_0\(3 downto 0);
  \counter_reg[15]_0\(3 downto 0) <= \^counter_reg[15]_0\(3 downto 0);
  \counter_reg[19]_0\(3 downto 0) <= \^counter_reg[19]_0\(3 downto 0);
  \counter_reg[23]_0\(3 downto 0) <= \^counter_reg[23]_0\(3 downto 0);
  \counter_reg[27]_0\(3 downto 0) <= \^counter_reg[27]_0\(3 downto 0);
  \counter_reg[29]_0\(2 downto 0) <= \^counter_reg[29]_0\(2 downto 0);
  \counter_reg[7]_0\(3 downto 0) <= \^counter_reg[7]_0\(3 downto 0);
\counter[0]_i_10__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(26),
      I1 => minusOp_26(25),
      I2 => counter_reg(27),
      I3 => minusOp_26(26),
      O => \counter[0]_i_10__10_n_0\
    );
\counter[0]_i_11__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(24),
      I1 => minusOp_26(23),
      I2 => counter_reg(25),
      I3 => minusOp_26(24),
      O => \counter[0]_i_11__10_n_0\
    );
\counter[0]_i_12__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_12__10_n_0\
    );
\counter[0]_i_14__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(22),
      I1 => minusOp_26(21),
      I2 => minusOp_26(22),
      I3 => counter_reg(23),
      O => \counter[0]_i_14__10_n_0\
    );
\counter[0]_i_15__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(20),
      I1 => minusOp_26(19),
      I2 => minusOp_26(20),
      I3 => counter_reg(21),
      O => \counter[0]_i_15__10_n_0\
    );
\counter[0]_i_16__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(18),
      I1 => minusOp_26(17),
      I2 => minusOp_26(18),
      I3 => counter_reg(19),
      O => \counter[0]_i_16__10_n_0\
    );
\counter[0]_i_17__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(16),
      I1 => minusOp_26(15),
      I2 => minusOp_26(16),
      I3 => counter_reg(17),
      O => \counter[0]_i_17__10_n_0\
    );
\counter[0]_i_18__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(22),
      I1 => minusOp_26(21),
      I2 => counter_reg(23),
      I3 => minusOp_26(22),
      O => \counter[0]_i_18__10_n_0\
    );
\counter[0]_i_19__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(20),
      I1 => minusOp_26(19),
      I2 => counter_reg(21),
      I3 => minusOp_26(20),
      O => \counter[0]_i_19__10_n_0\
    );
\counter[0]_i_20__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(18),
      I1 => minusOp_26(17),
      I2 => counter_reg(19),
      I3 => minusOp_26(18),
      O => \counter[0]_i_20__10_n_0\
    );
\counter[0]_i_21__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(16),
      I1 => minusOp_26(15),
      I2 => counter_reg(17),
      I3 => minusOp_26(16),
      O => \counter[0]_i_21__10_n_0\
    );
\counter[0]_i_26__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(14),
      I1 => minusOp_26(13),
      I2 => minusOp_26(14),
      I3 => counter_reg(15),
      O => \counter[0]_i_26__10_n_0\
    );
\counter[0]_i_27__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(12),
      I1 => minusOp_26(11),
      I2 => minusOp_26(12),
      I3 => counter_reg(13),
      O => \counter[0]_i_27__10_n_0\
    );
\counter[0]_i_28__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(10),
      I1 => minusOp_26(9),
      I2 => minusOp_26(10),
      I3 => counter_reg(11),
      O => \counter[0]_i_28__10_n_0\
    );
\counter[0]_i_29__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(8),
      I1 => minusOp_26(7),
      I2 => minusOp_26(8),
      I3 => counter_reg(9),
      O => \counter[0]_i_29__10_n_0\
    );
\counter[0]_i_30__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(14),
      I1 => minusOp_26(13),
      I2 => counter_reg(15),
      I3 => minusOp_26(14),
      O => \counter[0]_i_30__10_n_0\
    );
\counter[0]_i_31__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(12),
      I1 => minusOp_26(11),
      I2 => counter_reg(13),
      I3 => minusOp_26(12),
      O => \counter[0]_i_31__10_n_0\
    );
\counter[0]_i_32__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(10),
      I1 => minusOp_26(9),
      I2 => counter_reg(11),
      I3 => minusOp_26(10),
      O => \counter[0]_i_32__10_n_0\
    );
\counter[0]_i_33__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(8),
      I1 => minusOp_26(7),
      I2 => counter_reg(9),
      I3 => minusOp_26(8),
      O => \counter[0]_i_33__10_n_0\
    );
\counter[0]_i_47__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(6),
      I1 => minusOp_26(5),
      I2 => minusOp_26(6),
      I3 => counter_reg(7),
      O => \counter[0]_i_47__10_n_0\
    );
\counter[0]_i_48__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(4),
      I1 => minusOp_26(3),
      I2 => minusOp_26(4),
      I3 => counter_reg(5),
      O => \counter[0]_i_48__10_n_0\
    );
\counter[0]_i_49__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(2),
      I1 => minusOp_26(1),
      I2 => minusOp_26(2),
      I3 => counter_reg(3),
      O => \counter[0]_i_49__10_n_0\
    );
\counter[0]_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(30),
      I1 => minusOp_26(29),
      I2 => minusOp_26(30),
      I3 => counter_reg(31),
      O => \counter[0]_i_4__10_n_0\
    );
\counter[0]_i_50__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => period(0),
      I1 => counter_reg(0),
      I2 => minusOp_26(0),
      I3 => counter_reg(1),
      O => \counter[0]_i_50__10_n_0\
    );
\counter[0]_i_51__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(6),
      I1 => minusOp_26(5),
      I2 => counter_reg(7),
      I3 => minusOp_26(6),
      O => \counter[0]_i_51__10_n_0\
    );
\counter[0]_i_52__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(4),
      I1 => minusOp_26(3),
      I2 => counter_reg(5),
      I3 => minusOp_26(4),
      O => \counter[0]_i_52__10_n_0\
    );
\counter[0]_i_53__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(2),
      I1 => minusOp_26(1),
      I2 => counter_reg(3),
      I3 => minusOp_26(2),
      O => \counter[0]_i_53__10_n_0\
    );
\counter[0]_i_54__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => counter_reg(0),
      I1 => period(0),
      I2 => counter_reg(1),
      I3 => minusOp_26(0),
      O => \counter[0]_i_54__4_n_0\
    );
\counter[0]_i_5__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(28),
      I1 => minusOp_26(27),
      I2 => minusOp_26(28),
      I3 => counter_reg(29),
      O => \counter[0]_i_5__10_n_0\
    );
\counter[0]_i_6__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(26),
      I1 => minusOp_26(25),
      I2 => minusOp_26(26),
      I3 => counter_reg(27),
      O => \counter[0]_i_6__10_n_0\
    );
\counter[0]_i_7__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(24),
      I1 => minusOp_26(23),
      I2 => minusOp_26(24),
      I3 => counter_reg(25),
      O => \counter[0]_i_7__10_n_0\
    );
\counter[0]_i_8__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(30),
      I1 => minusOp_26(29),
      I2 => counter_reg(31),
      I3 => minusOp_26(30),
      O => \counter[0]_i_8__10_n_0\
    );
\counter[0]_i_9__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(28),
      I1 => minusOp_26(27),
      I2 => counter_reg(29),
      I3 => minusOp_26(28),
      O => \counter[0]_i_9__10_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__10_n_7\,
      Q => counter_reg(0),
      R => clear
    );
\counter_reg[0]_i_13__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_25__10_n_0\,
      CO(3) => \counter_reg[0]_i_13__10_n_0\,
      CO(2) => \counter_reg[0]_i_13__10_n_1\,
      CO(1) => \counter_reg[0]_i_13__10_n_2\,
      CO(0) => \counter_reg[0]_i_13__10_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_26__10_n_0\,
      DI(2) => \counter[0]_i_27__10_n_0\,
      DI(1) => \counter[0]_i_28__10_n_0\,
      DI(0) => \counter[0]_i_29__10_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_13__10_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_30__10_n_0\,
      S(2) => \counter[0]_i_31__10_n_0\,
      S(1) => \counter[0]_i_32__10_n_0\,
      S(0) => \counter[0]_i_33__10_n_0\
    );
\counter_reg[0]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_3__10_n_0\,
      CO(3) => clear,
      CO(2) => \counter_reg[0]_i_1__10_n_1\,
      CO(1) => \counter_reg[0]_i_1__10_n_2\,
      CO(0) => \counter_reg[0]_i_1__10_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_4__10_n_0\,
      DI(2) => \counter[0]_i_5__10_n_0\,
      DI(1) => \counter[0]_i_6__10_n_0\,
      DI(0) => \counter[0]_i_7__10_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_1__10_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_8__10_n_0\,
      S(2) => \counter[0]_i_9__10_n_0\,
      S(1) => \counter[0]_i_10__10_n_0\,
      S(0) => \counter[0]_i_11__10_n_0\
    );
\counter_reg[0]_i_25__10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_25__10_n_0\,
      CO(2) => \counter_reg[0]_i_25__10_n_1\,
      CO(1) => \counter_reg[0]_i_25__10_n_2\,
      CO(0) => \counter_reg[0]_i_25__10_n_3\,
      CYINIT => '1',
      DI(3) => \counter[0]_i_47__10_n_0\,
      DI(2) => \counter[0]_i_48__10_n_0\,
      DI(1) => \counter[0]_i_49__10_n_0\,
      DI(0) => \counter[0]_i_50__10_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_25__10_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_51__10_n_0\,
      S(2) => \counter[0]_i_52__10_n_0\,
      S(1) => \counter[0]_i_53__10_n_0\,
      S(0) => \counter[0]_i_54__4_n_0\
    );
\counter_reg[0]_i_2__10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_2__10_n_0\,
      CO(2) => \counter_reg[0]_i_2__10_n_1\,
      CO(1) => \counter_reg[0]_i_2__10_n_2\,
      CO(0) => \counter_reg[0]_i_2__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_reg[0]_i_2__10_n_4\,
      O(2) => \counter_reg[0]_i_2__10_n_5\,
      O(1) => \counter_reg[0]_i_2__10_n_6\,
      O(0) => \counter_reg[0]_i_2__10_n_7\,
      S(3 downto 1) => counter_reg(3 downto 1),
      S(0) => \counter[0]_i_12__10_n_0\
    );
\counter_reg[0]_i_3__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_13__10_n_0\,
      CO(3) => \counter_reg[0]_i_3__10_n_0\,
      CO(2) => \counter_reg[0]_i_3__10_n_1\,
      CO(1) => \counter_reg[0]_i_3__10_n_2\,
      CO(0) => \counter_reg[0]_i_3__10_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_14__10_n_0\,
      DI(2) => \counter[0]_i_15__10_n_0\,
      DI(1) => \counter[0]_i_16__10_n_0\,
      DI(0) => \counter[0]_i_17__10_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_3__10_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_18__10_n_0\,
      S(2) => \counter[0]_i_19__10_n_0\,
      S(1) => \counter[0]_i_20__10_n_0\,
      S(0) => \counter[0]_i_21__10_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__10_n_5\,
      Q => counter_reg(10),
      R => clear
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__10_n_4\,
      Q => counter_reg(11),
      R => clear
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__10_n_7\,
      Q => counter_reg(12),
      R => clear
    );
\counter_reg[12]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1__10_n_0\,
      CO(3) => \counter_reg[12]_i_1__10_n_0\,
      CO(2) => \counter_reg[12]_i_1__10_n_1\,
      CO(1) => \counter_reg[12]_i_1__10_n_2\,
      CO(0) => \counter_reg[12]_i_1__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_1__10_n_4\,
      O(2) => \counter_reg[12]_i_1__10_n_5\,
      O(1) => \counter_reg[12]_i_1__10_n_6\,
      O(0) => \counter_reg[12]_i_1__10_n_7\,
      S(3 downto 0) => counter_reg(15 downto 12)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__10_n_6\,
      Q => counter_reg(13),
      R => clear
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__10_n_5\,
      Q => counter_reg(14),
      R => clear
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__10_n_4\,
      Q => counter_reg(15),
      R => clear
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__10_n_7\,
      Q => counter_reg(16),
      R => clear
    );
\counter_reg[16]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_1__10_n_0\,
      CO(3) => \counter_reg[16]_i_1__10_n_0\,
      CO(2) => \counter_reg[16]_i_1__10_n_1\,
      CO(1) => \counter_reg[16]_i_1__10_n_2\,
      CO(0) => \counter_reg[16]_i_1__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_1__10_n_4\,
      O(2) => \counter_reg[16]_i_1__10_n_5\,
      O(1) => \counter_reg[16]_i_1__10_n_6\,
      O(0) => \counter_reg[16]_i_1__10_n_7\,
      S(3 downto 0) => counter_reg(19 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__10_n_6\,
      Q => counter_reg(17),
      R => clear
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__10_n_5\,
      Q => counter_reg(18),
      R => clear
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__10_n_4\,
      Q => counter_reg(19),
      R => clear
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__10_n_6\,
      Q => counter_reg(1),
      R => clear
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__10_n_7\,
      Q => counter_reg(20),
      R => clear
    );
\counter_reg[20]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_1__10_n_0\,
      CO(3) => \counter_reg[20]_i_1__10_n_0\,
      CO(2) => \counter_reg[20]_i_1__10_n_1\,
      CO(1) => \counter_reg[20]_i_1__10_n_2\,
      CO(0) => \counter_reg[20]_i_1__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_1__10_n_4\,
      O(2) => \counter_reg[20]_i_1__10_n_5\,
      O(1) => \counter_reg[20]_i_1__10_n_6\,
      O(0) => \counter_reg[20]_i_1__10_n_7\,
      S(3 downto 0) => counter_reg(23 downto 20)
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__10_n_6\,
      Q => counter_reg(21),
      R => clear
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__10_n_5\,
      Q => counter_reg(22),
      R => clear
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__10_n_4\,
      Q => counter_reg(23),
      R => clear
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__10_n_7\,
      Q => counter_reg(24),
      R => clear
    );
\counter_reg[24]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[20]_i_1__10_n_0\,
      CO(3) => \counter_reg[24]_i_1__10_n_0\,
      CO(2) => \counter_reg[24]_i_1__10_n_1\,
      CO(1) => \counter_reg[24]_i_1__10_n_2\,
      CO(0) => \counter_reg[24]_i_1__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[24]_i_1__10_n_4\,
      O(2) => \counter_reg[24]_i_1__10_n_5\,
      O(1) => \counter_reg[24]_i_1__10_n_6\,
      O(0) => \counter_reg[24]_i_1__10_n_7\,
      S(3 downto 0) => counter_reg(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__10_n_6\,
      Q => counter_reg(25),
      R => clear
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__10_n_5\,
      Q => counter_reg(26),
      R => clear
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__10_n_4\,
      Q => counter_reg(27),
      R => clear
    );
\counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__10_n_7\,
      Q => counter_reg(28),
      R => clear
    );
\counter_reg[28]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[24]_i_1__10_n_0\,
      CO(3) => \NLW_counter_reg[28]_i_1__10_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[28]_i_1__10_n_1\,
      CO(1) => \counter_reg[28]_i_1__10_n_2\,
      CO(0) => \counter_reg[28]_i_1__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[28]_i_1__10_n_4\,
      O(2) => \counter_reg[28]_i_1__10_n_5\,
      O(1) => \counter_reg[28]_i_1__10_n_6\,
      O(0) => \counter_reg[28]_i_1__10_n_7\,
      S(3 downto 0) => counter_reg(31 downto 28)
    );
\counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__10_n_6\,
      Q => counter_reg(29),
      R => clear
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__10_n_5\,
      Q => counter_reg(2),
      R => clear
    );
\counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__10_n_5\,
      Q => counter_reg(30),
      R => clear
    );
\counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__10_n_4\,
      Q => counter_reg(31),
      R => clear
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__10_n_4\,
      Q => counter_reg(3),
      R => clear
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__10_n_7\,
      Q => counter_reg(4),
      R => clear
    );
\counter_reg[4]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_2__10_n_0\,
      CO(3) => \counter_reg[4]_i_1__10_n_0\,
      CO(2) => \counter_reg[4]_i_1__10_n_1\,
      CO(1) => \counter_reg[4]_i_1__10_n_2\,
      CO(0) => \counter_reg[4]_i_1__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_1__10_n_4\,
      O(2) => \counter_reg[4]_i_1__10_n_5\,
      O(1) => \counter_reg[4]_i_1__10_n_6\,
      O(0) => \counter_reg[4]_i_1__10_n_7\,
      S(3 downto 0) => counter_reg(7 downto 4)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__10_n_6\,
      Q => counter_reg(5),
      R => clear
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__10_n_5\,
      Q => counter_reg(6),
      R => clear
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__10_n_4\,
      Q => counter_reg(7),
      R => clear
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__10_n_7\,
      Q => counter_reg(8),
      R => clear
    );
\counter_reg[8]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1__10_n_0\,
      CO(3) => \counter_reg[8]_i_1__10_n_0\,
      CO(2) => \counter_reg[8]_i_1__10_n_1\,
      CO(1) => \counter_reg[8]_i_1__10_n_2\,
      CO(0) => \counter_reg[8]_i_1__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_1__10_n_4\,
      O(2) => \counter_reg[8]_i_1__10_n_5\,
      O(1) => \counter_reg[8]_i_1__10_n_6\,
      O(0) => \counter_reg[8]_i_1__10_n_7\,
      S(3 downto 0) => counter_reg(11 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__10_n_6\,
      Q => counter_reg(9),
      R => clear
    );
\pwm_out[11]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[11]_INST_0_i_1_n_0\,
      CO(3) => pwm_out(0),
      CO(2) => \pwm_out[11]_INST_0_n_1\,
      CO(1) => \pwm_out[11]_INST_0_n_2\,
      CO(0) => \pwm_out[11]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[11]_INST_0_i_2_n_0\,
      DI(2) => \pwm_out[11]_INST_0_i_3_n_0\,
      DI(1) => \pwm_out[11]_INST_0_i_4_n_0\,
      DI(0) => \pwm_out[11]_INST_0_i_5_n_0\,
      O(3 downto 0) => \NLW_pwm_out[11]_INST_0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[11]_INST_0_i_6_n_0\,
      S(2) => \pwm_out[11]_INST_0_i_7_n_0\,
      S(1) => \pwm_out[11]_INST_0_i_8_n_0\,
      S(0) => \pwm_out[11]_INST_0_i_9_n_0\
    );
\pwm_out[11]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[11]_INST_0_i_10_n_0\,
      CO(3) => \pwm_out[11]_INST_0_i_1_n_0\,
      CO(2) => \pwm_out[11]_INST_0_i_1_n_1\,
      CO(1) => \pwm_out[11]_INST_0_i_1_n_2\,
      CO(0) => \pwm_out[11]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[11]_INST_0_i_11_n_0\,
      DI(2) => \pwm_out[11]_INST_0_i_12_n_0\,
      DI(1) => \pwm_out[11]_INST_0_i_13_n_0\,
      DI(0) => \pwm_out[11]_INST_0_i_14_n_0\,
      O(3 downto 0) => \NLW_pwm_out[11]_INST_0_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[11]_INST_0_i_15_n_0\,
      S(2) => \pwm_out[11]_INST_0_i_16_n_0\,
      S(1) => \pwm_out[11]_INST_0_i_17_n_0\,
      S(0) => \pwm_out[11]_INST_0_i_18_n_0\
    );
\pwm_out[11]_INST_0_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[11]_INST_0_i_30_n_0\,
      CO(3) => \pwm_out[11]_INST_0_i_10_n_0\,
      CO(2) => \pwm_out[11]_INST_0_i_10_n_1\,
      CO(1) => \pwm_out[11]_INST_0_i_10_n_2\,
      CO(0) => \pwm_out[11]_INST_0_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[11]_INST_0_i_31_n_0\,
      DI(2) => \pwm_out[11]_INST_0_i_32_n_0\,
      DI(1) => \pwm_out[11]_INST_0_i_33_n_0\,
      DI(0) => \pwm_out[11]_INST_0_i_34_n_0\,
      O(3 downto 0) => \NLW_pwm_out[11]_INST_0_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[11]_INST_0_i_35_n_0\,
      S(2) => \pwm_out[11]_INST_0_i_36_n_0\,
      S(1) => \pwm_out[11]_INST_0_i_37_n_0\,
      S(0) => \pwm_out[11]_INST_0_i_38_n_0\
    );
\pwm_out[11]_INST_0_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(19),
      I1 => O18(18),
      O => \pwm_out[11]_INST_0_i_103_n_0\
    );
\pwm_out[11]_INST_0_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(18),
      I1 => O18(17),
      O => \pwm_out[11]_INST_0_i_104_n_0\
    );
\pwm_out[11]_INST_0_i_105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(17),
      I1 => O18(16),
      O => \pwm_out[11]_INST_0_i_105_n_0\
    );
\pwm_out[11]_INST_0_i_106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(16),
      I1 => O18(15),
      O => \pwm_out[11]_INST_0_i_106_n_0\
    );
\pwm_out[11]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(22),
      I1 => effective_value1,
      I2 => \^counter_reg[23]_0\(2),
      I3 => \pwm_out[11]_INST_0_i_8_0\(22),
      I4 => effective_value(23),
      I5 => duty_cycle(23),
      O => \pwm_out[11]_INST_0_i_11_n_0\
    );
\pwm_out[11]_INST_0_i_113\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[11]_INST_0_i_158_n_0\,
      CO(3) => \pwm_out[11]_INST_0_i_113_n_0\,
      CO(2) => \pwm_out[11]_INST_0_i_113_n_1\,
      CO(1) => \pwm_out[11]_INST_0_i_113_n_2\,
      CO(0) => \pwm_out[11]_INST_0_i_113_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[11]_INST_0_i_159_n_0\,
      DI(2) => \pwm_out[11]_INST_0_i_160_n_0\,
      DI(1) => \pwm_out[11]_INST_0_i_161_n_0\,
      DI(0) => \pwm_out[11]_INST_0_i_162_n_0\,
      O(3 downto 0) => \NLW_pwm_out[11]_INST_0_i_113_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[11]_INST_0_i_163_n_0\,
      S(2) => \pwm_out[11]_INST_0_i_164_n_0\,
      S(1) => \pwm_out[11]_INST_0_i_165_n_0\,
      S(0) => \pwm_out[11]_INST_0_i_166_n_0\
    );
\pwm_out[11]_INST_0_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[23]_0\(2),
      I1 => period(22),
      I2 => period(23),
      I3 => \^counter_reg[23]_0\(3),
      O => \pwm_out[11]_INST_0_i_114_n_0\
    );
\pwm_out[11]_INST_0_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[23]_0\(0),
      I1 => period(20),
      I2 => period(21),
      I3 => \^counter_reg[23]_0\(1),
      O => \pwm_out[11]_INST_0_i_115_n_0\
    );
\pwm_out[11]_INST_0_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[19]_0\(2),
      I1 => period(18),
      I2 => period(19),
      I3 => \^counter_reg[19]_0\(3),
      O => \pwm_out[11]_INST_0_i_116_n_0\
    );
\pwm_out[11]_INST_0_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[19]_0\(0),
      I1 => period(16),
      I2 => period(17),
      I3 => \^counter_reg[19]_0\(1),
      O => \pwm_out[11]_INST_0_i_117_n_0\
    );
\pwm_out[11]_INST_0_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[23]_0\(2),
      I1 => period(22),
      I2 => \^counter_reg[23]_0\(3),
      I3 => period(23),
      O => \pwm_out[11]_INST_0_i_118_n_0\
    );
\pwm_out[11]_INST_0_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[23]_0\(0),
      I1 => period(20),
      I2 => \^counter_reg[23]_0\(1),
      I3 => period(21),
      O => \pwm_out[11]_INST_0_i_119_n_0\
    );
\pwm_out[11]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(20),
      I1 => effective_value1,
      I2 => \^counter_reg[23]_0\(0),
      I3 => \pwm_out[11]_INST_0_i_8_0\(20),
      I4 => effective_value(21),
      I5 => duty_cycle(21),
      O => \pwm_out[11]_INST_0_i_12_n_0\
    );
\pwm_out[11]_INST_0_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[19]_0\(2),
      I1 => period(18),
      I2 => \^counter_reg[19]_0\(3),
      I3 => period(19),
      O => \pwm_out[11]_INST_0_i_120_n_0\
    );
\pwm_out[11]_INST_0_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[19]_0\(0),
      I1 => period(16),
      I2 => \^counter_reg[19]_0\(1),
      I3 => period(17),
      O => \pwm_out[11]_INST_0_i_121_n_0\
    );
\pwm_out[11]_INST_0_i_123\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[11]_INST_0_i_127_n_0\,
      CO(3) => \pwm_out[11]_INST_0_i_123_n_0\,
      CO(2) => \pwm_out[11]_INST_0_i_123_n_1\,
      CO(1) => \pwm_out[11]_INST_0_i_123_n_2\,
      CO(0) => \pwm_out[11]_INST_0_i_123_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(7 downto 4),
      O(3 downto 0) => \^counter_reg[7]_0\(3 downto 0),
      S(3) => \pwm_out[11]_INST_0_i_171_n_0\,
      S(2) => \pwm_out[11]_INST_0_i_172_n_0\,
      S(1) => \pwm_out[11]_INST_0_i_173_n_0\,
      S(0) => \pwm_out[11]_INST_0_i_174_n_0\
    );
\pwm_out[11]_INST_0_i_125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[11]_INST_0_i_8_0\(7),
      I1 => \^counter_reg[7]_0\(3),
      I2 => effective_value1,
      O => effective_value(7)
    );
\pwm_out[11]_INST_0_i_126\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[11]_INST_0_i_8_0\(5),
      I1 => \^counter_reg[7]_0\(1),
      I2 => effective_value1,
      O => effective_value(5)
    );
\pwm_out[11]_INST_0_i_127\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[11]_INST_0_i_127_n_0\,
      CO(2) => \pwm_out[11]_INST_0_i_127_n_1\,
      CO(1) => \pwm_out[11]_INST_0_i_127_n_2\,
      CO(0) => \pwm_out[11]_INST_0_i_127_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(3 downto 0),
      O(3 downto 0) => \^o\(3 downto 0),
      S(3) => \pwm_out[11]_INST_0_i_179_n_0\,
      S(2) => \pwm_out[11]_INST_0_i_180_n_0\,
      S(1) => \pwm_out[11]_INST_0_i_181_n_0\,
      S(0) => \pwm_out[11]_INST_0_i_182_n_0\
    );
\pwm_out[11]_INST_0_i_129\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[11]_INST_0_i_8_0\(3),
      I1 => \^o\(3),
      I2 => effective_value1,
      O => effective_value(3)
    );
\pwm_out[11]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(18),
      I1 => effective_value1,
      I2 => \^counter_reg[19]_0\(2),
      I3 => \pwm_out[11]_INST_0_i_8_0\(18),
      I4 => effective_value(19),
      I5 => duty_cycle(19),
      O => \pwm_out[11]_INST_0_i_13_n_0\
    );
\pwm_out[11]_INST_0_i_130\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[11]_INST_0_i_8_0\(1),
      I1 => \^o\(1),
      I2 => effective_value1,
      O => effective_value(1)
    );
\pwm_out[11]_INST_0_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[7]_0\(3),
      I2 => \pwm_out[11]_INST_0_i_8_0\(7),
      I3 => duty_cycle(7),
      O => \pwm_out[11]_INST_0_i_131_n_0\
    );
\pwm_out[11]_INST_0_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[7]_0\(1),
      I2 => \pwm_out[11]_INST_0_i_8_0\(5),
      I3 => duty_cycle(5),
      O => \pwm_out[11]_INST_0_i_132_n_0\
    );
\pwm_out[11]_INST_0_i_133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^o\(3),
      I2 => \pwm_out[11]_INST_0_i_8_0\(3),
      I3 => duty_cycle(3),
      O => \pwm_out[11]_INST_0_i_133_n_0\
    );
\pwm_out[11]_INST_0_i_134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^o\(1),
      I2 => \pwm_out[11]_INST_0_i_8_0\(1),
      I3 => duty_cycle(1),
      O => \pwm_out[11]_INST_0_i_134_n_0\
    );
\pwm_out[11]_INST_0_i_135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(15),
      I1 => O18(14),
      O => \pwm_out[11]_INST_0_i_135_n_0\
    );
\pwm_out[11]_INST_0_i_136\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(14),
      I1 => O18(13),
      O => \pwm_out[11]_INST_0_i_136_n_0\
    );
\pwm_out[11]_INST_0_i_137\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(13),
      I1 => O18(12),
      O => \pwm_out[11]_INST_0_i_137_n_0\
    );
\pwm_out[11]_INST_0_i_138\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(12),
      I1 => O18(11),
      O => \pwm_out[11]_INST_0_i_138_n_0\
    );
\pwm_out[11]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(16),
      I1 => effective_value1,
      I2 => \^counter_reg[19]_0\(0),
      I3 => \pwm_out[11]_INST_0_i_8_0\(16),
      I4 => effective_value(17),
      I5 => duty_cycle(17),
      O => \pwm_out[11]_INST_0_i_14_n_0\
    );
\pwm_out[11]_INST_0_i_143\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(11),
      I1 => O18(10),
      O => \pwm_out[11]_INST_0_i_143_n_0\
    );
\pwm_out[11]_INST_0_i_144\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(10),
      I1 => O18(9),
      O => \pwm_out[11]_INST_0_i_144_n_0\
    );
\pwm_out[11]_INST_0_i_145\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(9),
      I1 => O18(8),
      O => \pwm_out[11]_INST_0_i_145_n_0\
    );
\pwm_out[11]_INST_0_i_146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(8),
      I1 => O18(7),
      O => \pwm_out[11]_INST_0_i_146_n_0\
    );
\pwm_out[11]_INST_0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(22),
      I1 => \pwm_out[11]_INST_0_i_8_0\(22),
      I2 => \^counter_reg[23]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[11]_INST_0_i_47_n_0\,
      O => \pwm_out[11]_INST_0_i_15_n_0\
    );
\pwm_out[11]_INST_0_i_158\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[11]_INST_0_i_158_n_0\,
      CO(2) => \pwm_out[11]_INST_0_i_158_n_1\,
      CO(1) => \pwm_out[11]_INST_0_i_158_n_2\,
      CO(0) => \pwm_out[11]_INST_0_i_158_n_3\,
      CYINIT => '1',
      DI(3) => \pwm_out[11]_INST_0_i_199_n_0\,
      DI(2) => \pwm_out[11]_INST_0_i_200_n_0\,
      DI(1) => \pwm_out[11]_INST_0_i_201_n_0\,
      DI(0) => \pwm_out[11]_INST_0_i_202_n_0\,
      O(3 downto 0) => \NLW_pwm_out[11]_INST_0_i_158_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[11]_INST_0_i_203_n_0\,
      S(2) => \pwm_out[11]_INST_0_i_204_n_0\,
      S(1) => \pwm_out[11]_INST_0_i_205_n_0\,
      S(0) => \pwm_out[11]_INST_0_i_206_n_0\
    );
\pwm_out[11]_INST_0_i_159\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[15]_0\(2),
      I1 => period(14),
      I2 => period(15),
      I3 => \^counter_reg[15]_0\(3),
      O => \pwm_out[11]_INST_0_i_159_n_0\
    );
\pwm_out[11]_INST_0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(20),
      I1 => \pwm_out[11]_INST_0_i_8_0\(20),
      I2 => \^counter_reg[23]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[11]_INST_0_i_48_n_0\,
      O => \pwm_out[11]_INST_0_i_16_n_0\
    );
\pwm_out[11]_INST_0_i_160\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[15]_0\(0),
      I1 => period(12),
      I2 => period(13),
      I3 => \^counter_reg[15]_0\(1),
      O => \pwm_out[11]_INST_0_i_160_n_0\
    );
\pwm_out[11]_INST_0_i_161\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[11]_0\(2),
      I1 => period(10),
      I2 => period(11),
      I3 => \^counter_reg[11]_0\(3),
      O => \pwm_out[11]_INST_0_i_161_n_0\
    );
\pwm_out[11]_INST_0_i_162\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[11]_0\(0),
      I1 => period(8),
      I2 => period(9),
      I3 => \^counter_reg[11]_0\(1),
      O => \pwm_out[11]_INST_0_i_162_n_0\
    );
\pwm_out[11]_INST_0_i_163\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[15]_0\(2),
      I1 => period(14),
      I2 => \^counter_reg[15]_0\(3),
      I3 => period(15),
      O => \pwm_out[11]_INST_0_i_163_n_0\
    );
\pwm_out[11]_INST_0_i_164\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[15]_0\(0),
      I1 => period(12),
      I2 => \^counter_reg[15]_0\(1),
      I3 => period(13),
      O => \pwm_out[11]_INST_0_i_164_n_0\
    );
\pwm_out[11]_INST_0_i_165\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[11]_0\(2),
      I1 => period(10),
      I2 => \^counter_reg[11]_0\(3),
      I3 => period(11),
      O => \pwm_out[11]_INST_0_i_165_n_0\
    );
\pwm_out[11]_INST_0_i_166\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[11]_0\(0),
      I1 => period(8),
      I2 => \^counter_reg[11]_0\(1),
      I3 => period(9),
      O => \pwm_out[11]_INST_0_i_166_n_0\
    );
\pwm_out[11]_INST_0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(18),
      I1 => \pwm_out[11]_INST_0_i_8_0\(18),
      I2 => \^counter_reg[19]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[11]_INST_0_i_49_n_0\,
      O => \pwm_out[11]_INST_0_i_17_n_0\
    );
\pwm_out[11]_INST_0_i_171\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(7),
      I1 => O18(6),
      O => \pwm_out[11]_INST_0_i_171_n_0\
    );
\pwm_out[11]_INST_0_i_172\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(6),
      I1 => O18(5),
      O => \pwm_out[11]_INST_0_i_172_n_0\
    );
\pwm_out[11]_INST_0_i_173\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(5),
      I1 => O18(4),
      O => \pwm_out[11]_INST_0_i_173_n_0\
    );
\pwm_out[11]_INST_0_i_174\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(4),
      I1 => O18(3),
      O => \pwm_out[11]_INST_0_i_174_n_0\
    );
\pwm_out[11]_INST_0_i_179\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(3),
      I1 => O18(2),
      O => \pwm_out[11]_INST_0_i_179_n_0\
    );
\pwm_out[11]_INST_0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(16),
      I1 => \pwm_out[11]_INST_0_i_8_0\(16),
      I2 => \^counter_reg[19]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[11]_INST_0_i_50_n_0\,
      O => \pwm_out[11]_INST_0_i_18_n_0\
    );
\pwm_out[11]_INST_0_i_180\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(2),
      I1 => O18(1),
      O => \pwm_out[11]_INST_0_i_180_n_0\
    );
\pwm_out[11]_INST_0_i_181\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(1),
      I1 => O18(0),
      O => \pwm_out[11]_INST_0_i_181_n_0\
    );
\pwm_out[11]_INST_0_i_182\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(0),
      I1 => phase(0),
      O => \pwm_out[11]_INST_0_i_182_n_0\
    );
\pwm_out[11]_INST_0_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[11]_INST_0_i_23_n_0\,
      CO(3 downto 2) => \NLW_pwm_out[11]_INST_0_i_19_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pwm_out[11]_INST_0_i_19_n_2\,
      CO(0) => \pwm_out[11]_INST_0_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => counter_reg(29 downto 28),
      O(3) => \NLW_pwm_out[11]_INST_0_i_19_O_UNCONNECTED\(3),
      O(2 downto 0) => \^counter_reg[29]_0\(2 downto 0),
      S(3) => '0',
      S(2) => \pwm_out[11]_INST_0_i_51_n_0\,
      S(1) => \pwm_out[11]_INST_0_i_52_n_0\,
      S(0) => \pwm_out[11]_INST_0_i_53_n_0\
    );
\pwm_out[11]_INST_0_i_199\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => period(6),
      I2 => period(7),
      I3 => \^counter_reg[7]_0\(3),
      O => \pwm_out[11]_INST_0_i_199_n_0\
    );
\pwm_out[11]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AFF0022000A0022"
    )
        port map (
      I0 => duty_cycle(30),
      I1 => \^counter_reg[29]_0\(2),
      I2 => effective_value0(30),
      I3 => duty_cycle(31),
      I4 => effective_value1,
      I5 => effective_value0(31),
      O => \pwm_out[11]_INST_0_i_2_n_0\
    );
\pwm_out[11]_INST_0_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[11]_INST_0_i_7_0\(0),
      CO(3) => \NLW_pwm_out[11]_INST_0_i_20_CO_UNCONNECTED\(3),
      CO(2) => \pwm_out[11]_INST_0_i_20_n_1\,
      CO(1) => \pwm_out[11]_INST_0_i_20_n_2\,
      CO(0) => \pwm_out[11]_INST_0_i_20_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^counter_reg[29]_0\(2 downto 0),
      O(3 downto 0) => effective_value0(31 downto 28),
      S(3 downto 0) => \pwm_out[11]_INST_0_i_7_1\(3 downto 0)
    );
\pwm_out[11]_INST_0_i_200\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[7]_0\(0),
      I1 => period(4),
      I2 => period(5),
      I3 => \^counter_reg[7]_0\(1),
      O => \pwm_out[11]_INST_0_i_200_n_0\
    );
\pwm_out[11]_INST_0_i_201\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o\(2),
      I1 => period(2),
      I2 => period(3),
      I3 => \^o\(3),
      O => \pwm_out[11]_INST_0_i_201_n_0\
    );
\pwm_out[11]_INST_0_i_202\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o\(0),
      I1 => period(0),
      I2 => period(1),
      I3 => \^o\(1),
      O => \pwm_out[11]_INST_0_i_202_n_0\
    );
\pwm_out[11]_INST_0_i_203\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => period(6),
      I2 => \^counter_reg[7]_0\(3),
      I3 => period(7),
      O => \pwm_out[11]_INST_0_i_203_n_0\
    );
\pwm_out[11]_INST_0_i_204\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[7]_0\(0),
      I1 => period(4),
      I2 => \^counter_reg[7]_0\(1),
      I3 => period(5),
      O => \pwm_out[11]_INST_0_i_204_n_0\
    );
\pwm_out[11]_INST_0_i_205\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o\(2),
      I1 => period(2),
      I2 => \^o\(3),
      I3 => period(3),
      O => \pwm_out[11]_INST_0_i_205_n_0\
    );
\pwm_out[11]_INST_0_i_206\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o\(0),
      I1 => period(0),
      I2 => \^o\(1),
      I3 => period(1),
      O => \pwm_out[11]_INST_0_i_206_n_0\
    );
\pwm_out[11]_INST_0_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[11]_INST_0_i_58_n_0\,
      CO(3) => effective_value1,
      CO(2) => \pwm_out[11]_INST_0_i_21_n_1\,
      CO(1) => \pwm_out[11]_INST_0_i_21_n_2\,
      CO(0) => \pwm_out[11]_INST_0_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \pwm_out[11]_INST_0_i_82_0\(1 downto 0),
      DI(1) => \pwm_out[11]_INST_0_i_61_n_0\,
      DI(0) => \pwm_out[11]_INST_0_i_62_n_0\,
      O(3 downto 0) => \NLW_pwm_out[11]_INST_0_i_21_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \pwm_out[11]_INST_0_i_82_1\(1 downto 0),
      S(1) => \pwm_out[11]_INST_0_i_65_n_0\,
      S(0) => \pwm_out[11]_INST_0_i_66_n_0\
    );
\pwm_out[11]_INST_0_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(29),
      I1 => \^counter_reg[29]_0\(1),
      I2 => effective_value1,
      O => effective_value(29)
    );
\pwm_out[11]_INST_0_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[11]_INST_0_i_39_n_0\,
      CO(3) => \pwm_out[11]_INST_0_i_23_n_0\,
      CO(2) => \pwm_out[11]_INST_0_i_23_n_1\,
      CO(1) => \pwm_out[11]_INST_0_i_23_n_2\,
      CO(0) => \pwm_out[11]_INST_0_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(27 downto 24),
      O(3 downto 0) => \^counter_reg[27]_0\(3 downto 0),
      S(3) => \pwm_out[11]_INST_0_i_67_n_0\,
      S(2) => \pwm_out[11]_INST_0_i_68_n_0\,
      S(1) => \pwm_out[11]_INST_0_i_69_n_0\,
      S(0) => \pwm_out[11]_INST_0_i_70_n_0\
    );
\pwm_out[11]_INST_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[11]_INST_0_i_8_0\(27),
      I1 => \^counter_reg[27]_0\(3),
      I2 => effective_value1,
      O => effective_value(27)
    );
\pwm_out[11]_INST_0_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[11]_INST_0_i_8_0\(25),
      I1 => \^counter_reg[27]_0\(1),
      I2 => effective_value1,
      O => effective_value(25)
    );
\pwm_out[11]_INST_0_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[29]_0\(1),
      I2 => effective_value0(29),
      I3 => duty_cycle(29),
      O => \pwm_out[11]_INST_0_i_27_n_0\
    );
\pwm_out[11]_INST_0_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[27]_0\(3),
      I2 => \pwm_out[11]_INST_0_i_8_0\(27),
      I3 => duty_cycle(27),
      O => \pwm_out[11]_INST_0_i_28_n_0\
    );
\pwm_out[11]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[27]_0\(1),
      I2 => \pwm_out[11]_INST_0_i_8_0\(25),
      I3 => duty_cycle(25),
      O => \pwm_out[11]_INST_0_i_29_n_0\
    );
\pwm_out[11]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(28),
      I1 => effective_value1,
      I2 => \^counter_reg[29]_0\(0),
      I3 => effective_value0(28),
      I4 => effective_value(29),
      I5 => duty_cycle(29),
      O => \pwm_out[11]_INST_0_i_3_n_0\
    );
\pwm_out[11]_INST_0_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[11]_INST_0_i_30_n_0\,
      CO(2) => \pwm_out[11]_INST_0_i_30_n_1\,
      CO(1) => \pwm_out[11]_INST_0_i_30_n_2\,
      CO(0) => \pwm_out[11]_INST_0_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[11]_INST_0_i_75_n_0\,
      DI(2) => \pwm_out[11]_INST_0_i_76_n_0\,
      DI(1) => \pwm_out[11]_INST_0_i_77_n_0\,
      DI(0) => \pwm_out[11]_INST_0_i_78_n_0\,
      O(3 downto 0) => \NLW_pwm_out[11]_INST_0_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[11]_INST_0_i_79_n_0\,
      S(2) => \pwm_out[11]_INST_0_i_80_n_0\,
      S(1) => \pwm_out[11]_INST_0_i_81_n_0\,
      S(0) => \pwm_out[11]_INST_0_i_82_n_0\
    );
\pwm_out[11]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(14),
      I1 => effective_value1,
      I2 => \^counter_reg[15]_0\(2),
      I3 => \pwm_out[11]_INST_0_i_8_0\(14),
      I4 => effective_value(15),
      I5 => duty_cycle(15),
      O => \pwm_out[11]_INST_0_i_31_n_0\
    );
\pwm_out[11]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(12),
      I1 => effective_value1,
      I2 => \^counter_reg[15]_0\(0),
      I3 => \pwm_out[11]_INST_0_i_8_0\(12),
      I4 => effective_value(13),
      I5 => duty_cycle(13),
      O => \pwm_out[11]_INST_0_i_32_n_0\
    );
\pwm_out[11]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(10),
      I1 => effective_value1,
      I2 => \^counter_reg[11]_0\(2),
      I3 => \pwm_out[11]_INST_0_i_8_0\(10),
      I4 => effective_value(11),
      I5 => duty_cycle(11),
      O => \pwm_out[11]_INST_0_i_33_n_0\
    );
\pwm_out[11]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(8),
      I1 => effective_value1,
      I2 => \^counter_reg[11]_0\(0),
      I3 => \pwm_out[11]_INST_0_i_8_0\(8),
      I4 => effective_value(9),
      I5 => duty_cycle(9),
      O => \pwm_out[11]_INST_0_i_34_n_0\
    );
\pwm_out[11]_INST_0_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(14),
      I1 => \pwm_out[11]_INST_0_i_8_0\(14),
      I2 => \^counter_reg[15]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[11]_INST_0_i_91_n_0\,
      O => \pwm_out[11]_INST_0_i_35_n_0\
    );
\pwm_out[11]_INST_0_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(12),
      I1 => \pwm_out[11]_INST_0_i_8_0\(12),
      I2 => \^counter_reg[15]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[11]_INST_0_i_92_n_0\,
      O => \pwm_out[11]_INST_0_i_36_n_0\
    );
\pwm_out[11]_INST_0_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(10),
      I1 => \pwm_out[11]_INST_0_i_8_0\(10),
      I2 => \^counter_reg[11]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[11]_INST_0_i_93_n_0\,
      O => \pwm_out[11]_INST_0_i_37_n_0\
    );
\pwm_out[11]_INST_0_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(8),
      I1 => \pwm_out[11]_INST_0_i_8_0\(8),
      I2 => \^counter_reg[11]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[11]_INST_0_i_94_n_0\,
      O => \pwm_out[11]_INST_0_i_38_n_0\
    );
\pwm_out[11]_INST_0_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[11]_INST_0_i_43_n_0\,
      CO(3) => \pwm_out[11]_INST_0_i_39_n_0\,
      CO(2) => \pwm_out[11]_INST_0_i_39_n_1\,
      CO(1) => \pwm_out[11]_INST_0_i_39_n_2\,
      CO(0) => \pwm_out[11]_INST_0_i_39_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(23 downto 20),
      O(3 downto 0) => \^counter_reg[23]_0\(3 downto 0),
      S(3) => \pwm_out[11]_INST_0_i_95_n_0\,
      S(2) => \pwm_out[11]_INST_0_i_96_n_0\,
      S(1) => \pwm_out[11]_INST_0_i_97_n_0\,
      S(0) => \pwm_out[11]_INST_0_i_98_n_0\
    );
\pwm_out[11]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(26),
      I1 => effective_value1,
      I2 => \^counter_reg[27]_0\(2),
      I3 => \pwm_out[11]_INST_0_i_8_0\(26),
      I4 => effective_value(27),
      I5 => duty_cycle(27),
      O => \pwm_out[11]_INST_0_i_4_n_0\
    );
\pwm_out[11]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[11]_INST_0_i_8_0\(23),
      I1 => \^counter_reg[23]_0\(3),
      I2 => effective_value1,
      O => effective_value(23)
    );
\pwm_out[11]_INST_0_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[11]_INST_0_i_8_0\(21),
      I1 => \^counter_reg[23]_0\(1),
      I2 => effective_value1,
      O => effective_value(21)
    );
\pwm_out[11]_INST_0_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[11]_INST_0_i_83_n_0\,
      CO(3) => \pwm_out[11]_INST_0_i_43_n_0\,
      CO(2) => \pwm_out[11]_INST_0_i_43_n_1\,
      CO(1) => \pwm_out[11]_INST_0_i_43_n_2\,
      CO(0) => \pwm_out[11]_INST_0_i_43_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(19 downto 16),
      O(3 downto 0) => \^counter_reg[19]_0\(3 downto 0),
      S(3) => \pwm_out[11]_INST_0_i_103_n_0\,
      S(2) => \pwm_out[11]_INST_0_i_104_n_0\,
      S(1) => \pwm_out[11]_INST_0_i_105_n_0\,
      S(0) => \pwm_out[11]_INST_0_i_106_n_0\
    );
\pwm_out[11]_INST_0_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[11]_INST_0_i_8_0\(19),
      I1 => \^counter_reg[19]_0\(3),
      I2 => effective_value1,
      O => effective_value(19)
    );
\pwm_out[11]_INST_0_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[11]_INST_0_i_8_0\(17),
      I1 => \^counter_reg[19]_0\(1),
      I2 => effective_value1,
      O => effective_value(17)
    );
\pwm_out[11]_INST_0_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[23]_0\(3),
      I2 => \pwm_out[11]_INST_0_i_8_0\(23),
      I3 => duty_cycle(23),
      O => \pwm_out[11]_INST_0_i_47_n_0\
    );
\pwm_out[11]_INST_0_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[23]_0\(1),
      I2 => \pwm_out[11]_INST_0_i_8_0\(21),
      I3 => duty_cycle(21),
      O => \pwm_out[11]_INST_0_i_48_n_0\
    );
\pwm_out[11]_INST_0_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[19]_0\(3),
      I2 => \pwm_out[11]_INST_0_i_8_0\(19),
      I3 => duty_cycle(19),
      O => \pwm_out[11]_INST_0_i_49_n_0\
    );
\pwm_out[11]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(24),
      I1 => effective_value1,
      I2 => \^counter_reg[27]_0\(0),
      I3 => \pwm_out[11]_INST_0_i_8_0\(24),
      I4 => effective_value(25),
      I5 => duty_cycle(25),
      O => \pwm_out[11]_INST_0_i_5_n_0\
    );
\pwm_out[11]_INST_0_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[19]_0\(1),
      I2 => \pwm_out[11]_INST_0_i_8_0\(17),
      I3 => duty_cycle(17),
      O => \pwm_out[11]_INST_0_i_50_n_0\
    );
\pwm_out[11]_INST_0_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(30),
      I1 => O18(29),
      O => \pwm_out[11]_INST_0_i_51_n_0\
    );
\pwm_out[11]_INST_0_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(29),
      I1 => O18(28),
      O => \pwm_out[11]_INST_0_i_52_n_0\
    );
\pwm_out[11]_INST_0_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(28),
      I1 => O18(27),
      O => \pwm_out[11]_INST_0_i_53_n_0\
    );
\pwm_out[11]_INST_0_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[11]_INST_0_i_113_n_0\,
      CO(3) => \pwm_out[11]_INST_0_i_58_n_0\,
      CO(2) => \pwm_out[11]_INST_0_i_58_n_1\,
      CO(1) => \pwm_out[11]_INST_0_i_58_n_2\,
      CO(0) => \pwm_out[11]_INST_0_i_58_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[11]_INST_0_i_114_n_0\,
      DI(2) => \pwm_out[11]_INST_0_i_115_n_0\,
      DI(1) => \pwm_out[11]_INST_0_i_116_n_0\,
      DI(0) => \pwm_out[11]_INST_0_i_117_n_0\,
      O(3 downto 0) => \NLW_pwm_out[11]_INST_0_i_58_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[11]_INST_0_i_118_n_0\,
      S(2) => \pwm_out[11]_INST_0_i_119_n_0\,
      S(1) => \pwm_out[11]_INST_0_i_120_n_0\,
      S(0) => \pwm_out[11]_INST_0_i_121_n_0\
    );
\pwm_out[11]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9900000000A599A5"
    )
        port map (
      I0 => duty_cycle(30),
      I1 => effective_value0(30),
      I2 => \^counter_reg[29]_0\(2),
      I3 => effective_value1,
      I4 => effective_value0(31),
      I5 => duty_cycle(31),
      O => \pwm_out[11]_INST_0_i_6_n_0\
    );
\pwm_out[11]_INST_0_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[27]_0\(2),
      I1 => period(26),
      I2 => period(27),
      I3 => \^counter_reg[27]_0\(3),
      O => \pwm_out[11]_INST_0_i_61_n_0\
    );
\pwm_out[11]_INST_0_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[27]_0\(0),
      I1 => period(24),
      I2 => period(25),
      I3 => \^counter_reg[27]_0\(1),
      O => \pwm_out[11]_INST_0_i_62_n_0\
    );
\pwm_out[11]_INST_0_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[27]_0\(2),
      I1 => period(26),
      I2 => \^counter_reg[27]_0\(3),
      I3 => period(27),
      O => \pwm_out[11]_INST_0_i_65_n_0\
    );
\pwm_out[11]_INST_0_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[27]_0\(0),
      I1 => period(24),
      I2 => \^counter_reg[27]_0\(1),
      I3 => period(25),
      O => \pwm_out[11]_INST_0_i_66_n_0\
    );
\pwm_out[11]_INST_0_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(27),
      I1 => O18(26),
      O => \pwm_out[11]_INST_0_i_67_n_0\
    );
\pwm_out[11]_INST_0_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(26),
      I1 => O18(25),
      O => \pwm_out[11]_INST_0_i_68_n_0\
    );
\pwm_out[11]_INST_0_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(25),
      I1 => O18(24),
      O => \pwm_out[11]_INST_0_i_69_n_0\
    );
\pwm_out[11]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(28),
      I1 => effective_value0(28),
      I2 => \^counter_reg[29]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[11]_INST_0_i_27_n_0\,
      O => \pwm_out[11]_INST_0_i_7_n_0\
    );
\pwm_out[11]_INST_0_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(24),
      I1 => O18(23),
      O => \pwm_out[11]_INST_0_i_70_n_0\
    );
\pwm_out[11]_INST_0_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(6),
      I1 => effective_value1,
      I2 => \^counter_reg[7]_0\(2),
      I3 => \pwm_out[11]_INST_0_i_8_0\(6),
      I4 => effective_value(7),
      I5 => duty_cycle(7),
      O => \pwm_out[11]_INST_0_i_75_n_0\
    );
\pwm_out[11]_INST_0_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(4),
      I1 => effective_value1,
      I2 => \^counter_reg[7]_0\(0),
      I3 => \pwm_out[11]_INST_0_i_8_0\(4),
      I4 => effective_value(5),
      I5 => duty_cycle(5),
      O => \pwm_out[11]_INST_0_i_76_n_0\
    );
\pwm_out[11]_INST_0_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(2),
      I1 => effective_value1,
      I2 => \^o\(2),
      I3 => \pwm_out[11]_INST_0_i_8_0\(2),
      I4 => effective_value(3),
      I5 => duty_cycle(3),
      O => \pwm_out[11]_INST_0_i_77_n_0\
    );
\pwm_out[11]_INST_0_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(0),
      I1 => effective_value1,
      I2 => \^o\(0),
      I3 => \pwm_out[11]_INST_0_i_8_0\(0),
      I4 => effective_value(1),
      I5 => duty_cycle(1),
      O => \pwm_out[11]_INST_0_i_78_n_0\
    );
\pwm_out[11]_INST_0_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(6),
      I1 => \pwm_out[11]_INST_0_i_8_0\(6),
      I2 => \^counter_reg[7]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[11]_INST_0_i_131_n_0\,
      O => \pwm_out[11]_INST_0_i_79_n_0\
    );
\pwm_out[11]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(26),
      I1 => \pwm_out[11]_INST_0_i_8_0\(26),
      I2 => \^counter_reg[27]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[11]_INST_0_i_28_n_0\,
      O => \pwm_out[11]_INST_0_i_8_n_0\
    );
\pwm_out[11]_INST_0_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(4),
      I1 => \pwm_out[11]_INST_0_i_8_0\(4),
      I2 => \^counter_reg[7]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[11]_INST_0_i_132_n_0\,
      O => \pwm_out[11]_INST_0_i_80_n_0\
    );
\pwm_out[11]_INST_0_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(2),
      I1 => \pwm_out[11]_INST_0_i_8_0\(2),
      I2 => \^o\(2),
      I3 => effective_value1,
      I4 => \pwm_out[11]_INST_0_i_133_n_0\,
      O => \pwm_out[11]_INST_0_i_81_n_0\
    );
\pwm_out[11]_INST_0_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(0),
      I1 => \pwm_out[11]_INST_0_i_8_0\(0),
      I2 => \^o\(0),
      I3 => effective_value1,
      I4 => \pwm_out[11]_INST_0_i_134_n_0\,
      O => \pwm_out[11]_INST_0_i_82_n_0\
    );
\pwm_out[11]_INST_0_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[11]_INST_0_i_87_n_0\,
      CO(3) => \pwm_out[11]_INST_0_i_83_n_0\,
      CO(2) => \pwm_out[11]_INST_0_i_83_n_1\,
      CO(1) => \pwm_out[11]_INST_0_i_83_n_2\,
      CO(0) => \pwm_out[11]_INST_0_i_83_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(15 downto 12),
      O(3 downto 0) => \^counter_reg[15]_0\(3 downto 0),
      S(3) => \pwm_out[11]_INST_0_i_135_n_0\,
      S(2) => \pwm_out[11]_INST_0_i_136_n_0\,
      S(1) => \pwm_out[11]_INST_0_i_137_n_0\,
      S(0) => \pwm_out[11]_INST_0_i_138_n_0\
    );
\pwm_out[11]_INST_0_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[11]_INST_0_i_8_0\(15),
      I1 => \^counter_reg[15]_0\(3),
      I2 => effective_value1,
      O => effective_value(15)
    );
\pwm_out[11]_INST_0_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[11]_INST_0_i_8_0\(13),
      I1 => \^counter_reg[15]_0\(1),
      I2 => effective_value1,
      O => effective_value(13)
    );
\pwm_out[11]_INST_0_i_87\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[11]_INST_0_i_123_n_0\,
      CO(3) => \pwm_out[11]_INST_0_i_87_n_0\,
      CO(2) => \pwm_out[11]_INST_0_i_87_n_1\,
      CO(1) => \pwm_out[11]_INST_0_i_87_n_2\,
      CO(0) => \pwm_out[11]_INST_0_i_87_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(11 downto 8),
      O(3 downto 0) => \^counter_reg[11]_0\(3 downto 0),
      S(3) => \pwm_out[11]_INST_0_i_143_n_0\,
      S(2) => \pwm_out[11]_INST_0_i_144_n_0\,
      S(1) => \pwm_out[11]_INST_0_i_145_n_0\,
      S(0) => \pwm_out[11]_INST_0_i_146_n_0\
    );
\pwm_out[11]_INST_0_i_89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[11]_INST_0_i_8_0\(11),
      I1 => \^counter_reg[11]_0\(3),
      I2 => effective_value1,
      O => effective_value(11)
    );
\pwm_out[11]_INST_0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(24),
      I1 => \pwm_out[11]_INST_0_i_8_0\(24),
      I2 => \^counter_reg[27]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[11]_INST_0_i_29_n_0\,
      O => \pwm_out[11]_INST_0_i_9_n_0\
    );
\pwm_out[11]_INST_0_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[11]_INST_0_i_8_0\(9),
      I1 => \^counter_reg[11]_0\(1),
      I2 => effective_value1,
      O => effective_value(9)
    );
\pwm_out[11]_INST_0_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[15]_0\(3),
      I2 => \pwm_out[11]_INST_0_i_8_0\(15),
      I3 => duty_cycle(15),
      O => \pwm_out[11]_INST_0_i_91_n_0\
    );
\pwm_out[11]_INST_0_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[15]_0\(1),
      I2 => \pwm_out[11]_INST_0_i_8_0\(13),
      I3 => duty_cycle(13),
      O => \pwm_out[11]_INST_0_i_92_n_0\
    );
\pwm_out[11]_INST_0_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[11]_0\(3),
      I2 => \pwm_out[11]_INST_0_i_8_0\(11),
      I3 => duty_cycle(11),
      O => \pwm_out[11]_INST_0_i_93_n_0\
    );
\pwm_out[11]_INST_0_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[11]_0\(1),
      I2 => \pwm_out[11]_INST_0_i_8_0\(9),
      I3 => duty_cycle(9),
      O => \pwm_out[11]_INST_0_i_94_n_0\
    );
\pwm_out[11]_INST_0_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(23),
      I1 => O18(22),
      O => \pwm_out[11]_INST_0_i_95_n_0\
    );
\pwm_out[11]_INST_0_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(22),
      I1 => O18(21),
      O => \pwm_out[11]_INST_0_i_96_n_0\
    );
\pwm_out[11]_INST_0_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(21),
      I1 => O18(20),
      O => \pwm_out[11]_INST_0_i_97_n_0\
    );
\pwm_out[11]_INST_0_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(20),
      I1 => O18(19),
      O => \pwm_out[11]_INST_0_i_98_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sodar19_pwm_top_0_1_pwm_generator_10 is
  port (
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[20]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[24]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[28]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[29]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pwm_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    period : in STD_LOGIC_VECTOR ( 29 downto 0 );
    phase : in STD_LOGIC_VECTOR ( 29 downto 0 );
    duty_cycle : in STD_LOGIC_VECTOR ( 31 downto 0 );
    minusOp_17 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \pwm_out[2]_INST_0_i_82_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[2]_INST_0_i_82_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[2]_INST_0_i_82_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[2]_INST_0_i_84_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[2]_INST_0_i_39_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[2]_INST_0_i_37_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[2]_INST_0_i_18_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[2]_INST_0_i_16_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[2]_INST_0_i_9_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[2]_INST_0_i_7_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sodar19_pwm_top_0_1_pwm_generator_10 : entity is "pwm_generator";
end sodar19_pwm_top_0_1_pwm_generator_10;

architecture STRUCTURE of sodar19_pwm_top_0_1_pwm_generator_10 is
  signal \^o\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal clear : STD_LOGIC;
  signal \counter[0]_i_10__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_11__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_12__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_14__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_15__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_16__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_17__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_18__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_19__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_20__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_21__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_26__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_27__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_28__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_29__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_30__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_31__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_32__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_33__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_47__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_48__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_49__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_50__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_51__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_52__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_53__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_54__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_7__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_8__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_9__1_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter_reg[0]_i_13__1_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__1_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__1_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__1_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__1_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__1_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__1_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__1_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__1_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__1_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__1_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__1_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__1_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__1_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__1_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__1_n_7\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__1_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__1_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__1_n_3\ : STD_LOGIC;
  signal \^counter_reg[12]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \^counter_reg[16]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \^counter_reg[20]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__1_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__1_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__1_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__1_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__1_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__1_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__1_n_7\ : STD_LOGIC;
  signal \^counter_reg[24]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__1_n_1\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__1_n_2\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__1_n_3\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__1_n_4\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__1_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__1_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__1_n_7\ : STD_LOGIC;
  signal \^counter_reg[28]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[28]_i_1__1_n_1\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__1_n_2\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__1_n_3\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__1_n_4\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__1_n_5\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__1_n_6\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__1_n_7\ : STD_LOGIC;
  signal \^counter_reg[29]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \counter_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \^counter_reg[8]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal effective_value : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal effective_value0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal effective_value1 : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_10_n_1\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_10_n_2\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_10_n_3\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_111_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_115_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_115_n_1\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_115_n_2\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_115_n_3\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_121_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_122_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_123_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_124_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_124_n_1\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_124_n_2\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_124_n_3\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_126_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_126_n_1\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_126_n_2\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_126_n_3\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_128_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_128_n_1\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_128_n_2\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_128_n_3\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_131_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_132_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_133_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_134_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_141_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_142_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_147_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_148_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_149_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_150_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_151_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_151_n_1\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_151_n_2\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_151_n_3\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_152_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_153_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_154_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_155_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_156_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_157_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_158_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_159_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_164_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_165_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_166_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_167_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_168_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_171_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_172_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_173_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_174_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_175_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_176_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_177_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_178_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_179_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_180_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_19_n_3\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_20_n_1\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_20_n_2\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_20_n_3\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_21_n_1\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_21_n_2\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_21_n_3\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_22_n_1\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_22_n_2\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_22_n_3\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_24_n_1\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_24_n_2\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_24_n_3\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_26_n_1\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_26_n_2\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_26_n_3\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_31_n_1\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_31_n_2\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_31_n_3\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_40_n_1\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_40_n_2\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_40_n_3\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_42_n_1\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_42_n_2\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_42_n_3\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_44_n_1\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_44_n_2\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_44_n_3\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_46_n_1\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_46_n_2\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_46_n_3\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_58_n_1\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_58_n_2\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_58_n_3\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_85_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_86_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_87_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_87_n_1\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_87_n_2\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_87_n_3\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_89_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_89_n_1\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_89_n_2\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_89_n_3\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_91_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_91_n_1\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_91_n_2\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_91_n_3\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_93_n_1\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_93_n_2\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_93_n_3\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_n_1\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_n_2\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_n_3\ : STD_LOGIC;
  signal \NLW_counter_reg[0]_i_13__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_25__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_3__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[28]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[2]_INST_0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[2]_INST_0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[2]_INST_0_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[2]_INST_0_i_115_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[2]_INST_0_i_126_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_pwm_out[2]_INST_0_i_151_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[2]_INST_0_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_pwm_out[2]_INST_0_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pwm_out[2]_INST_0_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[2]_INST_0_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[2]_INST_0_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[2]_INST_0_i_58_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pwm_out[2]_INST_0_i_125\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \pwm_out[2]_INST_0_i_127\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \pwm_out[2]_INST_0_i_129\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \pwm_out[2]_INST_0_i_130\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \pwm_out[2]_INST_0_i_131\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \pwm_out[2]_INST_0_i_132\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \pwm_out[2]_INST_0_i_133\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \pwm_out[2]_INST_0_i_134\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \pwm_out[2]_INST_0_i_23\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \pwm_out[2]_INST_0_i_25\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \pwm_out[2]_INST_0_i_27\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \pwm_out[2]_INST_0_i_28\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \pwm_out[2]_INST_0_i_29\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \pwm_out[2]_INST_0_i_30\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \pwm_out[2]_INST_0_i_41\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \pwm_out[2]_INST_0_i_43\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \pwm_out[2]_INST_0_i_45\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \pwm_out[2]_INST_0_i_47\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \pwm_out[2]_INST_0_i_48\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \pwm_out[2]_INST_0_i_49\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \pwm_out[2]_INST_0_i_50\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \pwm_out[2]_INST_0_i_51\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \pwm_out[2]_INST_0_i_88\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \pwm_out[2]_INST_0_i_90\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \pwm_out[2]_INST_0_i_92\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \pwm_out[2]_INST_0_i_94\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \pwm_out[2]_INST_0_i_95\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \pwm_out[2]_INST_0_i_96\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \pwm_out[2]_INST_0_i_97\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \pwm_out[2]_INST_0_i_98\ : label is "soft_lutpair167";
begin
  O(2 downto 0) <= \^o\(2 downto 0);
  \counter_reg[12]_0\(3 downto 0) <= \^counter_reg[12]_0\(3 downto 0);
  \counter_reg[16]_0\(3 downto 0) <= \^counter_reg[16]_0\(3 downto 0);
  \counter_reg[20]_0\(3 downto 0) <= \^counter_reg[20]_0\(3 downto 0);
  \counter_reg[24]_0\(3 downto 0) <= \^counter_reg[24]_0\(3 downto 0);
  \counter_reg[28]_0\(3 downto 0) <= \^counter_reg[28]_0\(3 downto 0);
  \counter_reg[29]_0\(1 downto 0) <= \^counter_reg[29]_0\(1 downto 0);
  \counter_reg[8]_0\(3 downto 0) <= \^counter_reg[8]_0\(3 downto 0);
\counter[0]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(26),
      I1 => minusOp_17(25),
      I2 => counter_reg(27),
      I3 => minusOp_17(26),
      O => \counter[0]_i_10__1_n_0\
    );
\counter[0]_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(24),
      I1 => minusOp_17(23),
      I2 => counter_reg(25),
      I3 => minusOp_17(24),
      O => \counter[0]_i_11__1_n_0\
    );
\counter[0]_i_12__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_12__1_n_0\
    );
\counter[0]_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(22),
      I1 => minusOp_17(21),
      I2 => minusOp_17(22),
      I3 => counter_reg(23),
      O => \counter[0]_i_14__1_n_0\
    );
\counter[0]_i_15__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(20),
      I1 => minusOp_17(19),
      I2 => minusOp_17(20),
      I3 => counter_reg(21),
      O => \counter[0]_i_15__1_n_0\
    );
\counter[0]_i_16__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(18),
      I1 => minusOp_17(17),
      I2 => minusOp_17(18),
      I3 => counter_reg(19),
      O => \counter[0]_i_16__1_n_0\
    );
\counter[0]_i_17__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(16),
      I1 => minusOp_17(15),
      I2 => minusOp_17(16),
      I3 => counter_reg(17),
      O => \counter[0]_i_17__1_n_0\
    );
\counter[0]_i_18__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(22),
      I1 => minusOp_17(21),
      I2 => counter_reg(23),
      I3 => minusOp_17(22),
      O => \counter[0]_i_18__1_n_0\
    );
\counter[0]_i_19__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(20),
      I1 => minusOp_17(19),
      I2 => counter_reg(21),
      I3 => minusOp_17(20),
      O => \counter[0]_i_19__1_n_0\
    );
\counter[0]_i_20__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(18),
      I1 => minusOp_17(17),
      I2 => counter_reg(19),
      I3 => minusOp_17(18),
      O => \counter[0]_i_20__1_n_0\
    );
\counter[0]_i_21__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(16),
      I1 => minusOp_17(15),
      I2 => counter_reg(17),
      I3 => minusOp_17(16),
      O => \counter[0]_i_21__1_n_0\
    );
\counter[0]_i_26__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(14),
      I1 => minusOp_17(13),
      I2 => minusOp_17(14),
      I3 => counter_reg(15),
      O => \counter[0]_i_26__1_n_0\
    );
\counter[0]_i_27__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(12),
      I1 => minusOp_17(11),
      I2 => minusOp_17(12),
      I3 => counter_reg(13),
      O => \counter[0]_i_27__1_n_0\
    );
\counter[0]_i_28__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(10),
      I1 => minusOp_17(9),
      I2 => minusOp_17(10),
      I3 => counter_reg(11),
      O => \counter[0]_i_28__1_n_0\
    );
\counter[0]_i_29__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(8),
      I1 => minusOp_17(7),
      I2 => minusOp_17(8),
      I3 => counter_reg(9),
      O => \counter[0]_i_29__1_n_0\
    );
\counter[0]_i_30__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(14),
      I1 => minusOp_17(13),
      I2 => counter_reg(15),
      I3 => minusOp_17(14),
      O => \counter[0]_i_30__1_n_0\
    );
\counter[0]_i_31__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(12),
      I1 => minusOp_17(11),
      I2 => counter_reg(13),
      I3 => minusOp_17(12),
      O => \counter[0]_i_31__1_n_0\
    );
\counter[0]_i_32__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(10),
      I1 => minusOp_17(9),
      I2 => counter_reg(11),
      I3 => minusOp_17(10),
      O => \counter[0]_i_32__1_n_0\
    );
\counter[0]_i_33__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(8),
      I1 => minusOp_17(7),
      I2 => counter_reg(9),
      I3 => minusOp_17(8),
      O => \counter[0]_i_33__1_n_0\
    );
\counter[0]_i_47__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(6),
      I1 => minusOp_17(5),
      I2 => minusOp_17(6),
      I3 => counter_reg(7),
      O => \counter[0]_i_47__1_n_0\
    );
\counter[0]_i_48__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(4),
      I1 => minusOp_17(3),
      I2 => minusOp_17(4),
      I3 => counter_reg(5),
      O => \counter[0]_i_48__1_n_0\
    );
\counter[0]_i_49__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(2),
      I1 => minusOp_17(1),
      I2 => minusOp_17(2),
      I3 => counter_reg(3),
      O => \counter[0]_i_49__1_n_0\
    );
\counter[0]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(30),
      I1 => minusOp_17(29),
      I2 => minusOp_17(30),
      I3 => counter_reg(31),
      O => \counter[0]_i_4__1_n_0\
    );
\counter[0]_i_50__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => period(0),
      I1 => counter_reg(0),
      I2 => minusOp_17(0),
      I3 => counter_reg(1),
      O => \counter[0]_i_50__1_n_0\
    );
\counter[0]_i_51__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(6),
      I1 => minusOp_17(5),
      I2 => counter_reg(7),
      I3 => minusOp_17(6),
      O => \counter[0]_i_51__1_n_0\
    );
\counter[0]_i_52__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(4),
      I1 => minusOp_17(3),
      I2 => counter_reg(5),
      I3 => minusOp_17(4),
      O => \counter[0]_i_52__1_n_0\
    );
\counter[0]_i_53__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(2),
      I1 => minusOp_17(1),
      I2 => counter_reg(3),
      I3 => minusOp_17(2),
      O => \counter[0]_i_53__1_n_0\
    );
\counter[0]_i_54__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => counter_reg(1),
      I1 => minusOp_17(0),
      I2 => period(0),
      I3 => counter_reg(0),
      O => \counter[0]_i_54__9_n_0\
    );
\counter[0]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(28),
      I1 => minusOp_17(27),
      I2 => minusOp_17(28),
      I3 => counter_reg(29),
      O => \counter[0]_i_5__1_n_0\
    );
\counter[0]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(26),
      I1 => minusOp_17(25),
      I2 => minusOp_17(26),
      I3 => counter_reg(27),
      O => \counter[0]_i_6__1_n_0\
    );
\counter[0]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(24),
      I1 => minusOp_17(23),
      I2 => minusOp_17(24),
      I3 => counter_reg(25),
      O => \counter[0]_i_7__1_n_0\
    );
\counter[0]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(30),
      I1 => minusOp_17(29),
      I2 => counter_reg(31),
      I3 => minusOp_17(30),
      O => \counter[0]_i_8__1_n_0\
    );
\counter[0]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(28),
      I1 => minusOp_17(27),
      I2 => counter_reg(29),
      I3 => minusOp_17(28),
      O => \counter[0]_i_9__1_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__1_n_7\,
      Q => counter_reg(0),
      R => clear
    );
\counter_reg[0]_i_13__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_25__1_n_0\,
      CO(3) => \counter_reg[0]_i_13__1_n_0\,
      CO(2) => \counter_reg[0]_i_13__1_n_1\,
      CO(1) => \counter_reg[0]_i_13__1_n_2\,
      CO(0) => \counter_reg[0]_i_13__1_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_26__1_n_0\,
      DI(2) => \counter[0]_i_27__1_n_0\,
      DI(1) => \counter[0]_i_28__1_n_0\,
      DI(0) => \counter[0]_i_29__1_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_13__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_30__1_n_0\,
      S(2) => \counter[0]_i_31__1_n_0\,
      S(1) => \counter[0]_i_32__1_n_0\,
      S(0) => \counter[0]_i_33__1_n_0\
    );
\counter_reg[0]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_3__1_n_0\,
      CO(3) => clear,
      CO(2) => \counter_reg[0]_i_1__1_n_1\,
      CO(1) => \counter_reg[0]_i_1__1_n_2\,
      CO(0) => \counter_reg[0]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_4__1_n_0\,
      DI(2) => \counter[0]_i_5__1_n_0\,
      DI(1) => \counter[0]_i_6__1_n_0\,
      DI(0) => \counter[0]_i_7__1_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_1__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_8__1_n_0\,
      S(2) => \counter[0]_i_9__1_n_0\,
      S(1) => \counter[0]_i_10__1_n_0\,
      S(0) => \counter[0]_i_11__1_n_0\
    );
\counter_reg[0]_i_25__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_25__1_n_0\,
      CO(2) => \counter_reg[0]_i_25__1_n_1\,
      CO(1) => \counter_reg[0]_i_25__1_n_2\,
      CO(0) => \counter_reg[0]_i_25__1_n_3\,
      CYINIT => '1',
      DI(3) => \counter[0]_i_47__1_n_0\,
      DI(2) => \counter[0]_i_48__1_n_0\,
      DI(1) => \counter[0]_i_49__1_n_0\,
      DI(0) => \counter[0]_i_50__1_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_25__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_51__1_n_0\,
      S(2) => \counter[0]_i_52__1_n_0\,
      S(1) => \counter[0]_i_53__1_n_0\,
      S(0) => \counter[0]_i_54__9_n_0\
    );
\counter_reg[0]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_2__1_n_0\,
      CO(2) => \counter_reg[0]_i_2__1_n_1\,
      CO(1) => \counter_reg[0]_i_2__1_n_2\,
      CO(0) => \counter_reg[0]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_reg[0]_i_2__1_n_4\,
      O(2) => \counter_reg[0]_i_2__1_n_5\,
      O(1) => \counter_reg[0]_i_2__1_n_6\,
      O(0) => \counter_reg[0]_i_2__1_n_7\,
      S(3 downto 1) => counter_reg(3 downto 1),
      S(0) => \counter[0]_i_12__1_n_0\
    );
\counter_reg[0]_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_13__1_n_0\,
      CO(3) => \counter_reg[0]_i_3__1_n_0\,
      CO(2) => \counter_reg[0]_i_3__1_n_1\,
      CO(1) => \counter_reg[0]_i_3__1_n_2\,
      CO(0) => \counter_reg[0]_i_3__1_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_14__1_n_0\,
      DI(2) => \counter[0]_i_15__1_n_0\,
      DI(1) => \counter[0]_i_16__1_n_0\,
      DI(0) => \counter[0]_i_17__1_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_3__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_18__1_n_0\,
      S(2) => \counter[0]_i_19__1_n_0\,
      S(1) => \counter[0]_i_20__1_n_0\,
      S(0) => \counter[0]_i_21__1_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__1_n_5\,
      Q => counter_reg(10),
      R => clear
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__1_n_4\,
      Q => counter_reg(11),
      R => clear
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__1_n_7\,
      Q => counter_reg(12),
      R => clear
    );
\counter_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1__1_n_0\,
      CO(3) => \counter_reg[12]_i_1__1_n_0\,
      CO(2) => \counter_reg[12]_i_1__1_n_1\,
      CO(1) => \counter_reg[12]_i_1__1_n_2\,
      CO(0) => \counter_reg[12]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_1__1_n_4\,
      O(2) => \counter_reg[12]_i_1__1_n_5\,
      O(1) => \counter_reg[12]_i_1__1_n_6\,
      O(0) => \counter_reg[12]_i_1__1_n_7\,
      S(3 downto 0) => counter_reg(15 downto 12)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__1_n_6\,
      Q => counter_reg(13),
      R => clear
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__1_n_5\,
      Q => counter_reg(14),
      R => clear
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__1_n_4\,
      Q => counter_reg(15),
      R => clear
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__1_n_7\,
      Q => counter_reg(16),
      R => clear
    );
\counter_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_1__1_n_0\,
      CO(3) => \counter_reg[16]_i_1__1_n_0\,
      CO(2) => \counter_reg[16]_i_1__1_n_1\,
      CO(1) => \counter_reg[16]_i_1__1_n_2\,
      CO(0) => \counter_reg[16]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_1__1_n_4\,
      O(2) => \counter_reg[16]_i_1__1_n_5\,
      O(1) => \counter_reg[16]_i_1__1_n_6\,
      O(0) => \counter_reg[16]_i_1__1_n_7\,
      S(3 downto 0) => counter_reg(19 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__1_n_6\,
      Q => counter_reg(17),
      R => clear
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__1_n_5\,
      Q => counter_reg(18),
      R => clear
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__1_n_4\,
      Q => counter_reg(19),
      R => clear
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__1_n_6\,
      Q => counter_reg(1),
      R => clear
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__1_n_7\,
      Q => counter_reg(20),
      R => clear
    );
\counter_reg[20]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_1__1_n_0\,
      CO(3) => \counter_reg[20]_i_1__1_n_0\,
      CO(2) => \counter_reg[20]_i_1__1_n_1\,
      CO(1) => \counter_reg[20]_i_1__1_n_2\,
      CO(0) => \counter_reg[20]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_1__1_n_4\,
      O(2) => \counter_reg[20]_i_1__1_n_5\,
      O(1) => \counter_reg[20]_i_1__1_n_6\,
      O(0) => \counter_reg[20]_i_1__1_n_7\,
      S(3 downto 0) => counter_reg(23 downto 20)
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__1_n_6\,
      Q => counter_reg(21),
      R => clear
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__1_n_5\,
      Q => counter_reg(22),
      R => clear
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__1_n_4\,
      Q => counter_reg(23),
      R => clear
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__1_n_7\,
      Q => counter_reg(24),
      R => clear
    );
\counter_reg[24]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[20]_i_1__1_n_0\,
      CO(3) => \counter_reg[24]_i_1__1_n_0\,
      CO(2) => \counter_reg[24]_i_1__1_n_1\,
      CO(1) => \counter_reg[24]_i_1__1_n_2\,
      CO(0) => \counter_reg[24]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[24]_i_1__1_n_4\,
      O(2) => \counter_reg[24]_i_1__1_n_5\,
      O(1) => \counter_reg[24]_i_1__1_n_6\,
      O(0) => \counter_reg[24]_i_1__1_n_7\,
      S(3 downto 0) => counter_reg(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__1_n_6\,
      Q => counter_reg(25),
      R => clear
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__1_n_5\,
      Q => counter_reg(26),
      R => clear
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__1_n_4\,
      Q => counter_reg(27),
      R => clear
    );
\counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__1_n_7\,
      Q => counter_reg(28),
      R => clear
    );
\counter_reg[28]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[24]_i_1__1_n_0\,
      CO(3) => \NLW_counter_reg[28]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[28]_i_1__1_n_1\,
      CO(1) => \counter_reg[28]_i_1__1_n_2\,
      CO(0) => \counter_reg[28]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[28]_i_1__1_n_4\,
      O(2) => \counter_reg[28]_i_1__1_n_5\,
      O(1) => \counter_reg[28]_i_1__1_n_6\,
      O(0) => \counter_reg[28]_i_1__1_n_7\,
      S(3 downto 0) => counter_reg(31 downto 28)
    );
\counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__1_n_6\,
      Q => counter_reg(29),
      R => clear
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__1_n_5\,
      Q => counter_reg(2),
      R => clear
    );
\counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__1_n_5\,
      Q => counter_reg(30),
      R => clear
    );
\counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__1_n_4\,
      Q => counter_reg(31),
      R => clear
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__1_n_4\,
      Q => counter_reg(3),
      R => clear
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__1_n_7\,
      Q => counter_reg(4),
      R => clear
    );
\counter_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_2__1_n_0\,
      CO(3) => \counter_reg[4]_i_1__1_n_0\,
      CO(2) => \counter_reg[4]_i_1__1_n_1\,
      CO(1) => \counter_reg[4]_i_1__1_n_2\,
      CO(0) => \counter_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_1__1_n_4\,
      O(2) => \counter_reg[4]_i_1__1_n_5\,
      O(1) => \counter_reg[4]_i_1__1_n_6\,
      O(0) => \counter_reg[4]_i_1__1_n_7\,
      S(3 downto 0) => counter_reg(7 downto 4)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__1_n_6\,
      Q => counter_reg(5),
      R => clear
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__1_n_5\,
      Q => counter_reg(6),
      R => clear
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__1_n_4\,
      Q => counter_reg(7),
      R => clear
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__1_n_7\,
      Q => counter_reg(8),
      R => clear
    );
\counter_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1__1_n_0\,
      CO(3) => \counter_reg[8]_i_1__1_n_0\,
      CO(2) => \counter_reg[8]_i_1__1_n_1\,
      CO(1) => \counter_reg[8]_i_1__1_n_2\,
      CO(0) => \counter_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_1__1_n_4\,
      O(2) => \counter_reg[8]_i_1__1_n_5\,
      O(1) => \counter_reg[8]_i_1__1_n_6\,
      O(0) => \counter_reg[8]_i_1__1_n_7\,
      S(3 downto 0) => counter_reg(11 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__1_n_6\,
      Q => counter_reg(9),
      R => clear
    );
\pwm_out[2]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[2]_INST_0_i_1_n_0\,
      CO(3) => pwm_out(0),
      CO(2) => \pwm_out[2]_INST_0_n_1\,
      CO(1) => \pwm_out[2]_INST_0_n_2\,
      CO(0) => \pwm_out[2]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[2]_INST_0_i_2_n_0\,
      DI(2) => \pwm_out[2]_INST_0_i_3_n_0\,
      DI(1) => \pwm_out[2]_INST_0_i_4_n_0\,
      DI(0) => \pwm_out[2]_INST_0_i_5_n_0\,
      O(3 downto 0) => \NLW_pwm_out[2]_INST_0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[2]_INST_0_i_6_n_0\,
      S(2) => \pwm_out[2]_INST_0_i_7_n_0\,
      S(1) => \pwm_out[2]_INST_0_i_8_n_0\,
      S(0) => \pwm_out[2]_INST_0_i_9_n_0\
    );
\pwm_out[2]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[2]_INST_0_i_10_n_0\,
      CO(3) => \pwm_out[2]_INST_0_i_1_n_0\,
      CO(2) => \pwm_out[2]_INST_0_i_1_n_1\,
      CO(1) => \pwm_out[2]_INST_0_i_1_n_2\,
      CO(0) => \pwm_out[2]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[2]_INST_0_i_11_n_0\,
      DI(2) => \pwm_out[2]_INST_0_i_12_n_0\,
      DI(1) => \pwm_out[2]_INST_0_i_13_n_0\,
      DI(0) => \pwm_out[2]_INST_0_i_14_n_0\,
      O(3 downto 0) => \NLW_pwm_out[2]_INST_0_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[2]_INST_0_i_15_n_0\,
      S(2) => \pwm_out[2]_INST_0_i_16_n_0\,
      S(1) => \pwm_out[2]_INST_0_i_17_n_0\,
      S(0) => \pwm_out[2]_INST_0_i_18_n_0\
    );
\pwm_out[2]_INST_0_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[2]_INST_0_i_31_n_0\,
      CO(3) => \pwm_out[2]_INST_0_i_10_n_0\,
      CO(2) => \pwm_out[2]_INST_0_i_10_n_1\,
      CO(1) => \pwm_out[2]_INST_0_i_10_n_2\,
      CO(0) => \pwm_out[2]_INST_0_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[2]_INST_0_i_32_n_0\,
      DI(2) => \pwm_out[2]_INST_0_i_33_n_0\,
      DI(1) => \pwm_out[2]_INST_0_i_34_n_0\,
      DI(0) => \pwm_out[2]_INST_0_i_35_n_0\,
      O(3 downto 0) => \NLW_pwm_out[2]_INST_0_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[2]_INST_0_i_36_n_0\,
      S(2) => \pwm_out[2]_INST_0_i_37_n_0\,
      S(1) => \pwm_out[2]_INST_0_i_38_n_0\,
      S(0) => \pwm_out[2]_INST_0_i_39_n_0\
    );
\pwm_out[2]_INST_0_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(20),
      I1 => phase(19),
      O => \pwm_out[2]_INST_0_i_103_n_0\
    );
\pwm_out[2]_INST_0_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(19),
      I1 => phase(18),
      O => \pwm_out[2]_INST_0_i_104_n_0\
    );
\pwm_out[2]_INST_0_i_105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(18),
      I1 => phase(17),
      O => \pwm_out[2]_INST_0_i_105_n_0\
    );
\pwm_out[2]_INST_0_i_106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(17),
      I1 => phase(16),
      O => \pwm_out[2]_INST_0_i_106_n_0\
    );
\pwm_out[2]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(22),
      I1 => effective_value1,
      I2 => \^counter_reg[24]_0\(1),
      I3 => effective_value0(22),
      I4 => effective_value(23),
      I5 => duty_cycle(23),
      O => \pwm_out[2]_INST_0_i_11_n_0\
    );
\pwm_out[2]_INST_0_i_111\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(16),
      I1 => phase(15),
      O => \pwm_out[2]_INST_0_i_111_n_0\
    );
\pwm_out[2]_INST_0_i_112\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(15),
      I1 => phase(14),
      O => \pwm_out[2]_INST_0_i_112_n_0\
    );
\pwm_out[2]_INST_0_i_113\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(14),
      I1 => phase(13),
      O => \pwm_out[2]_INST_0_i_113_n_0\
    );
\pwm_out[2]_INST_0_i_114\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(13),
      I1 => phase(12),
      O => \pwm_out[2]_INST_0_i_114_n_0\
    );
\pwm_out[2]_INST_0_i_115\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[2]_INST_0_i_151_n_0\,
      CO(3) => \pwm_out[2]_INST_0_i_115_n_0\,
      CO(2) => \pwm_out[2]_INST_0_i_115_n_1\,
      CO(1) => \pwm_out[2]_INST_0_i_115_n_2\,
      CO(0) => \pwm_out[2]_INST_0_i_115_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[2]_INST_0_i_152_n_0\,
      DI(2) => \pwm_out[2]_INST_0_i_153_n_0\,
      DI(1) => \pwm_out[2]_INST_0_i_154_n_0\,
      DI(0) => \pwm_out[2]_INST_0_i_155_n_0\,
      O(3 downto 0) => \NLW_pwm_out[2]_INST_0_i_115_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[2]_INST_0_i_156_n_0\,
      S(2) => \pwm_out[2]_INST_0_i_157_n_0\,
      S(1) => \pwm_out[2]_INST_0_i_158_n_0\,
      S(0) => \pwm_out[2]_INST_0_i_159_n_0\
    );
\pwm_out[2]_INST_0_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[24]_0\(1),
      I1 => period(22),
      I2 => period(23),
      I3 => \^counter_reg[24]_0\(2),
      O => \pwm_out[2]_INST_0_i_116_n_0\
    );
\pwm_out[2]_INST_0_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[20]_0\(3),
      I1 => period(20),
      I2 => period(21),
      I3 => \^counter_reg[24]_0\(0),
      O => \pwm_out[2]_INST_0_i_117_n_0\
    );
\pwm_out[2]_INST_0_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[20]_0\(1),
      I1 => period(18),
      I2 => period(19),
      I3 => \^counter_reg[20]_0\(2),
      O => \pwm_out[2]_INST_0_i_118_n_0\
    );
\pwm_out[2]_INST_0_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[16]_0\(3),
      I1 => period(16),
      I2 => period(17),
      I3 => \^counter_reg[20]_0\(0),
      O => \pwm_out[2]_INST_0_i_119_n_0\
    );
\pwm_out[2]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(20),
      I1 => effective_value1,
      I2 => \^counter_reg[20]_0\(3),
      I3 => effective_value0(20),
      I4 => effective_value(21),
      I5 => duty_cycle(21),
      O => \pwm_out[2]_INST_0_i_12_n_0\
    );
\pwm_out[2]_INST_0_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[24]_0\(1),
      I1 => period(22),
      I2 => \^counter_reg[24]_0\(2),
      I3 => period(23),
      O => \pwm_out[2]_INST_0_i_120_n_0\
    );
\pwm_out[2]_INST_0_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[20]_0\(3),
      I1 => period(20),
      I2 => \^counter_reg[24]_0\(0),
      I3 => period(21),
      O => \pwm_out[2]_INST_0_i_121_n_0\
    );
\pwm_out[2]_INST_0_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[20]_0\(1),
      I1 => period(18),
      I2 => \^counter_reg[20]_0\(2),
      I3 => period(19),
      O => \pwm_out[2]_INST_0_i_122_n_0\
    );
\pwm_out[2]_INST_0_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[16]_0\(3),
      I1 => period(16),
      I2 => \^counter_reg[20]_0\(0),
      I3 => period(17),
      O => \pwm_out[2]_INST_0_i_123_n_0\
    );
\pwm_out[2]_INST_0_i_124\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[2]_INST_0_i_128_n_0\,
      CO(3) => \pwm_out[2]_INST_0_i_124_n_0\,
      CO(2) => \pwm_out[2]_INST_0_i_124_n_1\,
      CO(1) => \pwm_out[2]_INST_0_i_124_n_2\,
      CO(0) => \pwm_out[2]_INST_0_i_124_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^counter_reg[8]_0\(2 downto 0),
      DI(0) => \^o\(2),
      O(3 downto 0) => effective_value0(7 downto 4),
      S(3 downto 0) => \pwm_out[2]_INST_0_i_84_0\(3 downto 0)
    );
\pwm_out[2]_INST_0_i_125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(7),
      I1 => \^counter_reg[8]_0\(2),
      I2 => effective_value1,
      O => effective_value(7)
    );
\pwm_out[2]_INST_0_i_126\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[2]_INST_0_i_126_n_0\,
      CO(2) => \pwm_out[2]_INST_0_i_126_n_1\,
      CO(1) => \pwm_out[2]_INST_0_i_126_n_2\,
      CO(0) => \pwm_out[2]_INST_0_i_126_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(4 downto 1),
      O(3 downto 1) => \^o\(2 downto 0),
      O(0) => \NLW_pwm_out[2]_INST_0_i_126_O_UNCONNECTED\(0),
      S(3) => \pwm_out[2]_INST_0_i_164_n_0\,
      S(2) => \pwm_out[2]_INST_0_i_165_n_0\,
      S(1) => \pwm_out[2]_INST_0_i_166_n_0\,
      S(0) => \pwm_out[2]_INST_0_i_167_n_0\
    );
\pwm_out[2]_INST_0_i_127\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(5),
      I1 => \^counter_reg[8]_0\(0),
      I2 => effective_value1,
      O => effective_value(5)
    );
\pwm_out[2]_INST_0_i_128\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[2]_INST_0_i_128_n_0\,
      CO(2) => \pwm_out[2]_INST_0_i_128_n_1\,
      CO(1) => \pwm_out[2]_INST_0_i_128_n_2\,
      CO(0) => \pwm_out[2]_INST_0_i_128_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^o\(1 downto 0),
      DI(1) => \pwm_out[2]_INST_0_i_168_n_0\,
      DI(0) => counter_reg(0),
      O(3 downto 0) => effective_value0(3 downto 0),
      S(3 downto 2) => \pwm_out[2]_INST_0_i_82_2\(1 downto 0),
      S(1) => \pwm_out[2]_INST_0_i_171_n_0\,
      S(0) => \pwm_out[2]_INST_0_i_172_n_0\
    );
\pwm_out[2]_INST_0_i_129\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(3),
      I1 => \^o\(1),
      I2 => effective_value1,
      O => effective_value(3)
    );
\pwm_out[2]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(18),
      I1 => effective_value1,
      I2 => \^counter_reg[20]_0\(1),
      I3 => effective_value0(18),
      I4 => effective_value(19),
      I5 => duty_cycle(19),
      O => \pwm_out[2]_INST_0_i_13_n_0\
    );
\pwm_out[2]_INST_0_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA3C"
    )
        port map (
      I0 => effective_value0(1),
      I1 => counter_reg(1),
      I2 => phase(0),
      I3 => effective_value1,
      O => effective_value(1)
    );
\pwm_out[2]_INST_0_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[8]_0\(2),
      I2 => effective_value0(7),
      I3 => duty_cycle(7),
      O => \pwm_out[2]_INST_0_i_131_n_0\
    );
\pwm_out[2]_INST_0_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[8]_0\(0),
      I2 => effective_value0(5),
      I3 => duty_cycle(5),
      O => \pwm_out[2]_INST_0_i_132_n_0\
    );
\pwm_out[2]_INST_0_i_133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^o\(1),
      I2 => effective_value0(3),
      I3 => duty_cycle(3),
      O => \pwm_out[2]_INST_0_i_133_n_0\
    );
\pwm_out[2]_INST_0_i_134\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE1441EB"
    )
        port map (
      I0 => effective_value1,
      I1 => phase(0),
      I2 => counter_reg(1),
      I3 => effective_value0(1),
      I4 => duty_cycle(1),
      O => \pwm_out[2]_INST_0_i_134_n_0\
    );
\pwm_out[2]_INST_0_i_139\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(12),
      I1 => phase(11),
      O => \pwm_out[2]_INST_0_i_139_n_0\
    );
\pwm_out[2]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(16),
      I1 => effective_value1,
      I2 => \^counter_reg[16]_0\(3),
      I3 => effective_value0(16),
      I4 => effective_value(17),
      I5 => duty_cycle(17),
      O => \pwm_out[2]_INST_0_i_14_n_0\
    );
\pwm_out[2]_INST_0_i_140\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(11),
      I1 => phase(10),
      O => \pwm_out[2]_INST_0_i_140_n_0\
    );
\pwm_out[2]_INST_0_i_141\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(10),
      I1 => phase(9),
      O => \pwm_out[2]_INST_0_i_141_n_0\
    );
\pwm_out[2]_INST_0_i_142\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(9),
      I1 => phase(8),
      O => \pwm_out[2]_INST_0_i_142_n_0\
    );
\pwm_out[2]_INST_0_i_147\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(8),
      I1 => phase(7),
      O => \pwm_out[2]_INST_0_i_147_n_0\
    );
\pwm_out[2]_INST_0_i_148\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(7),
      I1 => phase(6),
      O => \pwm_out[2]_INST_0_i_148_n_0\
    );
\pwm_out[2]_INST_0_i_149\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(6),
      I1 => phase(5),
      O => \pwm_out[2]_INST_0_i_149_n_0\
    );
\pwm_out[2]_INST_0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(22),
      I1 => effective_value0(22),
      I2 => \^counter_reg[24]_0\(1),
      I3 => effective_value1,
      I4 => \pwm_out[2]_INST_0_i_48_n_0\,
      O => \pwm_out[2]_INST_0_i_15_n_0\
    );
\pwm_out[2]_INST_0_i_150\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(5),
      I1 => phase(4),
      O => \pwm_out[2]_INST_0_i_150_n_0\
    );
\pwm_out[2]_INST_0_i_151\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[2]_INST_0_i_151_n_0\,
      CO(2) => \pwm_out[2]_INST_0_i_151_n_1\,
      CO(1) => \pwm_out[2]_INST_0_i_151_n_2\,
      CO(0) => \pwm_out[2]_INST_0_i_151_n_3\,
      CYINIT => '1',
      DI(3) => \pwm_out[2]_INST_0_i_173_n_0\,
      DI(2) => \pwm_out[2]_INST_0_i_174_n_0\,
      DI(1) => \pwm_out[2]_INST_0_i_175_n_0\,
      DI(0) => \pwm_out[2]_INST_0_i_176_n_0\,
      O(3 downto 0) => \NLW_pwm_out[2]_INST_0_i_151_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[2]_INST_0_i_177_n_0\,
      S(2) => \pwm_out[2]_INST_0_i_178_n_0\,
      S(1) => \pwm_out[2]_INST_0_i_179_n_0\,
      S(0) => \pwm_out[2]_INST_0_i_180_n_0\
    );
\pwm_out[2]_INST_0_i_152\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[16]_0\(1),
      I1 => period(14),
      I2 => period(15),
      I3 => \^counter_reg[16]_0\(2),
      O => \pwm_out[2]_INST_0_i_152_n_0\
    );
\pwm_out[2]_INST_0_i_153\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[12]_0\(3),
      I1 => period(12),
      I2 => period(13),
      I3 => \^counter_reg[16]_0\(0),
      O => \pwm_out[2]_INST_0_i_153_n_0\
    );
\pwm_out[2]_INST_0_i_154\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[12]_0\(1),
      I1 => period(10),
      I2 => period(11),
      I3 => \^counter_reg[12]_0\(2),
      O => \pwm_out[2]_INST_0_i_154_n_0\
    );
\pwm_out[2]_INST_0_i_155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[8]_0\(3),
      I1 => period(8),
      I2 => period(9),
      I3 => \^counter_reg[12]_0\(0),
      O => \pwm_out[2]_INST_0_i_155_n_0\
    );
\pwm_out[2]_INST_0_i_156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[16]_0\(1),
      I1 => period(14),
      I2 => \^counter_reg[16]_0\(2),
      I3 => period(15),
      O => \pwm_out[2]_INST_0_i_156_n_0\
    );
\pwm_out[2]_INST_0_i_157\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[12]_0\(3),
      I1 => period(12),
      I2 => \^counter_reg[16]_0\(0),
      I3 => period(13),
      O => \pwm_out[2]_INST_0_i_157_n_0\
    );
\pwm_out[2]_INST_0_i_158\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[12]_0\(1),
      I1 => period(10),
      I2 => \^counter_reg[12]_0\(2),
      I3 => period(11),
      O => \pwm_out[2]_INST_0_i_158_n_0\
    );
\pwm_out[2]_INST_0_i_159\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[8]_0\(3),
      I1 => period(8),
      I2 => \^counter_reg[12]_0\(0),
      I3 => period(9),
      O => \pwm_out[2]_INST_0_i_159_n_0\
    );
\pwm_out[2]_INST_0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(20),
      I1 => effective_value0(20),
      I2 => \^counter_reg[20]_0\(3),
      I3 => effective_value1,
      I4 => \pwm_out[2]_INST_0_i_49_n_0\,
      O => \pwm_out[2]_INST_0_i_16_n_0\
    );
\pwm_out[2]_INST_0_i_164\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(4),
      I1 => phase(3),
      O => \pwm_out[2]_INST_0_i_164_n_0\
    );
\pwm_out[2]_INST_0_i_165\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(3),
      I1 => phase(2),
      O => \pwm_out[2]_INST_0_i_165_n_0\
    );
\pwm_out[2]_INST_0_i_166\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(2),
      I1 => phase(1),
      O => \pwm_out[2]_INST_0_i_166_n_0\
    );
\pwm_out[2]_INST_0_i_167\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(1),
      I1 => phase(0),
      O => \pwm_out[2]_INST_0_i_167_n_0\
    );
\pwm_out[2]_INST_0_i_168\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(1),
      I1 => phase(0),
      O => \pwm_out[2]_INST_0_i_168_n_0\
    );
\pwm_out[2]_INST_0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(18),
      I1 => effective_value0(18),
      I2 => \^counter_reg[20]_0\(1),
      I3 => effective_value1,
      I4 => \pwm_out[2]_INST_0_i_50_n_0\,
      O => \pwm_out[2]_INST_0_i_17_n_0\
    );
\pwm_out[2]_INST_0_i_171\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => phase(0),
      I1 => counter_reg(1),
      I2 => period(1),
      O => \pwm_out[2]_INST_0_i_171_n_0\
    );
\pwm_out[2]_INST_0_i_172\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(0),
      I1 => period(0),
      O => \pwm_out[2]_INST_0_i_172_n_0\
    );
\pwm_out[2]_INST_0_i_173\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[8]_0\(1),
      I1 => period(6),
      I2 => period(7),
      I3 => \^counter_reg[8]_0\(2),
      O => \pwm_out[2]_INST_0_i_173_n_0\
    );
\pwm_out[2]_INST_0_i_174\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o\(2),
      I1 => period(4),
      I2 => period(5),
      I3 => \^counter_reg[8]_0\(0),
      O => \pwm_out[2]_INST_0_i_174_n_0\
    );
\pwm_out[2]_INST_0_i_175\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o\(0),
      I1 => period(2),
      I2 => period(3),
      I3 => \^o\(1),
      O => \pwm_out[2]_INST_0_i_175_n_0\
    );
\pwm_out[2]_INST_0_i_176\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"022F2F02"
    )
        port map (
      I0 => counter_reg(0),
      I1 => period(0),
      I2 => period(1),
      I3 => counter_reg(1),
      I4 => phase(0),
      O => \pwm_out[2]_INST_0_i_176_n_0\
    );
\pwm_out[2]_INST_0_i_177\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[8]_0\(1),
      I1 => period(6),
      I2 => \^counter_reg[8]_0\(2),
      I3 => period(7),
      O => \pwm_out[2]_INST_0_i_177_n_0\
    );
\pwm_out[2]_INST_0_i_178\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o\(2),
      I1 => period(4),
      I2 => \^counter_reg[8]_0\(0),
      I3 => period(5),
      O => \pwm_out[2]_INST_0_i_178_n_0\
    );
\pwm_out[2]_INST_0_i_179\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o\(0),
      I1 => period(2),
      I2 => \^o\(1),
      I3 => period(3),
      O => \pwm_out[2]_INST_0_i_179_n_0\
    );
\pwm_out[2]_INST_0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(16),
      I1 => effective_value0(16),
      I2 => \^counter_reg[16]_0\(3),
      I3 => effective_value1,
      I4 => \pwm_out[2]_INST_0_i_51_n_0\,
      O => \pwm_out[2]_INST_0_i_18_n_0\
    );
\pwm_out[2]_INST_0_i_180\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09909009"
    )
        port map (
      I0 => counter_reg(0),
      I1 => period(0),
      I2 => counter_reg(1),
      I3 => phase(0),
      I4 => period(1),
      O => \pwm_out[2]_INST_0_i_180_n_0\
    );
\pwm_out[2]_INST_0_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[2]_INST_0_i_22_n_0\,
      CO(3 downto 1) => \NLW_pwm_out[2]_INST_0_i_19_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \pwm_out[2]_INST_0_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => counter_reg(29),
      O(3 downto 2) => \NLW_pwm_out[2]_INST_0_i_19_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^counter_reg[29]_0\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \pwm_out[2]_INST_0_i_52_n_0\,
      S(0) => \pwm_out[2]_INST_0_i_53_n_0\
    );
\pwm_out[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AFF0022000A0022"
    )
        port map (
      I0 => duty_cycle(30),
      I1 => \^counter_reg[29]_0\(1),
      I2 => effective_value0(30),
      I3 => duty_cycle(31),
      I4 => effective_value1,
      I5 => effective_value0(31),
      O => \pwm_out[2]_INST_0_i_2_n_0\
    );
\pwm_out[2]_INST_0_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[2]_INST_0_i_24_n_0\,
      CO(3) => \NLW_pwm_out[2]_INST_0_i_20_CO_UNCONNECTED\(3),
      CO(2) => \pwm_out[2]_INST_0_i_20_n_1\,
      CO(1) => \pwm_out[2]_INST_0_i_20_n_2\,
      CO(0) => \pwm_out[2]_INST_0_i_20_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => \^counter_reg[29]_0\(1 downto 0),
      DI(0) => \^counter_reg[28]_0\(3),
      O(3 downto 0) => effective_value0(31 downto 28),
      S(3 downto 0) => \pwm_out[2]_INST_0_i_7_0\(3 downto 0)
    );
\pwm_out[2]_INST_0_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[2]_INST_0_i_58_n_0\,
      CO(3) => effective_value1,
      CO(2) => \pwm_out[2]_INST_0_i_21_n_1\,
      CO(1) => \pwm_out[2]_INST_0_i_21_n_2\,
      CO(0) => \pwm_out[2]_INST_0_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[2]_INST_0_i_82_0\(0),
      DI(2) => \pwm_out[2]_INST_0_i_60_n_0\,
      DI(1) => \pwm_out[2]_INST_0_i_61_n_0\,
      DI(0) => \pwm_out[2]_INST_0_i_62_n_0\,
      O(3 downto 0) => \NLW_pwm_out[2]_INST_0_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[2]_INST_0_i_82_1\(0),
      S(2) => \pwm_out[2]_INST_0_i_64_n_0\,
      S(1) => \pwm_out[2]_INST_0_i_65_n_0\,
      S(0) => \pwm_out[2]_INST_0_i_66_n_0\
    );
\pwm_out[2]_INST_0_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[2]_INST_0_i_26_n_0\,
      CO(3) => \pwm_out[2]_INST_0_i_22_n_0\,
      CO(2) => \pwm_out[2]_INST_0_i_22_n_1\,
      CO(1) => \pwm_out[2]_INST_0_i_22_n_2\,
      CO(0) => \pwm_out[2]_INST_0_i_22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(28 downto 25),
      O(3 downto 0) => \^counter_reg[28]_0\(3 downto 0),
      S(3) => \pwm_out[2]_INST_0_i_67_n_0\,
      S(2) => \pwm_out[2]_INST_0_i_68_n_0\,
      S(1) => \pwm_out[2]_INST_0_i_69_n_0\,
      S(0) => \pwm_out[2]_INST_0_i_70_n_0\
    );
\pwm_out[2]_INST_0_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(29),
      I1 => \^counter_reg[29]_0\(0),
      I2 => effective_value1,
      O => effective_value(29)
    );
\pwm_out[2]_INST_0_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[2]_INST_0_i_40_n_0\,
      CO(3) => \pwm_out[2]_INST_0_i_24_n_0\,
      CO(2) => \pwm_out[2]_INST_0_i_24_n_1\,
      CO(1) => \pwm_out[2]_INST_0_i_24_n_2\,
      CO(0) => \pwm_out[2]_INST_0_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^counter_reg[28]_0\(2 downto 0),
      DI(0) => \^counter_reg[24]_0\(3),
      O(3 downto 0) => effective_value0(27 downto 24),
      S(3 downto 0) => \pwm_out[2]_INST_0_i_9_0\(3 downto 0)
    );
\pwm_out[2]_INST_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(27),
      I1 => \^counter_reg[28]_0\(2),
      I2 => effective_value1,
      O => effective_value(27)
    );
\pwm_out[2]_INST_0_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[2]_INST_0_i_42_n_0\,
      CO(3) => \pwm_out[2]_INST_0_i_26_n_0\,
      CO(2) => \pwm_out[2]_INST_0_i_26_n_1\,
      CO(1) => \pwm_out[2]_INST_0_i_26_n_2\,
      CO(0) => \pwm_out[2]_INST_0_i_26_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(24 downto 21),
      O(3 downto 0) => \^counter_reg[24]_0\(3 downto 0),
      S(3) => \pwm_out[2]_INST_0_i_75_n_0\,
      S(2) => \pwm_out[2]_INST_0_i_76_n_0\,
      S(1) => \pwm_out[2]_INST_0_i_77_n_0\,
      S(0) => \pwm_out[2]_INST_0_i_78_n_0\
    );
\pwm_out[2]_INST_0_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(25),
      I1 => \^counter_reg[28]_0\(0),
      I2 => effective_value1,
      O => effective_value(25)
    );
\pwm_out[2]_INST_0_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[29]_0\(0),
      I2 => effective_value0(29),
      I3 => duty_cycle(29),
      O => \pwm_out[2]_INST_0_i_28_n_0\
    );
\pwm_out[2]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[28]_0\(2),
      I2 => effective_value0(27),
      I3 => duty_cycle(27),
      O => \pwm_out[2]_INST_0_i_29_n_0\
    );
\pwm_out[2]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(28),
      I1 => effective_value1,
      I2 => \^counter_reg[28]_0\(3),
      I3 => effective_value0(28),
      I4 => effective_value(29),
      I5 => duty_cycle(29),
      O => \pwm_out[2]_INST_0_i_3_n_0\
    );
\pwm_out[2]_INST_0_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[28]_0\(0),
      I2 => effective_value0(25),
      I3 => duty_cycle(25),
      O => \pwm_out[2]_INST_0_i_30_n_0\
    );
\pwm_out[2]_INST_0_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[2]_INST_0_i_31_n_0\,
      CO(2) => \pwm_out[2]_INST_0_i_31_n_1\,
      CO(1) => \pwm_out[2]_INST_0_i_31_n_2\,
      CO(0) => \pwm_out[2]_INST_0_i_31_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[2]_INST_0_i_79_n_0\,
      DI(2) => \pwm_out[2]_INST_0_i_80_n_0\,
      DI(1) => \pwm_out[2]_INST_0_i_81_n_0\,
      DI(0) => \pwm_out[2]_INST_0_i_82_n_0\,
      O(3 downto 0) => \NLW_pwm_out[2]_INST_0_i_31_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[2]_INST_0_i_83_n_0\,
      S(2) => \pwm_out[2]_INST_0_i_84_n_0\,
      S(1) => \pwm_out[2]_INST_0_i_85_n_0\,
      S(0) => \pwm_out[2]_INST_0_i_86_n_0\
    );
\pwm_out[2]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(14),
      I1 => effective_value1,
      I2 => \^counter_reg[16]_0\(1),
      I3 => effective_value0(14),
      I4 => effective_value(15),
      I5 => duty_cycle(15),
      O => \pwm_out[2]_INST_0_i_32_n_0\
    );
\pwm_out[2]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(12),
      I1 => effective_value1,
      I2 => \^counter_reg[12]_0\(3),
      I3 => effective_value0(12),
      I4 => effective_value(13),
      I5 => duty_cycle(13),
      O => \pwm_out[2]_INST_0_i_33_n_0\
    );
\pwm_out[2]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(10),
      I1 => effective_value1,
      I2 => \^counter_reg[12]_0\(1),
      I3 => effective_value0(10),
      I4 => effective_value(11),
      I5 => duty_cycle(11),
      O => \pwm_out[2]_INST_0_i_34_n_0\
    );
\pwm_out[2]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(8),
      I1 => effective_value1,
      I2 => \^counter_reg[8]_0\(3),
      I3 => effective_value0(8),
      I4 => effective_value(9),
      I5 => duty_cycle(9),
      O => \pwm_out[2]_INST_0_i_35_n_0\
    );
\pwm_out[2]_INST_0_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(14),
      I1 => effective_value0(14),
      I2 => \^counter_reg[16]_0\(1),
      I3 => effective_value1,
      I4 => \pwm_out[2]_INST_0_i_95_n_0\,
      O => \pwm_out[2]_INST_0_i_36_n_0\
    );
\pwm_out[2]_INST_0_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(12),
      I1 => effective_value0(12),
      I2 => \^counter_reg[12]_0\(3),
      I3 => effective_value1,
      I4 => \pwm_out[2]_INST_0_i_96_n_0\,
      O => \pwm_out[2]_INST_0_i_37_n_0\
    );
\pwm_out[2]_INST_0_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(10),
      I1 => effective_value0(10),
      I2 => \^counter_reg[12]_0\(1),
      I3 => effective_value1,
      I4 => \pwm_out[2]_INST_0_i_97_n_0\,
      O => \pwm_out[2]_INST_0_i_38_n_0\
    );
\pwm_out[2]_INST_0_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(8),
      I1 => effective_value0(8),
      I2 => \^counter_reg[8]_0\(3),
      I3 => effective_value1,
      I4 => \pwm_out[2]_INST_0_i_98_n_0\,
      O => \pwm_out[2]_INST_0_i_39_n_0\
    );
\pwm_out[2]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(26),
      I1 => effective_value1,
      I2 => \^counter_reg[28]_0\(1),
      I3 => effective_value0(26),
      I4 => effective_value(27),
      I5 => duty_cycle(27),
      O => \pwm_out[2]_INST_0_i_4_n_0\
    );
\pwm_out[2]_INST_0_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[2]_INST_0_i_44_n_0\,
      CO(3) => \pwm_out[2]_INST_0_i_40_n_0\,
      CO(2) => \pwm_out[2]_INST_0_i_40_n_1\,
      CO(1) => \pwm_out[2]_INST_0_i_40_n_2\,
      CO(0) => \pwm_out[2]_INST_0_i_40_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^counter_reg[24]_0\(2 downto 0),
      DI(0) => \^counter_reg[20]_0\(3),
      O(3 downto 0) => effective_value0(23 downto 20),
      S(3 downto 0) => \pwm_out[2]_INST_0_i_16_0\(3 downto 0)
    );
\pwm_out[2]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(23),
      I1 => \^counter_reg[24]_0\(2),
      I2 => effective_value1,
      O => effective_value(23)
    );
\pwm_out[2]_INST_0_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[2]_INST_0_i_46_n_0\,
      CO(3) => \pwm_out[2]_INST_0_i_42_n_0\,
      CO(2) => \pwm_out[2]_INST_0_i_42_n_1\,
      CO(1) => \pwm_out[2]_INST_0_i_42_n_2\,
      CO(0) => \pwm_out[2]_INST_0_i_42_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(20 downto 17),
      O(3 downto 0) => \^counter_reg[20]_0\(3 downto 0),
      S(3) => \pwm_out[2]_INST_0_i_103_n_0\,
      S(2) => \pwm_out[2]_INST_0_i_104_n_0\,
      S(1) => \pwm_out[2]_INST_0_i_105_n_0\,
      S(0) => \pwm_out[2]_INST_0_i_106_n_0\
    );
\pwm_out[2]_INST_0_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(21),
      I1 => \^counter_reg[24]_0\(0),
      I2 => effective_value1,
      O => effective_value(21)
    );
\pwm_out[2]_INST_0_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[2]_INST_0_i_87_n_0\,
      CO(3) => \pwm_out[2]_INST_0_i_44_n_0\,
      CO(2) => \pwm_out[2]_INST_0_i_44_n_1\,
      CO(1) => \pwm_out[2]_INST_0_i_44_n_2\,
      CO(0) => \pwm_out[2]_INST_0_i_44_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^counter_reg[20]_0\(2 downto 0),
      DI(0) => \^counter_reg[16]_0\(3),
      O(3 downto 0) => effective_value0(19 downto 16),
      S(3 downto 0) => \pwm_out[2]_INST_0_i_18_0\(3 downto 0)
    );
\pwm_out[2]_INST_0_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(19),
      I1 => \^counter_reg[20]_0\(2),
      I2 => effective_value1,
      O => effective_value(19)
    );
\pwm_out[2]_INST_0_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[2]_INST_0_i_89_n_0\,
      CO(3) => \pwm_out[2]_INST_0_i_46_n_0\,
      CO(2) => \pwm_out[2]_INST_0_i_46_n_1\,
      CO(1) => \pwm_out[2]_INST_0_i_46_n_2\,
      CO(0) => \pwm_out[2]_INST_0_i_46_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(16 downto 13),
      O(3 downto 0) => \^counter_reg[16]_0\(3 downto 0),
      S(3) => \pwm_out[2]_INST_0_i_111_n_0\,
      S(2) => \pwm_out[2]_INST_0_i_112_n_0\,
      S(1) => \pwm_out[2]_INST_0_i_113_n_0\,
      S(0) => \pwm_out[2]_INST_0_i_114_n_0\
    );
\pwm_out[2]_INST_0_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(17),
      I1 => \^counter_reg[20]_0\(0),
      I2 => effective_value1,
      O => effective_value(17)
    );
\pwm_out[2]_INST_0_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[24]_0\(2),
      I2 => effective_value0(23),
      I3 => duty_cycle(23),
      O => \pwm_out[2]_INST_0_i_48_n_0\
    );
\pwm_out[2]_INST_0_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[24]_0\(0),
      I2 => effective_value0(21),
      I3 => duty_cycle(21),
      O => \pwm_out[2]_INST_0_i_49_n_0\
    );
\pwm_out[2]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(24),
      I1 => effective_value1,
      I2 => \^counter_reg[24]_0\(3),
      I3 => effective_value0(24),
      I4 => effective_value(25),
      I5 => duty_cycle(25),
      O => \pwm_out[2]_INST_0_i_5_n_0\
    );
\pwm_out[2]_INST_0_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[20]_0\(2),
      I2 => effective_value0(19),
      I3 => duty_cycle(19),
      O => \pwm_out[2]_INST_0_i_50_n_0\
    );
\pwm_out[2]_INST_0_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[20]_0\(0),
      I2 => effective_value0(17),
      I3 => duty_cycle(17),
      O => \pwm_out[2]_INST_0_i_51_n_0\
    );
\pwm_out[2]_INST_0_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(30),
      I1 => phase(29),
      O => \pwm_out[2]_INST_0_i_52_n_0\
    );
\pwm_out[2]_INST_0_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(29),
      I1 => phase(28),
      O => \pwm_out[2]_INST_0_i_53_n_0\
    );
\pwm_out[2]_INST_0_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[2]_INST_0_i_115_n_0\,
      CO(3) => \pwm_out[2]_INST_0_i_58_n_0\,
      CO(2) => \pwm_out[2]_INST_0_i_58_n_1\,
      CO(1) => \pwm_out[2]_INST_0_i_58_n_2\,
      CO(0) => \pwm_out[2]_INST_0_i_58_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[2]_INST_0_i_116_n_0\,
      DI(2) => \pwm_out[2]_INST_0_i_117_n_0\,
      DI(1) => \pwm_out[2]_INST_0_i_118_n_0\,
      DI(0) => \pwm_out[2]_INST_0_i_119_n_0\,
      O(3 downto 0) => \NLW_pwm_out[2]_INST_0_i_58_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[2]_INST_0_i_120_n_0\,
      S(2) => \pwm_out[2]_INST_0_i_121_n_0\,
      S(1) => \pwm_out[2]_INST_0_i_122_n_0\,
      S(0) => \pwm_out[2]_INST_0_i_123_n_0\
    );
\pwm_out[2]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9900000000A599A5"
    )
        port map (
      I0 => duty_cycle(30),
      I1 => effective_value0(30),
      I2 => \^counter_reg[29]_0\(1),
      I3 => effective_value1,
      I4 => effective_value0(31),
      I5 => duty_cycle(31),
      O => \pwm_out[2]_INST_0_i_6_n_0\
    );
\pwm_out[2]_INST_0_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[28]_0\(3),
      I1 => period(28),
      I2 => period(29),
      I3 => \^counter_reg[29]_0\(0),
      O => \pwm_out[2]_INST_0_i_60_n_0\
    );
\pwm_out[2]_INST_0_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[28]_0\(1),
      I1 => period(26),
      I2 => period(27),
      I3 => \^counter_reg[28]_0\(2),
      O => \pwm_out[2]_INST_0_i_61_n_0\
    );
\pwm_out[2]_INST_0_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[24]_0\(3),
      I1 => period(24),
      I2 => period(25),
      I3 => \^counter_reg[28]_0\(0),
      O => \pwm_out[2]_INST_0_i_62_n_0\
    );
\pwm_out[2]_INST_0_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[28]_0\(3),
      I1 => period(28),
      I2 => \^counter_reg[29]_0\(0),
      I3 => period(29),
      O => \pwm_out[2]_INST_0_i_64_n_0\
    );
\pwm_out[2]_INST_0_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[28]_0\(1),
      I1 => period(26),
      I2 => \^counter_reg[28]_0\(2),
      I3 => period(27),
      O => \pwm_out[2]_INST_0_i_65_n_0\
    );
\pwm_out[2]_INST_0_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[24]_0\(3),
      I1 => period(24),
      I2 => \^counter_reg[28]_0\(0),
      I3 => period(25),
      O => \pwm_out[2]_INST_0_i_66_n_0\
    );
\pwm_out[2]_INST_0_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(28),
      I1 => phase(27),
      O => \pwm_out[2]_INST_0_i_67_n_0\
    );
\pwm_out[2]_INST_0_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(27),
      I1 => phase(26),
      O => \pwm_out[2]_INST_0_i_68_n_0\
    );
\pwm_out[2]_INST_0_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(26),
      I1 => phase(25),
      O => \pwm_out[2]_INST_0_i_69_n_0\
    );
\pwm_out[2]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(28),
      I1 => effective_value0(28),
      I2 => \^counter_reg[28]_0\(3),
      I3 => effective_value1,
      I4 => \pwm_out[2]_INST_0_i_28_n_0\,
      O => \pwm_out[2]_INST_0_i_7_n_0\
    );
\pwm_out[2]_INST_0_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(25),
      I1 => phase(24),
      O => \pwm_out[2]_INST_0_i_70_n_0\
    );
\pwm_out[2]_INST_0_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(24),
      I1 => phase(23),
      O => \pwm_out[2]_INST_0_i_75_n_0\
    );
\pwm_out[2]_INST_0_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(23),
      I1 => phase(22),
      O => \pwm_out[2]_INST_0_i_76_n_0\
    );
\pwm_out[2]_INST_0_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(22),
      I1 => phase(21),
      O => \pwm_out[2]_INST_0_i_77_n_0\
    );
\pwm_out[2]_INST_0_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(21),
      I1 => phase(20),
      O => \pwm_out[2]_INST_0_i_78_n_0\
    );
\pwm_out[2]_INST_0_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(6),
      I1 => effective_value1,
      I2 => \^counter_reg[8]_0\(1),
      I3 => effective_value0(6),
      I4 => effective_value(7),
      I5 => duty_cycle(7),
      O => \pwm_out[2]_INST_0_i_79_n_0\
    );
\pwm_out[2]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(26),
      I1 => effective_value0(26),
      I2 => \^counter_reg[28]_0\(1),
      I3 => effective_value1,
      I4 => \pwm_out[2]_INST_0_i_29_n_0\,
      O => \pwm_out[2]_INST_0_i_8_n_0\
    );
\pwm_out[2]_INST_0_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(4),
      I1 => effective_value1,
      I2 => \^o\(2),
      I3 => effective_value0(4),
      I4 => effective_value(5),
      I5 => duty_cycle(5),
      O => \pwm_out[2]_INST_0_i_80_n_0\
    );
\pwm_out[2]_INST_0_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(2),
      I1 => effective_value1,
      I2 => \^o\(0),
      I3 => effective_value0(2),
      I4 => effective_value(3),
      I5 => duty_cycle(3),
      O => \pwm_out[2]_INST_0_i_81_n_0\
    );
\pwm_out[2]_INST_0_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(0),
      I1 => effective_value1,
      I2 => counter_reg(0),
      I3 => effective_value0(0),
      I4 => effective_value(1),
      I5 => duty_cycle(1),
      O => \pwm_out[2]_INST_0_i_82_n_0\
    );
\pwm_out[2]_INST_0_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(6),
      I1 => effective_value0(6),
      I2 => \^counter_reg[8]_0\(1),
      I3 => effective_value1,
      I4 => \pwm_out[2]_INST_0_i_131_n_0\,
      O => \pwm_out[2]_INST_0_i_83_n_0\
    );
\pwm_out[2]_INST_0_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(4),
      I1 => effective_value0(4),
      I2 => \^o\(2),
      I3 => effective_value1,
      I4 => \pwm_out[2]_INST_0_i_132_n_0\,
      O => \pwm_out[2]_INST_0_i_84_n_0\
    );
\pwm_out[2]_INST_0_i_85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(2),
      I1 => effective_value0(2),
      I2 => \^o\(0),
      I3 => effective_value1,
      I4 => \pwm_out[2]_INST_0_i_133_n_0\,
      O => \pwm_out[2]_INST_0_i_85_n_0\
    );
\pwm_out[2]_INST_0_i_86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(0),
      I1 => effective_value0(0),
      I2 => counter_reg(0),
      I3 => effective_value1,
      I4 => \pwm_out[2]_INST_0_i_134_n_0\,
      O => \pwm_out[2]_INST_0_i_86_n_0\
    );
\pwm_out[2]_INST_0_i_87\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[2]_INST_0_i_91_n_0\,
      CO(3) => \pwm_out[2]_INST_0_i_87_n_0\,
      CO(2) => \pwm_out[2]_INST_0_i_87_n_1\,
      CO(1) => \pwm_out[2]_INST_0_i_87_n_2\,
      CO(0) => \pwm_out[2]_INST_0_i_87_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^counter_reg[16]_0\(2 downto 0),
      DI(0) => \^counter_reg[12]_0\(3),
      O(3 downto 0) => effective_value0(15 downto 12),
      S(3 downto 0) => \pwm_out[2]_INST_0_i_37_0\(3 downto 0)
    );
\pwm_out[2]_INST_0_i_88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(15),
      I1 => \^counter_reg[16]_0\(2),
      I2 => effective_value1,
      O => effective_value(15)
    );
\pwm_out[2]_INST_0_i_89\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[2]_INST_0_i_93_n_0\,
      CO(3) => \pwm_out[2]_INST_0_i_89_n_0\,
      CO(2) => \pwm_out[2]_INST_0_i_89_n_1\,
      CO(1) => \pwm_out[2]_INST_0_i_89_n_2\,
      CO(0) => \pwm_out[2]_INST_0_i_89_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(12 downto 9),
      O(3 downto 0) => \^counter_reg[12]_0\(3 downto 0),
      S(3) => \pwm_out[2]_INST_0_i_139_n_0\,
      S(2) => \pwm_out[2]_INST_0_i_140_n_0\,
      S(1) => \pwm_out[2]_INST_0_i_141_n_0\,
      S(0) => \pwm_out[2]_INST_0_i_142_n_0\
    );
\pwm_out[2]_INST_0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(24),
      I1 => effective_value0(24),
      I2 => \^counter_reg[24]_0\(3),
      I3 => effective_value1,
      I4 => \pwm_out[2]_INST_0_i_30_n_0\,
      O => \pwm_out[2]_INST_0_i_9_n_0\
    );
\pwm_out[2]_INST_0_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(13),
      I1 => \^counter_reg[16]_0\(0),
      I2 => effective_value1,
      O => effective_value(13)
    );
\pwm_out[2]_INST_0_i_91\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[2]_INST_0_i_124_n_0\,
      CO(3) => \pwm_out[2]_INST_0_i_91_n_0\,
      CO(2) => \pwm_out[2]_INST_0_i_91_n_1\,
      CO(1) => \pwm_out[2]_INST_0_i_91_n_2\,
      CO(0) => \pwm_out[2]_INST_0_i_91_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^counter_reg[12]_0\(2 downto 0),
      DI(0) => \^counter_reg[8]_0\(3),
      O(3 downto 0) => effective_value0(11 downto 8),
      S(3 downto 0) => \pwm_out[2]_INST_0_i_39_0\(3 downto 0)
    );
\pwm_out[2]_INST_0_i_92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(11),
      I1 => \^counter_reg[12]_0\(2),
      I2 => effective_value1,
      O => effective_value(11)
    );
\pwm_out[2]_INST_0_i_93\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[2]_INST_0_i_126_n_0\,
      CO(3) => \pwm_out[2]_INST_0_i_93_n_0\,
      CO(2) => \pwm_out[2]_INST_0_i_93_n_1\,
      CO(1) => \pwm_out[2]_INST_0_i_93_n_2\,
      CO(0) => \pwm_out[2]_INST_0_i_93_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(8 downto 5),
      O(3 downto 0) => \^counter_reg[8]_0\(3 downto 0),
      S(3) => \pwm_out[2]_INST_0_i_147_n_0\,
      S(2) => \pwm_out[2]_INST_0_i_148_n_0\,
      S(1) => \pwm_out[2]_INST_0_i_149_n_0\,
      S(0) => \pwm_out[2]_INST_0_i_150_n_0\
    );
\pwm_out[2]_INST_0_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(9),
      I1 => \^counter_reg[12]_0\(0),
      I2 => effective_value1,
      O => effective_value(9)
    );
\pwm_out[2]_INST_0_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[16]_0\(2),
      I2 => effective_value0(15),
      I3 => duty_cycle(15),
      O => \pwm_out[2]_INST_0_i_95_n_0\
    );
\pwm_out[2]_INST_0_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[16]_0\(0),
      I2 => effective_value0(13),
      I3 => duty_cycle(13),
      O => \pwm_out[2]_INST_0_i_96_n_0\
    );
\pwm_out[2]_INST_0_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[12]_0\(2),
      I2 => effective_value0(11),
      I3 => duty_cycle(11),
      O => \pwm_out[2]_INST_0_i_97_n_0\
    );
\pwm_out[2]_INST_0_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[12]_0\(0),
      I2 => effective_value0(9),
      I3 => duty_cycle(9),
      O => \pwm_out[2]_INST_0_i_98_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sodar19_pwm_top_0_1_pwm_generator_11 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[29]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pwm_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    period : in STD_LOGIC_VECTOR ( 27 downto 0 );
    minusOp_18 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    compute_phase : in STD_LOGIC_VECTOR ( 29 downto 0 );
    duty_cycle : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pwm_out[3]_INST_0_i_8_0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    phase : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[3]_INST_0_i_82_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[3]_INST_0_i_82_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[3]_INST_0_i_7_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[3]_INST_0_i_7_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sodar19_pwm_top_0_1_pwm_generator_11 : entity is "pwm_generator";
end sodar19_pwm_top_0_1_pwm_generator_11;

architecture STRUCTURE of sodar19_pwm_top_0_1_pwm_generator_11 is
  signal \^o\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal clear : STD_LOGIC;
  signal \counter[0]_i_10__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_11__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_12__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_14__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_15__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_16__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_17__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_18__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_19__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_20__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_21__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_26__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_27__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_28__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_29__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_30__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_31__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_32__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_33__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_47__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_48__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_49__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_50__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_51__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_52__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_53__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_54__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_6__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_7__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_8__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_9__2_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter_reg[0]_i_13__2_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__2_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__2_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__2_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__2_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__2_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__2_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__2_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__2_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__2_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__2_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__2_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__2_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__2_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__2_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__2_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__2_n_7\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__2_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__2_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__2_n_3\ : STD_LOGIC;
  signal \^counter_reg[11]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__2_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__2_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__2_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__2_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__2_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__2_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__2_n_7\ : STD_LOGIC;
  signal \^counter_reg[15]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__2_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__2_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__2_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__2_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__2_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__2_n_7\ : STD_LOGIC;
  signal \^counter_reg[19]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__2_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__2_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__2_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__2_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__2_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__2_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__2_n_7\ : STD_LOGIC;
  signal \^counter_reg[23]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__2_n_1\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__2_n_2\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__2_n_3\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__2_n_4\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__2_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__2_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__2_n_7\ : STD_LOGIC;
  signal \^counter_reg[27]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[28]_i_1__2_n_1\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__2_n_2\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__2_n_3\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__2_n_4\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__2_n_5\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__2_n_6\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__2_n_7\ : STD_LOGIC;
  signal \^counter_reg[29]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \^counter_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal effective_value : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal effective_value0 : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal effective_value1 : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_10_n_1\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_10_n_2\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_10_n_3\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_112_n_1\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_112_n_2\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_112_n_3\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_115_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_122_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_122_n_1\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_122_n_2\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_122_n_3\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_126_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_126_n_1\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_126_n_2\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_126_n_3\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_130_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_131_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_132_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_133_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_134_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_137_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_142_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_143_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_144_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_145_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_155_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_155_n_1\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_155_n_2\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_155_n_3\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_156_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_157_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_158_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_159_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_160_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_161_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_162_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_163_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_168_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_169_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_170_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_171_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_176_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_177_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_178_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_179_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_194_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_195_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_196_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_197_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_198_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_199_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_19_n_2\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_19_n_3\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_200_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_201_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_20_n_1\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_20_n_2\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_20_n_3\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_21_n_1\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_21_n_2\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_21_n_3\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_23_n_1\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_23_n_2\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_23_n_3\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_30_n_1\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_30_n_2\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_30_n_3\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_39_n_1\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_39_n_2\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_39_n_3\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_43_n_1\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_43_n_2\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_43_n_3\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_58_n_1\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_58_n_2\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_58_n_3\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_83_n_1\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_83_n_2\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_83_n_3\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_87_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_87_n_1\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_87_n_2\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_87_n_3\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_91_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_92_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_94_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_n_1\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_n_2\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_n_3\ : STD_LOGIC;
  signal \NLW_counter_reg[0]_i_13__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_25__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_3__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[28]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[3]_INST_0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[3]_INST_0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[3]_INST_0_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[3]_INST_0_i_112_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[3]_INST_0_i_155_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[3]_INST_0_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pwm_out[3]_INST_0_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[3]_INST_0_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[3]_INST_0_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[3]_INST_0_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[3]_INST_0_i_58_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pwm_out[3]_INST_0_i_124\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \pwm_out[3]_INST_0_i_125\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \pwm_out[3]_INST_0_i_128\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \pwm_out[3]_INST_0_i_129\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \pwm_out[3]_INST_0_i_130\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \pwm_out[3]_INST_0_i_131\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \pwm_out[3]_INST_0_i_132\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \pwm_out[3]_INST_0_i_133\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \pwm_out[3]_INST_0_i_22\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \pwm_out[3]_INST_0_i_25\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \pwm_out[3]_INST_0_i_26\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \pwm_out[3]_INST_0_i_27\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \pwm_out[3]_INST_0_i_28\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \pwm_out[3]_INST_0_i_29\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \pwm_out[3]_INST_0_i_41\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \pwm_out[3]_INST_0_i_42\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \pwm_out[3]_INST_0_i_45\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \pwm_out[3]_INST_0_i_46\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \pwm_out[3]_INST_0_i_47\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \pwm_out[3]_INST_0_i_48\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \pwm_out[3]_INST_0_i_49\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \pwm_out[3]_INST_0_i_50\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \pwm_out[3]_INST_0_i_85\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \pwm_out[3]_INST_0_i_86\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \pwm_out[3]_INST_0_i_89\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \pwm_out[3]_INST_0_i_90\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \pwm_out[3]_INST_0_i_91\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \pwm_out[3]_INST_0_i_92\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \pwm_out[3]_INST_0_i_93\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \pwm_out[3]_INST_0_i_94\ : label is "soft_lutpair182";
begin
  O(3 downto 0) <= \^o\(3 downto 0);
  \counter_reg[11]_0\(3 downto 0) <= \^counter_reg[11]_0\(3 downto 0);
  \counter_reg[15]_0\(3 downto 0) <= \^counter_reg[15]_0\(3 downto 0);
  \counter_reg[19]_0\(3 downto 0) <= \^counter_reg[19]_0\(3 downto 0);
  \counter_reg[23]_0\(3 downto 0) <= \^counter_reg[23]_0\(3 downto 0);
  \counter_reg[27]_0\(3 downto 0) <= \^counter_reg[27]_0\(3 downto 0);
  \counter_reg[29]_0\(2 downto 0) <= \^counter_reg[29]_0\(2 downto 0);
  \counter_reg[7]_0\(3 downto 0) <= \^counter_reg[7]_0\(3 downto 0);
\counter[0]_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(26),
      I1 => minusOp_18(25),
      I2 => counter_reg(27),
      I3 => minusOp_18(26),
      O => \counter[0]_i_10__2_n_0\
    );
\counter[0]_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(24),
      I1 => minusOp_18(23),
      I2 => counter_reg(25),
      I3 => minusOp_18(24),
      O => \counter[0]_i_11__2_n_0\
    );
\counter[0]_i_12__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_12__2_n_0\
    );
\counter[0]_i_14__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(22),
      I1 => minusOp_18(21),
      I2 => minusOp_18(22),
      I3 => counter_reg(23),
      O => \counter[0]_i_14__2_n_0\
    );
\counter[0]_i_15__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(20),
      I1 => minusOp_18(19),
      I2 => minusOp_18(20),
      I3 => counter_reg(21),
      O => \counter[0]_i_15__2_n_0\
    );
\counter[0]_i_16__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(18),
      I1 => minusOp_18(17),
      I2 => minusOp_18(18),
      I3 => counter_reg(19),
      O => \counter[0]_i_16__2_n_0\
    );
\counter[0]_i_17__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(16),
      I1 => minusOp_18(15),
      I2 => minusOp_18(16),
      I3 => counter_reg(17),
      O => \counter[0]_i_17__2_n_0\
    );
\counter[0]_i_18__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(22),
      I1 => minusOp_18(21),
      I2 => counter_reg(23),
      I3 => minusOp_18(22),
      O => \counter[0]_i_18__2_n_0\
    );
\counter[0]_i_19__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(20),
      I1 => minusOp_18(19),
      I2 => counter_reg(21),
      I3 => minusOp_18(20),
      O => \counter[0]_i_19__2_n_0\
    );
\counter[0]_i_20__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(18),
      I1 => minusOp_18(17),
      I2 => counter_reg(19),
      I3 => minusOp_18(18),
      O => \counter[0]_i_20__2_n_0\
    );
\counter[0]_i_21__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(16),
      I1 => minusOp_18(15),
      I2 => counter_reg(17),
      I3 => minusOp_18(16),
      O => \counter[0]_i_21__2_n_0\
    );
\counter[0]_i_26__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(14),
      I1 => minusOp_18(13),
      I2 => minusOp_18(14),
      I3 => counter_reg(15),
      O => \counter[0]_i_26__2_n_0\
    );
\counter[0]_i_27__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(12),
      I1 => minusOp_18(11),
      I2 => minusOp_18(12),
      I3 => counter_reg(13),
      O => \counter[0]_i_27__2_n_0\
    );
\counter[0]_i_28__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(10),
      I1 => minusOp_18(9),
      I2 => minusOp_18(10),
      I3 => counter_reg(11),
      O => \counter[0]_i_28__2_n_0\
    );
\counter[0]_i_29__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(8),
      I1 => minusOp_18(7),
      I2 => minusOp_18(8),
      I3 => counter_reg(9),
      O => \counter[0]_i_29__2_n_0\
    );
\counter[0]_i_30__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(14),
      I1 => minusOp_18(13),
      I2 => counter_reg(15),
      I3 => minusOp_18(14),
      O => \counter[0]_i_30__2_n_0\
    );
\counter[0]_i_31__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(12),
      I1 => minusOp_18(11),
      I2 => counter_reg(13),
      I3 => minusOp_18(12),
      O => \counter[0]_i_31__2_n_0\
    );
\counter[0]_i_32__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(10),
      I1 => minusOp_18(9),
      I2 => counter_reg(11),
      I3 => minusOp_18(10),
      O => \counter[0]_i_32__2_n_0\
    );
\counter[0]_i_33__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(8),
      I1 => minusOp_18(7),
      I2 => counter_reg(9),
      I3 => minusOp_18(8),
      O => \counter[0]_i_33__2_n_0\
    );
\counter[0]_i_47__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(6),
      I1 => minusOp_18(5),
      I2 => minusOp_18(6),
      I3 => counter_reg(7),
      O => \counter[0]_i_47__2_n_0\
    );
\counter[0]_i_48__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(4),
      I1 => minusOp_18(3),
      I2 => minusOp_18(4),
      I3 => counter_reg(5),
      O => \counter[0]_i_48__2_n_0\
    );
\counter[0]_i_49__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(2),
      I1 => minusOp_18(1),
      I2 => minusOp_18(2),
      I3 => counter_reg(3),
      O => \counter[0]_i_49__2_n_0\
    );
\counter[0]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(30),
      I1 => minusOp_18(29),
      I2 => minusOp_18(30),
      I3 => counter_reg(31),
      O => \counter[0]_i_4__2_n_0\
    );
\counter[0]_i_50__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => period(0),
      I1 => counter_reg(0),
      I2 => minusOp_18(0),
      I3 => counter_reg(1),
      O => \counter[0]_i_50__2_n_0\
    );
\counter[0]_i_51__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(6),
      I1 => minusOp_18(5),
      I2 => counter_reg(7),
      I3 => minusOp_18(6),
      O => \counter[0]_i_51__2_n_0\
    );
\counter[0]_i_52__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(4),
      I1 => minusOp_18(3),
      I2 => counter_reg(5),
      I3 => minusOp_18(4),
      O => \counter[0]_i_52__2_n_0\
    );
\counter[0]_i_53__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(2),
      I1 => minusOp_18(1),
      I2 => counter_reg(3),
      I3 => minusOp_18(2),
      O => \counter[0]_i_53__2_n_0\
    );
\counter[0]_i_54__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => counter_reg(0),
      I1 => period(0),
      I2 => counter_reg(1),
      I3 => minusOp_18(0),
      O => \counter[0]_i_54__0_n_0\
    );
\counter[0]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(28),
      I1 => minusOp_18(27),
      I2 => minusOp_18(28),
      I3 => counter_reg(29),
      O => \counter[0]_i_5__2_n_0\
    );
\counter[0]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(26),
      I1 => minusOp_18(25),
      I2 => minusOp_18(26),
      I3 => counter_reg(27),
      O => \counter[0]_i_6__2_n_0\
    );
\counter[0]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(24),
      I1 => minusOp_18(23),
      I2 => minusOp_18(24),
      I3 => counter_reg(25),
      O => \counter[0]_i_7__2_n_0\
    );
\counter[0]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(30),
      I1 => minusOp_18(29),
      I2 => counter_reg(31),
      I3 => minusOp_18(30),
      O => \counter[0]_i_8__2_n_0\
    );
\counter[0]_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(28),
      I1 => minusOp_18(27),
      I2 => counter_reg(29),
      I3 => minusOp_18(28),
      O => \counter[0]_i_9__2_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__2_n_7\,
      Q => counter_reg(0),
      R => clear
    );
\counter_reg[0]_i_13__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_25__2_n_0\,
      CO(3) => \counter_reg[0]_i_13__2_n_0\,
      CO(2) => \counter_reg[0]_i_13__2_n_1\,
      CO(1) => \counter_reg[0]_i_13__2_n_2\,
      CO(0) => \counter_reg[0]_i_13__2_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_26__2_n_0\,
      DI(2) => \counter[0]_i_27__2_n_0\,
      DI(1) => \counter[0]_i_28__2_n_0\,
      DI(0) => \counter[0]_i_29__2_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_13__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_30__2_n_0\,
      S(2) => \counter[0]_i_31__2_n_0\,
      S(1) => \counter[0]_i_32__2_n_0\,
      S(0) => \counter[0]_i_33__2_n_0\
    );
\counter_reg[0]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_3__2_n_0\,
      CO(3) => clear,
      CO(2) => \counter_reg[0]_i_1__2_n_1\,
      CO(1) => \counter_reg[0]_i_1__2_n_2\,
      CO(0) => \counter_reg[0]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_4__2_n_0\,
      DI(2) => \counter[0]_i_5__2_n_0\,
      DI(1) => \counter[0]_i_6__2_n_0\,
      DI(0) => \counter[0]_i_7__2_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_1__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_8__2_n_0\,
      S(2) => \counter[0]_i_9__2_n_0\,
      S(1) => \counter[0]_i_10__2_n_0\,
      S(0) => \counter[0]_i_11__2_n_0\
    );
\counter_reg[0]_i_25__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_25__2_n_0\,
      CO(2) => \counter_reg[0]_i_25__2_n_1\,
      CO(1) => \counter_reg[0]_i_25__2_n_2\,
      CO(0) => \counter_reg[0]_i_25__2_n_3\,
      CYINIT => '1',
      DI(3) => \counter[0]_i_47__2_n_0\,
      DI(2) => \counter[0]_i_48__2_n_0\,
      DI(1) => \counter[0]_i_49__2_n_0\,
      DI(0) => \counter[0]_i_50__2_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_25__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_51__2_n_0\,
      S(2) => \counter[0]_i_52__2_n_0\,
      S(1) => \counter[0]_i_53__2_n_0\,
      S(0) => \counter[0]_i_54__0_n_0\
    );
\counter_reg[0]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_2__2_n_0\,
      CO(2) => \counter_reg[0]_i_2__2_n_1\,
      CO(1) => \counter_reg[0]_i_2__2_n_2\,
      CO(0) => \counter_reg[0]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_reg[0]_i_2__2_n_4\,
      O(2) => \counter_reg[0]_i_2__2_n_5\,
      O(1) => \counter_reg[0]_i_2__2_n_6\,
      O(0) => \counter_reg[0]_i_2__2_n_7\,
      S(3 downto 1) => counter_reg(3 downto 1),
      S(0) => \counter[0]_i_12__2_n_0\
    );
\counter_reg[0]_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_13__2_n_0\,
      CO(3) => \counter_reg[0]_i_3__2_n_0\,
      CO(2) => \counter_reg[0]_i_3__2_n_1\,
      CO(1) => \counter_reg[0]_i_3__2_n_2\,
      CO(0) => \counter_reg[0]_i_3__2_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_14__2_n_0\,
      DI(2) => \counter[0]_i_15__2_n_0\,
      DI(1) => \counter[0]_i_16__2_n_0\,
      DI(0) => \counter[0]_i_17__2_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_3__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_18__2_n_0\,
      S(2) => \counter[0]_i_19__2_n_0\,
      S(1) => \counter[0]_i_20__2_n_0\,
      S(0) => \counter[0]_i_21__2_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__2_n_5\,
      Q => counter_reg(10),
      R => clear
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__2_n_4\,
      Q => counter_reg(11),
      R => clear
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__2_n_7\,
      Q => counter_reg(12),
      R => clear
    );
\counter_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1__2_n_0\,
      CO(3) => \counter_reg[12]_i_1__2_n_0\,
      CO(2) => \counter_reg[12]_i_1__2_n_1\,
      CO(1) => \counter_reg[12]_i_1__2_n_2\,
      CO(0) => \counter_reg[12]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_1__2_n_4\,
      O(2) => \counter_reg[12]_i_1__2_n_5\,
      O(1) => \counter_reg[12]_i_1__2_n_6\,
      O(0) => \counter_reg[12]_i_1__2_n_7\,
      S(3 downto 0) => counter_reg(15 downto 12)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__2_n_6\,
      Q => counter_reg(13),
      R => clear
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__2_n_5\,
      Q => counter_reg(14),
      R => clear
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__2_n_4\,
      Q => counter_reg(15),
      R => clear
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__2_n_7\,
      Q => counter_reg(16),
      R => clear
    );
\counter_reg[16]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_1__2_n_0\,
      CO(3) => \counter_reg[16]_i_1__2_n_0\,
      CO(2) => \counter_reg[16]_i_1__2_n_1\,
      CO(1) => \counter_reg[16]_i_1__2_n_2\,
      CO(0) => \counter_reg[16]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_1__2_n_4\,
      O(2) => \counter_reg[16]_i_1__2_n_5\,
      O(1) => \counter_reg[16]_i_1__2_n_6\,
      O(0) => \counter_reg[16]_i_1__2_n_7\,
      S(3 downto 0) => counter_reg(19 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__2_n_6\,
      Q => counter_reg(17),
      R => clear
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__2_n_5\,
      Q => counter_reg(18),
      R => clear
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__2_n_4\,
      Q => counter_reg(19),
      R => clear
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__2_n_6\,
      Q => counter_reg(1),
      R => clear
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__2_n_7\,
      Q => counter_reg(20),
      R => clear
    );
\counter_reg[20]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_1__2_n_0\,
      CO(3) => \counter_reg[20]_i_1__2_n_0\,
      CO(2) => \counter_reg[20]_i_1__2_n_1\,
      CO(1) => \counter_reg[20]_i_1__2_n_2\,
      CO(0) => \counter_reg[20]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_1__2_n_4\,
      O(2) => \counter_reg[20]_i_1__2_n_5\,
      O(1) => \counter_reg[20]_i_1__2_n_6\,
      O(0) => \counter_reg[20]_i_1__2_n_7\,
      S(3 downto 0) => counter_reg(23 downto 20)
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__2_n_6\,
      Q => counter_reg(21),
      R => clear
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__2_n_5\,
      Q => counter_reg(22),
      R => clear
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__2_n_4\,
      Q => counter_reg(23),
      R => clear
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__2_n_7\,
      Q => counter_reg(24),
      R => clear
    );
\counter_reg[24]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[20]_i_1__2_n_0\,
      CO(3) => \counter_reg[24]_i_1__2_n_0\,
      CO(2) => \counter_reg[24]_i_1__2_n_1\,
      CO(1) => \counter_reg[24]_i_1__2_n_2\,
      CO(0) => \counter_reg[24]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[24]_i_1__2_n_4\,
      O(2) => \counter_reg[24]_i_1__2_n_5\,
      O(1) => \counter_reg[24]_i_1__2_n_6\,
      O(0) => \counter_reg[24]_i_1__2_n_7\,
      S(3 downto 0) => counter_reg(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__2_n_6\,
      Q => counter_reg(25),
      R => clear
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__2_n_5\,
      Q => counter_reg(26),
      R => clear
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__2_n_4\,
      Q => counter_reg(27),
      R => clear
    );
\counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__2_n_7\,
      Q => counter_reg(28),
      R => clear
    );
\counter_reg[28]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[24]_i_1__2_n_0\,
      CO(3) => \NLW_counter_reg[28]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[28]_i_1__2_n_1\,
      CO(1) => \counter_reg[28]_i_1__2_n_2\,
      CO(0) => \counter_reg[28]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[28]_i_1__2_n_4\,
      O(2) => \counter_reg[28]_i_1__2_n_5\,
      O(1) => \counter_reg[28]_i_1__2_n_6\,
      O(0) => \counter_reg[28]_i_1__2_n_7\,
      S(3 downto 0) => counter_reg(31 downto 28)
    );
\counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__2_n_6\,
      Q => counter_reg(29),
      R => clear
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__2_n_5\,
      Q => counter_reg(2),
      R => clear
    );
\counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__2_n_5\,
      Q => counter_reg(30),
      R => clear
    );
\counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__2_n_4\,
      Q => counter_reg(31),
      R => clear
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__2_n_4\,
      Q => counter_reg(3),
      R => clear
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__2_n_7\,
      Q => counter_reg(4),
      R => clear
    );
\counter_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_2__2_n_0\,
      CO(3) => \counter_reg[4]_i_1__2_n_0\,
      CO(2) => \counter_reg[4]_i_1__2_n_1\,
      CO(1) => \counter_reg[4]_i_1__2_n_2\,
      CO(0) => \counter_reg[4]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_1__2_n_4\,
      O(2) => \counter_reg[4]_i_1__2_n_5\,
      O(1) => \counter_reg[4]_i_1__2_n_6\,
      O(0) => \counter_reg[4]_i_1__2_n_7\,
      S(3 downto 0) => counter_reg(7 downto 4)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__2_n_6\,
      Q => counter_reg(5),
      R => clear
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__2_n_5\,
      Q => counter_reg(6),
      R => clear
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__2_n_4\,
      Q => counter_reg(7),
      R => clear
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__2_n_7\,
      Q => counter_reg(8),
      R => clear
    );
\counter_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1__2_n_0\,
      CO(3) => \counter_reg[8]_i_1__2_n_0\,
      CO(2) => \counter_reg[8]_i_1__2_n_1\,
      CO(1) => \counter_reg[8]_i_1__2_n_2\,
      CO(0) => \counter_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_1__2_n_4\,
      O(2) => \counter_reg[8]_i_1__2_n_5\,
      O(1) => \counter_reg[8]_i_1__2_n_6\,
      O(0) => \counter_reg[8]_i_1__2_n_7\,
      S(3 downto 0) => counter_reg(11 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__2_n_6\,
      Q => counter_reg(9),
      R => clear
    );
\pwm_out[3]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[3]_INST_0_i_1_n_0\,
      CO(3) => pwm_out(0),
      CO(2) => \pwm_out[3]_INST_0_n_1\,
      CO(1) => \pwm_out[3]_INST_0_n_2\,
      CO(0) => \pwm_out[3]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[3]_INST_0_i_2_n_0\,
      DI(2) => \pwm_out[3]_INST_0_i_3_n_0\,
      DI(1) => \pwm_out[3]_INST_0_i_4_n_0\,
      DI(0) => \pwm_out[3]_INST_0_i_5_n_0\,
      O(3 downto 0) => \NLW_pwm_out[3]_INST_0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[3]_INST_0_i_6_n_0\,
      S(2) => \pwm_out[3]_INST_0_i_7_n_0\,
      S(1) => \pwm_out[3]_INST_0_i_8_n_0\,
      S(0) => \pwm_out[3]_INST_0_i_9_n_0\
    );
\pwm_out[3]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[3]_INST_0_i_10_n_0\,
      CO(3) => \pwm_out[3]_INST_0_i_1_n_0\,
      CO(2) => \pwm_out[3]_INST_0_i_1_n_1\,
      CO(1) => \pwm_out[3]_INST_0_i_1_n_2\,
      CO(0) => \pwm_out[3]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[3]_INST_0_i_11_n_0\,
      DI(2) => \pwm_out[3]_INST_0_i_12_n_0\,
      DI(1) => \pwm_out[3]_INST_0_i_13_n_0\,
      DI(0) => \pwm_out[3]_INST_0_i_14_n_0\,
      O(3 downto 0) => \NLW_pwm_out[3]_INST_0_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[3]_INST_0_i_15_n_0\,
      S(2) => \pwm_out[3]_INST_0_i_16_n_0\,
      S(1) => \pwm_out[3]_INST_0_i_17_n_0\,
      S(0) => \pwm_out[3]_INST_0_i_18_n_0\
    );
\pwm_out[3]_INST_0_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[3]_INST_0_i_30_n_0\,
      CO(3) => \pwm_out[3]_INST_0_i_10_n_0\,
      CO(2) => \pwm_out[3]_INST_0_i_10_n_1\,
      CO(1) => \pwm_out[3]_INST_0_i_10_n_2\,
      CO(0) => \pwm_out[3]_INST_0_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[3]_INST_0_i_31_n_0\,
      DI(2) => \pwm_out[3]_INST_0_i_32_n_0\,
      DI(1) => \pwm_out[3]_INST_0_i_33_n_0\,
      DI(0) => \pwm_out[3]_INST_0_i_34_n_0\,
      O(3 downto 0) => \NLW_pwm_out[3]_INST_0_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[3]_INST_0_i_35_n_0\,
      S(2) => \pwm_out[3]_INST_0_i_36_n_0\,
      S(1) => \pwm_out[3]_INST_0_i_37_n_0\,
      S(0) => \pwm_out[3]_INST_0_i_38_n_0\
    );
\pwm_out[3]_INST_0_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(19),
      I1 => compute_phase(18),
      O => \pwm_out[3]_INST_0_i_103_n_0\
    );
\pwm_out[3]_INST_0_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(18),
      I1 => compute_phase(17),
      O => \pwm_out[3]_INST_0_i_104_n_0\
    );
\pwm_out[3]_INST_0_i_105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(17),
      I1 => compute_phase(16),
      O => \pwm_out[3]_INST_0_i_105_n_0\
    );
\pwm_out[3]_INST_0_i_106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(16),
      I1 => compute_phase(15),
      O => \pwm_out[3]_INST_0_i_106_n_0\
    );
\pwm_out[3]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(22),
      I1 => effective_value1,
      I2 => \^counter_reg[23]_0\(2),
      I3 => \pwm_out[3]_INST_0_i_8_0\(22),
      I4 => effective_value(23),
      I5 => duty_cycle(23),
      O => \pwm_out[3]_INST_0_i_11_n_0\
    );
\pwm_out[3]_INST_0_i_112\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[3]_INST_0_i_155_n_0\,
      CO(3) => \pwm_out[3]_INST_0_i_112_n_0\,
      CO(2) => \pwm_out[3]_INST_0_i_112_n_1\,
      CO(1) => \pwm_out[3]_INST_0_i_112_n_2\,
      CO(0) => \pwm_out[3]_INST_0_i_112_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[3]_INST_0_i_156_n_0\,
      DI(2) => \pwm_out[3]_INST_0_i_157_n_0\,
      DI(1) => \pwm_out[3]_INST_0_i_158_n_0\,
      DI(0) => \pwm_out[3]_INST_0_i_159_n_0\,
      O(3 downto 0) => \NLW_pwm_out[3]_INST_0_i_112_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[3]_INST_0_i_160_n_0\,
      S(2) => \pwm_out[3]_INST_0_i_161_n_0\,
      S(1) => \pwm_out[3]_INST_0_i_162_n_0\,
      S(0) => \pwm_out[3]_INST_0_i_163_n_0\
    );
\pwm_out[3]_INST_0_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[23]_0\(2),
      I1 => period(22),
      I2 => period(23),
      I3 => \^counter_reg[23]_0\(3),
      O => \pwm_out[3]_INST_0_i_113_n_0\
    );
\pwm_out[3]_INST_0_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[23]_0\(0),
      I1 => period(20),
      I2 => period(21),
      I3 => \^counter_reg[23]_0\(1),
      O => \pwm_out[3]_INST_0_i_114_n_0\
    );
\pwm_out[3]_INST_0_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[19]_0\(2),
      I1 => period(18),
      I2 => period(19),
      I3 => \^counter_reg[19]_0\(3),
      O => \pwm_out[3]_INST_0_i_115_n_0\
    );
\pwm_out[3]_INST_0_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[19]_0\(0),
      I1 => period(16),
      I2 => period(17),
      I3 => \^counter_reg[19]_0\(1),
      O => \pwm_out[3]_INST_0_i_116_n_0\
    );
\pwm_out[3]_INST_0_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[23]_0\(2),
      I1 => period(22),
      I2 => \^counter_reg[23]_0\(3),
      I3 => period(23),
      O => \pwm_out[3]_INST_0_i_117_n_0\
    );
\pwm_out[3]_INST_0_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[23]_0\(0),
      I1 => period(20),
      I2 => \^counter_reg[23]_0\(1),
      I3 => period(21),
      O => \pwm_out[3]_INST_0_i_118_n_0\
    );
\pwm_out[3]_INST_0_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[19]_0\(2),
      I1 => period(18),
      I2 => \^counter_reg[19]_0\(3),
      I3 => period(19),
      O => \pwm_out[3]_INST_0_i_119_n_0\
    );
\pwm_out[3]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(20),
      I1 => effective_value1,
      I2 => \^counter_reg[23]_0\(0),
      I3 => \pwm_out[3]_INST_0_i_8_0\(20),
      I4 => effective_value(21),
      I5 => duty_cycle(21),
      O => \pwm_out[3]_INST_0_i_12_n_0\
    );
\pwm_out[3]_INST_0_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[19]_0\(0),
      I1 => period(16),
      I2 => \^counter_reg[19]_0\(1),
      I3 => period(17),
      O => \pwm_out[3]_INST_0_i_120_n_0\
    );
\pwm_out[3]_INST_0_i_122\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[3]_INST_0_i_126_n_0\,
      CO(3) => \pwm_out[3]_INST_0_i_122_n_0\,
      CO(2) => \pwm_out[3]_INST_0_i_122_n_1\,
      CO(1) => \pwm_out[3]_INST_0_i_122_n_2\,
      CO(0) => \pwm_out[3]_INST_0_i_122_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(7 downto 4),
      O(3 downto 0) => \^counter_reg[7]_0\(3 downto 0),
      S(3) => \pwm_out[3]_INST_0_i_168_n_0\,
      S(2) => \pwm_out[3]_INST_0_i_169_n_0\,
      S(1) => \pwm_out[3]_INST_0_i_170_n_0\,
      S(0) => \pwm_out[3]_INST_0_i_171_n_0\
    );
\pwm_out[3]_INST_0_i_124\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[3]_INST_0_i_8_0\(7),
      I1 => \^counter_reg[7]_0\(3),
      I2 => effective_value1,
      O => effective_value(7)
    );
\pwm_out[3]_INST_0_i_125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[3]_INST_0_i_8_0\(5),
      I1 => \^counter_reg[7]_0\(1),
      I2 => effective_value1,
      O => effective_value(5)
    );
\pwm_out[3]_INST_0_i_126\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[3]_INST_0_i_126_n_0\,
      CO(2) => \pwm_out[3]_INST_0_i_126_n_1\,
      CO(1) => \pwm_out[3]_INST_0_i_126_n_2\,
      CO(0) => \pwm_out[3]_INST_0_i_126_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(3 downto 0),
      O(3 downto 0) => \^o\(3 downto 0),
      S(3) => \pwm_out[3]_INST_0_i_176_n_0\,
      S(2) => \pwm_out[3]_INST_0_i_177_n_0\,
      S(1) => \pwm_out[3]_INST_0_i_178_n_0\,
      S(0) => \pwm_out[3]_INST_0_i_179_n_0\
    );
\pwm_out[3]_INST_0_i_128\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[3]_INST_0_i_8_0\(3),
      I1 => \^o\(3),
      I2 => effective_value1,
      O => effective_value(3)
    );
\pwm_out[3]_INST_0_i_129\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[3]_INST_0_i_8_0\(1),
      I1 => \^o\(1),
      I2 => effective_value1,
      O => effective_value(1)
    );
\pwm_out[3]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(18),
      I1 => effective_value1,
      I2 => \^counter_reg[19]_0\(2),
      I3 => \pwm_out[3]_INST_0_i_8_0\(18),
      I4 => effective_value(19),
      I5 => duty_cycle(19),
      O => \pwm_out[3]_INST_0_i_13_n_0\
    );
\pwm_out[3]_INST_0_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[7]_0\(3),
      I2 => \pwm_out[3]_INST_0_i_8_0\(7),
      I3 => duty_cycle(7),
      O => \pwm_out[3]_INST_0_i_130_n_0\
    );
\pwm_out[3]_INST_0_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[7]_0\(1),
      I2 => \pwm_out[3]_INST_0_i_8_0\(5),
      I3 => duty_cycle(5),
      O => \pwm_out[3]_INST_0_i_131_n_0\
    );
\pwm_out[3]_INST_0_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^o\(3),
      I2 => \pwm_out[3]_INST_0_i_8_0\(3),
      I3 => duty_cycle(3),
      O => \pwm_out[3]_INST_0_i_132_n_0\
    );
\pwm_out[3]_INST_0_i_133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^o\(1),
      I2 => \pwm_out[3]_INST_0_i_8_0\(1),
      I3 => duty_cycle(1),
      O => \pwm_out[3]_INST_0_i_133_n_0\
    );
\pwm_out[3]_INST_0_i_134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(15),
      I1 => compute_phase(14),
      O => \pwm_out[3]_INST_0_i_134_n_0\
    );
\pwm_out[3]_INST_0_i_135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(14),
      I1 => compute_phase(13),
      O => \pwm_out[3]_INST_0_i_135_n_0\
    );
\pwm_out[3]_INST_0_i_136\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(13),
      I1 => compute_phase(12),
      O => \pwm_out[3]_INST_0_i_136_n_0\
    );
\pwm_out[3]_INST_0_i_137\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(12),
      I1 => compute_phase(11),
      O => \pwm_out[3]_INST_0_i_137_n_0\
    );
\pwm_out[3]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(16),
      I1 => effective_value1,
      I2 => \^counter_reg[19]_0\(0),
      I3 => \pwm_out[3]_INST_0_i_8_0\(16),
      I4 => effective_value(17),
      I5 => duty_cycle(17),
      O => \pwm_out[3]_INST_0_i_14_n_0\
    );
\pwm_out[3]_INST_0_i_142\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(11),
      I1 => compute_phase(10),
      O => \pwm_out[3]_INST_0_i_142_n_0\
    );
\pwm_out[3]_INST_0_i_143\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(10),
      I1 => compute_phase(9),
      O => \pwm_out[3]_INST_0_i_143_n_0\
    );
\pwm_out[3]_INST_0_i_144\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(9),
      I1 => compute_phase(8),
      O => \pwm_out[3]_INST_0_i_144_n_0\
    );
\pwm_out[3]_INST_0_i_145\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(8),
      I1 => compute_phase(7),
      O => \pwm_out[3]_INST_0_i_145_n_0\
    );
\pwm_out[3]_INST_0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(22),
      I1 => \pwm_out[3]_INST_0_i_8_0\(22),
      I2 => \^counter_reg[23]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[3]_INST_0_i_47_n_0\,
      O => \pwm_out[3]_INST_0_i_15_n_0\
    );
\pwm_out[3]_INST_0_i_155\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[3]_INST_0_i_155_n_0\,
      CO(2) => \pwm_out[3]_INST_0_i_155_n_1\,
      CO(1) => \pwm_out[3]_INST_0_i_155_n_2\,
      CO(0) => \pwm_out[3]_INST_0_i_155_n_3\,
      CYINIT => '1',
      DI(3) => \pwm_out[3]_INST_0_i_194_n_0\,
      DI(2) => \pwm_out[3]_INST_0_i_195_n_0\,
      DI(1) => \pwm_out[3]_INST_0_i_196_n_0\,
      DI(0) => \pwm_out[3]_INST_0_i_197_n_0\,
      O(3 downto 0) => \NLW_pwm_out[3]_INST_0_i_155_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[3]_INST_0_i_198_n_0\,
      S(2) => \pwm_out[3]_INST_0_i_199_n_0\,
      S(1) => \pwm_out[3]_INST_0_i_200_n_0\,
      S(0) => \pwm_out[3]_INST_0_i_201_n_0\
    );
\pwm_out[3]_INST_0_i_156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[15]_0\(2),
      I1 => period(14),
      I2 => period(15),
      I3 => \^counter_reg[15]_0\(3),
      O => \pwm_out[3]_INST_0_i_156_n_0\
    );
\pwm_out[3]_INST_0_i_157\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[15]_0\(0),
      I1 => period(12),
      I2 => period(13),
      I3 => \^counter_reg[15]_0\(1),
      O => \pwm_out[3]_INST_0_i_157_n_0\
    );
\pwm_out[3]_INST_0_i_158\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[11]_0\(2),
      I1 => period(10),
      I2 => period(11),
      I3 => \^counter_reg[11]_0\(3),
      O => \pwm_out[3]_INST_0_i_158_n_0\
    );
\pwm_out[3]_INST_0_i_159\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[11]_0\(0),
      I1 => period(8),
      I2 => period(9),
      I3 => \^counter_reg[11]_0\(1),
      O => \pwm_out[3]_INST_0_i_159_n_0\
    );
\pwm_out[3]_INST_0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(20),
      I1 => \pwm_out[3]_INST_0_i_8_0\(20),
      I2 => \^counter_reg[23]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[3]_INST_0_i_48_n_0\,
      O => \pwm_out[3]_INST_0_i_16_n_0\
    );
\pwm_out[3]_INST_0_i_160\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[15]_0\(2),
      I1 => period(14),
      I2 => \^counter_reg[15]_0\(3),
      I3 => period(15),
      O => \pwm_out[3]_INST_0_i_160_n_0\
    );
\pwm_out[3]_INST_0_i_161\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[15]_0\(0),
      I1 => period(12),
      I2 => \^counter_reg[15]_0\(1),
      I3 => period(13),
      O => \pwm_out[3]_INST_0_i_161_n_0\
    );
\pwm_out[3]_INST_0_i_162\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[11]_0\(2),
      I1 => period(10),
      I2 => \^counter_reg[11]_0\(3),
      I3 => period(11),
      O => \pwm_out[3]_INST_0_i_162_n_0\
    );
\pwm_out[3]_INST_0_i_163\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[11]_0\(0),
      I1 => period(8),
      I2 => \^counter_reg[11]_0\(1),
      I3 => period(9),
      O => \pwm_out[3]_INST_0_i_163_n_0\
    );
\pwm_out[3]_INST_0_i_168\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(7),
      I1 => compute_phase(6),
      O => \pwm_out[3]_INST_0_i_168_n_0\
    );
\pwm_out[3]_INST_0_i_169\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(6),
      I1 => compute_phase(5),
      O => \pwm_out[3]_INST_0_i_169_n_0\
    );
\pwm_out[3]_INST_0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(18),
      I1 => \pwm_out[3]_INST_0_i_8_0\(18),
      I2 => \^counter_reg[19]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[3]_INST_0_i_49_n_0\,
      O => \pwm_out[3]_INST_0_i_17_n_0\
    );
\pwm_out[3]_INST_0_i_170\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(5),
      I1 => compute_phase(4),
      O => \pwm_out[3]_INST_0_i_170_n_0\
    );
\pwm_out[3]_INST_0_i_171\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(4),
      I1 => compute_phase(3),
      O => \pwm_out[3]_INST_0_i_171_n_0\
    );
\pwm_out[3]_INST_0_i_176\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(3),
      I1 => compute_phase(2),
      O => \pwm_out[3]_INST_0_i_176_n_0\
    );
\pwm_out[3]_INST_0_i_177\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(2),
      I1 => compute_phase(1),
      O => \pwm_out[3]_INST_0_i_177_n_0\
    );
\pwm_out[3]_INST_0_i_178\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(1),
      I1 => compute_phase(0),
      O => \pwm_out[3]_INST_0_i_178_n_0\
    );
\pwm_out[3]_INST_0_i_179\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(0),
      I1 => phase(0),
      O => \pwm_out[3]_INST_0_i_179_n_0\
    );
\pwm_out[3]_INST_0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(16),
      I1 => \pwm_out[3]_INST_0_i_8_0\(16),
      I2 => \^counter_reg[19]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[3]_INST_0_i_50_n_0\,
      O => \pwm_out[3]_INST_0_i_18_n_0\
    );
\pwm_out[3]_INST_0_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[3]_INST_0_i_23_n_0\,
      CO(3 downto 2) => \NLW_pwm_out[3]_INST_0_i_19_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pwm_out[3]_INST_0_i_19_n_2\,
      CO(0) => \pwm_out[3]_INST_0_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => counter_reg(29 downto 28),
      O(3) => \NLW_pwm_out[3]_INST_0_i_19_O_UNCONNECTED\(3),
      O(2 downto 0) => \^counter_reg[29]_0\(2 downto 0),
      S(3) => '0',
      S(2) => \pwm_out[3]_INST_0_i_51_n_0\,
      S(1) => \pwm_out[3]_INST_0_i_52_n_0\,
      S(0) => \pwm_out[3]_INST_0_i_53_n_0\
    );
\pwm_out[3]_INST_0_i_194\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => period(6),
      I2 => period(7),
      I3 => \^counter_reg[7]_0\(3),
      O => \pwm_out[3]_INST_0_i_194_n_0\
    );
\pwm_out[3]_INST_0_i_195\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[7]_0\(0),
      I1 => period(4),
      I2 => period(5),
      I3 => \^counter_reg[7]_0\(1),
      O => \pwm_out[3]_INST_0_i_195_n_0\
    );
\pwm_out[3]_INST_0_i_196\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o\(2),
      I1 => period(2),
      I2 => period(3),
      I3 => \^o\(3),
      O => \pwm_out[3]_INST_0_i_196_n_0\
    );
\pwm_out[3]_INST_0_i_197\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o\(0),
      I1 => period(0),
      I2 => period(1),
      I3 => \^o\(1),
      O => \pwm_out[3]_INST_0_i_197_n_0\
    );
\pwm_out[3]_INST_0_i_198\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => period(6),
      I2 => \^counter_reg[7]_0\(3),
      I3 => period(7),
      O => \pwm_out[3]_INST_0_i_198_n_0\
    );
\pwm_out[3]_INST_0_i_199\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[7]_0\(0),
      I1 => period(4),
      I2 => \^counter_reg[7]_0\(1),
      I3 => period(5),
      O => \pwm_out[3]_INST_0_i_199_n_0\
    );
\pwm_out[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AFF0022000A0022"
    )
        port map (
      I0 => duty_cycle(30),
      I1 => \^counter_reg[29]_0\(2),
      I2 => effective_value0(30),
      I3 => duty_cycle(31),
      I4 => effective_value1,
      I5 => effective_value0(31),
      O => \pwm_out[3]_INST_0_i_2_n_0\
    );
\pwm_out[3]_INST_0_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[3]_INST_0_i_7_0\(0),
      CO(3) => \NLW_pwm_out[3]_INST_0_i_20_CO_UNCONNECTED\(3),
      CO(2) => \pwm_out[3]_INST_0_i_20_n_1\,
      CO(1) => \pwm_out[3]_INST_0_i_20_n_2\,
      CO(0) => \pwm_out[3]_INST_0_i_20_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^counter_reg[29]_0\(2 downto 0),
      O(3 downto 0) => effective_value0(31 downto 28),
      S(3 downto 0) => \pwm_out[3]_INST_0_i_7_1\(3 downto 0)
    );
\pwm_out[3]_INST_0_i_200\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o\(2),
      I1 => period(2),
      I2 => \^o\(3),
      I3 => period(3),
      O => \pwm_out[3]_INST_0_i_200_n_0\
    );
\pwm_out[3]_INST_0_i_201\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o\(0),
      I1 => period(0),
      I2 => \^o\(1),
      I3 => period(1),
      O => \pwm_out[3]_INST_0_i_201_n_0\
    );
\pwm_out[3]_INST_0_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[3]_INST_0_i_58_n_0\,
      CO(3) => effective_value1,
      CO(2) => \pwm_out[3]_INST_0_i_21_n_1\,
      CO(1) => \pwm_out[3]_INST_0_i_21_n_2\,
      CO(0) => \pwm_out[3]_INST_0_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \pwm_out[3]_INST_0_i_82_0\(1 downto 0),
      DI(1) => \pwm_out[3]_INST_0_i_61_n_0\,
      DI(0) => \pwm_out[3]_INST_0_i_62_n_0\,
      O(3 downto 0) => \NLW_pwm_out[3]_INST_0_i_21_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \pwm_out[3]_INST_0_i_82_1\(1 downto 0),
      S(1) => \pwm_out[3]_INST_0_i_65_n_0\,
      S(0) => \pwm_out[3]_INST_0_i_66_n_0\
    );
\pwm_out[3]_INST_0_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(29),
      I1 => \^counter_reg[29]_0\(1),
      I2 => effective_value1,
      O => effective_value(29)
    );
\pwm_out[3]_INST_0_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[3]_INST_0_i_39_n_0\,
      CO(3) => \pwm_out[3]_INST_0_i_23_n_0\,
      CO(2) => \pwm_out[3]_INST_0_i_23_n_1\,
      CO(1) => \pwm_out[3]_INST_0_i_23_n_2\,
      CO(0) => \pwm_out[3]_INST_0_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(27 downto 24),
      O(3 downto 0) => \^counter_reg[27]_0\(3 downto 0),
      S(3) => \pwm_out[3]_INST_0_i_67_n_0\,
      S(2) => \pwm_out[3]_INST_0_i_68_n_0\,
      S(1) => \pwm_out[3]_INST_0_i_69_n_0\,
      S(0) => \pwm_out[3]_INST_0_i_70_n_0\
    );
\pwm_out[3]_INST_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[3]_INST_0_i_8_0\(27),
      I1 => \^counter_reg[27]_0\(3),
      I2 => effective_value1,
      O => effective_value(27)
    );
\pwm_out[3]_INST_0_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[3]_INST_0_i_8_0\(25),
      I1 => \^counter_reg[27]_0\(1),
      I2 => effective_value1,
      O => effective_value(25)
    );
\pwm_out[3]_INST_0_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[29]_0\(1),
      I2 => effective_value0(29),
      I3 => duty_cycle(29),
      O => \pwm_out[3]_INST_0_i_27_n_0\
    );
\pwm_out[3]_INST_0_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[27]_0\(3),
      I2 => \pwm_out[3]_INST_0_i_8_0\(27),
      I3 => duty_cycle(27),
      O => \pwm_out[3]_INST_0_i_28_n_0\
    );
\pwm_out[3]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[27]_0\(1),
      I2 => \pwm_out[3]_INST_0_i_8_0\(25),
      I3 => duty_cycle(25),
      O => \pwm_out[3]_INST_0_i_29_n_0\
    );
\pwm_out[3]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(28),
      I1 => effective_value1,
      I2 => \^counter_reg[29]_0\(0),
      I3 => effective_value0(28),
      I4 => effective_value(29),
      I5 => duty_cycle(29),
      O => \pwm_out[3]_INST_0_i_3_n_0\
    );
\pwm_out[3]_INST_0_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[3]_INST_0_i_30_n_0\,
      CO(2) => \pwm_out[3]_INST_0_i_30_n_1\,
      CO(1) => \pwm_out[3]_INST_0_i_30_n_2\,
      CO(0) => \pwm_out[3]_INST_0_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[3]_INST_0_i_75_n_0\,
      DI(2) => \pwm_out[3]_INST_0_i_76_n_0\,
      DI(1) => \pwm_out[3]_INST_0_i_77_n_0\,
      DI(0) => \pwm_out[3]_INST_0_i_78_n_0\,
      O(3 downto 0) => \NLW_pwm_out[3]_INST_0_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[3]_INST_0_i_79_n_0\,
      S(2) => \pwm_out[3]_INST_0_i_80_n_0\,
      S(1) => \pwm_out[3]_INST_0_i_81_n_0\,
      S(0) => \pwm_out[3]_INST_0_i_82_n_0\
    );
\pwm_out[3]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(14),
      I1 => effective_value1,
      I2 => \^counter_reg[15]_0\(2),
      I3 => \pwm_out[3]_INST_0_i_8_0\(14),
      I4 => effective_value(15),
      I5 => duty_cycle(15),
      O => \pwm_out[3]_INST_0_i_31_n_0\
    );
\pwm_out[3]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(12),
      I1 => effective_value1,
      I2 => \^counter_reg[15]_0\(0),
      I3 => \pwm_out[3]_INST_0_i_8_0\(12),
      I4 => effective_value(13),
      I5 => duty_cycle(13),
      O => \pwm_out[3]_INST_0_i_32_n_0\
    );
\pwm_out[3]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(10),
      I1 => effective_value1,
      I2 => \^counter_reg[11]_0\(2),
      I3 => \pwm_out[3]_INST_0_i_8_0\(10),
      I4 => effective_value(11),
      I5 => duty_cycle(11),
      O => \pwm_out[3]_INST_0_i_33_n_0\
    );
\pwm_out[3]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(8),
      I1 => effective_value1,
      I2 => \^counter_reg[11]_0\(0),
      I3 => \pwm_out[3]_INST_0_i_8_0\(8),
      I4 => effective_value(9),
      I5 => duty_cycle(9),
      O => \pwm_out[3]_INST_0_i_34_n_0\
    );
\pwm_out[3]_INST_0_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(14),
      I1 => \pwm_out[3]_INST_0_i_8_0\(14),
      I2 => \^counter_reg[15]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[3]_INST_0_i_91_n_0\,
      O => \pwm_out[3]_INST_0_i_35_n_0\
    );
\pwm_out[3]_INST_0_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(12),
      I1 => \pwm_out[3]_INST_0_i_8_0\(12),
      I2 => \^counter_reg[15]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[3]_INST_0_i_92_n_0\,
      O => \pwm_out[3]_INST_0_i_36_n_0\
    );
\pwm_out[3]_INST_0_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(10),
      I1 => \pwm_out[3]_INST_0_i_8_0\(10),
      I2 => \^counter_reg[11]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[3]_INST_0_i_93_n_0\,
      O => \pwm_out[3]_INST_0_i_37_n_0\
    );
\pwm_out[3]_INST_0_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(8),
      I1 => \pwm_out[3]_INST_0_i_8_0\(8),
      I2 => \^counter_reg[11]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[3]_INST_0_i_94_n_0\,
      O => \pwm_out[3]_INST_0_i_38_n_0\
    );
\pwm_out[3]_INST_0_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[3]_INST_0_i_43_n_0\,
      CO(3) => \pwm_out[3]_INST_0_i_39_n_0\,
      CO(2) => \pwm_out[3]_INST_0_i_39_n_1\,
      CO(1) => \pwm_out[3]_INST_0_i_39_n_2\,
      CO(0) => \pwm_out[3]_INST_0_i_39_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(23 downto 20),
      O(3 downto 0) => \^counter_reg[23]_0\(3 downto 0),
      S(3) => \pwm_out[3]_INST_0_i_95_n_0\,
      S(2) => \pwm_out[3]_INST_0_i_96_n_0\,
      S(1) => \pwm_out[3]_INST_0_i_97_n_0\,
      S(0) => \pwm_out[3]_INST_0_i_98_n_0\
    );
\pwm_out[3]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(26),
      I1 => effective_value1,
      I2 => \^counter_reg[27]_0\(2),
      I3 => \pwm_out[3]_INST_0_i_8_0\(26),
      I4 => effective_value(27),
      I5 => duty_cycle(27),
      O => \pwm_out[3]_INST_0_i_4_n_0\
    );
\pwm_out[3]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[3]_INST_0_i_8_0\(23),
      I1 => \^counter_reg[23]_0\(3),
      I2 => effective_value1,
      O => effective_value(23)
    );
\pwm_out[3]_INST_0_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[3]_INST_0_i_8_0\(21),
      I1 => \^counter_reg[23]_0\(1),
      I2 => effective_value1,
      O => effective_value(21)
    );
\pwm_out[3]_INST_0_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[3]_INST_0_i_83_n_0\,
      CO(3) => \pwm_out[3]_INST_0_i_43_n_0\,
      CO(2) => \pwm_out[3]_INST_0_i_43_n_1\,
      CO(1) => \pwm_out[3]_INST_0_i_43_n_2\,
      CO(0) => \pwm_out[3]_INST_0_i_43_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(19 downto 16),
      O(3 downto 0) => \^counter_reg[19]_0\(3 downto 0),
      S(3) => \pwm_out[3]_INST_0_i_103_n_0\,
      S(2) => \pwm_out[3]_INST_0_i_104_n_0\,
      S(1) => \pwm_out[3]_INST_0_i_105_n_0\,
      S(0) => \pwm_out[3]_INST_0_i_106_n_0\
    );
\pwm_out[3]_INST_0_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[3]_INST_0_i_8_0\(19),
      I1 => \^counter_reg[19]_0\(3),
      I2 => effective_value1,
      O => effective_value(19)
    );
\pwm_out[3]_INST_0_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[3]_INST_0_i_8_0\(17),
      I1 => \^counter_reg[19]_0\(1),
      I2 => effective_value1,
      O => effective_value(17)
    );
\pwm_out[3]_INST_0_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[23]_0\(3),
      I2 => \pwm_out[3]_INST_0_i_8_0\(23),
      I3 => duty_cycle(23),
      O => \pwm_out[3]_INST_0_i_47_n_0\
    );
\pwm_out[3]_INST_0_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[23]_0\(1),
      I2 => \pwm_out[3]_INST_0_i_8_0\(21),
      I3 => duty_cycle(21),
      O => \pwm_out[3]_INST_0_i_48_n_0\
    );
\pwm_out[3]_INST_0_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[19]_0\(3),
      I2 => \pwm_out[3]_INST_0_i_8_0\(19),
      I3 => duty_cycle(19),
      O => \pwm_out[3]_INST_0_i_49_n_0\
    );
\pwm_out[3]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(24),
      I1 => effective_value1,
      I2 => \^counter_reg[27]_0\(0),
      I3 => \pwm_out[3]_INST_0_i_8_0\(24),
      I4 => effective_value(25),
      I5 => duty_cycle(25),
      O => \pwm_out[3]_INST_0_i_5_n_0\
    );
\pwm_out[3]_INST_0_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[19]_0\(1),
      I2 => \pwm_out[3]_INST_0_i_8_0\(17),
      I3 => duty_cycle(17),
      O => \pwm_out[3]_INST_0_i_50_n_0\
    );
\pwm_out[3]_INST_0_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(30),
      I1 => compute_phase(29),
      O => \pwm_out[3]_INST_0_i_51_n_0\
    );
\pwm_out[3]_INST_0_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(29),
      I1 => compute_phase(28),
      O => \pwm_out[3]_INST_0_i_52_n_0\
    );
\pwm_out[3]_INST_0_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(28),
      I1 => compute_phase(27),
      O => \pwm_out[3]_INST_0_i_53_n_0\
    );
\pwm_out[3]_INST_0_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[3]_INST_0_i_112_n_0\,
      CO(3) => \pwm_out[3]_INST_0_i_58_n_0\,
      CO(2) => \pwm_out[3]_INST_0_i_58_n_1\,
      CO(1) => \pwm_out[3]_INST_0_i_58_n_2\,
      CO(0) => \pwm_out[3]_INST_0_i_58_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[3]_INST_0_i_113_n_0\,
      DI(2) => \pwm_out[3]_INST_0_i_114_n_0\,
      DI(1) => \pwm_out[3]_INST_0_i_115_n_0\,
      DI(0) => \pwm_out[3]_INST_0_i_116_n_0\,
      O(3 downto 0) => \NLW_pwm_out[3]_INST_0_i_58_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[3]_INST_0_i_117_n_0\,
      S(2) => \pwm_out[3]_INST_0_i_118_n_0\,
      S(1) => \pwm_out[3]_INST_0_i_119_n_0\,
      S(0) => \pwm_out[3]_INST_0_i_120_n_0\
    );
\pwm_out[3]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9900000000A599A5"
    )
        port map (
      I0 => duty_cycle(30),
      I1 => effective_value0(30),
      I2 => \^counter_reg[29]_0\(2),
      I3 => effective_value1,
      I4 => effective_value0(31),
      I5 => duty_cycle(31),
      O => \pwm_out[3]_INST_0_i_6_n_0\
    );
\pwm_out[3]_INST_0_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[27]_0\(2),
      I1 => period(26),
      I2 => period(27),
      I3 => \^counter_reg[27]_0\(3),
      O => \pwm_out[3]_INST_0_i_61_n_0\
    );
\pwm_out[3]_INST_0_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[27]_0\(0),
      I1 => period(24),
      I2 => period(25),
      I3 => \^counter_reg[27]_0\(1),
      O => \pwm_out[3]_INST_0_i_62_n_0\
    );
\pwm_out[3]_INST_0_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[27]_0\(2),
      I1 => period(26),
      I2 => \^counter_reg[27]_0\(3),
      I3 => period(27),
      O => \pwm_out[3]_INST_0_i_65_n_0\
    );
\pwm_out[3]_INST_0_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[27]_0\(0),
      I1 => period(24),
      I2 => \^counter_reg[27]_0\(1),
      I3 => period(25),
      O => \pwm_out[3]_INST_0_i_66_n_0\
    );
\pwm_out[3]_INST_0_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(27),
      I1 => compute_phase(26),
      O => \pwm_out[3]_INST_0_i_67_n_0\
    );
\pwm_out[3]_INST_0_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(26),
      I1 => compute_phase(25),
      O => \pwm_out[3]_INST_0_i_68_n_0\
    );
\pwm_out[3]_INST_0_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(25),
      I1 => compute_phase(24),
      O => \pwm_out[3]_INST_0_i_69_n_0\
    );
\pwm_out[3]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(28),
      I1 => effective_value0(28),
      I2 => \^counter_reg[29]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[3]_INST_0_i_27_n_0\,
      O => \pwm_out[3]_INST_0_i_7_n_0\
    );
\pwm_out[3]_INST_0_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(24),
      I1 => compute_phase(23),
      O => \pwm_out[3]_INST_0_i_70_n_0\
    );
\pwm_out[3]_INST_0_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(6),
      I1 => effective_value1,
      I2 => \^counter_reg[7]_0\(2),
      I3 => \pwm_out[3]_INST_0_i_8_0\(6),
      I4 => effective_value(7),
      I5 => duty_cycle(7),
      O => \pwm_out[3]_INST_0_i_75_n_0\
    );
\pwm_out[3]_INST_0_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(4),
      I1 => effective_value1,
      I2 => \^counter_reg[7]_0\(0),
      I3 => \pwm_out[3]_INST_0_i_8_0\(4),
      I4 => effective_value(5),
      I5 => duty_cycle(5),
      O => \pwm_out[3]_INST_0_i_76_n_0\
    );
\pwm_out[3]_INST_0_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(2),
      I1 => effective_value1,
      I2 => \^o\(2),
      I3 => \pwm_out[3]_INST_0_i_8_0\(2),
      I4 => effective_value(3),
      I5 => duty_cycle(3),
      O => \pwm_out[3]_INST_0_i_77_n_0\
    );
\pwm_out[3]_INST_0_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(0),
      I1 => effective_value1,
      I2 => \^o\(0),
      I3 => \pwm_out[3]_INST_0_i_8_0\(0),
      I4 => effective_value(1),
      I5 => duty_cycle(1),
      O => \pwm_out[3]_INST_0_i_78_n_0\
    );
\pwm_out[3]_INST_0_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(6),
      I1 => \pwm_out[3]_INST_0_i_8_0\(6),
      I2 => \^counter_reg[7]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[3]_INST_0_i_130_n_0\,
      O => \pwm_out[3]_INST_0_i_79_n_0\
    );
\pwm_out[3]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(26),
      I1 => \pwm_out[3]_INST_0_i_8_0\(26),
      I2 => \^counter_reg[27]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[3]_INST_0_i_28_n_0\,
      O => \pwm_out[3]_INST_0_i_8_n_0\
    );
\pwm_out[3]_INST_0_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(4),
      I1 => \pwm_out[3]_INST_0_i_8_0\(4),
      I2 => \^counter_reg[7]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[3]_INST_0_i_131_n_0\,
      O => \pwm_out[3]_INST_0_i_80_n_0\
    );
\pwm_out[3]_INST_0_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(2),
      I1 => \pwm_out[3]_INST_0_i_8_0\(2),
      I2 => \^o\(2),
      I3 => effective_value1,
      I4 => \pwm_out[3]_INST_0_i_132_n_0\,
      O => \pwm_out[3]_INST_0_i_81_n_0\
    );
\pwm_out[3]_INST_0_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(0),
      I1 => \pwm_out[3]_INST_0_i_8_0\(0),
      I2 => \^o\(0),
      I3 => effective_value1,
      I4 => \pwm_out[3]_INST_0_i_133_n_0\,
      O => \pwm_out[3]_INST_0_i_82_n_0\
    );
\pwm_out[3]_INST_0_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[3]_INST_0_i_87_n_0\,
      CO(3) => \pwm_out[3]_INST_0_i_83_n_0\,
      CO(2) => \pwm_out[3]_INST_0_i_83_n_1\,
      CO(1) => \pwm_out[3]_INST_0_i_83_n_2\,
      CO(0) => \pwm_out[3]_INST_0_i_83_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(15 downto 12),
      O(3 downto 0) => \^counter_reg[15]_0\(3 downto 0),
      S(3) => \pwm_out[3]_INST_0_i_134_n_0\,
      S(2) => \pwm_out[3]_INST_0_i_135_n_0\,
      S(1) => \pwm_out[3]_INST_0_i_136_n_0\,
      S(0) => \pwm_out[3]_INST_0_i_137_n_0\
    );
\pwm_out[3]_INST_0_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[3]_INST_0_i_8_0\(15),
      I1 => \^counter_reg[15]_0\(3),
      I2 => effective_value1,
      O => effective_value(15)
    );
\pwm_out[3]_INST_0_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[3]_INST_0_i_8_0\(13),
      I1 => \^counter_reg[15]_0\(1),
      I2 => effective_value1,
      O => effective_value(13)
    );
\pwm_out[3]_INST_0_i_87\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[3]_INST_0_i_122_n_0\,
      CO(3) => \pwm_out[3]_INST_0_i_87_n_0\,
      CO(2) => \pwm_out[3]_INST_0_i_87_n_1\,
      CO(1) => \pwm_out[3]_INST_0_i_87_n_2\,
      CO(0) => \pwm_out[3]_INST_0_i_87_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(11 downto 8),
      O(3 downto 0) => \^counter_reg[11]_0\(3 downto 0),
      S(3) => \pwm_out[3]_INST_0_i_142_n_0\,
      S(2) => \pwm_out[3]_INST_0_i_143_n_0\,
      S(1) => \pwm_out[3]_INST_0_i_144_n_0\,
      S(0) => \pwm_out[3]_INST_0_i_145_n_0\
    );
\pwm_out[3]_INST_0_i_89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[3]_INST_0_i_8_0\(11),
      I1 => \^counter_reg[11]_0\(3),
      I2 => effective_value1,
      O => effective_value(11)
    );
\pwm_out[3]_INST_0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(24),
      I1 => \pwm_out[3]_INST_0_i_8_0\(24),
      I2 => \^counter_reg[27]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[3]_INST_0_i_29_n_0\,
      O => \pwm_out[3]_INST_0_i_9_n_0\
    );
\pwm_out[3]_INST_0_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[3]_INST_0_i_8_0\(9),
      I1 => \^counter_reg[11]_0\(1),
      I2 => effective_value1,
      O => effective_value(9)
    );
\pwm_out[3]_INST_0_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[15]_0\(3),
      I2 => \pwm_out[3]_INST_0_i_8_0\(15),
      I3 => duty_cycle(15),
      O => \pwm_out[3]_INST_0_i_91_n_0\
    );
\pwm_out[3]_INST_0_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[15]_0\(1),
      I2 => \pwm_out[3]_INST_0_i_8_0\(13),
      I3 => duty_cycle(13),
      O => \pwm_out[3]_INST_0_i_92_n_0\
    );
\pwm_out[3]_INST_0_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[11]_0\(3),
      I2 => \pwm_out[3]_INST_0_i_8_0\(11),
      I3 => duty_cycle(11),
      O => \pwm_out[3]_INST_0_i_93_n_0\
    );
\pwm_out[3]_INST_0_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[11]_0\(1),
      I2 => \pwm_out[3]_INST_0_i_8_0\(9),
      I3 => duty_cycle(9),
      O => \pwm_out[3]_INST_0_i_94_n_0\
    );
\pwm_out[3]_INST_0_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(23),
      I1 => compute_phase(22),
      O => \pwm_out[3]_INST_0_i_95_n_0\
    );
\pwm_out[3]_INST_0_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(22),
      I1 => compute_phase(21),
      O => \pwm_out[3]_INST_0_i_96_n_0\
    );
\pwm_out[3]_INST_0_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(21),
      I1 => compute_phase(20),
      O => \pwm_out[3]_INST_0_i_97_n_0\
    );
\pwm_out[3]_INST_0_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(20),
      I1 => compute_phase(19),
      O => \pwm_out[3]_INST_0_i_98_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sodar19_pwm_top_0_1_pwm_generator_12 is
  port (
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[9]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[13]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[17]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[21]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[25]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[29]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[29]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    pwm_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    phase : in STD_LOGIC_VECTOR ( 28 downto 0 );
    period : in STD_LOGIC_VECTOR ( 29 downto 0 );
    duty_cycle : in STD_LOGIC_VECTOR ( 31 downto 0 );
    minusOp_19 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \pwm_out[4]_INST_0_i_80_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[4]_INST_0_i_80_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[4]_INST_0_i_85_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[4]_INST_0_i_83_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[4]_INST_0_i_39_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[4]_INST_0_i_37_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[4]_INST_0_i_18_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[4]_INST_0_i_16_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[4]_INST_0_i_9_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[4]_INST_0_i_7_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sodar19_pwm_top_0_1_pwm_generator_12 : entity is "pwm_generator";
end sodar19_pwm_top_0_1_pwm_generator_12;

architecture STRUCTURE of sodar19_pwm_top_0_1_pwm_generator_12 is
  signal \^o\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal clear : STD_LOGIC;
  signal \counter[0]_i_10__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_11__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_12__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_14__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_15__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_16__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_17__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_18__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_19__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_20__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_21__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_26__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_27__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_28__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_29__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_30__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_31__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_32__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_33__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_47__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_48__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_49__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_50__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_51__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_52__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_53__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_54__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_6__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_7__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_8__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_9__3_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter_reg[0]_i_13__3_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__3_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__3_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__3_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__3_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__3_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__3_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__3_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__3_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__3_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__3_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__3_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__3_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__3_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__3_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__3_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__3_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__3_n_7\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__3_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__3_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__3_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__3_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__3_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__3_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__3_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__3_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__3_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__3_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__3_n_7\ : STD_LOGIC;
  signal \^counter_reg[13]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__3_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__3_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__3_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__3_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__3_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__3_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__3_n_7\ : STD_LOGIC;
  signal \^counter_reg[17]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__3_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__3_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__3_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__3_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__3_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__3_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__3_n_7\ : STD_LOGIC;
  signal \^counter_reg[21]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[24]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__3_n_1\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__3_n_2\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__3_n_3\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__3_n_4\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__3_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__3_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__3_n_7\ : STD_LOGIC;
  signal \^counter_reg[25]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[28]_i_1__3_n_1\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__3_n_2\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__3_n_3\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__3_n_4\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__3_n_5\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__3_n_6\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__3_n_7\ : STD_LOGIC;
  signal \^counter_reg[29]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^counter_reg[29]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \counter_reg[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__3_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__3_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__3_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__3_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__3_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__3_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__3_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__3_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__3_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__3_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__3_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__3_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__3_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__3_n_7\ : STD_LOGIC;
  signal \^counter_reg[9]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal effective_value : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal effective_value0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal effective_value1 : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_10_n_1\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_10_n_2\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_10_n_3\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_111_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_114_n_1\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_114_n_2\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_114_n_3\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_115_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_121_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_122_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_123_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_123_n_1\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_123_n_2\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_123_n_3\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_125_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_125_n_1\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_125_n_2\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_125_n_3\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_128_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_128_n_1\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_128_n_2\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_128_n_3\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_130_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_131_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_132_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_133_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_141_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_146_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_147_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_148_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_149_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_150_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_150_n_1\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_150_n_2\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_150_n_3\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_151_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_152_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_153_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_154_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_155_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_156_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_157_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_158_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_163_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_164_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_165_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_166_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_167_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_169_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_170_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_171_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_172_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_173_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_174_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_175_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_176_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_177_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_178_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_179_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_20_n_1\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_20_n_2\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_20_n_3\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_21_n_1\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_21_n_2\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_21_n_3\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_22_n_1\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_22_n_2\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_22_n_3\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_24_n_1\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_24_n_2\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_24_n_3\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_26_n_1\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_26_n_2\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_26_n_3\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_31_n_1\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_31_n_2\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_31_n_3\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_40_n_1\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_40_n_2\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_40_n_3\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_42_n_1\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_42_n_2\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_42_n_3\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_44_n_1\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_44_n_2\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_44_n_3\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_46_n_1\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_46_n_2\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_46_n_3\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_57_n_1\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_57_n_2\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_57_n_3\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_85_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_86_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_86_n_1\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_86_n_2\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_86_n_3\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_88_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_88_n_1\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_88_n_2\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_88_n_3\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_90_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_90_n_1\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_90_n_2\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_90_n_3\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_92_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_92_n_1\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_92_n_2\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_92_n_3\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_94_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_n_1\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_n_2\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_n_3\ : STD_LOGIC;
  signal \NLW_counter_reg[0]_i_13__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_1__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_25__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_3__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[28]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[4]_INST_0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[4]_INST_0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[4]_INST_0_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[4]_INST_0_i_114_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[4]_INST_0_i_125_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_pwm_out[4]_INST_0_i_150_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[4]_INST_0_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[4]_INST_0_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_pwm_out[4]_INST_0_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[4]_INST_0_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[4]_INST_0_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[4]_INST_0_i_57_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pwm_out[4]_INST_0_i_124\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \pwm_out[4]_INST_0_i_126\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \pwm_out[4]_INST_0_i_129\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \pwm_out[4]_INST_0_i_130\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \pwm_out[4]_INST_0_i_131\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \pwm_out[4]_INST_0_i_133\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \pwm_out[4]_INST_0_i_23\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \pwm_out[4]_INST_0_i_25\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \pwm_out[4]_INST_0_i_27\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \pwm_out[4]_INST_0_i_28\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \pwm_out[4]_INST_0_i_29\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \pwm_out[4]_INST_0_i_30\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \pwm_out[4]_INST_0_i_41\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \pwm_out[4]_INST_0_i_43\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \pwm_out[4]_INST_0_i_45\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \pwm_out[4]_INST_0_i_47\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \pwm_out[4]_INST_0_i_48\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \pwm_out[4]_INST_0_i_49\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \pwm_out[4]_INST_0_i_50\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \pwm_out[4]_INST_0_i_51\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \pwm_out[4]_INST_0_i_87\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \pwm_out[4]_INST_0_i_89\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \pwm_out[4]_INST_0_i_91\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \pwm_out[4]_INST_0_i_93\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \pwm_out[4]_INST_0_i_94\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \pwm_out[4]_INST_0_i_95\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \pwm_out[4]_INST_0_i_96\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \pwm_out[4]_INST_0_i_97\ : label is "soft_lutpair196";
begin
  O(2 downto 0) <= \^o\(2 downto 0);
  \counter_reg[13]_0\(3 downto 0) <= \^counter_reg[13]_0\(3 downto 0);
  \counter_reg[17]_0\(3 downto 0) <= \^counter_reg[17]_0\(3 downto 0);
  \counter_reg[21]_0\(3 downto 0) <= \^counter_reg[21]_0\(3 downto 0);
  \counter_reg[25]_0\(3 downto 0) <= \^counter_reg[25]_0\(3 downto 0);
  \counter_reg[29]_0\(3 downto 0) <= \^counter_reg[29]_0\(3 downto 0);
  \counter_reg[29]_1\(0) <= \^counter_reg[29]_1\(0);
  \counter_reg[9]_0\(3 downto 0) <= \^counter_reg[9]_0\(3 downto 0);
\counter[0]_i_10__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(26),
      I1 => minusOp_19(25),
      I2 => counter_reg(27),
      I3 => minusOp_19(26),
      O => \counter[0]_i_10__3_n_0\
    );
\counter[0]_i_11__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(24),
      I1 => minusOp_19(23),
      I2 => counter_reg(25),
      I3 => minusOp_19(24),
      O => \counter[0]_i_11__3_n_0\
    );
\counter[0]_i_12__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_12__3_n_0\
    );
\counter[0]_i_14__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(22),
      I1 => minusOp_19(21),
      I2 => minusOp_19(22),
      I3 => counter_reg(23),
      O => \counter[0]_i_14__3_n_0\
    );
\counter[0]_i_15__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(20),
      I1 => minusOp_19(19),
      I2 => minusOp_19(20),
      I3 => counter_reg(21),
      O => \counter[0]_i_15__3_n_0\
    );
\counter[0]_i_16__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(18),
      I1 => minusOp_19(17),
      I2 => minusOp_19(18),
      I3 => counter_reg(19),
      O => \counter[0]_i_16__3_n_0\
    );
\counter[0]_i_17__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(16),
      I1 => minusOp_19(15),
      I2 => minusOp_19(16),
      I3 => counter_reg(17),
      O => \counter[0]_i_17__3_n_0\
    );
\counter[0]_i_18__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(22),
      I1 => minusOp_19(21),
      I2 => counter_reg(23),
      I3 => minusOp_19(22),
      O => \counter[0]_i_18__3_n_0\
    );
\counter[0]_i_19__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(20),
      I1 => minusOp_19(19),
      I2 => counter_reg(21),
      I3 => minusOp_19(20),
      O => \counter[0]_i_19__3_n_0\
    );
\counter[0]_i_20__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(18),
      I1 => minusOp_19(17),
      I2 => counter_reg(19),
      I3 => minusOp_19(18),
      O => \counter[0]_i_20__3_n_0\
    );
\counter[0]_i_21__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(16),
      I1 => minusOp_19(15),
      I2 => counter_reg(17),
      I3 => minusOp_19(16),
      O => \counter[0]_i_21__3_n_0\
    );
\counter[0]_i_26__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(14),
      I1 => minusOp_19(13),
      I2 => minusOp_19(14),
      I3 => counter_reg(15),
      O => \counter[0]_i_26__3_n_0\
    );
\counter[0]_i_27__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(12),
      I1 => minusOp_19(11),
      I2 => minusOp_19(12),
      I3 => counter_reg(13),
      O => \counter[0]_i_27__3_n_0\
    );
\counter[0]_i_28__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(10),
      I1 => minusOp_19(9),
      I2 => minusOp_19(10),
      I3 => counter_reg(11),
      O => \counter[0]_i_28__3_n_0\
    );
\counter[0]_i_29__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(8),
      I1 => minusOp_19(7),
      I2 => minusOp_19(8),
      I3 => counter_reg(9),
      O => \counter[0]_i_29__3_n_0\
    );
\counter[0]_i_30__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(14),
      I1 => minusOp_19(13),
      I2 => counter_reg(15),
      I3 => minusOp_19(14),
      O => \counter[0]_i_30__3_n_0\
    );
\counter[0]_i_31__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(12),
      I1 => minusOp_19(11),
      I2 => counter_reg(13),
      I3 => minusOp_19(12),
      O => \counter[0]_i_31__3_n_0\
    );
\counter[0]_i_32__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(10),
      I1 => minusOp_19(9),
      I2 => counter_reg(11),
      I3 => minusOp_19(10),
      O => \counter[0]_i_32__3_n_0\
    );
\counter[0]_i_33__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(8),
      I1 => minusOp_19(7),
      I2 => counter_reg(9),
      I3 => minusOp_19(8),
      O => \counter[0]_i_33__3_n_0\
    );
\counter[0]_i_47__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(6),
      I1 => minusOp_19(5),
      I2 => minusOp_19(6),
      I3 => counter_reg(7),
      O => \counter[0]_i_47__3_n_0\
    );
\counter[0]_i_48__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(4),
      I1 => minusOp_19(3),
      I2 => minusOp_19(4),
      I3 => counter_reg(5),
      O => \counter[0]_i_48__3_n_0\
    );
\counter[0]_i_49__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(2),
      I1 => minusOp_19(1),
      I2 => minusOp_19(2),
      I3 => counter_reg(3),
      O => \counter[0]_i_49__3_n_0\
    );
\counter[0]_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(30),
      I1 => minusOp_19(29),
      I2 => minusOp_19(30),
      I3 => counter_reg(31),
      O => \counter[0]_i_4__3_n_0\
    );
\counter[0]_i_50__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => period(0),
      I1 => counter_reg(0),
      I2 => minusOp_19(0),
      I3 => counter_reg(1),
      O => \counter[0]_i_50__3_n_0\
    );
\counter[0]_i_51__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(6),
      I1 => minusOp_19(5),
      I2 => counter_reg(7),
      I3 => minusOp_19(6),
      O => \counter[0]_i_51__3_n_0\
    );
\counter[0]_i_52__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(4),
      I1 => minusOp_19(3),
      I2 => counter_reg(5),
      I3 => minusOp_19(4),
      O => \counter[0]_i_52__3_n_0\
    );
\counter[0]_i_53__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(2),
      I1 => minusOp_19(1),
      I2 => counter_reg(3),
      I3 => minusOp_19(2),
      O => \counter[0]_i_53__3_n_0\
    );
\counter[0]_i_54__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => counter_reg(1),
      I1 => minusOp_19(0),
      I2 => period(0),
      I3 => counter_reg(0),
      O => \counter[0]_i_54__10_n_0\
    );
\counter[0]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(28),
      I1 => minusOp_19(27),
      I2 => minusOp_19(28),
      I3 => counter_reg(29),
      O => \counter[0]_i_5__3_n_0\
    );
\counter[0]_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(26),
      I1 => minusOp_19(25),
      I2 => minusOp_19(26),
      I3 => counter_reg(27),
      O => \counter[0]_i_6__3_n_0\
    );
\counter[0]_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(24),
      I1 => minusOp_19(23),
      I2 => minusOp_19(24),
      I3 => counter_reg(25),
      O => \counter[0]_i_7__3_n_0\
    );
\counter[0]_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(30),
      I1 => minusOp_19(29),
      I2 => counter_reg(31),
      I3 => minusOp_19(30),
      O => \counter[0]_i_8__3_n_0\
    );
\counter[0]_i_9__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(28),
      I1 => minusOp_19(27),
      I2 => counter_reg(29),
      I3 => minusOp_19(28),
      O => \counter[0]_i_9__3_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__3_n_7\,
      Q => counter_reg(0),
      R => clear
    );
\counter_reg[0]_i_13__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_25__3_n_0\,
      CO(3) => \counter_reg[0]_i_13__3_n_0\,
      CO(2) => \counter_reg[0]_i_13__3_n_1\,
      CO(1) => \counter_reg[0]_i_13__3_n_2\,
      CO(0) => \counter_reg[0]_i_13__3_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_26__3_n_0\,
      DI(2) => \counter[0]_i_27__3_n_0\,
      DI(1) => \counter[0]_i_28__3_n_0\,
      DI(0) => \counter[0]_i_29__3_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_13__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_30__3_n_0\,
      S(2) => \counter[0]_i_31__3_n_0\,
      S(1) => \counter[0]_i_32__3_n_0\,
      S(0) => \counter[0]_i_33__3_n_0\
    );
\counter_reg[0]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_3__3_n_0\,
      CO(3) => clear,
      CO(2) => \counter_reg[0]_i_1__3_n_1\,
      CO(1) => \counter_reg[0]_i_1__3_n_2\,
      CO(0) => \counter_reg[0]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_4__3_n_0\,
      DI(2) => \counter[0]_i_5__3_n_0\,
      DI(1) => \counter[0]_i_6__3_n_0\,
      DI(0) => \counter[0]_i_7__3_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_1__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_8__3_n_0\,
      S(2) => \counter[0]_i_9__3_n_0\,
      S(1) => \counter[0]_i_10__3_n_0\,
      S(0) => \counter[0]_i_11__3_n_0\
    );
\counter_reg[0]_i_25__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_25__3_n_0\,
      CO(2) => \counter_reg[0]_i_25__3_n_1\,
      CO(1) => \counter_reg[0]_i_25__3_n_2\,
      CO(0) => \counter_reg[0]_i_25__3_n_3\,
      CYINIT => '1',
      DI(3) => \counter[0]_i_47__3_n_0\,
      DI(2) => \counter[0]_i_48__3_n_0\,
      DI(1) => \counter[0]_i_49__3_n_0\,
      DI(0) => \counter[0]_i_50__3_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_25__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_51__3_n_0\,
      S(2) => \counter[0]_i_52__3_n_0\,
      S(1) => \counter[0]_i_53__3_n_0\,
      S(0) => \counter[0]_i_54__10_n_0\
    );
\counter_reg[0]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_2__3_n_0\,
      CO(2) => \counter_reg[0]_i_2__3_n_1\,
      CO(1) => \counter_reg[0]_i_2__3_n_2\,
      CO(0) => \counter_reg[0]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_reg[0]_i_2__3_n_4\,
      O(2) => \counter_reg[0]_i_2__3_n_5\,
      O(1) => \counter_reg[0]_i_2__3_n_6\,
      O(0) => \counter_reg[0]_i_2__3_n_7\,
      S(3 downto 1) => counter_reg(3 downto 1),
      S(0) => \counter[0]_i_12__3_n_0\
    );
\counter_reg[0]_i_3__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_13__3_n_0\,
      CO(3) => \counter_reg[0]_i_3__3_n_0\,
      CO(2) => \counter_reg[0]_i_3__3_n_1\,
      CO(1) => \counter_reg[0]_i_3__3_n_2\,
      CO(0) => \counter_reg[0]_i_3__3_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_14__3_n_0\,
      DI(2) => \counter[0]_i_15__3_n_0\,
      DI(1) => \counter[0]_i_16__3_n_0\,
      DI(0) => \counter[0]_i_17__3_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_3__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_18__3_n_0\,
      S(2) => \counter[0]_i_19__3_n_0\,
      S(1) => \counter[0]_i_20__3_n_0\,
      S(0) => \counter[0]_i_21__3_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__3_n_5\,
      Q => counter_reg(10),
      R => clear
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__3_n_4\,
      Q => counter_reg(11),
      R => clear
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__3_n_7\,
      Q => counter_reg(12),
      R => clear
    );
\counter_reg[12]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1__3_n_0\,
      CO(3) => \counter_reg[12]_i_1__3_n_0\,
      CO(2) => \counter_reg[12]_i_1__3_n_1\,
      CO(1) => \counter_reg[12]_i_1__3_n_2\,
      CO(0) => \counter_reg[12]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_1__3_n_4\,
      O(2) => \counter_reg[12]_i_1__3_n_5\,
      O(1) => \counter_reg[12]_i_1__3_n_6\,
      O(0) => \counter_reg[12]_i_1__3_n_7\,
      S(3 downto 0) => counter_reg(15 downto 12)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__3_n_6\,
      Q => counter_reg(13),
      R => clear
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__3_n_5\,
      Q => counter_reg(14),
      R => clear
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__3_n_4\,
      Q => counter_reg(15),
      R => clear
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__3_n_7\,
      Q => counter_reg(16),
      R => clear
    );
\counter_reg[16]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_1__3_n_0\,
      CO(3) => \counter_reg[16]_i_1__3_n_0\,
      CO(2) => \counter_reg[16]_i_1__3_n_1\,
      CO(1) => \counter_reg[16]_i_1__3_n_2\,
      CO(0) => \counter_reg[16]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_1__3_n_4\,
      O(2) => \counter_reg[16]_i_1__3_n_5\,
      O(1) => \counter_reg[16]_i_1__3_n_6\,
      O(0) => \counter_reg[16]_i_1__3_n_7\,
      S(3 downto 0) => counter_reg(19 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__3_n_6\,
      Q => counter_reg(17),
      R => clear
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__3_n_5\,
      Q => counter_reg(18),
      R => clear
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__3_n_4\,
      Q => counter_reg(19),
      R => clear
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__3_n_6\,
      Q => counter_reg(1),
      R => clear
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__3_n_7\,
      Q => counter_reg(20),
      R => clear
    );
\counter_reg[20]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_1__3_n_0\,
      CO(3) => \counter_reg[20]_i_1__3_n_0\,
      CO(2) => \counter_reg[20]_i_1__3_n_1\,
      CO(1) => \counter_reg[20]_i_1__3_n_2\,
      CO(0) => \counter_reg[20]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_1__3_n_4\,
      O(2) => \counter_reg[20]_i_1__3_n_5\,
      O(1) => \counter_reg[20]_i_1__3_n_6\,
      O(0) => \counter_reg[20]_i_1__3_n_7\,
      S(3 downto 0) => counter_reg(23 downto 20)
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__3_n_6\,
      Q => counter_reg(21),
      R => clear
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__3_n_5\,
      Q => counter_reg(22),
      R => clear
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__3_n_4\,
      Q => counter_reg(23),
      R => clear
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__3_n_7\,
      Q => counter_reg(24),
      R => clear
    );
\counter_reg[24]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[20]_i_1__3_n_0\,
      CO(3) => \counter_reg[24]_i_1__3_n_0\,
      CO(2) => \counter_reg[24]_i_1__3_n_1\,
      CO(1) => \counter_reg[24]_i_1__3_n_2\,
      CO(0) => \counter_reg[24]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[24]_i_1__3_n_4\,
      O(2) => \counter_reg[24]_i_1__3_n_5\,
      O(1) => \counter_reg[24]_i_1__3_n_6\,
      O(0) => \counter_reg[24]_i_1__3_n_7\,
      S(3 downto 0) => counter_reg(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__3_n_6\,
      Q => counter_reg(25),
      R => clear
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__3_n_5\,
      Q => counter_reg(26),
      R => clear
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__3_n_4\,
      Q => counter_reg(27),
      R => clear
    );
\counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__3_n_7\,
      Q => counter_reg(28),
      R => clear
    );
\counter_reg[28]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[24]_i_1__3_n_0\,
      CO(3) => \NLW_counter_reg[28]_i_1__3_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[28]_i_1__3_n_1\,
      CO(1) => \counter_reg[28]_i_1__3_n_2\,
      CO(0) => \counter_reg[28]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[28]_i_1__3_n_4\,
      O(2) => \counter_reg[28]_i_1__3_n_5\,
      O(1) => \counter_reg[28]_i_1__3_n_6\,
      O(0) => \counter_reg[28]_i_1__3_n_7\,
      S(3 downto 0) => counter_reg(31 downto 28)
    );
\counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__3_n_6\,
      Q => counter_reg(29),
      R => clear
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__3_n_5\,
      Q => counter_reg(2),
      R => clear
    );
\counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__3_n_5\,
      Q => counter_reg(30),
      R => clear
    );
\counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__3_n_4\,
      Q => counter_reg(31),
      R => clear
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__3_n_4\,
      Q => counter_reg(3),
      R => clear
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__3_n_7\,
      Q => counter_reg(4),
      R => clear
    );
\counter_reg[4]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_2__3_n_0\,
      CO(3) => \counter_reg[4]_i_1__3_n_0\,
      CO(2) => \counter_reg[4]_i_1__3_n_1\,
      CO(1) => \counter_reg[4]_i_1__3_n_2\,
      CO(0) => \counter_reg[4]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_1__3_n_4\,
      O(2) => \counter_reg[4]_i_1__3_n_5\,
      O(1) => \counter_reg[4]_i_1__3_n_6\,
      O(0) => \counter_reg[4]_i_1__3_n_7\,
      S(3 downto 0) => counter_reg(7 downto 4)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__3_n_6\,
      Q => counter_reg(5),
      R => clear
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__3_n_5\,
      Q => counter_reg(6),
      R => clear
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__3_n_4\,
      Q => counter_reg(7),
      R => clear
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__3_n_7\,
      Q => counter_reg(8),
      R => clear
    );
\counter_reg[8]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1__3_n_0\,
      CO(3) => \counter_reg[8]_i_1__3_n_0\,
      CO(2) => \counter_reg[8]_i_1__3_n_1\,
      CO(1) => \counter_reg[8]_i_1__3_n_2\,
      CO(0) => \counter_reg[8]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_1__3_n_4\,
      O(2) => \counter_reg[8]_i_1__3_n_5\,
      O(1) => \counter_reg[8]_i_1__3_n_6\,
      O(0) => \counter_reg[8]_i_1__3_n_7\,
      S(3 downto 0) => counter_reg(11 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__3_n_6\,
      Q => counter_reg(9),
      R => clear
    );
\pwm_out[4]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[4]_INST_0_i_1_n_0\,
      CO(3) => pwm_out(0),
      CO(2) => \pwm_out[4]_INST_0_n_1\,
      CO(1) => \pwm_out[4]_INST_0_n_2\,
      CO(0) => \pwm_out[4]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[4]_INST_0_i_2_n_0\,
      DI(2) => \pwm_out[4]_INST_0_i_3_n_0\,
      DI(1) => \pwm_out[4]_INST_0_i_4_n_0\,
      DI(0) => \pwm_out[4]_INST_0_i_5_n_0\,
      O(3 downto 0) => \NLW_pwm_out[4]_INST_0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[4]_INST_0_i_6_n_0\,
      S(2) => \pwm_out[4]_INST_0_i_7_n_0\,
      S(1) => \pwm_out[4]_INST_0_i_8_n_0\,
      S(0) => \pwm_out[4]_INST_0_i_9_n_0\
    );
\pwm_out[4]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[4]_INST_0_i_10_n_0\,
      CO(3) => \pwm_out[4]_INST_0_i_1_n_0\,
      CO(2) => \pwm_out[4]_INST_0_i_1_n_1\,
      CO(1) => \pwm_out[4]_INST_0_i_1_n_2\,
      CO(0) => \pwm_out[4]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[4]_INST_0_i_11_n_0\,
      DI(2) => \pwm_out[4]_INST_0_i_12_n_0\,
      DI(1) => \pwm_out[4]_INST_0_i_13_n_0\,
      DI(0) => \pwm_out[4]_INST_0_i_14_n_0\,
      O(3 downto 0) => \NLW_pwm_out[4]_INST_0_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[4]_INST_0_i_15_n_0\,
      S(2) => \pwm_out[4]_INST_0_i_16_n_0\,
      S(1) => \pwm_out[4]_INST_0_i_17_n_0\,
      S(0) => \pwm_out[4]_INST_0_i_18_n_0\
    );
\pwm_out[4]_INST_0_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[4]_INST_0_i_31_n_0\,
      CO(3) => \pwm_out[4]_INST_0_i_10_n_0\,
      CO(2) => \pwm_out[4]_INST_0_i_10_n_1\,
      CO(1) => \pwm_out[4]_INST_0_i_10_n_2\,
      CO(0) => \pwm_out[4]_INST_0_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[4]_INST_0_i_32_n_0\,
      DI(2) => \pwm_out[4]_INST_0_i_33_n_0\,
      DI(1) => \pwm_out[4]_INST_0_i_34_n_0\,
      DI(0) => \pwm_out[4]_INST_0_i_35_n_0\,
      O(3 downto 0) => \NLW_pwm_out[4]_INST_0_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[4]_INST_0_i_36_n_0\,
      S(2) => \pwm_out[4]_INST_0_i_37_n_0\,
      S(1) => \pwm_out[4]_INST_0_i_38_n_0\,
      S(0) => \pwm_out[4]_INST_0_i_39_n_0\
    );
\pwm_out[4]_INST_0_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(21),
      I1 => phase(19),
      O => \pwm_out[4]_INST_0_i_102_n_0\
    );
\pwm_out[4]_INST_0_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(20),
      I1 => phase(18),
      O => \pwm_out[4]_INST_0_i_103_n_0\
    );
\pwm_out[4]_INST_0_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(19),
      I1 => phase(17),
      O => \pwm_out[4]_INST_0_i_104_n_0\
    );
\pwm_out[4]_INST_0_i_105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(18),
      I1 => phase(16),
      O => \pwm_out[4]_INST_0_i_105_n_0\
    );
\pwm_out[4]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(22),
      I1 => effective_value1,
      I2 => \^counter_reg[25]_0\(0),
      I3 => effective_value0(22),
      I4 => effective_value(23),
      I5 => duty_cycle(23),
      O => \pwm_out[4]_INST_0_i_11_n_0\
    );
\pwm_out[4]_INST_0_i_110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(17),
      I1 => phase(15),
      O => \pwm_out[4]_INST_0_i_110_n_0\
    );
\pwm_out[4]_INST_0_i_111\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(16),
      I1 => phase(14),
      O => \pwm_out[4]_INST_0_i_111_n_0\
    );
\pwm_out[4]_INST_0_i_112\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(15),
      I1 => phase(13),
      O => \pwm_out[4]_INST_0_i_112_n_0\
    );
\pwm_out[4]_INST_0_i_113\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(14),
      I1 => phase(12),
      O => \pwm_out[4]_INST_0_i_113_n_0\
    );
\pwm_out[4]_INST_0_i_114\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[4]_INST_0_i_150_n_0\,
      CO(3) => \pwm_out[4]_INST_0_i_114_n_0\,
      CO(2) => \pwm_out[4]_INST_0_i_114_n_1\,
      CO(1) => \pwm_out[4]_INST_0_i_114_n_2\,
      CO(0) => \pwm_out[4]_INST_0_i_114_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[4]_INST_0_i_151_n_0\,
      DI(2) => \pwm_out[4]_INST_0_i_152_n_0\,
      DI(1) => \pwm_out[4]_INST_0_i_153_n_0\,
      DI(0) => \pwm_out[4]_INST_0_i_154_n_0\,
      O(3 downto 0) => \NLW_pwm_out[4]_INST_0_i_114_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[4]_INST_0_i_155_n_0\,
      S(2) => \pwm_out[4]_INST_0_i_156_n_0\,
      S(1) => \pwm_out[4]_INST_0_i_157_n_0\,
      S(0) => \pwm_out[4]_INST_0_i_158_n_0\
    );
\pwm_out[4]_INST_0_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[25]_0\(0),
      I1 => period(22),
      I2 => period(23),
      I3 => \^counter_reg[25]_0\(1),
      O => \pwm_out[4]_INST_0_i_115_n_0\
    );
\pwm_out[4]_INST_0_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[21]_0\(2),
      I1 => period(20),
      I2 => period(21),
      I3 => \^counter_reg[21]_0\(3),
      O => \pwm_out[4]_INST_0_i_116_n_0\
    );
\pwm_out[4]_INST_0_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[21]_0\(0),
      I1 => period(18),
      I2 => period(19),
      I3 => \^counter_reg[21]_0\(1),
      O => \pwm_out[4]_INST_0_i_117_n_0\
    );
\pwm_out[4]_INST_0_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[17]_0\(2),
      I1 => period(16),
      I2 => period(17),
      I3 => \^counter_reg[17]_0\(3),
      O => \pwm_out[4]_INST_0_i_118_n_0\
    );
\pwm_out[4]_INST_0_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[25]_0\(0),
      I1 => period(22),
      I2 => \^counter_reg[25]_0\(1),
      I3 => period(23),
      O => \pwm_out[4]_INST_0_i_119_n_0\
    );
\pwm_out[4]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(20),
      I1 => effective_value1,
      I2 => \^counter_reg[21]_0\(2),
      I3 => effective_value0(20),
      I4 => effective_value(21),
      I5 => duty_cycle(21),
      O => \pwm_out[4]_INST_0_i_12_n_0\
    );
\pwm_out[4]_INST_0_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[21]_0\(2),
      I1 => period(20),
      I2 => \^counter_reg[21]_0\(3),
      I3 => period(21),
      O => \pwm_out[4]_INST_0_i_120_n_0\
    );
\pwm_out[4]_INST_0_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[21]_0\(0),
      I1 => period(18),
      I2 => \^counter_reg[21]_0\(1),
      I3 => period(19),
      O => \pwm_out[4]_INST_0_i_121_n_0\
    );
\pwm_out[4]_INST_0_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[17]_0\(2),
      I1 => period(16),
      I2 => \^counter_reg[17]_0\(3),
      I3 => period(17),
      O => \pwm_out[4]_INST_0_i_122_n_0\
    );
\pwm_out[4]_INST_0_i_123\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[4]_INST_0_i_128_n_0\,
      CO(3) => \pwm_out[4]_INST_0_i_123_n_0\,
      CO(2) => \pwm_out[4]_INST_0_i_123_n_1\,
      CO(1) => \pwm_out[4]_INST_0_i_123_n_2\,
      CO(0) => \pwm_out[4]_INST_0_i_123_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \^counter_reg[9]_0\(1 downto 0),
      DI(1 downto 0) => \^o\(2 downto 1),
      O(3 downto 0) => effective_value0(7 downto 4),
      S(3 downto 0) => \pwm_out[4]_INST_0_i_83_0\(3 downto 0)
    );
\pwm_out[4]_INST_0_i_124\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(7),
      I1 => \^counter_reg[9]_0\(1),
      I2 => effective_value1,
      O => effective_value(7)
    );
\pwm_out[4]_INST_0_i_125\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[4]_INST_0_i_125_n_0\,
      CO(2) => \pwm_out[4]_INST_0_i_125_n_1\,
      CO(1) => \pwm_out[4]_INST_0_i_125_n_2\,
      CO(0) => \pwm_out[4]_INST_0_i_125_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(5 downto 2),
      O(3 downto 1) => \^o\(2 downto 0),
      O(0) => \NLW_pwm_out[4]_INST_0_i_125_O_UNCONNECTED\(0),
      S(3) => \pwm_out[4]_INST_0_i_163_n_0\,
      S(2) => \pwm_out[4]_INST_0_i_164_n_0\,
      S(1) => \pwm_out[4]_INST_0_i_165_n_0\,
      S(0) => \pwm_out[4]_INST_0_i_166_n_0\
    );
\pwm_out[4]_INST_0_i_126\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(5),
      I1 => \^o\(2),
      I2 => effective_value1,
      O => effective_value(5)
    );
\pwm_out[4]_INST_0_i_127\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA3C"
    )
        port map (
      I0 => effective_value0(2),
      I1 => counter_reg(2),
      I2 => phase(0),
      I3 => effective_value1,
      O => effective_value(2)
    );
\pwm_out[4]_INST_0_i_128\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[4]_INST_0_i_128_n_0\,
      CO(2) => \pwm_out[4]_INST_0_i_128_n_1\,
      CO(1) => \pwm_out[4]_INST_0_i_128_n_2\,
      CO(0) => \pwm_out[4]_INST_0_i_128_n_3\,
      CYINIT => '1',
      DI(3) => \^o\(0),
      DI(2) => \pwm_out[4]_INST_0_i_167_n_0\,
      DI(1 downto 0) => counter_reg(1 downto 0),
      O(3 downto 0) => effective_value0(3 downto 0),
      S(3) => \pwm_out[4]_INST_0_i_85_0\(0),
      S(2) => \pwm_out[4]_INST_0_i_169_n_0\,
      S(1) => \pwm_out[4]_INST_0_i_170_n_0\,
      S(0) => \pwm_out[4]_INST_0_i_171_n_0\
    );
\pwm_out[4]_INST_0_i_129\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(1),
      I1 => counter_reg(1),
      I2 => effective_value1,
      O => effective_value(1)
    );
\pwm_out[4]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(18),
      I1 => effective_value1,
      I2 => \^counter_reg[21]_0\(0),
      I3 => effective_value0(18),
      I4 => effective_value(19),
      I5 => duty_cycle(19),
      O => \pwm_out[4]_INST_0_i_13_n_0\
    );
\pwm_out[4]_INST_0_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[9]_0\(1),
      I2 => effective_value0(7),
      I3 => duty_cycle(7),
      O => \pwm_out[4]_INST_0_i_130_n_0\
    );
\pwm_out[4]_INST_0_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^o\(2),
      I2 => effective_value0(5),
      I3 => duty_cycle(5),
      O => \pwm_out[4]_INST_0_i_131_n_0\
    );
\pwm_out[4]_INST_0_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^o\(0),
      I2 => effective_value0(3),
      I3 => duty_cycle(3),
      O => \pwm_out[4]_INST_0_i_132_n_0\
    );
\pwm_out[4]_INST_0_i_133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => counter_reg(1),
      I2 => effective_value0(1),
      I3 => duty_cycle(1),
      O => \pwm_out[4]_INST_0_i_133_n_0\
    );
\pwm_out[4]_INST_0_i_138\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(13),
      I1 => phase(11),
      O => \pwm_out[4]_INST_0_i_138_n_0\
    );
\pwm_out[4]_INST_0_i_139\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(12),
      I1 => phase(10),
      O => \pwm_out[4]_INST_0_i_139_n_0\
    );
\pwm_out[4]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(16),
      I1 => effective_value1,
      I2 => \^counter_reg[17]_0\(2),
      I3 => effective_value0(16),
      I4 => effective_value(17),
      I5 => duty_cycle(17),
      O => \pwm_out[4]_INST_0_i_14_n_0\
    );
\pwm_out[4]_INST_0_i_140\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(11),
      I1 => phase(9),
      O => \pwm_out[4]_INST_0_i_140_n_0\
    );
\pwm_out[4]_INST_0_i_141\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(10),
      I1 => phase(8),
      O => \pwm_out[4]_INST_0_i_141_n_0\
    );
\pwm_out[4]_INST_0_i_146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(9),
      I1 => phase(7),
      O => \pwm_out[4]_INST_0_i_146_n_0\
    );
\pwm_out[4]_INST_0_i_147\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(8),
      I1 => phase(6),
      O => \pwm_out[4]_INST_0_i_147_n_0\
    );
\pwm_out[4]_INST_0_i_148\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(7),
      I1 => phase(5),
      O => \pwm_out[4]_INST_0_i_148_n_0\
    );
\pwm_out[4]_INST_0_i_149\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(6),
      I1 => phase(4),
      O => \pwm_out[4]_INST_0_i_149_n_0\
    );
\pwm_out[4]_INST_0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(22),
      I1 => effective_value0(22),
      I2 => \^counter_reg[25]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[4]_INST_0_i_48_n_0\,
      O => \pwm_out[4]_INST_0_i_15_n_0\
    );
\pwm_out[4]_INST_0_i_150\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[4]_INST_0_i_150_n_0\,
      CO(2) => \pwm_out[4]_INST_0_i_150_n_1\,
      CO(1) => \pwm_out[4]_INST_0_i_150_n_2\,
      CO(0) => \pwm_out[4]_INST_0_i_150_n_3\,
      CYINIT => '1',
      DI(3) => \pwm_out[4]_INST_0_i_172_n_0\,
      DI(2) => \pwm_out[4]_INST_0_i_173_n_0\,
      DI(1) => \pwm_out[4]_INST_0_i_174_n_0\,
      DI(0) => \pwm_out[4]_INST_0_i_175_n_0\,
      O(3 downto 0) => \NLW_pwm_out[4]_INST_0_i_150_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[4]_INST_0_i_176_n_0\,
      S(2) => \pwm_out[4]_INST_0_i_177_n_0\,
      S(1) => \pwm_out[4]_INST_0_i_178_n_0\,
      S(0) => \pwm_out[4]_INST_0_i_179_n_0\
    );
\pwm_out[4]_INST_0_i_151\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[17]_0\(0),
      I1 => period(14),
      I2 => period(15),
      I3 => \^counter_reg[17]_0\(1),
      O => \pwm_out[4]_INST_0_i_151_n_0\
    );
\pwm_out[4]_INST_0_i_152\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[13]_0\(2),
      I1 => period(12),
      I2 => period(13),
      I3 => \^counter_reg[13]_0\(3),
      O => \pwm_out[4]_INST_0_i_152_n_0\
    );
\pwm_out[4]_INST_0_i_153\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[13]_0\(0),
      I1 => period(10),
      I2 => period(11),
      I3 => \^counter_reg[13]_0\(1),
      O => \pwm_out[4]_INST_0_i_153_n_0\
    );
\pwm_out[4]_INST_0_i_154\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[9]_0\(2),
      I1 => period(8),
      I2 => period(9),
      I3 => \^counter_reg[9]_0\(3),
      O => \pwm_out[4]_INST_0_i_154_n_0\
    );
\pwm_out[4]_INST_0_i_155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[17]_0\(0),
      I1 => period(14),
      I2 => \^counter_reg[17]_0\(1),
      I3 => period(15),
      O => \pwm_out[4]_INST_0_i_155_n_0\
    );
\pwm_out[4]_INST_0_i_156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[13]_0\(2),
      I1 => period(12),
      I2 => \^counter_reg[13]_0\(3),
      I3 => period(13),
      O => \pwm_out[4]_INST_0_i_156_n_0\
    );
\pwm_out[4]_INST_0_i_157\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[13]_0\(0),
      I1 => period(10),
      I2 => \^counter_reg[13]_0\(1),
      I3 => period(11),
      O => \pwm_out[4]_INST_0_i_157_n_0\
    );
\pwm_out[4]_INST_0_i_158\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[9]_0\(2),
      I1 => period(8),
      I2 => \^counter_reg[9]_0\(3),
      I3 => period(9),
      O => \pwm_out[4]_INST_0_i_158_n_0\
    );
\pwm_out[4]_INST_0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(20),
      I1 => effective_value0(20),
      I2 => \^counter_reg[21]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[4]_INST_0_i_49_n_0\,
      O => \pwm_out[4]_INST_0_i_16_n_0\
    );
\pwm_out[4]_INST_0_i_163\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(5),
      I1 => phase(3),
      O => \pwm_out[4]_INST_0_i_163_n_0\
    );
\pwm_out[4]_INST_0_i_164\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(4),
      I1 => phase(2),
      O => \pwm_out[4]_INST_0_i_164_n_0\
    );
\pwm_out[4]_INST_0_i_165\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(3),
      I1 => phase(1),
      O => \pwm_out[4]_INST_0_i_165_n_0\
    );
\pwm_out[4]_INST_0_i_166\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(2),
      I1 => phase(0),
      O => \pwm_out[4]_INST_0_i_166_n_0\
    );
\pwm_out[4]_INST_0_i_167\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(2),
      I1 => phase(0),
      O => \pwm_out[4]_INST_0_i_167_n_0\
    );
\pwm_out[4]_INST_0_i_169\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => phase(0),
      I1 => counter_reg(2),
      I2 => period(2),
      O => \pwm_out[4]_INST_0_i_169_n_0\
    );
\pwm_out[4]_INST_0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(18),
      I1 => effective_value0(18),
      I2 => \^counter_reg[21]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[4]_INST_0_i_50_n_0\,
      O => \pwm_out[4]_INST_0_i_17_n_0\
    );
\pwm_out[4]_INST_0_i_170\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(1),
      I1 => period(1),
      O => \pwm_out[4]_INST_0_i_170_n_0\
    );
\pwm_out[4]_INST_0_i_171\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(0),
      I1 => period(0),
      O => \pwm_out[4]_INST_0_i_171_n_0\
    );
\pwm_out[4]_INST_0_i_172\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[9]_0\(0),
      I1 => period(6),
      I2 => period(7),
      I3 => \^counter_reg[9]_0\(1),
      O => \pwm_out[4]_INST_0_i_172_n_0\
    );
\pwm_out[4]_INST_0_i_173\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o\(1),
      I1 => period(4),
      I2 => period(5),
      I3 => \^o\(2),
      O => \pwm_out[4]_INST_0_i_173_n_0\
    );
\pwm_out[4]_INST_0_i_174\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06FF0006"
    )
        port map (
      I0 => phase(0),
      I1 => counter_reg(2),
      I2 => period(2),
      I3 => period(3),
      I4 => \^o\(0),
      O => \pwm_out[4]_INST_0_i_174_n_0\
    );
\pwm_out[4]_INST_0_i_175\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(0),
      I1 => period(0),
      I2 => period(1),
      I3 => counter_reg(1),
      O => \pwm_out[4]_INST_0_i_175_n_0\
    );
\pwm_out[4]_INST_0_i_176\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[9]_0\(0),
      I1 => period(6),
      I2 => \^counter_reg[9]_0\(1),
      I3 => period(7),
      O => \pwm_out[4]_INST_0_i_176_n_0\
    );
\pwm_out[4]_INST_0_i_177\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o\(1),
      I1 => period(4),
      I2 => \^o\(2),
      I3 => period(5),
      O => \pwm_out[4]_INST_0_i_177_n_0\
    );
\pwm_out[4]_INST_0_i_178\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69000069"
    )
        port map (
      I0 => counter_reg(2),
      I1 => phase(0),
      I2 => period(2),
      I3 => \^o\(0),
      I4 => period(3),
      O => \pwm_out[4]_INST_0_i_178_n_0\
    );
\pwm_out[4]_INST_0_i_179\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(0),
      I1 => period(0),
      I2 => counter_reg(1),
      I3 => period(1),
      O => \pwm_out[4]_INST_0_i_179_n_0\
    );
\pwm_out[4]_INST_0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(16),
      I1 => effective_value0(16),
      I2 => \^counter_reg[17]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[4]_INST_0_i_51_n_0\,
      O => \pwm_out[4]_INST_0_i_18_n_0\
    );
\pwm_out[4]_INST_0_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[4]_INST_0_i_22_n_0\,
      CO(3 downto 0) => \NLW_pwm_out[4]_INST_0_i_19_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_pwm_out[4]_INST_0_i_19_O_UNCONNECTED\(3 downto 1),
      O(0) => \^counter_reg[29]_1\(0),
      S(3 downto 1) => B"000",
      S(0) => \pwm_out[4]_INST_0_i_52_n_0\
    );
\pwm_out[4]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AFF0022000A0022"
    )
        port map (
      I0 => duty_cycle(30),
      I1 => \^counter_reg[29]_1\(0),
      I2 => effective_value0(30),
      I3 => duty_cycle(31),
      I4 => effective_value1,
      I5 => effective_value0(31),
      O => \pwm_out[4]_INST_0_i_2_n_0\
    );
\pwm_out[4]_INST_0_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[4]_INST_0_i_24_n_0\,
      CO(3) => \NLW_pwm_out[4]_INST_0_i_20_CO_UNCONNECTED\(3),
      CO(2) => \pwm_out[4]_INST_0_i_20_n_1\,
      CO(1) => \pwm_out[4]_INST_0_i_20_n_2\,
      CO(0) => \pwm_out[4]_INST_0_i_20_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^counter_reg[29]_1\(0),
      DI(1 downto 0) => \^counter_reg[29]_0\(3 downto 2),
      O(3 downto 0) => effective_value0(31 downto 28),
      S(3 downto 0) => \pwm_out[4]_INST_0_i_7_0\(3 downto 0)
    );
\pwm_out[4]_INST_0_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[4]_INST_0_i_57_n_0\,
      CO(3) => effective_value1,
      CO(2) => \pwm_out[4]_INST_0_i_21_n_1\,
      CO(1) => \pwm_out[4]_INST_0_i_21_n_2\,
      CO(0) => \pwm_out[4]_INST_0_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[4]_INST_0_i_80_0\(0),
      DI(2) => \pwm_out[4]_INST_0_i_59_n_0\,
      DI(1) => \pwm_out[4]_INST_0_i_60_n_0\,
      DI(0) => \pwm_out[4]_INST_0_i_61_n_0\,
      O(3 downto 0) => \NLW_pwm_out[4]_INST_0_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[4]_INST_0_i_80_1\(0),
      S(2) => \pwm_out[4]_INST_0_i_63_n_0\,
      S(1) => \pwm_out[4]_INST_0_i_64_n_0\,
      S(0) => \pwm_out[4]_INST_0_i_65_n_0\
    );
\pwm_out[4]_INST_0_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[4]_INST_0_i_26_n_0\,
      CO(3) => \pwm_out[4]_INST_0_i_22_n_0\,
      CO(2) => \pwm_out[4]_INST_0_i_22_n_1\,
      CO(1) => \pwm_out[4]_INST_0_i_22_n_2\,
      CO(0) => \pwm_out[4]_INST_0_i_22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(29 downto 26),
      O(3 downto 0) => \^counter_reg[29]_0\(3 downto 0),
      S(3) => \pwm_out[4]_INST_0_i_66_n_0\,
      S(2) => \pwm_out[4]_INST_0_i_67_n_0\,
      S(1) => \pwm_out[4]_INST_0_i_68_n_0\,
      S(0) => \pwm_out[4]_INST_0_i_69_n_0\
    );
\pwm_out[4]_INST_0_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(29),
      I1 => \^counter_reg[29]_0\(3),
      I2 => effective_value1,
      O => effective_value(29)
    );
\pwm_out[4]_INST_0_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[4]_INST_0_i_40_n_0\,
      CO(3) => \pwm_out[4]_INST_0_i_24_n_0\,
      CO(2) => \pwm_out[4]_INST_0_i_24_n_1\,
      CO(1) => \pwm_out[4]_INST_0_i_24_n_2\,
      CO(0) => \pwm_out[4]_INST_0_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \^counter_reg[29]_0\(1 downto 0),
      DI(1 downto 0) => \^counter_reg[25]_0\(3 downto 2),
      O(3 downto 0) => effective_value0(27 downto 24),
      S(3 downto 0) => \pwm_out[4]_INST_0_i_9_0\(3 downto 0)
    );
\pwm_out[4]_INST_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(27),
      I1 => \^counter_reg[29]_0\(1),
      I2 => effective_value1,
      O => effective_value(27)
    );
\pwm_out[4]_INST_0_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[4]_INST_0_i_42_n_0\,
      CO(3) => \pwm_out[4]_INST_0_i_26_n_0\,
      CO(2) => \pwm_out[4]_INST_0_i_26_n_1\,
      CO(1) => \pwm_out[4]_INST_0_i_26_n_2\,
      CO(0) => \pwm_out[4]_INST_0_i_26_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(25 downto 22),
      O(3 downto 0) => \^counter_reg[25]_0\(3 downto 0),
      S(3) => \pwm_out[4]_INST_0_i_74_n_0\,
      S(2) => \pwm_out[4]_INST_0_i_75_n_0\,
      S(1) => \pwm_out[4]_INST_0_i_76_n_0\,
      S(0) => \pwm_out[4]_INST_0_i_77_n_0\
    );
\pwm_out[4]_INST_0_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(25),
      I1 => \^counter_reg[25]_0\(3),
      I2 => effective_value1,
      O => effective_value(25)
    );
\pwm_out[4]_INST_0_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[29]_0\(3),
      I2 => effective_value0(29),
      I3 => duty_cycle(29),
      O => \pwm_out[4]_INST_0_i_28_n_0\
    );
\pwm_out[4]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[29]_0\(1),
      I2 => effective_value0(27),
      I3 => duty_cycle(27),
      O => \pwm_out[4]_INST_0_i_29_n_0\
    );
\pwm_out[4]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(28),
      I1 => effective_value1,
      I2 => \^counter_reg[29]_0\(2),
      I3 => effective_value0(28),
      I4 => effective_value(29),
      I5 => duty_cycle(29),
      O => \pwm_out[4]_INST_0_i_3_n_0\
    );
\pwm_out[4]_INST_0_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[25]_0\(3),
      I2 => effective_value0(25),
      I3 => duty_cycle(25),
      O => \pwm_out[4]_INST_0_i_30_n_0\
    );
\pwm_out[4]_INST_0_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[4]_INST_0_i_31_n_0\,
      CO(2) => \pwm_out[4]_INST_0_i_31_n_1\,
      CO(1) => \pwm_out[4]_INST_0_i_31_n_2\,
      CO(0) => \pwm_out[4]_INST_0_i_31_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[4]_INST_0_i_78_n_0\,
      DI(2) => \pwm_out[4]_INST_0_i_79_n_0\,
      DI(1) => \pwm_out[4]_INST_0_i_80_n_0\,
      DI(0) => \pwm_out[4]_INST_0_i_81_n_0\,
      O(3 downto 0) => \NLW_pwm_out[4]_INST_0_i_31_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[4]_INST_0_i_82_n_0\,
      S(2) => \pwm_out[4]_INST_0_i_83_n_0\,
      S(1) => \pwm_out[4]_INST_0_i_84_n_0\,
      S(0) => \pwm_out[4]_INST_0_i_85_n_0\
    );
\pwm_out[4]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(14),
      I1 => effective_value1,
      I2 => \^counter_reg[17]_0\(0),
      I3 => effective_value0(14),
      I4 => effective_value(15),
      I5 => duty_cycle(15),
      O => \pwm_out[4]_INST_0_i_32_n_0\
    );
\pwm_out[4]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(12),
      I1 => effective_value1,
      I2 => \^counter_reg[13]_0\(2),
      I3 => effective_value0(12),
      I4 => effective_value(13),
      I5 => duty_cycle(13),
      O => \pwm_out[4]_INST_0_i_33_n_0\
    );
\pwm_out[4]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(10),
      I1 => effective_value1,
      I2 => \^counter_reg[13]_0\(0),
      I3 => effective_value0(10),
      I4 => effective_value(11),
      I5 => duty_cycle(11),
      O => \pwm_out[4]_INST_0_i_34_n_0\
    );
\pwm_out[4]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(8),
      I1 => effective_value1,
      I2 => \^counter_reg[9]_0\(2),
      I3 => effective_value0(8),
      I4 => effective_value(9),
      I5 => duty_cycle(9),
      O => \pwm_out[4]_INST_0_i_35_n_0\
    );
\pwm_out[4]_INST_0_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(14),
      I1 => effective_value0(14),
      I2 => \^counter_reg[17]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[4]_INST_0_i_94_n_0\,
      O => \pwm_out[4]_INST_0_i_36_n_0\
    );
\pwm_out[4]_INST_0_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(12),
      I1 => effective_value0(12),
      I2 => \^counter_reg[13]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[4]_INST_0_i_95_n_0\,
      O => \pwm_out[4]_INST_0_i_37_n_0\
    );
\pwm_out[4]_INST_0_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(10),
      I1 => effective_value0(10),
      I2 => \^counter_reg[13]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[4]_INST_0_i_96_n_0\,
      O => \pwm_out[4]_INST_0_i_38_n_0\
    );
\pwm_out[4]_INST_0_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(8),
      I1 => effective_value0(8),
      I2 => \^counter_reg[9]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[4]_INST_0_i_97_n_0\,
      O => \pwm_out[4]_INST_0_i_39_n_0\
    );
\pwm_out[4]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(26),
      I1 => effective_value1,
      I2 => \^counter_reg[29]_0\(0),
      I3 => effective_value0(26),
      I4 => effective_value(27),
      I5 => duty_cycle(27),
      O => \pwm_out[4]_INST_0_i_4_n_0\
    );
\pwm_out[4]_INST_0_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[4]_INST_0_i_44_n_0\,
      CO(3) => \pwm_out[4]_INST_0_i_40_n_0\,
      CO(2) => \pwm_out[4]_INST_0_i_40_n_1\,
      CO(1) => \pwm_out[4]_INST_0_i_40_n_2\,
      CO(0) => \pwm_out[4]_INST_0_i_40_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \^counter_reg[25]_0\(1 downto 0),
      DI(1 downto 0) => \^counter_reg[21]_0\(3 downto 2),
      O(3 downto 0) => effective_value0(23 downto 20),
      S(3 downto 0) => \pwm_out[4]_INST_0_i_16_0\(3 downto 0)
    );
\pwm_out[4]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(23),
      I1 => \^counter_reg[25]_0\(1),
      I2 => effective_value1,
      O => effective_value(23)
    );
\pwm_out[4]_INST_0_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[4]_INST_0_i_46_n_0\,
      CO(3) => \pwm_out[4]_INST_0_i_42_n_0\,
      CO(2) => \pwm_out[4]_INST_0_i_42_n_1\,
      CO(1) => \pwm_out[4]_INST_0_i_42_n_2\,
      CO(0) => \pwm_out[4]_INST_0_i_42_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(21 downto 18),
      O(3 downto 0) => \^counter_reg[21]_0\(3 downto 0),
      S(3) => \pwm_out[4]_INST_0_i_102_n_0\,
      S(2) => \pwm_out[4]_INST_0_i_103_n_0\,
      S(1) => \pwm_out[4]_INST_0_i_104_n_0\,
      S(0) => \pwm_out[4]_INST_0_i_105_n_0\
    );
\pwm_out[4]_INST_0_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(21),
      I1 => \^counter_reg[21]_0\(3),
      I2 => effective_value1,
      O => effective_value(21)
    );
\pwm_out[4]_INST_0_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[4]_INST_0_i_86_n_0\,
      CO(3) => \pwm_out[4]_INST_0_i_44_n_0\,
      CO(2) => \pwm_out[4]_INST_0_i_44_n_1\,
      CO(1) => \pwm_out[4]_INST_0_i_44_n_2\,
      CO(0) => \pwm_out[4]_INST_0_i_44_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \^counter_reg[21]_0\(1 downto 0),
      DI(1 downto 0) => \^counter_reg[17]_0\(3 downto 2),
      O(3 downto 0) => effective_value0(19 downto 16),
      S(3 downto 0) => \pwm_out[4]_INST_0_i_18_0\(3 downto 0)
    );
\pwm_out[4]_INST_0_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(19),
      I1 => \^counter_reg[21]_0\(1),
      I2 => effective_value1,
      O => effective_value(19)
    );
\pwm_out[4]_INST_0_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[4]_INST_0_i_88_n_0\,
      CO(3) => \pwm_out[4]_INST_0_i_46_n_0\,
      CO(2) => \pwm_out[4]_INST_0_i_46_n_1\,
      CO(1) => \pwm_out[4]_INST_0_i_46_n_2\,
      CO(0) => \pwm_out[4]_INST_0_i_46_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(17 downto 14),
      O(3 downto 0) => \^counter_reg[17]_0\(3 downto 0),
      S(3) => \pwm_out[4]_INST_0_i_110_n_0\,
      S(2) => \pwm_out[4]_INST_0_i_111_n_0\,
      S(1) => \pwm_out[4]_INST_0_i_112_n_0\,
      S(0) => \pwm_out[4]_INST_0_i_113_n_0\
    );
\pwm_out[4]_INST_0_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(17),
      I1 => \^counter_reg[17]_0\(3),
      I2 => effective_value1,
      O => effective_value(17)
    );
\pwm_out[4]_INST_0_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[25]_0\(1),
      I2 => effective_value0(23),
      I3 => duty_cycle(23),
      O => \pwm_out[4]_INST_0_i_48_n_0\
    );
\pwm_out[4]_INST_0_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[21]_0\(3),
      I2 => effective_value0(21),
      I3 => duty_cycle(21),
      O => \pwm_out[4]_INST_0_i_49_n_0\
    );
\pwm_out[4]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(24),
      I1 => effective_value1,
      I2 => \^counter_reg[25]_0\(2),
      I3 => effective_value0(24),
      I4 => effective_value(25),
      I5 => duty_cycle(25),
      O => \pwm_out[4]_INST_0_i_5_n_0\
    );
\pwm_out[4]_INST_0_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[21]_0\(1),
      I2 => effective_value0(19),
      I3 => duty_cycle(19),
      O => \pwm_out[4]_INST_0_i_50_n_0\
    );
\pwm_out[4]_INST_0_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[17]_0\(3),
      I2 => effective_value0(17),
      I3 => duty_cycle(17),
      O => \pwm_out[4]_INST_0_i_51_n_0\
    );
\pwm_out[4]_INST_0_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(30),
      I1 => phase(28),
      O => \pwm_out[4]_INST_0_i_52_n_0\
    );
\pwm_out[4]_INST_0_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[4]_INST_0_i_114_n_0\,
      CO(3) => \pwm_out[4]_INST_0_i_57_n_0\,
      CO(2) => \pwm_out[4]_INST_0_i_57_n_1\,
      CO(1) => \pwm_out[4]_INST_0_i_57_n_2\,
      CO(0) => \pwm_out[4]_INST_0_i_57_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[4]_INST_0_i_115_n_0\,
      DI(2) => \pwm_out[4]_INST_0_i_116_n_0\,
      DI(1) => \pwm_out[4]_INST_0_i_117_n_0\,
      DI(0) => \pwm_out[4]_INST_0_i_118_n_0\,
      O(3 downto 0) => \NLW_pwm_out[4]_INST_0_i_57_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[4]_INST_0_i_119_n_0\,
      S(2) => \pwm_out[4]_INST_0_i_120_n_0\,
      S(1) => \pwm_out[4]_INST_0_i_121_n_0\,
      S(0) => \pwm_out[4]_INST_0_i_122_n_0\
    );
\pwm_out[4]_INST_0_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[29]_0\(2),
      I1 => period(28),
      I2 => period(29),
      I3 => \^counter_reg[29]_0\(3),
      O => \pwm_out[4]_INST_0_i_59_n_0\
    );
\pwm_out[4]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9900000000A599A5"
    )
        port map (
      I0 => duty_cycle(30),
      I1 => effective_value0(30),
      I2 => \^counter_reg[29]_1\(0),
      I3 => effective_value1,
      I4 => effective_value0(31),
      I5 => duty_cycle(31),
      O => \pwm_out[4]_INST_0_i_6_n_0\
    );
\pwm_out[4]_INST_0_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[29]_0\(0),
      I1 => period(26),
      I2 => period(27),
      I3 => \^counter_reg[29]_0\(1),
      O => \pwm_out[4]_INST_0_i_60_n_0\
    );
\pwm_out[4]_INST_0_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[25]_0\(2),
      I1 => period(24),
      I2 => period(25),
      I3 => \^counter_reg[25]_0\(3),
      O => \pwm_out[4]_INST_0_i_61_n_0\
    );
\pwm_out[4]_INST_0_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[29]_0\(2),
      I1 => period(28),
      I2 => \^counter_reg[29]_0\(3),
      I3 => period(29),
      O => \pwm_out[4]_INST_0_i_63_n_0\
    );
\pwm_out[4]_INST_0_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[29]_0\(0),
      I1 => period(26),
      I2 => \^counter_reg[29]_0\(1),
      I3 => period(27),
      O => \pwm_out[4]_INST_0_i_64_n_0\
    );
\pwm_out[4]_INST_0_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[25]_0\(2),
      I1 => period(24),
      I2 => \^counter_reg[25]_0\(3),
      I3 => period(25),
      O => \pwm_out[4]_INST_0_i_65_n_0\
    );
\pwm_out[4]_INST_0_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(29),
      I1 => phase(27),
      O => \pwm_out[4]_INST_0_i_66_n_0\
    );
\pwm_out[4]_INST_0_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(28),
      I1 => phase(26),
      O => \pwm_out[4]_INST_0_i_67_n_0\
    );
\pwm_out[4]_INST_0_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(27),
      I1 => phase(25),
      O => \pwm_out[4]_INST_0_i_68_n_0\
    );
\pwm_out[4]_INST_0_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(26),
      I1 => phase(24),
      O => \pwm_out[4]_INST_0_i_69_n_0\
    );
\pwm_out[4]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(28),
      I1 => effective_value0(28),
      I2 => \^counter_reg[29]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[4]_INST_0_i_28_n_0\,
      O => \pwm_out[4]_INST_0_i_7_n_0\
    );
\pwm_out[4]_INST_0_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(25),
      I1 => phase(23),
      O => \pwm_out[4]_INST_0_i_74_n_0\
    );
\pwm_out[4]_INST_0_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(24),
      I1 => phase(22),
      O => \pwm_out[4]_INST_0_i_75_n_0\
    );
\pwm_out[4]_INST_0_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(23),
      I1 => phase(21),
      O => \pwm_out[4]_INST_0_i_76_n_0\
    );
\pwm_out[4]_INST_0_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(22),
      I1 => phase(20),
      O => \pwm_out[4]_INST_0_i_77_n_0\
    );
\pwm_out[4]_INST_0_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(6),
      I1 => effective_value1,
      I2 => \^counter_reg[9]_0\(0),
      I3 => effective_value0(6),
      I4 => effective_value(7),
      I5 => duty_cycle(7),
      O => \pwm_out[4]_INST_0_i_78_n_0\
    );
\pwm_out[4]_INST_0_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(4),
      I1 => effective_value1,
      I2 => \^o\(1),
      I3 => effective_value0(4),
      I4 => effective_value(5),
      I5 => duty_cycle(5),
      O => \pwm_out[4]_INST_0_i_79_n_0\
    );
\pwm_out[4]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(26),
      I1 => effective_value0(26),
      I2 => \^counter_reg[29]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[4]_INST_0_i_29_n_0\,
      O => \pwm_out[4]_INST_0_i_8_n_0\
    );
\pwm_out[4]_INST_0_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F22FF02020022"
    )
        port map (
      I0 => duty_cycle(2),
      I1 => effective_value(2),
      I2 => effective_value0(3),
      I3 => \^o\(0),
      I4 => effective_value1,
      I5 => duty_cycle(3),
      O => \pwm_out[4]_INST_0_i_80_n_0\
    );
\pwm_out[4]_INST_0_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(0),
      I1 => effective_value1,
      I2 => counter_reg(0),
      I3 => effective_value0(0),
      I4 => effective_value(1),
      I5 => duty_cycle(1),
      O => \pwm_out[4]_INST_0_i_81_n_0\
    );
\pwm_out[4]_INST_0_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(6),
      I1 => effective_value0(6),
      I2 => \^counter_reg[9]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[4]_INST_0_i_130_n_0\,
      O => \pwm_out[4]_INST_0_i_82_n_0\
    );
\pwm_out[4]_INST_0_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(4),
      I1 => effective_value0(4),
      I2 => \^o\(1),
      I3 => effective_value1,
      I4 => \pwm_out[4]_INST_0_i_131_n_0\,
      O => \pwm_out[4]_INST_0_i_83_n_0\
    );
\pwm_out[4]_INST_0_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99995AA500000000"
    )
        port map (
      I0 => duty_cycle(2),
      I1 => effective_value0(2),
      I2 => counter_reg(2),
      I3 => phase(0),
      I4 => effective_value1,
      I5 => \pwm_out[4]_INST_0_i_132_n_0\,
      O => \pwm_out[4]_INST_0_i_84_n_0\
    );
\pwm_out[4]_INST_0_i_85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(0),
      I1 => effective_value0(0),
      I2 => counter_reg(0),
      I3 => effective_value1,
      I4 => \pwm_out[4]_INST_0_i_133_n_0\,
      O => \pwm_out[4]_INST_0_i_85_n_0\
    );
\pwm_out[4]_INST_0_i_86\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[4]_INST_0_i_90_n_0\,
      CO(3) => \pwm_out[4]_INST_0_i_86_n_0\,
      CO(2) => \pwm_out[4]_INST_0_i_86_n_1\,
      CO(1) => \pwm_out[4]_INST_0_i_86_n_2\,
      CO(0) => \pwm_out[4]_INST_0_i_86_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \^counter_reg[17]_0\(1 downto 0),
      DI(1 downto 0) => \^counter_reg[13]_0\(3 downto 2),
      O(3 downto 0) => effective_value0(15 downto 12),
      S(3 downto 0) => \pwm_out[4]_INST_0_i_37_0\(3 downto 0)
    );
\pwm_out[4]_INST_0_i_87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(15),
      I1 => \^counter_reg[17]_0\(1),
      I2 => effective_value1,
      O => effective_value(15)
    );
\pwm_out[4]_INST_0_i_88\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[4]_INST_0_i_92_n_0\,
      CO(3) => \pwm_out[4]_INST_0_i_88_n_0\,
      CO(2) => \pwm_out[4]_INST_0_i_88_n_1\,
      CO(1) => \pwm_out[4]_INST_0_i_88_n_2\,
      CO(0) => \pwm_out[4]_INST_0_i_88_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(13 downto 10),
      O(3 downto 0) => \^counter_reg[13]_0\(3 downto 0),
      S(3) => \pwm_out[4]_INST_0_i_138_n_0\,
      S(2) => \pwm_out[4]_INST_0_i_139_n_0\,
      S(1) => \pwm_out[4]_INST_0_i_140_n_0\,
      S(0) => \pwm_out[4]_INST_0_i_141_n_0\
    );
\pwm_out[4]_INST_0_i_89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(13),
      I1 => \^counter_reg[13]_0\(3),
      I2 => effective_value1,
      O => effective_value(13)
    );
\pwm_out[4]_INST_0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(24),
      I1 => effective_value0(24),
      I2 => \^counter_reg[25]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[4]_INST_0_i_30_n_0\,
      O => \pwm_out[4]_INST_0_i_9_n_0\
    );
\pwm_out[4]_INST_0_i_90\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[4]_INST_0_i_123_n_0\,
      CO(3) => \pwm_out[4]_INST_0_i_90_n_0\,
      CO(2) => \pwm_out[4]_INST_0_i_90_n_1\,
      CO(1) => \pwm_out[4]_INST_0_i_90_n_2\,
      CO(0) => \pwm_out[4]_INST_0_i_90_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \^counter_reg[13]_0\(1 downto 0),
      DI(1 downto 0) => \^counter_reg[9]_0\(3 downto 2),
      O(3 downto 0) => effective_value0(11 downto 8),
      S(3 downto 0) => \pwm_out[4]_INST_0_i_39_0\(3 downto 0)
    );
\pwm_out[4]_INST_0_i_91\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(11),
      I1 => \^counter_reg[13]_0\(1),
      I2 => effective_value1,
      O => effective_value(11)
    );
\pwm_out[4]_INST_0_i_92\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[4]_INST_0_i_125_n_0\,
      CO(3) => \pwm_out[4]_INST_0_i_92_n_0\,
      CO(2) => \pwm_out[4]_INST_0_i_92_n_1\,
      CO(1) => \pwm_out[4]_INST_0_i_92_n_2\,
      CO(0) => \pwm_out[4]_INST_0_i_92_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(9 downto 6),
      O(3 downto 0) => \^counter_reg[9]_0\(3 downto 0),
      S(3) => \pwm_out[4]_INST_0_i_146_n_0\,
      S(2) => \pwm_out[4]_INST_0_i_147_n_0\,
      S(1) => \pwm_out[4]_INST_0_i_148_n_0\,
      S(0) => \pwm_out[4]_INST_0_i_149_n_0\
    );
\pwm_out[4]_INST_0_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(9),
      I1 => \^counter_reg[9]_0\(3),
      I2 => effective_value1,
      O => effective_value(9)
    );
\pwm_out[4]_INST_0_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[17]_0\(1),
      I2 => effective_value0(15),
      I3 => duty_cycle(15),
      O => \pwm_out[4]_INST_0_i_94_n_0\
    );
\pwm_out[4]_INST_0_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[13]_0\(3),
      I2 => effective_value0(13),
      I3 => duty_cycle(13),
      O => \pwm_out[4]_INST_0_i_95_n_0\
    );
\pwm_out[4]_INST_0_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[13]_0\(1),
      I2 => effective_value0(11),
      I3 => duty_cycle(11),
      O => \pwm_out[4]_INST_0_i_96_n_0\
    );
\pwm_out[4]_INST_0_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[9]_0\(3),
      I2 => effective_value0(9),
      I3 => duty_cycle(9),
      O => \pwm_out[4]_INST_0_i_97_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sodar19_pwm_top_0_1_pwm_generator_13 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[29]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pwm_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    period : in STD_LOGIC_VECTOR ( 27 downto 0 );
    minusOp_20 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O13 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    duty_cycle : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pwm_out[5]_INST_0_i_8_0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    phase : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[5]_INST_0_i_82_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[5]_INST_0_i_82_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[5]_INST_0_i_7_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[5]_INST_0_i_7_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sodar19_pwm_top_0_1_pwm_generator_13 : entity is "pwm_generator";
end sodar19_pwm_top_0_1_pwm_generator_13;

architecture STRUCTURE of sodar19_pwm_top_0_1_pwm_generator_13 is
  signal \^o\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal clear : STD_LOGIC;
  signal \counter[0]_i_10__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_11__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_12__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_14__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_15__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_16__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_17__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_18__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_19__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_20__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_21__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_26__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_27__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_28__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_29__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_30__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_31__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_32__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_33__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_47__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_48__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_49__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_50__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_51__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_52__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_53__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_54__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_6__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_7__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_8__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_9__4_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter_reg[0]_i_13__4_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__4_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__4_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__4_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__4_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__4_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__4_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__4_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__4_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__4_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__4_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__4_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__4_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__4_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__4_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__4_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__4_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__4_n_7\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__4_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__4_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__4_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__4_n_3\ : STD_LOGIC;
  signal \^counter_reg[11]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__4_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__4_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__4_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__4_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__4_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__4_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__4_n_7\ : STD_LOGIC;
  signal \^counter_reg[15]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__4_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__4_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__4_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__4_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__4_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__4_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__4_n_7\ : STD_LOGIC;
  signal \^counter_reg[19]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[20]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__4_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__4_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__4_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__4_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__4_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__4_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__4_n_7\ : STD_LOGIC;
  signal \^counter_reg[23]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[24]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__4_n_1\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__4_n_2\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__4_n_3\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__4_n_4\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__4_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__4_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__4_n_7\ : STD_LOGIC;
  signal \^counter_reg[27]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[28]_i_1__4_n_1\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__4_n_2\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__4_n_3\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__4_n_4\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__4_n_5\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__4_n_6\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__4_n_7\ : STD_LOGIC;
  signal \^counter_reg[29]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_reg[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__4_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__4_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__4_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__4_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__4_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__4_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__4_n_7\ : STD_LOGIC;
  signal \^counter_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__4_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__4_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__4_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__4_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__4_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__4_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__4_n_7\ : STD_LOGIC;
  signal effective_value : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal effective_value0 : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal effective_value1 : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_10_n_1\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_10_n_2\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_10_n_3\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_113_n_1\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_113_n_2\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_113_n_3\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_115_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_121_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_123_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_123_n_1\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_123_n_2\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_123_n_3\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_127_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_127_n_1\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_127_n_2\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_127_n_3\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_131_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_132_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_133_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_134_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_137_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_143_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_144_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_145_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_146_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_159_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_159_n_1\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_159_n_2\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_159_n_3\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_160_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_161_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_162_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_163_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_164_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_165_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_166_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_167_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_172_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_173_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_174_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_175_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_180_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_181_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_182_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_183_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_198_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_199_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_19_n_2\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_19_n_3\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_200_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_201_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_202_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_203_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_204_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_205_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_20_n_1\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_20_n_2\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_20_n_3\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_21_n_1\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_21_n_2\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_21_n_3\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_23_n_1\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_23_n_2\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_23_n_3\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_30_n_1\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_30_n_2\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_30_n_3\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_39_n_1\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_39_n_2\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_39_n_3\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_43_n_1\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_43_n_2\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_43_n_3\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_58_n_1\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_58_n_2\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_58_n_3\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_83_n_1\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_83_n_2\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_83_n_3\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_87_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_87_n_1\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_87_n_2\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_87_n_3\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_91_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_92_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_94_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_n_1\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_n_2\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_n_3\ : STD_LOGIC;
  signal \NLW_counter_reg[0]_i_13__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_1__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_25__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_3__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[28]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[5]_INST_0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[5]_INST_0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[5]_INST_0_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[5]_INST_0_i_113_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[5]_INST_0_i_159_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[5]_INST_0_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pwm_out[5]_INST_0_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[5]_INST_0_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[5]_INST_0_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[5]_INST_0_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[5]_INST_0_i_58_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pwm_out[5]_INST_0_i_125\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \pwm_out[5]_INST_0_i_126\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \pwm_out[5]_INST_0_i_129\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \pwm_out[5]_INST_0_i_130\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \pwm_out[5]_INST_0_i_131\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \pwm_out[5]_INST_0_i_132\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \pwm_out[5]_INST_0_i_133\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \pwm_out[5]_INST_0_i_134\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \pwm_out[5]_INST_0_i_22\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \pwm_out[5]_INST_0_i_25\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \pwm_out[5]_INST_0_i_26\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \pwm_out[5]_INST_0_i_27\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \pwm_out[5]_INST_0_i_28\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \pwm_out[5]_INST_0_i_29\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \pwm_out[5]_INST_0_i_41\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \pwm_out[5]_INST_0_i_42\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \pwm_out[5]_INST_0_i_45\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \pwm_out[5]_INST_0_i_46\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \pwm_out[5]_INST_0_i_47\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \pwm_out[5]_INST_0_i_48\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \pwm_out[5]_INST_0_i_49\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \pwm_out[5]_INST_0_i_50\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \pwm_out[5]_INST_0_i_85\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \pwm_out[5]_INST_0_i_86\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \pwm_out[5]_INST_0_i_89\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \pwm_out[5]_INST_0_i_90\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \pwm_out[5]_INST_0_i_91\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \pwm_out[5]_INST_0_i_92\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \pwm_out[5]_INST_0_i_93\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \pwm_out[5]_INST_0_i_94\ : label is "soft_lutpair211";
begin
  O(3 downto 0) <= \^o\(3 downto 0);
  \counter_reg[11]_0\(3 downto 0) <= \^counter_reg[11]_0\(3 downto 0);
  \counter_reg[15]_0\(3 downto 0) <= \^counter_reg[15]_0\(3 downto 0);
  \counter_reg[19]_0\(3 downto 0) <= \^counter_reg[19]_0\(3 downto 0);
  \counter_reg[23]_0\(3 downto 0) <= \^counter_reg[23]_0\(3 downto 0);
  \counter_reg[27]_0\(3 downto 0) <= \^counter_reg[27]_0\(3 downto 0);
  \counter_reg[29]_0\(2 downto 0) <= \^counter_reg[29]_0\(2 downto 0);
  \counter_reg[7]_0\(3 downto 0) <= \^counter_reg[7]_0\(3 downto 0);
\counter[0]_i_10__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(26),
      I1 => minusOp_20(25),
      I2 => counter_reg(27),
      I3 => minusOp_20(26),
      O => \counter[0]_i_10__4_n_0\
    );
\counter[0]_i_11__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(24),
      I1 => minusOp_20(23),
      I2 => counter_reg(25),
      I3 => minusOp_20(24),
      O => \counter[0]_i_11__4_n_0\
    );
\counter[0]_i_12__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_12__4_n_0\
    );
\counter[0]_i_14__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(22),
      I1 => minusOp_20(21),
      I2 => minusOp_20(22),
      I3 => counter_reg(23),
      O => \counter[0]_i_14__4_n_0\
    );
\counter[0]_i_15__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(20),
      I1 => minusOp_20(19),
      I2 => minusOp_20(20),
      I3 => counter_reg(21),
      O => \counter[0]_i_15__4_n_0\
    );
\counter[0]_i_16__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(18),
      I1 => minusOp_20(17),
      I2 => minusOp_20(18),
      I3 => counter_reg(19),
      O => \counter[0]_i_16__4_n_0\
    );
\counter[0]_i_17__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(16),
      I1 => minusOp_20(15),
      I2 => minusOp_20(16),
      I3 => counter_reg(17),
      O => \counter[0]_i_17__4_n_0\
    );
\counter[0]_i_18__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(22),
      I1 => minusOp_20(21),
      I2 => counter_reg(23),
      I3 => minusOp_20(22),
      O => \counter[0]_i_18__4_n_0\
    );
\counter[0]_i_19__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(20),
      I1 => minusOp_20(19),
      I2 => counter_reg(21),
      I3 => minusOp_20(20),
      O => \counter[0]_i_19__4_n_0\
    );
\counter[0]_i_20__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(18),
      I1 => minusOp_20(17),
      I2 => counter_reg(19),
      I3 => minusOp_20(18),
      O => \counter[0]_i_20__4_n_0\
    );
\counter[0]_i_21__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(16),
      I1 => minusOp_20(15),
      I2 => counter_reg(17),
      I3 => minusOp_20(16),
      O => \counter[0]_i_21__4_n_0\
    );
\counter[0]_i_26__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(14),
      I1 => minusOp_20(13),
      I2 => minusOp_20(14),
      I3 => counter_reg(15),
      O => \counter[0]_i_26__4_n_0\
    );
\counter[0]_i_27__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(12),
      I1 => minusOp_20(11),
      I2 => minusOp_20(12),
      I3 => counter_reg(13),
      O => \counter[0]_i_27__4_n_0\
    );
\counter[0]_i_28__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(10),
      I1 => minusOp_20(9),
      I2 => minusOp_20(10),
      I3 => counter_reg(11),
      O => \counter[0]_i_28__4_n_0\
    );
\counter[0]_i_29__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(8),
      I1 => minusOp_20(7),
      I2 => minusOp_20(8),
      I3 => counter_reg(9),
      O => \counter[0]_i_29__4_n_0\
    );
\counter[0]_i_30__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(14),
      I1 => minusOp_20(13),
      I2 => counter_reg(15),
      I3 => minusOp_20(14),
      O => \counter[0]_i_30__4_n_0\
    );
\counter[0]_i_31__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(12),
      I1 => minusOp_20(11),
      I2 => counter_reg(13),
      I3 => minusOp_20(12),
      O => \counter[0]_i_31__4_n_0\
    );
\counter[0]_i_32__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(10),
      I1 => minusOp_20(9),
      I2 => counter_reg(11),
      I3 => minusOp_20(10),
      O => \counter[0]_i_32__4_n_0\
    );
\counter[0]_i_33__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(8),
      I1 => minusOp_20(7),
      I2 => counter_reg(9),
      I3 => minusOp_20(8),
      O => \counter[0]_i_33__4_n_0\
    );
\counter[0]_i_47__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(6),
      I1 => minusOp_20(5),
      I2 => minusOp_20(6),
      I3 => counter_reg(7),
      O => \counter[0]_i_47__4_n_0\
    );
\counter[0]_i_48__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(4),
      I1 => minusOp_20(3),
      I2 => minusOp_20(4),
      I3 => counter_reg(5),
      O => \counter[0]_i_48__4_n_0\
    );
\counter[0]_i_49__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(2),
      I1 => minusOp_20(1),
      I2 => minusOp_20(2),
      I3 => counter_reg(3),
      O => \counter[0]_i_49__4_n_0\
    );
\counter[0]_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(30),
      I1 => minusOp_20(29),
      I2 => minusOp_20(30),
      I3 => counter_reg(31),
      O => \counter[0]_i_4__4_n_0\
    );
\counter[0]_i_50__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => period(0),
      I1 => counter_reg(0),
      I2 => minusOp_20(0),
      I3 => counter_reg(1),
      O => \counter[0]_i_50__4_n_0\
    );
\counter[0]_i_51__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(6),
      I1 => minusOp_20(5),
      I2 => counter_reg(7),
      I3 => minusOp_20(6),
      O => \counter[0]_i_51__4_n_0\
    );
\counter[0]_i_52__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(4),
      I1 => minusOp_20(3),
      I2 => counter_reg(5),
      I3 => minusOp_20(4),
      O => \counter[0]_i_52__4_n_0\
    );
\counter[0]_i_53__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(2),
      I1 => minusOp_20(1),
      I2 => counter_reg(3),
      I3 => minusOp_20(2),
      O => \counter[0]_i_53__4_n_0\
    );
\counter[0]_i_54__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => counter_reg(0),
      I1 => period(0),
      I2 => counter_reg(1),
      I3 => minusOp_20(0),
      O => \counter[0]_i_54__1_n_0\
    );
\counter[0]_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(28),
      I1 => minusOp_20(27),
      I2 => minusOp_20(28),
      I3 => counter_reg(29),
      O => \counter[0]_i_5__4_n_0\
    );
\counter[0]_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(26),
      I1 => minusOp_20(25),
      I2 => minusOp_20(26),
      I3 => counter_reg(27),
      O => \counter[0]_i_6__4_n_0\
    );
\counter[0]_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(24),
      I1 => minusOp_20(23),
      I2 => minusOp_20(24),
      I3 => counter_reg(25),
      O => \counter[0]_i_7__4_n_0\
    );
\counter[0]_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(30),
      I1 => minusOp_20(29),
      I2 => counter_reg(31),
      I3 => minusOp_20(30),
      O => \counter[0]_i_8__4_n_0\
    );
\counter[0]_i_9__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(28),
      I1 => minusOp_20(27),
      I2 => counter_reg(29),
      I3 => minusOp_20(28),
      O => \counter[0]_i_9__4_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__4_n_7\,
      Q => counter_reg(0),
      R => clear
    );
\counter_reg[0]_i_13__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_25__4_n_0\,
      CO(3) => \counter_reg[0]_i_13__4_n_0\,
      CO(2) => \counter_reg[0]_i_13__4_n_1\,
      CO(1) => \counter_reg[0]_i_13__4_n_2\,
      CO(0) => \counter_reg[0]_i_13__4_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_26__4_n_0\,
      DI(2) => \counter[0]_i_27__4_n_0\,
      DI(1) => \counter[0]_i_28__4_n_0\,
      DI(0) => \counter[0]_i_29__4_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_13__4_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_30__4_n_0\,
      S(2) => \counter[0]_i_31__4_n_0\,
      S(1) => \counter[0]_i_32__4_n_0\,
      S(0) => \counter[0]_i_33__4_n_0\
    );
\counter_reg[0]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_3__4_n_0\,
      CO(3) => clear,
      CO(2) => \counter_reg[0]_i_1__4_n_1\,
      CO(1) => \counter_reg[0]_i_1__4_n_2\,
      CO(0) => \counter_reg[0]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_4__4_n_0\,
      DI(2) => \counter[0]_i_5__4_n_0\,
      DI(1) => \counter[0]_i_6__4_n_0\,
      DI(0) => \counter[0]_i_7__4_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_1__4_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_8__4_n_0\,
      S(2) => \counter[0]_i_9__4_n_0\,
      S(1) => \counter[0]_i_10__4_n_0\,
      S(0) => \counter[0]_i_11__4_n_0\
    );
\counter_reg[0]_i_25__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_25__4_n_0\,
      CO(2) => \counter_reg[0]_i_25__4_n_1\,
      CO(1) => \counter_reg[0]_i_25__4_n_2\,
      CO(0) => \counter_reg[0]_i_25__4_n_3\,
      CYINIT => '1',
      DI(3) => \counter[0]_i_47__4_n_0\,
      DI(2) => \counter[0]_i_48__4_n_0\,
      DI(1) => \counter[0]_i_49__4_n_0\,
      DI(0) => \counter[0]_i_50__4_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_25__4_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_51__4_n_0\,
      S(2) => \counter[0]_i_52__4_n_0\,
      S(1) => \counter[0]_i_53__4_n_0\,
      S(0) => \counter[0]_i_54__1_n_0\
    );
\counter_reg[0]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_2__4_n_0\,
      CO(2) => \counter_reg[0]_i_2__4_n_1\,
      CO(1) => \counter_reg[0]_i_2__4_n_2\,
      CO(0) => \counter_reg[0]_i_2__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_reg[0]_i_2__4_n_4\,
      O(2) => \counter_reg[0]_i_2__4_n_5\,
      O(1) => \counter_reg[0]_i_2__4_n_6\,
      O(0) => \counter_reg[0]_i_2__4_n_7\,
      S(3 downto 1) => counter_reg(3 downto 1),
      S(0) => \counter[0]_i_12__4_n_0\
    );
\counter_reg[0]_i_3__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_13__4_n_0\,
      CO(3) => \counter_reg[0]_i_3__4_n_0\,
      CO(2) => \counter_reg[0]_i_3__4_n_1\,
      CO(1) => \counter_reg[0]_i_3__4_n_2\,
      CO(0) => \counter_reg[0]_i_3__4_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_14__4_n_0\,
      DI(2) => \counter[0]_i_15__4_n_0\,
      DI(1) => \counter[0]_i_16__4_n_0\,
      DI(0) => \counter[0]_i_17__4_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_3__4_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_18__4_n_0\,
      S(2) => \counter[0]_i_19__4_n_0\,
      S(1) => \counter[0]_i_20__4_n_0\,
      S(0) => \counter[0]_i_21__4_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__4_n_5\,
      Q => counter_reg(10),
      R => clear
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__4_n_4\,
      Q => counter_reg(11),
      R => clear
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__4_n_7\,
      Q => counter_reg(12),
      R => clear
    );
\counter_reg[12]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1__4_n_0\,
      CO(3) => \counter_reg[12]_i_1__4_n_0\,
      CO(2) => \counter_reg[12]_i_1__4_n_1\,
      CO(1) => \counter_reg[12]_i_1__4_n_2\,
      CO(0) => \counter_reg[12]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_1__4_n_4\,
      O(2) => \counter_reg[12]_i_1__4_n_5\,
      O(1) => \counter_reg[12]_i_1__4_n_6\,
      O(0) => \counter_reg[12]_i_1__4_n_7\,
      S(3 downto 0) => counter_reg(15 downto 12)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__4_n_6\,
      Q => counter_reg(13),
      R => clear
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__4_n_5\,
      Q => counter_reg(14),
      R => clear
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__4_n_4\,
      Q => counter_reg(15),
      R => clear
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__4_n_7\,
      Q => counter_reg(16),
      R => clear
    );
\counter_reg[16]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_1__4_n_0\,
      CO(3) => \counter_reg[16]_i_1__4_n_0\,
      CO(2) => \counter_reg[16]_i_1__4_n_1\,
      CO(1) => \counter_reg[16]_i_1__4_n_2\,
      CO(0) => \counter_reg[16]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_1__4_n_4\,
      O(2) => \counter_reg[16]_i_1__4_n_5\,
      O(1) => \counter_reg[16]_i_1__4_n_6\,
      O(0) => \counter_reg[16]_i_1__4_n_7\,
      S(3 downto 0) => counter_reg(19 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__4_n_6\,
      Q => counter_reg(17),
      R => clear
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__4_n_5\,
      Q => counter_reg(18),
      R => clear
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__4_n_4\,
      Q => counter_reg(19),
      R => clear
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__4_n_6\,
      Q => counter_reg(1),
      R => clear
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__4_n_7\,
      Q => counter_reg(20),
      R => clear
    );
\counter_reg[20]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_1__4_n_0\,
      CO(3) => \counter_reg[20]_i_1__4_n_0\,
      CO(2) => \counter_reg[20]_i_1__4_n_1\,
      CO(1) => \counter_reg[20]_i_1__4_n_2\,
      CO(0) => \counter_reg[20]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_1__4_n_4\,
      O(2) => \counter_reg[20]_i_1__4_n_5\,
      O(1) => \counter_reg[20]_i_1__4_n_6\,
      O(0) => \counter_reg[20]_i_1__4_n_7\,
      S(3 downto 0) => counter_reg(23 downto 20)
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__4_n_6\,
      Q => counter_reg(21),
      R => clear
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__4_n_5\,
      Q => counter_reg(22),
      R => clear
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__4_n_4\,
      Q => counter_reg(23),
      R => clear
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__4_n_7\,
      Q => counter_reg(24),
      R => clear
    );
\counter_reg[24]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[20]_i_1__4_n_0\,
      CO(3) => \counter_reg[24]_i_1__4_n_0\,
      CO(2) => \counter_reg[24]_i_1__4_n_1\,
      CO(1) => \counter_reg[24]_i_1__4_n_2\,
      CO(0) => \counter_reg[24]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[24]_i_1__4_n_4\,
      O(2) => \counter_reg[24]_i_1__4_n_5\,
      O(1) => \counter_reg[24]_i_1__4_n_6\,
      O(0) => \counter_reg[24]_i_1__4_n_7\,
      S(3 downto 0) => counter_reg(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__4_n_6\,
      Q => counter_reg(25),
      R => clear
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__4_n_5\,
      Q => counter_reg(26),
      R => clear
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__4_n_4\,
      Q => counter_reg(27),
      R => clear
    );
\counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__4_n_7\,
      Q => counter_reg(28),
      R => clear
    );
\counter_reg[28]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[24]_i_1__4_n_0\,
      CO(3) => \NLW_counter_reg[28]_i_1__4_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[28]_i_1__4_n_1\,
      CO(1) => \counter_reg[28]_i_1__4_n_2\,
      CO(0) => \counter_reg[28]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[28]_i_1__4_n_4\,
      O(2) => \counter_reg[28]_i_1__4_n_5\,
      O(1) => \counter_reg[28]_i_1__4_n_6\,
      O(0) => \counter_reg[28]_i_1__4_n_7\,
      S(3 downto 0) => counter_reg(31 downto 28)
    );
\counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__4_n_6\,
      Q => counter_reg(29),
      R => clear
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__4_n_5\,
      Q => counter_reg(2),
      R => clear
    );
\counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__4_n_5\,
      Q => counter_reg(30),
      R => clear
    );
\counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__4_n_4\,
      Q => counter_reg(31),
      R => clear
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__4_n_4\,
      Q => counter_reg(3),
      R => clear
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__4_n_7\,
      Q => counter_reg(4),
      R => clear
    );
\counter_reg[4]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_2__4_n_0\,
      CO(3) => \counter_reg[4]_i_1__4_n_0\,
      CO(2) => \counter_reg[4]_i_1__4_n_1\,
      CO(1) => \counter_reg[4]_i_1__4_n_2\,
      CO(0) => \counter_reg[4]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_1__4_n_4\,
      O(2) => \counter_reg[4]_i_1__4_n_5\,
      O(1) => \counter_reg[4]_i_1__4_n_6\,
      O(0) => \counter_reg[4]_i_1__4_n_7\,
      S(3 downto 0) => counter_reg(7 downto 4)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__4_n_6\,
      Q => counter_reg(5),
      R => clear
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__4_n_5\,
      Q => counter_reg(6),
      R => clear
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__4_n_4\,
      Q => counter_reg(7),
      R => clear
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__4_n_7\,
      Q => counter_reg(8),
      R => clear
    );
\counter_reg[8]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1__4_n_0\,
      CO(3) => \counter_reg[8]_i_1__4_n_0\,
      CO(2) => \counter_reg[8]_i_1__4_n_1\,
      CO(1) => \counter_reg[8]_i_1__4_n_2\,
      CO(0) => \counter_reg[8]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_1__4_n_4\,
      O(2) => \counter_reg[8]_i_1__4_n_5\,
      O(1) => \counter_reg[8]_i_1__4_n_6\,
      O(0) => \counter_reg[8]_i_1__4_n_7\,
      S(3 downto 0) => counter_reg(11 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__4_n_6\,
      Q => counter_reg(9),
      R => clear
    );
\pwm_out[5]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[5]_INST_0_i_1_n_0\,
      CO(3) => pwm_out(0),
      CO(2) => \pwm_out[5]_INST_0_n_1\,
      CO(1) => \pwm_out[5]_INST_0_n_2\,
      CO(0) => \pwm_out[5]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[5]_INST_0_i_2_n_0\,
      DI(2) => \pwm_out[5]_INST_0_i_3_n_0\,
      DI(1) => \pwm_out[5]_INST_0_i_4_n_0\,
      DI(0) => \pwm_out[5]_INST_0_i_5_n_0\,
      O(3 downto 0) => \NLW_pwm_out[5]_INST_0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[5]_INST_0_i_6_n_0\,
      S(2) => \pwm_out[5]_INST_0_i_7_n_0\,
      S(1) => \pwm_out[5]_INST_0_i_8_n_0\,
      S(0) => \pwm_out[5]_INST_0_i_9_n_0\
    );
\pwm_out[5]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[5]_INST_0_i_10_n_0\,
      CO(3) => \pwm_out[5]_INST_0_i_1_n_0\,
      CO(2) => \pwm_out[5]_INST_0_i_1_n_1\,
      CO(1) => \pwm_out[5]_INST_0_i_1_n_2\,
      CO(0) => \pwm_out[5]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[5]_INST_0_i_11_n_0\,
      DI(2) => \pwm_out[5]_INST_0_i_12_n_0\,
      DI(1) => \pwm_out[5]_INST_0_i_13_n_0\,
      DI(0) => \pwm_out[5]_INST_0_i_14_n_0\,
      O(3 downto 0) => \NLW_pwm_out[5]_INST_0_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[5]_INST_0_i_15_n_0\,
      S(2) => \pwm_out[5]_INST_0_i_16_n_0\,
      S(1) => \pwm_out[5]_INST_0_i_17_n_0\,
      S(0) => \pwm_out[5]_INST_0_i_18_n_0\
    );
\pwm_out[5]_INST_0_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[5]_INST_0_i_30_n_0\,
      CO(3) => \pwm_out[5]_INST_0_i_10_n_0\,
      CO(2) => \pwm_out[5]_INST_0_i_10_n_1\,
      CO(1) => \pwm_out[5]_INST_0_i_10_n_2\,
      CO(0) => \pwm_out[5]_INST_0_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[5]_INST_0_i_31_n_0\,
      DI(2) => \pwm_out[5]_INST_0_i_32_n_0\,
      DI(1) => \pwm_out[5]_INST_0_i_33_n_0\,
      DI(0) => \pwm_out[5]_INST_0_i_34_n_0\,
      O(3 downto 0) => \NLW_pwm_out[5]_INST_0_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[5]_INST_0_i_35_n_0\,
      S(2) => \pwm_out[5]_INST_0_i_36_n_0\,
      S(1) => \pwm_out[5]_INST_0_i_37_n_0\,
      S(0) => \pwm_out[5]_INST_0_i_38_n_0\
    );
\pwm_out[5]_INST_0_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(19),
      I1 => O13(17),
      O => \pwm_out[5]_INST_0_i_103_n_0\
    );
\pwm_out[5]_INST_0_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(18),
      I1 => O13(16),
      O => \pwm_out[5]_INST_0_i_104_n_0\
    );
\pwm_out[5]_INST_0_i_105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(17),
      I1 => O13(15),
      O => \pwm_out[5]_INST_0_i_105_n_0\
    );
\pwm_out[5]_INST_0_i_106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(16),
      I1 => O13(14),
      O => \pwm_out[5]_INST_0_i_106_n_0\
    );
\pwm_out[5]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(22),
      I1 => effective_value1,
      I2 => \^counter_reg[23]_0\(2),
      I3 => \pwm_out[5]_INST_0_i_8_0\(22),
      I4 => effective_value(23),
      I5 => duty_cycle(23),
      O => \pwm_out[5]_INST_0_i_11_n_0\
    );
\pwm_out[5]_INST_0_i_113\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[5]_INST_0_i_159_n_0\,
      CO(3) => \pwm_out[5]_INST_0_i_113_n_0\,
      CO(2) => \pwm_out[5]_INST_0_i_113_n_1\,
      CO(1) => \pwm_out[5]_INST_0_i_113_n_2\,
      CO(0) => \pwm_out[5]_INST_0_i_113_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[5]_INST_0_i_160_n_0\,
      DI(2) => \pwm_out[5]_INST_0_i_161_n_0\,
      DI(1) => \pwm_out[5]_INST_0_i_162_n_0\,
      DI(0) => \pwm_out[5]_INST_0_i_163_n_0\,
      O(3 downto 0) => \NLW_pwm_out[5]_INST_0_i_113_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[5]_INST_0_i_164_n_0\,
      S(2) => \pwm_out[5]_INST_0_i_165_n_0\,
      S(1) => \pwm_out[5]_INST_0_i_166_n_0\,
      S(0) => \pwm_out[5]_INST_0_i_167_n_0\
    );
\pwm_out[5]_INST_0_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[23]_0\(2),
      I1 => period(22),
      I2 => period(23),
      I3 => \^counter_reg[23]_0\(3),
      O => \pwm_out[5]_INST_0_i_114_n_0\
    );
\pwm_out[5]_INST_0_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[23]_0\(0),
      I1 => period(20),
      I2 => period(21),
      I3 => \^counter_reg[23]_0\(1),
      O => \pwm_out[5]_INST_0_i_115_n_0\
    );
\pwm_out[5]_INST_0_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[19]_0\(2),
      I1 => period(18),
      I2 => period(19),
      I3 => \^counter_reg[19]_0\(3),
      O => \pwm_out[5]_INST_0_i_116_n_0\
    );
\pwm_out[5]_INST_0_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[19]_0\(0),
      I1 => period(16),
      I2 => period(17),
      I3 => \^counter_reg[19]_0\(1),
      O => \pwm_out[5]_INST_0_i_117_n_0\
    );
\pwm_out[5]_INST_0_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[23]_0\(2),
      I1 => period(22),
      I2 => \^counter_reg[23]_0\(3),
      I3 => period(23),
      O => \pwm_out[5]_INST_0_i_118_n_0\
    );
\pwm_out[5]_INST_0_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[23]_0\(0),
      I1 => period(20),
      I2 => \^counter_reg[23]_0\(1),
      I3 => period(21),
      O => \pwm_out[5]_INST_0_i_119_n_0\
    );
\pwm_out[5]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(20),
      I1 => effective_value1,
      I2 => \^counter_reg[23]_0\(0),
      I3 => \pwm_out[5]_INST_0_i_8_0\(20),
      I4 => effective_value(21),
      I5 => duty_cycle(21),
      O => \pwm_out[5]_INST_0_i_12_n_0\
    );
\pwm_out[5]_INST_0_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[19]_0\(2),
      I1 => period(18),
      I2 => \^counter_reg[19]_0\(3),
      I3 => period(19),
      O => \pwm_out[5]_INST_0_i_120_n_0\
    );
\pwm_out[5]_INST_0_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[19]_0\(0),
      I1 => period(16),
      I2 => \^counter_reg[19]_0\(1),
      I3 => period(17),
      O => \pwm_out[5]_INST_0_i_121_n_0\
    );
\pwm_out[5]_INST_0_i_123\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[5]_INST_0_i_127_n_0\,
      CO(3) => \pwm_out[5]_INST_0_i_123_n_0\,
      CO(2) => \pwm_out[5]_INST_0_i_123_n_1\,
      CO(1) => \pwm_out[5]_INST_0_i_123_n_2\,
      CO(0) => \pwm_out[5]_INST_0_i_123_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(7 downto 4),
      O(3 downto 0) => \^counter_reg[7]_0\(3 downto 0),
      S(3) => \pwm_out[5]_INST_0_i_172_n_0\,
      S(2) => \pwm_out[5]_INST_0_i_173_n_0\,
      S(1) => \pwm_out[5]_INST_0_i_174_n_0\,
      S(0) => \pwm_out[5]_INST_0_i_175_n_0\
    );
\pwm_out[5]_INST_0_i_125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[5]_INST_0_i_8_0\(7),
      I1 => \^counter_reg[7]_0\(3),
      I2 => effective_value1,
      O => effective_value(7)
    );
\pwm_out[5]_INST_0_i_126\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[5]_INST_0_i_8_0\(5),
      I1 => \^counter_reg[7]_0\(1),
      I2 => effective_value1,
      O => effective_value(5)
    );
\pwm_out[5]_INST_0_i_127\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[5]_INST_0_i_127_n_0\,
      CO(2) => \pwm_out[5]_INST_0_i_127_n_1\,
      CO(1) => \pwm_out[5]_INST_0_i_127_n_2\,
      CO(0) => \pwm_out[5]_INST_0_i_127_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(3 downto 0),
      O(3 downto 0) => \^o\(3 downto 0),
      S(3) => \pwm_out[5]_INST_0_i_180_n_0\,
      S(2) => \pwm_out[5]_INST_0_i_181_n_0\,
      S(1) => \pwm_out[5]_INST_0_i_182_n_0\,
      S(0) => \pwm_out[5]_INST_0_i_183_n_0\
    );
\pwm_out[5]_INST_0_i_129\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[5]_INST_0_i_8_0\(3),
      I1 => \^o\(3),
      I2 => effective_value1,
      O => effective_value(3)
    );
\pwm_out[5]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(18),
      I1 => effective_value1,
      I2 => \^counter_reg[19]_0\(2),
      I3 => \pwm_out[5]_INST_0_i_8_0\(18),
      I4 => effective_value(19),
      I5 => duty_cycle(19),
      O => \pwm_out[5]_INST_0_i_13_n_0\
    );
\pwm_out[5]_INST_0_i_130\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[5]_INST_0_i_8_0\(1),
      I1 => \^o\(1),
      I2 => effective_value1,
      O => effective_value(1)
    );
\pwm_out[5]_INST_0_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[7]_0\(3),
      I2 => \pwm_out[5]_INST_0_i_8_0\(7),
      I3 => duty_cycle(7),
      O => \pwm_out[5]_INST_0_i_131_n_0\
    );
\pwm_out[5]_INST_0_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[7]_0\(1),
      I2 => \pwm_out[5]_INST_0_i_8_0\(5),
      I3 => duty_cycle(5),
      O => \pwm_out[5]_INST_0_i_132_n_0\
    );
\pwm_out[5]_INST_0_i_133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^o\(3),
      I2 => \pwm_out[5]_INST_0_i_8_0\(3),
      I3 => duty_cycle(3),
      O => \pwm_out[5]_INST_0_i_133_n_0\
    );
\pwm_out[5]_INST_0_i_134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^o\(1),
      I2 => \pwm_out[5]_INST_0_i_8_0\(1),
      I3 => duty_cycle(1),
      O => \pwm_out[5]_INST_0_i_134_n_0\
    );
\pwm_out[5]_INST_0_i_135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(15),
      I1 => O13(13),
      O => \pwm_out[5]_INST_0_i_135_n_0\
    );
\pwm_out[5]_INST_0_i_136\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(14),
      I1 => O13(12),
      O => \pwm_out[5]_INST_0_i_136_n_0\
    );
\pwm_out[5]_INST_0_i_137\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(13),
      I1 => O13(11),
      O => \pwm_out[5]_INST_0_i_137_n_0\
    );
\pwm_out[5]_INST_0_i_138\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(12),
      I1 => O13(10),
      O => \pwm_out[5]_INST_0_i_138_n_0\
    );
\pwm_out[5]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(16),
      I1 => effective_value1,
      I2 => \^counter_reg[19]_0\(0),
      I3 => \pwm_out[5]_INST_0_i_8_0\(16),
      I4 => effective_value(17),
      I5 => duty_cycle(17),
      O => \pwm_out[5]_INST_0_i_14_n_0\
    );
\pwm_out[5]_INST_0_i_143\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(11),
      I1 => O13(9),
      O => \pwm_out[5]_INST_0_i_143_n_0\
    );
\pwm_out[5]_INST_0_i_144\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(10),
      I1 => O13(8),
      O => \pwm_out[5]_INST_0_i_144_n_0\
    );
\pwm_out[5]_INST_0_i_145\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(9),
      I1 => O13(7),
      O => \pwm_out[5]_INST_0_i_145_n_0\
    );
\pwm_out[5]_INST_0_i_146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(8),
      I1 => O13(6),
      O => \pwm_out[5]_INST_0_i_146_n_0\
    );
\pwm_out[5]_INST_0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(22),
      I1 => \pwm_out[5]_INST_0_i_8_0\(22),
      I2 => \^counter_reg[23]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[5]_INST_0_i_47_n_0\,
      O => \pwm_out[5]_INST_0_i_15_n_0\
    );
\pwm_out[5]_INST_0_i_159\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[5]_INST_0_i_159_n_0\,
      CO(2) => \pwm_out[5]_INST_0_i_159_n_1\,
      CO(1) => \pwm_out[5]_INST_0_i_159_n_2\,
      CO(0) => \pwm_out[5]_INST_0_i_159_n_3\,
      CYINIT => '1',
      DI(3) => \pwm_out[5]_INST_0_i_198_n_0\,
      DI(2) => \pwm_out[5]_INST_0_i_199_n_0\,
      DI(1) => \pwm_out[5]_INST_0_i_200_n_0\,
      DI(0) => \pwm_out[5]_INST_0_i_201_n_0\,
      O(3 downto 0) => \NLW_pwm_out[5]_INST_0_i_159_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[5]_INST_0_i_202_n_0\,
      S(2) => \pwm_out[5]_INST_0_i_203_n_0\,
      S(1) => \pwm_out[5]_INST_0_i_204_n_0\,
      S(0) => \pwm_out[5]_INST_0_i_205_n_0\
    );
\pwm_out[5]_INST_0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(20),
      I1 => \pwm_out[5]_INST_0_i_8_0\(20),
      I2 => \^counter_reg[23]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[5]_INST_0_i_48_n_0\,
      O => \pwm_out[5]_INST_0_i_16_n_0\
    );
\pwm_out[5]_INST_0_i_160\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[15]_0\(2),
      I1 => period(14),
      I2 => period(15),
      I3 => \^counter_reg[15]_0\(3),
      O => \pwm_out[5]_INST_0_i_160_n_0\
    );
\pwm_out[5]_INST_0_i_161\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[15]_0\(0),
      I1 => period(12),
      I2 => period(13),
      I3 => \^counter_reg[15]_0\(1),
      O => \pwm_out[5]_INST_0_i_161_n_0\
    );
\pwm_out[5]_INST_0_i_162\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[11]_0\(2),
      I1 => period(10),
      I2 => period(11),
      I3 => \^counter_reg[11]_0\(3),
      O => \pwm_out[5]_INST_0_i_162_n_0\
    );
\pwm_out[5]_INST_0_i_163\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[11]_0\(0),
      I1 => period(8),
      I2 => period(9),
      I3 => \^counter_reg[11]_0\(1),
      O => \pwm_out[5]_INST_0_i_163_n_0\
    );
\pwm_out[5]_INST_0_i_164\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[15]_0\(2),
      I1 => period(14),
      I2 => \^counter_reg[15]_0\(3),
      I3 => period(15),
      O => \pwm_out[5]_INST_0_i_164_n_0\
    );
\pwm_out[5]_INST_0_i_165\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[15]_0\(0),
      I1 => period(12),
      I2 => \^counter_reg[15]_0\(1),
      I3 => period(13),
      O => \pwm_out[5]_INST_0_i_165_n_0\
    );
\pwm_out[5]_INST_0_i_166\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[11]_0\(2),
      I1 => period(10),
      I2 => \^counter_reg[11]_0\(3),
      I3 => period(11),
      O => \pwm_out[5]_INST_0_i_166_n_0\
    );
\pwm_out[5]_INST_0_i_167\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[11]_0\(0),
      I1 => period(8),
      I2 => \^counter_reg[11]_0\(1),
      I3 => period(9),
      O => \pwm_out[5]_INST_0_i_167_n_0\
    );
\pwm_out[5]_INST_0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(18),
      I1 => \pwm_out[5]_INST_0_i_8_0\(18),
      I2 => \^counter_reg[19]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[5]_INST_0_i_49_n_0\,
      O => \pwm_out[5]_INST_0_i_17_n_0\
    );
\pwm_out[5]_INST_0_i_172\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(7),
      I1 => O13(5),
      O => \pwm_out[5]_INST_0_i_172_n_0\
    );
\pwm_out[5]_INST_0_i_173\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(6),
      I1 => O13(4),
      O => \pwm_out[5]_INST_0_i_173_n_0\
    );
\pwm_out[5]_INST_0_i_174\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(5),
      I1 => O13(3),
      O => \pwm_out[5]_INST_0_i_174_n_0\
    );
\pwm_out[5]_INST_0_i_175\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(4),
      I1 => O13(2),
      O => \pwm_out[5]_INST_0_i_175_n_0\
    );
\pwm_out[5]_INST_0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(16),
      I1 => \pwm_out[5]_INST_0_i_8_0\(16),
      I2 => \^counter_reg[19]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[5]_INST_0_i_50_n_0\,
      O => \pwm_out[5]_INST_0_i_18_n_0\
    );
\pwm_out[5]_INST_0_i_180\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(3),
      I1 => O13(1),
      O => \pwm_out[5]_INST_0_i_180_n_0\
    );
\pwm_out[5]_INST_0_i_181\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(2),
      I1 => O13(0),
      O => \pwm_out[5]_INST_0_i_181_n_0\
    );
\pwm_out[5]_INST_0_i_182\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(1),
      I1 => phase(1),
      O => \pwm_out[5]_INST_0_i_182_n_0\
    );
\pwm_out[5]_INST_0_i_183\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(0),
      I1 => phase(0),
      O => \pwm_out[5]_INST_0_i_183_n_0\
    );
\pwm_out[5]_INST_0_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[5]_INST_0_i_23_n_0\,
      CO(3 downto 2) => \NLW_pwm_out[5]_INST_0_i_19_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pwm_out[5]_INST_0_i_19_n_2\,
      CO(0) => \pwm_out[5]_INST_0_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => counter_reg(29 downto 28),
      O(3) => \NLW_pwm_out[5]_INST_0_i_19_O_UNCONNECTED\(3),
      O(2 downto 0) => \^counter_reg[29]_0\(2 downto 0),
      S(3) => '0',
      S(2) => \pwm_out[5]_INST_0_i_51_n_0\,
      S(1) => \pwm_out[5]_INST_0_i_52_n_0\,
      S(0) => \pwm_out[5]_INST_0_i_53_n_0\
    );
\pwm_out[5]_INST_0_i_198\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => period(6),
      I2 => period(7),
      I3 => \^counter_reg[7]_0\(3),
      O => \pwm_out[5]_INST_0_i_198_n_0\
    );
\pwm_out[5]_INST_0_i_199\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[7]_0\(0),
      I1 => period(4),
      I2 => period(5),
      I3 => \^counter_reg[7]_0\(1),
      O => \pwm_out[5]_INST_0_i_199_n_0\
    );
\pwm_out[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AFF0022000A0022"
    )
        port map (
      I0 => duty_cycle(30),
      I1 => \^counter_reg[29]_0\(2),
      I2 => effective_value0(30),
      I3 => duty_cycle(31),
      I4 => effective_value1,
      I5 => effective_value0(31),
      O => \pwm_out[5]_INST_0_i_2_n_0\
    );
\pwm_out[5]_INST_0_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[5]_INST_0_i_7_0\(0),
      CO(3) => \NLW_pwm_out[5]_INST_0_i_20_CO_UNCONNECTED\(3),
      CO(2) => \pwm_out[5]_INST_0_i_20_n_1\,
      CO(1) => \pwm_out[5]_INST_0_i_20_n_2\,
      CO(0) => \pwm_out[5]_INST_0_i_20_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^counter_reg[29]_0\(2 downto 0),
      O(3 downto 0) => effective_value0(31 downto 28),
      S(3 downto 0) => \pwm_out[5]_INST_0_i_7_1\(3 downto 0)
    );
\pwm_out[5]_INST_0_i_200\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o\(2),
      I1 => period(2),
      I2 => period(3),
      I3 => \^o\(3),
      O => \pwm_out[5]_INST_0_i_200_n_0\
    );
\pwm_out[5]_INST_0_i_201\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o\(0),
      I1 => period(0),
      I2 => period(1),
      I3 => \^o\(1),
      O => \pwm_out[5]_INST_0_i_201_n_0\
    );
\pwm_out[5]_INST_0_i_202\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => period(6),
      I2 => \^counter_reg[7]_0\(3),
      I3 => period(7),
      O => \pwm_out[5]_INST_0_i_202_n_0\
    );
\pwm_out[5]_INST_0_i_203\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[7]_0\(0),
      I1 => period(4),
      I2 => \^counter_reg[7]_0\(1),
      I3 => period(5),
      O => \pwm_out[5]_INST_0_i_203_n_0\
    );
\pwm_out[5]_INST_0_i_204\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o\(2),
      I1 => period(2),
      I2 => \^o\(3),
      I3 => period(3),
      O => \pwm_out[5]_INST_0_i_204_n_0\
    );
\pwm_out[5]_INST_0_i_205\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o\(0),
      I1 => period(0),
      I2 => \^o\(1),
      I3 => period(1),
      O => \pwm_out[5]_INST_0_i_205_n_0\
    );
\pwm_out[5]_INST_0_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[5]_INST_0_i_58_n_0\,
      CO(3) => effective_value1,
      CO(2) => \pwm_out[5]_INST_0_i_21_n_1\,
      CO(1) => \pwm_out[5]_INST_0_i_21_n_2\,
      CO(0) => \pwm_out[5]_INST_0_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \pwm_out[5]_INST_0_i_82_0\(1 downto 0),
      DI(1) => \pwm_out[5]_INST_0_i_61_n_0\,
      DI(0) => \pwm_out[5]_INST_0_i_62_n_0\,
      O(3 downto 0) => \NLW_pwm_out[5]_INST_0_i_21_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \pwm_out[5]_INST_0_i_82_1\(1 downto 0),
      S(1) => \pwm_out[5]_INST_0_i_65_n_0\,
      S(0) => \pwm_out[5]_INST_0_i_66_n_0\
    );
\pwm_out[5]_INST_0_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(29),
      I1 => \^counter_reg[29]_0\(1),
      I2 => effective_value1,
      O => effective_value(29)
    );
\pwm_out[5]_INST_0_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[5]_INST_0_i_39_n_0\,
      CO(3) => \pwm_out[5]_INST_0_i_23_n_0\,
      CO(2) => \pwm_out[5]_INST_0_i_23_n_1\,
      CO(1) => \pwm_out[5]_INST_0_i_23_n_2\,
      CO(0) => \pwm_out[5]_INST_0_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(27 downto 24),
      O(3 downto 0) => \^counter_reg[27]_0\(3 downto 0),
      S(3) => \pwm_out[5]_INST_0_i_67_n_0\,
      S(2) => \pwm_out[5]_INST_0_i_68_n_0\,
      S(1) => \pwm_out[5]_INST_0_i_69_n_0\,
      S(0) => \pwm_out[5]_INST_0_i_70_n_0\
    );
\pwm_out[5]_INST_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[5]_INST_0_i_8_0\(27),
      I1 => \^counter_reg[27]_0\(3),
      I2 => effective_value1,
      O => effective_value(27)
    );
\pwm_out[5]_INST_0_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[5]_INST_0_i_8_0\(25),
      I1 => \^counter_reg[27]_0\(1),
      I2 => effective_value1,
      O => effective_value(25)
    );
\pwm_out[5]_INST_0_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[29]_0\(1),
      I2 => effective_value0(29),
      I3 => duty_cycle(29),
      O => \pwm_out[5]_INST_0_i_27_n_0\
    );
\pwm_out[5]_INST_0_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[27]_0\(3),
      I2 => \pwm_out[5]_INST_0_i_8_0\(27),
      I3 => duty_cycle(27),
      O => \pwm_out[5]_INST_0_i_28_n_0\
    );
\pwm_out[5]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[27]_0\(1),
      I2 => \pwm_out[5]_INST_0_i_8_0\(25),
      I3 => duty_cycle(25),
      O => \pwm_out[5]_INST_0_i_29_n_0\
    );
\pwm_out[5]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(28),
      I1 => effective_value1,
      I2 => \^counter_reg[29]_0\(0),
      I3 => effective_value0(28),
      I4 => effective_value(29),
      I5 => duty_cycle(29),
      O => \pwm_out[5]_INST_0_i_3_n_0\
    );
\pwm_out[5]_INST_0_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[5]_INST_0_i_30_n_0\,
      CO(2) => \pwm_out[5]_INST_0_i_30_n_1\,
      CO(1) => \pwm_out[5]_INST_0_i_30_n_2\,
      CO(0) => \pwm_out[5]_INST_0_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[5]_INST_0_i_75_n_0\,
      DI(2) => \pwm_out[5]_INST_0_i_76_n_0\,
      DI(1) => \pwm_out[5]_INST_0_i_77_n_0\,
      DI(0) => \pwm_out[5]_INST_0_i_78_n_0\,
      O(3 downto 0) => \NLW_pwm_out[5]_INST_0_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[5]_INST_0_i_79_n_0\,
      S(2) => \pwm_out[5]_INST_0_i_80_n_0\,
      S(1) => \pwm_out[5]_INST_0_i_81_n_0\,
      S(0) => \pwm_out[5]_INST_0_i_82_n_0\
    );
\pwm_out[5]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(14),
      I1 => effective_value1,
      I2 => \^counter_reg[15]_0\(2),
      I3 => \pwm_out[5]_INST_0_i_8_0\(14),
      I4 => effective_value(15),
      I5 => duty_cycle(15),
      O => \pwm_out[5]_INST_0_i_31_n_0\
    );
\pwm_out[5]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(12),
      I1 => effective_value1,
      I2 => \^counter_reg[15]_0\(0),
      I3 => \pwm_out[5]_INST_0_i_8_0\(12),
      I4 => effective_value(13),
      I5 => duty_cycle(13),
      O => \pwm_out[5]_INST_0_i_32_n_0\
    );
\pwm_out[5]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(10),
      I1 => effective_value1,
      I2 => \^counter_reg[11]_0\(2),
      I3 => \pwm_out[5]_INST_0_i_8_0\(10),
      I4 => effective_value(11),
      I5 => duty_cycle(11),
      O => \pwm_out[5]_INST_0_i_33_n_0\
    );
\pwm_out[5]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(8),
      I1 => effective_value1,
      I2 => \^counter_reg[11]_0\(0),
      I3 => \pwm_out[5]_INST_0_i_8_0\(8),
      I4 => effective_value(9),
      I5 => duty_cycle(9),
      O => \pwm_out[5]_INST_0_i_34_n_0\
    );
\pwm_out[5]_INST_0_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(14),
      I1 => \pwm_out[5]_INST_0_i_8_0\(14),
      I2 => \^counter_reg[15]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[5]_INST_0_i_91_n_0\,
      O => \pwm_out[5]_INST_0_i_35_n_0\
    );
\pwm_out[5]_INST_0_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(12),
      I1 => \pwm_out[5]_INST_0_i_8_0\(12),
      I2 => \^counter_reg[15]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[5]_INST_0_i_92_n_0\,
      O => \pwm_out[5]_INST_0_i_36_n_0\
    );
\pwm_out[5]_INST_0_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(10),
      I1 => \pwm_out[5]_INST_0_i_8_0\(10),
      I2 => \^counter_reg[11]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[5]_INST_0_i_93_n_0\,
      O => \pwm_out[5]_INST_0_i_37_n_0\
    );
\pwm_out[5]_INST_0_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(8),
      I1 => \pwm_out[5]_INST_0_i_8_0\(8),
      I2 => \^counter_reg[11]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[5]_INST_0_i_94_n_0\,
      O => \pwm_out[5]_INST_0_i_38_n_0\
    );
\pwm_out[5]_INST_0_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[5]_INST_0_i_43_n_0\,
      CO(3) => \pwm_out[5]_INST_0_i_39_n_0\,
      CO(2) => \pwm_out[5]_INST_0_i_39_n_1\,
      CO(1) => \pwm_out[5]_INST_0_i_39_n_2\,
      CO(0) => \pwm_out[5]_INST_0_i_39_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(23 downto 20),
      O(3 downto 0) => \^counter_reg[23]_0\(3 downto 0),
      S(3) => \pwm_out[5]_INST_0_i_95_n_0\,
      S(2) => \pwm_out[5]_INST_0_i_96_n_0\,
      S(1) => \pwm_out[5]_INST_0_i_97_n_0\,
      S(0) => \pwm_out[5]_INST_0_i_98_n_0\
    );
\pwm_out[5]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(26),
      I1 => effective_value1,
      I2 => \^counter_reg[27]_0\(2),
      I3 => \pwm_out[5]_INST_0_i_8_0\(26),
      I4 => effective_value(27),
      I5 => duty_cycle(27),
      O => \pwm_out[5]_INST_0_i_4_n_0\
    );
\pwm_out[5]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[5]_INST_0_i_8_0\(23),
      I1 => \^counter_reg[23]_0\(3),
      I2 => effective_value1,
      O => effective_value(23)
    );
\pwm_out[5]_INST_0_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[5]_INST_0_i_8_0\(21),
      I1 => \^counter_reg[23]_0\(1),
      I2 => effective_value1,
      O => effective_value(21)
    );
\pwm_out[5]_INST_0_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[5]_INST_0_i_83_n_0\,
      CO(3) => \pwm_out[5]_INST_0_i_43_n_0\,
      CO(2) => \pwm_out[5]_INST_0_i_43_n_1\,
      CO(1) => \pwm_out[5]_INST_0_i_43_n_2\,
      CO(0) => \pwm_out[5]_INST_0_i_43_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(19 downto 16),
      O(3 downto 0) => \^counter_reg[19]_0\(3 downto 0),
      S(3) => \pwm_out[5]_INST_0_i_103_n_0\,
      S(2) => \pwm_out[5]_INST_0_i_104_n_0\,
      S(1) => \pwm_out[5]_INST_0_i_105_n_0\,
      S(0) => \pwm_out[5]_INST_0_i_106_n_0\
    );
\pwm_out[5]_INST_0_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[5]_INST_0_i_8_0\(19),
      I1 => \^counter_reg[19]_0\(3),
      I2 => effective_value1,
      O => effective_value(19)
    );
\pwm_out[5]_INST_0_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[5]_INST_0_i_8_0\(17),
      I1 => \^counter_reg[19]_0\(1),
      I2 => effective_value1,
      O => effective_value(17)
    );
\pwm_out[5]_INST_0_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[23]_0\(3),
      I2 => \pwm_out[5]_INST_0_i_8_0\(23),
      I3 => duty_cycle(23),
      O => \pwm_out[5]_INST_0_i_47_n_0\
    );
\pwm_out[5]_INST_0_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[23]_0\(1),
      I2 => \pwm_out[5]_INST_0_i_8_0\(21),
      I3 => duty_cycle(21),
      O => \pwm_out[5]_INST_0_i_48_n_0\
    );
\pwm_out[5]_INST_0_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[19]_0\(3),
      I2 => \pwm_out[5]_INST_0_i_8_0\(19),
      I3 => duty_cycle(19),
      O => \pwm_out[5]_INST_0_i_49_n_0\
    );
\pwm_out[5]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(24),
      I1 => effective_value1,
      I2 => \^counter_reg[27]_0\(0),
      I3 => \pwm_out[5]_INST_0_i_8_0\(24),
      I4 => effective_value(25),
      I5 => duty_cycle(25),
      O => \pwm_out[5]_INST_0_i_5_n_0\
    );
\pwm_out[5]_INST_0_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[19]_0\(1),
      I2 => \pwm_out[5]_INST_0_i_8_0\(17),
      I3 => duty_cycle(17),
      O => \pwm_out[5]_INST_0_i_50_n_0\
    );
\pwm_out[5]_INST_0_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(30),
      I1 => O13(28),
      O => \pwm_out[5]_INST_0_i_51_n_0\
    );
\pwm_out[5]_INST_0_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(29),
      I1 => O13(27),
      O => \pwm_out[5]_INST_0_i_52_n_0\
    );
\pwm_out[5]_INST_0_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(28),
      I1 => O13(26),
      O => \pwm_out[5]_INST_0_i_53_n_0\
    );
\pwm_out[5]_INST_0_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[5]_INST_0_i_113_n_0\,
      CO(3) => \pwm_out[5]_INST_0_i_58_n_0\,
      CO(2) => \pwm_out[5]_INST_0_i_58_n_1\,
      CO(1) => \pwm_out[5]_INST_0_i_58_n_2\,
      CO(0) => \pwm_out[5]_INST_0_i_58_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[5]_INST_0_i_114_n_0\,
      DI(2) => \pwm_out[5]_INST_0_i_115_n_0\,
      DI(1) => \pwm_out[5]_INST_0_i_116_n_0\,
      DI(0) => \pwm_out[5]_INST_0_i_117_n_0\,
      O(3 downto 0) => \NLW_pwm_out[5]_INST_0_i_58_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[5]_INST_0_i_118_n_0\,
      S(2) => \pwm_out[5]_INST_0_i_119_n_0\,
      S(1) => \pwm_out[5]_INST_0_i_120_n_0\,
      S(0) => \pwm_out[5]_INST_0_i_121_n_0\
    );
\pwm_out[5]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9900000000A599A5"
    )
        port map (
      I0 => duty_cycle(30),
      I1 => effective_value0(30),
      I2 => \^counter_reg[29]_0\(2),
      I3 => effective_value1,
      I4 => effective_value0(31),
      I5 => duty_cycle(31),
      O => \pwm_out[5]_INST_0_i_6_n_0\
    );
\pwm_out[5]_INST_0_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[27]_0\(2),
      I1 => period(26),
      I2 => period(27),
      I3 => \^counter_reg[27]_0\(3),
      O => \pwm_out[5]_INST_0_i_61_n_0\
    );
\pwm_out[5]_INST_0_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[27]_0\(0),
      I1 => period(24),
      I2 => period(25),
      I3 => \^counter_reg[27]_0\(1),
      O => \pwm_out[5]_INST_0_i_62_n_0\
    );
\pwm_out[5]_INST_0_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[27]_0\(2),
      I1 => period(26),
      I2 => \^counter_reg[27]_0\(3),
      I3 => period(27),
      O => \pwm_out[5]_INST_0_i_65_n_0\
    );
\pwm_out[5]_INST_0_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[27]_0\(0),
      I1 => period(24),
      I2 => \^counter_reg[27]_0\(1),
      I3 => period(25),
      O => \pwm_out[5]_INST_0_i_66_n_0\
    );
\pwm_out[5]_INST_0_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(27),
      I1 => O13(25),
      O => \pwm_out[5]_INST_0_i_67_n_0\
    );
\pwm_out[5]_INST_0_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(26),
      I1 => O13(24),
      O => \pwm_out[5]_INST_0_i_68_n_0\
    );
\pwm_out[5]_INST_0_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(25),
      I1 => O13(23),
      O => \pwm_out[5]_INST_0_i_69_n_0\
    );
\pwm_out[5]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(28),
      I1 => effective_value0(28),
      I2 => \^counter_reg[29]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[5]_INST_0_i_27_n_0\,
      O => \pwm_out[5]_INST_0_i_7_n_0\
    );
\pwm_out[5]_INST_0_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(24),
      I1 => O13(22),
      O => \pwm_out[5]_INST_0_i_70_n_0\
    );
\pwm_out[5]_INST_0_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(6),
      I1 => effective_value1,
      I2 => \^counter_reg[7]_0\(2),
      I3 => \pwm_out[5]_INST_0_i_8_0\(6),
      I4 => effective_value(7),
      I5 => duty_cycle(7),
      O => \pwm_out[5]_INST_0_i_75_n_0\
    );
\pwm_out[5]_INST_0_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(4),
      I1 => effective_value1,
      I2 => \^counter_reg[7]_0\(0),
      I3 => \pwm_out[5]_INST_0_i_8_0\(4),
      I4 => effective_value(5),
      I5 => duty_cycle(5),
      O => \pwm_out[5]_INST_0_i_76_n_0\
    );
\pwm_out[5]_INST_0_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(2),
      I1 => effective_value1,
      I2 => \^o\(2),
      I3 => \pwm_out[5]_INST_0_i_8_0\(2),
      I4 => effective_value(3),
      I5 => duty_cycle(3),
      O => \pwm_out[5]_INST_0_i_77_n_0\
    );
\pwm_out[5]_INST_0_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(0),
      I1 => effective_value1,
      I2 => \^o\(0),
      I3 => \pwm_out[5]_INST_0_i_8_0\(0),
      I4 => effective_value(1),
      I5 => duty_cycle(1),
      O => \pwm_out[5]_INST_0_i_78_n_0\
    );
\pwm_out[5]_INST_0_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(6),
      I1 => \pwm_out[5]_INST_0_i_8_0\(6),
      I2 => \^counter_reg[7]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[5]_INST_0_i_131_n_0\,
      O => \pwm_out[5]_INST_0_i_79_n_0\
    );
\pwm_out[5]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(26),
      I1 => \pwm_out[5]_INST_0_i_8_0\(26),
      I2 => \^counter_reg[27]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[5]_INST_0_i_28_n_0\,
      O => \pwm_out[5]_INST_0_i_8_n_0\
    );
\pwm_out[5]_INST_0_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(4),
      I1 => \pwm_out[5]_INST_0_i_8_0\(4),
      I2 => \^counter_reg[7]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[5]_INST_0_i_132_n_0\,
      O => \pwm_out[5]_INST_0_i_80_n_0\
    );
\pwm_out[5]_INST_0_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(2),
      I1 => \pwm_out[5]_INST_0_i_8_0\(2),
      I2 => \^o\(2),
      I3 => effective_value1,
      I4 => \pwm_out[5]_INST_0_i_133_n_0\,
      O => \pwm_out[5]_INST_0_i_81_n_0\
    );
\pwm_out[5]_INST_0_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(0),
      I1 => \pwm_out[5]_INST_0_i_8_0\(0),
      I2 => \^o\(0),
      I3 => effective_value1,
      I4 => \pwm_out[5]_INST_0_i_134_n_0\,
      O => \pwm_out[5]_INST_0_i_82_n_0\
    );
\pwm_out[5]_INST_0_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[5]_INST_0_i_87_n_0\,
      CO(3) => \pwm_out[5]_INST_0_i_83_n_0\,
      CO(2) => \pwm_out[5]_INST_0_i_83_n_1\,
      CO(1) => \pwm_out[5]_INST_0_i_83_n_2\,
      CO(0) => \pwm_out[5]_INST_0_i_83_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(15 downto 12),
      O(3 downto 0) => \^counter_reg[15]_0\(3 downto 0),
      S(3) => \pwm_out[5]_INST_0_i_135_n_0\,
      S(2) => \pwm_out[5]_INST_0_i_136_n_0\,
      S(1) => \pwm_out[5]_INST_0_i_137_n_0\,
      S(0) => \pwm_out[5]_INST_0_i_138_n_0\
    );
\pwm_out[5]_INST_0_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[5]_INST_0_i_8_0\(15),
      I1 => \^counter_reg[15]_0\(3),
      I2 => effective_value1,
      O => effective_value(15)
    );
\pwm_out[5]_INST_0_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[5]_INST_0_i_8_0\(13),
      I1 => \^counter_reg[15]_0\(1),
      I2 => effective_value1,
      O => effective_value(13)
    );
\pwm_out[5]_INST_0_i_87\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[5]_INST_0_i_123_n_0\,
      CO(3) => \pwm_out[5]_INST_0_i_87_n_0\,
      CO(2) => \pwm_out[5]_INST_0_i_87_n_1\,
      CO(1) => \pwm_out[5]_INST_0_i_87_n_2\,
      CO(0) => \pwm_out[5]_INST_0_i_87_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(11 downto 8),
      O(3 downto 0) => \^counter_reg[11]_0\(3 downto 0),
      S(3) => \pwm_out[5]_INST_0_i_143_n_0\,
      S(2) => \pwm_out[5]_INST_0_i_144_n_0\,
      S(1) => \pwm_out[5]_INST_0_i_145_n_0\,
      S(0) => \pwm_out[5]_INST_0_i_146_n_0\
    );
\pwm_out[5]_INST_0_i_89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[5]_INST_0_i_8_0\(11),
      I1 => \^counter_reg[11]_0\(3),
      I2 => effective_value1,
      O => effective_value(11)
    );
\pwm_out[5]_INST_0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(24),
      I1 => \pwm_out[5]_INST_0_i_8_0\(24),
      I2 => \^counter_reg[27]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[5]_INST_0_i_29_n_0\,
      O => \pwm_out[5]_INST_0_i_9_n_0\
    );
\pwm_out[5]_INST_0_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[5]_INST_0_i_8_0\(9),
      I1 => \^counter_reg[11]_0\(1),
      I2 => effective_value1,
      O => effective_value(9)
    );
\pwm_out[5]_INST_0_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[15]_0\(3),
      I2 => \pwm_out[5]_INST_0_i_8_0\(15),
      I3 => duty_cycle(15),
      O => \pwm_out[5]_INST_0_i_91_n_0\
    );
\pwm_out[5]_INST_0_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[15]_0\(1),
      I2 => \pwm_out[5]_INST_0_i_8_0\(13),
      I3 => duty_cycle(13),
      O => \pwm_out[5]_INST_0_i_92_n_0\
    );
\pwm_out[5]_INST_0_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[11]_0\(3),
      I2 => \pwm_out[5]_INST_0_i_8_0\(11),
      I3 => duty_cycle(11),
      O => \pwm_out[5]_INST_0_i_93_n_0\
    );
\pwm_out[5]_INST_0_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[11]_0\(1),
      I2 => \pwm_out[5]_INST_0_i_8_0\(9),
      I3 => duty_cycle(9),
      O => \pwm_out[5]_INST_0_i_94_n_0\
    );
\pwm_out[5]_INST_0_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(23),
      I1 => O13(21),
      O => \pwm_out[5]_INST_0_i_95_n_0\
    );
\pwm_out[5]_INST_0_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(22),
      I1 => O13(20),
      O => \pwm_out[5]_INST_0_i_96_n_0\
    );
\pwm_out[5]_INST_0_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(21),
      I1 => O13(19),
      O => \pwm_out[5]_INST_0_i_97_n_0\
    );
\pwm_out[5]_INST_0_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(20),
      I1 => O13(18),
      O => \pwm_out[5]_INST_0_i_98_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sodar19_pwm_top_0_1_pwm_generator_14 is
  port (
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[20]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[24]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[28]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[29]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pwm_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    period : in STD_LOGIC_VECTOR ( 29 downto 0 );
    phase : in STD_LOGIC_VECTOR ( 0 to 0 );
    duty_cycle : in STD_LOGIC_VECTOR ( 31 downto 0 );
    minusOp_21 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O14 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \pwm_out[6]_INST_0_i_82_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[6]_INST_0_i_82_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[6]_INST_0_i_82_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[6]_INST_0_i_84_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[6]_INST_0_i_39_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[6]_INST_0_i_37_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[6]_INST_0_i_18_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[6]_INST_0_i_16_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[6]_INST_0_i_9_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[6]_INST_0_i_7_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sodar19_pwm_top_0_1_pwm_generator_14 : entity is "pwm_generator";
end sodar19_pwm_top_0_1_pwm_generator_14;

architecture STRUCTURE of sodar19_pwm_top_0_1_pwm_generator_14 is
  signal \^o\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal clear : STD_LOGIC;
  signal \counter[0]_i_10__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_11__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_12__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_14__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_15__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_16__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_17__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_18__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_19__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_20__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_21__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_26__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_27__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_28__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_29__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_30__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_31__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_32__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_33__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_47__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_48__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_49__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_50__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_51__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_52__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_53__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_54__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_6__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_7__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_8__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_9__5_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter_reg[0]_i_13__5_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__5_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__5_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__5_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__5_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__5_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__5_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__5_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__5_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__5_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__5_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__5_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__5_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__5_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__5_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__5_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__5_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__5_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__5_n_7\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__5_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__5_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__5_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__5_n_3\ : STD_LOGIC;
  signal \^counter_reg[12]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[12]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__5_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__5_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__5_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__5_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__5_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__5_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__5_n_7\ : STD_LOGIC;
  signal \^counter_reg[16]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[16]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__5_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__5_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__5_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__5_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__5_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__5_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__5_n_7\ : STD_LOGIC;
  signal \^counter_reg[20]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[20]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__5_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__5_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__5_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__5_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__5_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__5_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__5_n_7\ : STD_LOGIC;
  signal \^counter_reg[24]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[24]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__5_n_1\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__5_n_2\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__5_n_3\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__5_n_4\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__5_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__5_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__5_n_7\ : STD_LOGIC;
  signal \^counter_reg[28]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[28]_i_1__5_n_1\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__5_n_2\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__5_n_3\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__5_n_4\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__5_n_5\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__5_n_6\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__5_n_7\ : STD_LOGIC;
  signal \^counter_reg[29]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \counter_reg[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__5_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__5_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__5_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__5_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__5_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__5_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__5_n_7\ : STD_LOGIC;
  signal \^counter_reg[8]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__5_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__5_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__5_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__5_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__5_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__5_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__5_n_7\ : STD_LOGIC;
  signal effective_value : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal effective_value0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal effective_value1 : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_10_n_1\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_10_n_2\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_10_n_3\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_111_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_116_n_1\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_116_n_2\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_116_n_3\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_121_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_122_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_123_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_124_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_127_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_127_n_1\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_127_n_2\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_127_n_3\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_129_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_129_n_1\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_129_n_2\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_129_n_3\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_131_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_131_n_1\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_131_n_2\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_131_n_3\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_134_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_137_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_142_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_143_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_144_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_145_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_150_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_151_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_152_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_153_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_158_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_158_n_1\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_158_n_2\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_158_n_3\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_159_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_160_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_161_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_162_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_163_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_164_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_165_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_166_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_179_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_180_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_181_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_182_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_183_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_186_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_187_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_198_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_199_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_19_n_3\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_200_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_201_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_202_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_203_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_204_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_205_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_20_n_1\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_20_n_2\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_20_n_3\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_21_n_1\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_21_n_2\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_21_n_3\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_22_n_1\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_22_n_2\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_22_n_3\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_24_n_1\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_24_n_2\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_24_n_3\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_26_n_1\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_26_n_2\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_26_n_3\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_31_n_1\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_31_n_2\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_31_n_3\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_40_n_1\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_40_n_2\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_40_n_3\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_42_n_1\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_42_n_2\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_42_n_3\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_44_n_1\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_44_n_2\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_44_n_3\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_46_n_1\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_46_n_2\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_46_n_3\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_58_n_1\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_58_n_2\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_58_n_3\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_85_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_86_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_87_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_87_n_1\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_87_n_2\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_87_n_3\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_89_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_89_n_1\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_89_n_2\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_89_n_3\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_91_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_91_n_1\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_91_n_2\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_91_n_3\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_93_n_1\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_93_n_2\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_93_n_3\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_n_1\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_n_2\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_n_3\ : STD_LOGIC;
  signal \NLW_counter_reg[0]_i_13__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_1__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_25__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_3__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[28]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[6]_INST_0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[6]_INST_0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[6]_INST_0_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[6]_INST_0_i_116_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[6]_INST_0_i_129_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_pwm_out[6]_INST_0_i_158_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[6]_INST_0_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_pwm_out[6]_INST_0_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pwm_out[6]_INST_0_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[6]_INST_0_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[6]_INST_0_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[6]_INST_0_i_58_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pwm_out[6]_INST_0_i_128\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \pwm_out[6]_INST_0_i_130\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \pwm_out[6]_INST_0_i_132\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \pwm_out[6]_INST_0_i_133\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \pwm_out[6]_INST_0_i_134\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \pwm_out[6]_INST_0_i_135\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \pwm_out[6]_INST_0_i_136\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \pwm_out[6]_INST_0_i_137\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \pwm_out[6]_INST_0_i_23\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \pwm_out[6]_INST_0_i_25\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \pwm_out[6]_INST_0_i_27\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \pwm_out[6]_INST_0_i_28\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \pwm_out[6]_INST_0_i_29\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \pwm_out[6]_INST_0_i_30\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \pwm_out[6]_INST_0_i_41\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \pwm_out[6]_INST_0_i_43\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \pwm_out[6]_INST_0_i_45\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \pwm_out[6]_INST_0_i_47\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \pwm_out[6]_INST_0_i_48\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \pwm_out[6]_INST_0_i_49\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \pwm_out[6]_INST_0_i_50\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \pwm_out[6]_INST_0_i_51\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \pwm_out[6]_INST_0_i_88\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \pwm_out[6]_INST_0_i_90\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \pwm_out[6]_INST_0_i_92\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \pwm_out[6]_INST_0_i_94\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \pwm_out[6]_INST_0_i_95\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \pwm_out[6]_INST_0_i_96\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \pwm_out[6]_INST_0_i_97\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \pwm_out[6]_INST_0_i_98\ : label is "soft_lutpair226";
begin
  O(2 downto 0) <= \^o\(2 downto 0);
  \counter_reg[12]_0\(3 downto 0) <= \^counter_reg[12]_0\(3 downto 0);
  \counter_reg[16]_0\(3 downto 0) <= \^counter_reg[16]_0\(3 downto 0);
  \counter_reg[20]_0\(3 downto 0) <= \^counter_reg[20]_0\(3 downto 0);
  \counter_reg[24]_0\(3 downto 0) <= \^counter_reg[24]_0\(3 downto 0);
  \counter_reg[28]_0\(3 downto 0) <= \^counter_reg[28]_0\(3 downto 0);
  \counter_reg[29]_0\(1 downto 0) <= \^counter_reg[29]_0\(1 downto 0);
  \counter_reg[8]_0\(3 downto 0) <= \^counter_reg[8]_0\(3 downto 0);
\counter[0]_i_10__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(26),
      I1 => minusOp_21(25),
      I2 => counter_reg(27),
      I3 => minusOp_21(26),
      O => \counter[0]_i_10__5_n_0\
    );
\counter[0]_i_11__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(24),
      I1 => minusOp_21(23),
      I2 => counter_reg(25),
      I3 => minusOp_21(24),
      O => \counter[0]_i_11__5_n_0\
    );
\counter[0]_i_12__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_12__5_n_0\
    );
\counter[0]_i_14__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(22),
      I1 => minusOp_21(21),
      I2 => minusOp_21(22),
      I3 => counter_reg(23),
      O => \counter[0]_i_14__5_n_0\
    );
\counter[0]_i_15__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(20),
      I1 => minusOp_21(19),
      I2 => minusOp_21(20),
      I3 => counter_reg(21),
      O => \counter[0]_i_15__5_n_0\
    );
\counter[0]_i_16__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(18),
      I1 => minusOp_21(17),
      I2 => minusOp_21(18),
      I3 => counter_reg(19),
      O => \counter[0]_i_16__5_n_0\
    );
\counter[0]_i_17__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(16),
      I1 => minusOp_21(15),
      I2 => minusOp_21(16),
      I3 => counter_reg(17),
      O => \counter[0]_i_17__5_n_0\
    );
\counter[0]_i_18__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(22),
      I1 => minusOp_21(21),
      I2 => counter_reg(23),
      I3 => minusOp_21(22),
      O => \counter[0]_i_18__5_n_0\
    );
\counter[0]_i_19__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(20),
      I1 => minusOp_21(19),
      I2 => counter_reg(21),
      I3 => minusOp_21(20),
      O => \counter[0]_i_19__5_n_0\
    );
\counter[0]_i_20__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(18),
      I1 => minusOp_21(17),
      I2 => counter_reg(19),
      I3 => minusOp_21(18),
      O => \counter[0]_i_20__5_n_0\
    );
\counter[0]_i_21__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(16),
      I1 => minusOp_21(15),
      I2 => counter_reg(17),
      I3 => minusOp_21(16),
      O => \counter[0]_i_21__5_n_0\
    );
\counter[0]_i_26__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(14),
      I1 => minusOp_21(13),
      I2 => minusOp_21(14),
      I3 => counter_reg(15),
      O => \counter[0]_i_26__5_n_0\
    );
\counter[0]_i_27__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(12),
      I1 => minusOp_21(11),
      I2 => minusOp_21(12),
      I3 => counter_reg(13),
      O => \counter[0]_i_27__5_n_0\
    );
\counter[0]_i_28__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(10),
      I1 => minusOp_21(9),
      I2 => minusOp_21(10),
      I3 => counter_reg(11),
      O => \counter[0]_i_28__5_n_0\
    );
\counter[0]_i_29__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(8),
      I1 => minusOp_21(7),
      I2 => minusOp_21(8),
      I3 => counter_reg(9),
      O => \counter[0]_i_29__5_n_0\
    );
\counter[0]_i_30__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(14),
      I1 => minusOp_21(13),
      I2 => counter_reg(15),
      I3 => minusOp_21(14),
      O => \counter[0]_i_30__5_n_0\
    );
\counter[0]_i_31__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(12),
      I1 => minusOp_21(11),
      I2 => counter_reg(13),
      I3 => minusOp_21(12),
      O => \counter[0]_i_31__5_n_0\
    );
\counter[0]_i_32__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(10),
      I1 => minusOp_21(9),
      I2 => counter_reg(11),
      I3 => minusOp_21(10),
      O => \counter[0]_i_32__5_n_0\
    );
\counter[0]_i_33__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(8),
      I1 => minusOp_21(7),
      I2 => counter_reg(9),
      I3 => minusOp_21(8),
      O => \counter[0]_i_33__5_n_0\
    );
\counter[0]_i_47__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(6),
      I1 => minusOp_21(5),
      I2 => minusOp_21(6),
      I3 => counter_reg(7),
      O => \counter[0]_i_47__5_n_0\
    );
\counter[0]_i_48__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(4),
      I1 => minusOp_21(3),
      I2 => minusOp_21(4),
      I3 => counter_reg(5),
      O => \counter[0]_i_48__5_n_0\
    );
\counter[0]_i_49__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(2),
      I1 => minusOp_21(1),
      I2 => minusOp_21(2),
      I3 => counter_reg(3),
      O => \counter[0]_i_49__5_n_0\
    );
\counter[0]_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(30),
      I1 => minusOp_21(29),
      I2 => minusOp_21(30),
      I3 => counter_reg(31),
      O => \counter[0]_i_4__5_n_0\
    );
\counter[0]_i_50__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => period(0),
      I1 => counter_reg(0),
      I2 => minusOp_21(0),
      I3 => counter_reg(1),
      O => \counter[0]_i_50__5_n_0\
    );
\counter[0]_i_51__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(6),
      I1 => minusOp_21(5),
      I2 => counter_reg(7),
      I3 => minusOp_21(6),
      O => \counter[0]_i_51__5_n_0\
    );
\counter[0]_i_52__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(4),
      I1 => minusOp_21(3),
      I2 => counter_reg(5),
      I3 => minusOp_21(4),
      O => \counter[0]_i_52__5_n_0\
    );
\counter[0]_i_53__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(2),
      I1 => minusOp_21(1),
      I2 => counter_reg(3),
      I3 => minusOp_21(2),
      O => \counter[0]_i_53__5_n_0\
    );
\counter[0]_i_54__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => counter_reg(1),
      I1 => minusOp_21(0),
      I2 => period(0),
      I3 => counter_reg(0),
      O => \counter[0]_i_54__11_n_0\
    );
\counter[0]_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(28),
      I1 => minusOp_21(27),
      I2 => minusOp_21(28),
      I3 => counter_reg(29),
      O => \counter[0]_i_5__5_n_0\
    );
\counter[0]_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(26),
      I1 => minusOp_21(25),
      I2 => minusOp_21(26),
      I3 => counter_reg(27),
      O => \counter[0]_i_6__5_n_0\
    );
\counter[0]_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(24),
      I1 => minusOp_21(23),
      I2 => minusOp_21(24),
      I3 => counter_reg(25),
      O => \counter[0]_i_7__5_n_0\
    );
\counter[0]_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(30),
      I1 => minusOp_21(29),
      I2 => counter_reg(31),
      I3 => minusOp_21(30),
      O => \counter[0]_i_8__5_n_0\
    );
\counter[0]_i_9__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(28),
      I1 => minusOp_21(27),
      I2 => counter_reg(29),
      I3 => minusOp_21(28),
      O => \counter[0]_i_9__5_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__5_n_7\,
      Q => counter_reg(0),
      R => clear
    );
\counter_reg[0]_i_13__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_25__5_n_0\,
      CO(3) => \counter_reg[0]_i_13__5_n_0\,
      CO(2) => \counter_reg[0]_i_13__5_n_1\,
      CO(1) => \counter_reg[0]_i_13__5_n_2\,
      CO(0) => \counter_reg[0]_i_13__5_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_26__5_n_0\,
      DI(2) => \counter[0]_i_27__5_n_0\,
      DI(1) => \counter[0]_i_28__5_n_0\,
      DI(0) => \counter[0]_i_29__5_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_13__5_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_30__5_n_0\,
      S(2) => \counter[0]_i_31__5_n_0\,
      S(1) => \counter[0]_i_32__5_n_0\,
      S(0) => \counter[0]_i_33__5_n_0\
    );
\counter_reg[0]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_3__5_n_0\,
      CO(3) => clear,
      CO(2) => \counter_reg[0]_i_1__5_n_1\,
      CO(1) => \counter_reg[0]_i_1__5_n_2\,
      CO(0) => \counter_reg[0]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_4__5_n_0\,
      DI(2) => \counter[0]_i_5__5_n_0\,
      DI(1) => \counter[0]_i_6__5_n_0\,
      DI(0) => \counter[0]_i_7__5_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_1__5_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_8__5_n_0\,
      S(2) => \counter[0]_i_9__5_n_0\,
      S(1) => \counter[0]_i_10__5_n_0\,
      S(0) => \counter[0]_i_11__5_n_0\
    );
\counter_reg[0]_i_25__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_25__5_n_0\,
      CO(2) => \counter_reg[0]_i_25__5_n_1\,
      CO(1) => \counter_reg[0]_i_25__5_n_2\,
      CO(0) => \counter_reg[0]_i_25__5_n_3\,
      CYINIT => '1',
      DI(3) => \counter[0]_i_47__5_n_0\,
      DI(2) => \counter[0]_i_48__5_n_0\,
      DI(1) => \counter[0]_i_49__5_n_0\,
      DI(0) => \counter[0]_i_50__5_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_25__5_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_51__5_n_0\,
      S(2) => \counter[0]_i_52__5_n_0\,
      S(1) => \counter[0]_i_53__5_n_0\,
      S(0) => \counter[0]_i_54__11_n_0\
    );
\counter_reg[0]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_2__5_n_0\,
      CO(2) => \counter_reg[0]_i_2__5_n_1\,
      CO(1) => \counter_reg[0]_i_2__5_n_2\,
      CO(0) => \counter_reg[0]_i_2__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_reg[0]_i_2__5_n_4\,
      O(2) => \counter_reg[0]_i_2__5_n_5\,
      O(1) => \counter_reg[0]_i_2__5_n_6\,
      O(0) => \counter_reg[0]_i_2__5_n_7\,
      S(3 downto 1) => counter_reg(3 downto 1),
      S(0) => \counter[0]_i_12__5_n_0\
    );
\counter_reg[0]_i_3__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_13__5_n_0\,
      CO(3) => \counter_reg[0]_i_3__5_n_0\,
      CO(2) => \counter_reg[0]_i_3__5_n_1\,
      CO(1) => \counter_reg[0]_i_3__5_n_2\,
      CO(0) => \counter_reg[0]_i_3__5_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_14__5_n_0\,
      DI(2) => \counter[0]_i_15__5_n_0\,
      DI(1) => \counter[0]_i_16__5_n_0\,
      DI(0) => \counter[0]_i_17__5_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_3__5_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_18__5_n_0\,
      S(2) => \counter[0]_i_19__5_n_0\,
      S(1) => \counter[0]_i_20__5_n_0\,
      S(0) => \counter[0]_i_21__5_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__5_n_5\,
      Q => counter_reg(10),
      R => clear
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__5_n_4\,
      Q => counter_reg(11),
      R => clear
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__5_n_7\,
      Q => counter_reg(12),
      R => clear
    );
\counter_reg[12]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1__5_n_0\,
      CO(3) => \counter_reg[12]_i_1__5_n_0\,
      CO(2) => \counter_reg[12]_i_1__5_n_1\,
      CO(1) => \counter_reg[12]_i_1__5_n_2\,
      CO(0) => \counter_reg[12]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_1__5_n_4\,
      O(2) => \counter_reg[12]_i_1__5_n_5\,
      O(1) => \counter_reg[12]_i_1__5_n_6\,
      O(0) => \counter_reg[12]_i_1__5_n_7\,
      S(3 downto 0) => counter_reg(15 downto 12)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__5_n_6\,
      Q => counter_reg(13),
      R => clear
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__5_n_5\,
      Q => counter_reg(14),
      R => clear
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__5_n_4\,
      Q => counter_reg(15),
      R => clear
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__5_n_7\,
      Q => counter_reg(16),
      R => clear
    );
\counter_reg[16]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_1__5_n_0\,
      CO(3) => \counter_reg[16]_i_1__5_n_0\,
      CO(2) => \counter_reg[16]_i_1__5_n_1\,
      CO(1) => \counter_reg[16]_i_1__5_n_2\,
      CO(0) => \counter_reg[16]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_1__5_n_4\,
      O(2) => \counter_reg[16]_i_1__5_n_5\,
      O(1) => \counter_reg[16]_i_1__5_n_6\,
      O(0) => \counter_reg[16]_i_1__5_n_7\,
      S(3 downto 0) => counter_reg(19 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__5_n_6\,
      Q => counter_reg(17),
      R => clear
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__5_n_5\,
      Q => counter_reg(18),
      R => clear
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__5_n_4\,
      Q => counter_reg(19),
      R => clear
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__5_n_6\,
      Q => counter_reg(1),
      R => clear
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__5_n_7\,
      Q => counter_reg(20),
      R => clear
    );
\counter_reg[20]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_1__5_n_0\,
      CO(3) => \counter_reg[20]_i_1__5_n_0\,
      CO(2) => \counter_reg[20]_i_1__5_n_1\,
      CO(1) => \counter_reg[20]_i_1__5_n_2\,
      CO(0) => \counter_reg[20]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_1__5_n_4\,
      O(2) => \counter_reg[20]_i_1__5_n_5\,
      O(1) => \counter_reg[20]_i_1__5_n_6\,
      O(0) => \counter_reg[20]_i_1__5_n_7\,
      S(3 downto 0) => counter_reg(23 downto 20)
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__5_n_6\,
      Q => counter_reg(21),
      R => clear
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__5_n_5\,
      Q => counter_reg(22),
      R => clear
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__5_n_4\,
      Q => counter_reg(23),
      R => clear
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__5_n_7\,
      Q => counter_reg(24),
      R => clear
    );
\counter_reg[24]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[20]_i_1__5_n_0\,
      CO(3) => \counter_reg[24]_i_1__5_n_0\,
      CO(2) => \counter_reg[24]_i_1__5_n_1\,
      CO(1) => \counter_reg[24]_i_1__5_n_2\,
      CO(0) => \counter_reg[24]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[24]_i_1__5_n_4\,
      O(2) => \counter_reg[24]_i_1__5_n_5\,
      O(1) => \counter_reg[24]_i_1__5_n_6\,
      O(0) => \counter_reg[24]_i_1__5_n_7\,
      S(3 downto 0) => counter_reg(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__5_n_6\,
      Q => counter_reg(25),
      R => clear
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__5_n_5\,
      Q => counter_reg(26),
      R => clear
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__5_n_4\,
      Q => counter_reg(27),
      R => clear
    );
\counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__5_n_7\,
      Q => counter_reg(28),
      R => clear
    );
\counter_reg[28]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[24]_i_1__5_n_0\,
      CO(3) => \NLW_counter_reg[28]_i_1__5_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[28]_i_1__5_n_1\,
      CO(1) => \counter_reg[28]_i_1__5_n_2\,
      CO(0) => \counter_reg[28]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[28]_i_1__5_n_4\,
      O(2) => \counter_reg[28]_i_1__5_n_5\,
      O(1) => \counter_reg[28]_i_1__5_n_6\,
      O(0) => \counter_reg[28]_i_1__5_n_7\,
      S(3 downto 0) => counter_reg(31 downto 28)
    );
\counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__5_n_6\,
      Q => counter_reg(29),
      R => clear
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__5_n_5\,
      Q => counter_reg(2),
      R => clear
    );
\counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__5_n_5\,
      Q => counter_reg(30),
      R => clear
    );
\counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__5_n_4\,
      Q => counter_reg(31),
      R => clear
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__5_n_4\,
      Q => counter_reg(3),
      R => clear
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__5_n_7\,
      Q => counter_reg(4),
      R => clear
    );
\counter_reg[4]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_2__5_n_0\,
      CO(3) => \counter_reg[4]_i_1__5_n_0\,
      CO(2) => \counter_reg[4]_i_1__5_n_1\,
      CO(1) => \counter_reg[4]_i_1__5_n_2\,
      CO(0) => \counter_reg[4]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_1__5_n_4\,
      O(2) => \counter_reg[4]_i_1__5_n_5\,
      O(1) => \counter_reg[4]_i_1__5_n_6\,
      O(0) => \counter_reg[4]_i_1__5_n_7\,
      S(3 downto 0) => counter_reg(7 downto 4)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__5_n_6\,
      Q => counter_reg(5),
      R => clear
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__5_n_5\,
      Q => counter_reg(6),
      R => clear
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__5_n_4\,
      Q => counter_reg(7),
      R => clear
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__5_n_7\,
      Q => counter_reg(8),
      R => clear
    );
\counter_reg[8]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1__5_n_0\,
      CO(3) => \counter_reg[8]_i_1__5_n_0\,
      CO(2) => \counter_reg[8]_i_1__5_n_1\,
      CO(1) => \counter_reg[8]_i_1__5_n_2\,
      CO(0) => \counter_reg[8]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_1__5_n_4\,
      O(2) => \counter_reg[8]_i_1__5_n_5\,
      O(1) => \counter_reg[8]_i_1__5_n_6\,
      O(0) => \counter_reg[8]_i_1__5_n_7\,
      S(3 downto 0) => counter_reg(11 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__5_n_6\,
      Q => counter_reg(9),
      R => clear
    );
\pwm_out[6]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[6]_INST_0_i_1_n_0\,
      CO(3) => pwm_out(0),
      CO(2) => \pwm_out[6]_INST_0_n_1\,
      CO(1) => \pwm_out[6]_INST_0_n_2\,
      CO(0) => \pwm_out[6]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[6]_INST_0_i_2_n_0\,
      DI(2) => \pwm_out[6]_INST_0_i_3_n_0\,
      DI(1) => \pwm_out[6]_INST_0_i_4_n_0\,
      DI(0) => \pwm_out[6]_INST_0_i_5_n_0\,
      O(3 downto 0) => \NLW_pwm_out[6]_INST_0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[6]_INST_0_i_6_n_0\,
      S(2) => \pwm_out[6]_INST_0_i_7_n_0\,
      S(1) => \pwm_out[6]_INST_0_i_8_n_0\,
      S(0) => \pwm_out[6]_INST_0_i_9_n_0\
    );
\pwm_out[6]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[6]_INST_0_i_10_n_0\,
      CO(3) => \pwm_out[6]_INST_0_i_1_n_0\,
      CO(2) => \pwm_out[6]_INST_0_i_1_n_1\,
      CO(1) => \pwm_out[6]_INST_0_i_1_n_2\,
      CO(0) => \pwm_out[6]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[6]_INST_0_i_11_n_0\,
      DI(2) => \pwm_out[6]_INST_0_i_12_n_0\,
      DI(1) => \pwm_out[6]_INST_0_i_13_n_0\,
      DI(0) => \pwm_out[6]_INST_0_i_14_n_0\,
      O(3 downto 0) => \NLW_pwm_out[6]_INST_0_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[6]_INST_0_i_15_n_0\,
      S(2) => \pwm_out[6]_INST_0_i_16_n_0\,
      S(1) => \pwm_out[6]_INST_0_i_17_n_0\,
      S(0) => \pwm_out[6]_INST_0_i_18_n_0\
    );
\pwm_out[6]_INST_0_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[6]_INST_0_i_31_n_0\,
      CO(3) => \pwm_out[6]_INST_0_i_10_n_0\,
      CO(2) => \pwm_out[6]_INST_0_i_10_n_1\,
      CO(1) => \pwm_out[6]_INST_0_i_10_n_2\,
      CO(0) => \pwm_out[6]_INST_0_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[6]_INST_0_i_32_n_0\,
      DI(2) => \pwm_out[6]_INST_0_i_33_n_0\,
      DI(1) => \pwm_out[6]_INST_0_i_34_n_0\,
      DI(0) => \pwm_out[6]_INST_0_i_35_n_0\,
      O(3 downto 0) => \NLW_pwm_out[6]_INST_0_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[6]_INST_0_i_36_n_0\,
      S(2) => \pwm_out[6]_INST_0_i_37_n_0\,
      S(1) => \pwm_out[6]_INST_0_i_38_n_0\,
      S(0) => \pwm_out[6]_INST_0_i_39_n_0\
    );
\pwm_out[6]_INST_0_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(20),
      I1 => O14(18),
      O => \pwm_out[6]_INST_0_i_103_n_0\
    );
\pwm_out[6]_INST_0_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(19),
      I1 => O14(17),
      O => \pwm_out[6]_INST_0_i_104_n_0\
    );
\pwm_out[6]_INST_0_i_105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(18),
      I1 => O14(16),
      O => \pwm_out[6]_INST_0_i_105_n_0\
    );
\pwm_out[6]_INST_0_i_106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(17),
      I1 => O14(15),
      O => \pwm_out[6]_INST_0_i_106_n_0\
    );
\pwm_out[6]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(22),
      I1 => effective_value1,
      I2 => \^counter_reg[24]_0\(1),
      I3 => effective_value0(22),
      I4 => effective_value(23),
      I5 => duty_cycle(23),
      O => \pwm_out[6]_INST_0_i_11_n_0\
    );
\pwm_out[6]_INST_0_i_111\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(16),
      I1 => O14(14),
      O => \pwm_out[6]_INST_0_i_111_n_0\
    );
\pwm_out[6]_INST_0_i_112\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(15),
      I1 => O14(13),
      O => \pwm_out[6]_INST_0_i_112_n_0\
    );
\pwm_out[6]_INST_0_i_113\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(14),
      I1 => O14(12),
      O => \pwm_out[6]_INST_0_i_113_n_0\
    );
\pwm_out[6]_INST_0_i_114\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(13),
      I1 => O14(11),
      O => \pwm_out[6]_INST_0_i_114_n_0\
    );
\pwm_out[6]_INST_0_i_116\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[6]_INST_0_i_158_n_0\,
      CO(3) => \pwm_out[6]_INST_0_i_116_n_0\,
      CO(2) => \pwm_out[6]_INST_0_i_116_n_1\,
      CO(1) => \pwm_out[6]_INST_0_i_116_n_2\,
      CO(0) => \pwm_out[6]_INST_0_i_116_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[6]_INST_0_i_159_n_0\,
      DI(2) => \pwm_out[6]_INST_0_i_160_n_0\,
      DI(1) => \pwm_out[6]_INST_0_i_161_n_0\,
      DI(0) => \pwm_out[6]_INST_0_i_162_n_0\,
      O(3 downto 0) => \NLW_pwm_out[6]_INST_0_i_116_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[6]_INST_0_i_163_n_0\,
      S(2) => \pwm_out[6]_INST_0_i_164_n_0\,
      S(1) => \pwm_out[6]_INST_0_i_165_n_0\,
      S(0) => \pwm_out[6]_INST_0_i_166_n_0\
    );
\pwm_out[6]_INST_0_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[24]_0\(1),
      I1 => period(22),
      I2 => period(23),
      I3 => \^counter_reg[24]_0\(2),
      O => \pwm_out[6]_INST_0_i_117_n_0\
    );
\pwm_out[6]_INST_0_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[20]_0\(3),
      I1 => period(20),
      I2 => period(21),
      I3 => \^counter_reg[24]_0\(0),
      O => \pwm_out[6]_INST_0_i_118_n_0\
    );
\pwm_out[6]_INST_0_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[20]_0\(1),
      I1 => period(18),
      I2 => period(19),
      I3 => \^counter_reg[20]_0\(2),
      O => \pwm_out[6]_INST_0_i_119_n_0\
    );
\pwm_out[6]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(20),
      I1 => effective_value1,
      I2 => \^counter_reg[20]_0\(3),
      I3 => effective_value0(20),
      I4 => effective_value(21),
      I5 => duty_cycle(21),
      O => \pwm_out[6]_INST_0_i_12_n_0\
    );
\pwm_out[6]_INST_0_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[16]_0\(3),
      I1 => period(16),
      I2 => period(17),
      I3 => \^counter_reg[20]_0\(0),
      O => \pwm_out[6]_INST_0_i_120_n_0\
    );
\pwm_out[6]_INST_0_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[24]_0\(1),
      I1 => period(22),
      I2 => \^counter_reg[24]_0\(2),
      I3 => period(23),
      O => \pwm_out[6]_INST_0_i_121_n_0\
    );
\pwm_out[6]_INST_0_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[20]_0\(3),
      I1 => period(20),
      I2 => \^counter_reg[24]_0\(0),
      I3 => period(21),
      O => \pwm_out[6]_INST_0_i_122_n_0\
    );
\pwm_out[6]_INST_0_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[20]_0\(1),
      I1 => period(18),
      I2 => \^counter_reg[20]_0\(2),
      I3 => period(19),
      O => \pwm_out[6]_INST_0_i_123_n_0\
    );
\pwm_out[6]_INST_0_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[16]_0\(3),
      I1 => period(16),
      I2 => \^counter_reg[20]_0\(0),
      I3 => period(17),
      O => \pwm_out[6]_INST_0_i_124_n_0\
    );
\pwm_out[6]_INST_0_i_127\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[6]_INST_0_i_131_n_0\,
      CO(3) => \pwm_out[6]_INST_0_i_127_n_0\,
      CO(2) => \pwm_out[6]_INST_0_i_127_n_1\,
      CO(1) => \pwm_out[6]_INST_0_i_127_n_2\,
      CO(0) => \pwm_out[6]_INST_0_i_127_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^counter_reg[8]_0\(2 downto 0),
      DI(0) => \^o\(2),
      O(3 downto 0) => effective_value0(7 downto 4),
      S(3 downto 0) => \pwm_out[6]_INST_0_i_84_0\(3 downto 0)
    );
\pwm_out[6]_INST_0_i_128\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(7),
      I1 => \^counter_reg[8]_0\(2),
      I2 => effective_value1,
      O => effective_value(7)
    );
\pwm_out[6]_INST_0_i_129\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[6]_INST_0_i_129_n_0\,
      CO(2) => \pwm_out[6]_INST_0_i_129_n_1\,
      CO(1) => \pwm_out[6]_INST_0_i_129_n_2\,
      CO(0) => \pwm_out[6]_INST_0_i_129_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(4 downto 1),
      O(3 downto 1) => \^o\(2 downto 0),
      O(0) => \NLW_pwm_out[6]_INST_0_i_129_O_UNCONNECTED\(0),
      S(3) => \pwm_out[6]_INST_0_i_179_n_0\,
      S(2) => \pwm_out[6]_INST_0_i_180_n_0\,
      S(1) => \pwm_out[6]_INST_0_i_181_n_0\,
      S(0) => \pwm_out[6]_INST_0_i_182_n_0\
    );
\pwm_out[6]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(18),
      I1 => effective_value1,
      I2 => \^counter_reg[20]_0\(1),
      I3 => effective_value0(18),
      I4 => effective_value(19),
      I5 => duty_cycle(19),
      O => \pwm_out[6]_INST_0_i_13_n_0\
    );
\pwm_out[6]_INST_0_i_130\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(5),
      I1 => \^counter_reg[8]_0\(0),
      I2 => effective_value1,
      O => effective_value(5)
    );
\pwm_out[6]_INST_0_i_131\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[6]_INST_0_i_131_n_0\,
      CO(2) => \pwm_out[6]_INST_0_i_131_n_1\,
      CO(1) => \pwm_out[6]_INST_0_i_131_n_2\,
      CO(0) => \pwm_out[6]_INST_0_i_131_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^o\(1 downto 0),
      DI(1) => \pwm_out[6]_INST_0_i_183_n_0\,
      DI(0) => counter_reg(0),
      O(3 downto 0) => effective_value0(3 downto 0),
      S(3 downto 2) => \pwm_out[6]_INST_0_i_82_2\(1 downto 0),
      S(1) => \pwm_out[6]_INST_0_i_186_n_0\,
      S(0) => \pwm_out[6]_INST_0_i_187_n_0\
    );
\pwm_out[6]_INST_0_i_132\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(3),
      I1 => \^o\(1),
      I2 => effective_value1,
      O => effective_value(3)
    );
\pwm_out[6]_INST_0_i_133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA3C"
    )
        port map (
      I0 => effective_value0(1),
      I1 => counter_reg(1),
      I2 => phase(0),
      I3 => effective_value1,
      O => effective_value(1)
    );
\pwm_out[6]_INST_0_i_134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[8]_0\(2),
      I2 => effective_value0(7),
      I3 => duty_cycle(7),
      O => \pwm_out[6]_INST_0_i_134_n_0\
    );
\pwm_out[6]_INST_0_i_135\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[8]_0\(0),
      I2 => effective_value0(5),
      I3 => duty_cycle(5),
      O => \pwm_out[6]_INST_0_i_135_n_0\
    );
\pwm_out[6]_INST_0_i_136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^o\(1),
      I2 => effective_value0(3),
      I3 => duty_cycle(3),
      O => \pwm_out[6]_INST_0_i_136_n_0\
    );
\pwm_out[6]_INST_0_i_137\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE1441EB"
    )
        port map (
      I0 => effective_value1,
      I1 => phase(0),
      I2 => counter_reg(1),
      I3 => effective_value0(1),
      I4 => duty_cycle(1),
      O => \pwm_out[6]_INST_0_i_137_n_0\
    );
\pwm_out[6]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(16),
      I1 => effective_value1,
      I2 => \^counter_reg[16]_0\(3),
      I3 => effective_value0(16),
      I4 => effective_value(17),
      I5 => duty_cycle(17),
      O => \pwm_out[6]_INST_0_i_14_n_0\
    );
\pwm_out[6]_INST_0_i_142\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(12),
      I1 => O14(10),
      O => \pwm_out[6]_INST_0_i_142_n_0\
    );
\pwm_out[6]_INST_0_i_143\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(11),
      I1 => O14(9),
      O => \pwm_out[6]_INST_0_i_143_n_0\
    );
\pwm_out[6]_INST_0_i_144\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(10),
      I1 => O14(8),
      O => \pwm_out[6]_INST_0_i_144_n_0\
    );
\pwm_out[6]_INST_0_i_145\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(9),
      I1 => O14(7),
      O => \pwm_out[6]_INST_0_i_145_n_0\
    );
\pwm_out[6]_INST_0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(22),
      I1 => effective_value0(22),
      I2 => \^counter_reg[24]_0\(1),
      I3 => effective_value1,
      I4 => \pwm_out[6]_INST_0_i_48_n_0\,
      O => \pwm_out[6]_INST_0_i_15_n_0\
    );
\pwm_out[6]_INST_0_i_150\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(8),
      I1 => O14(6),
      O => \pwm_out[6]_INST_0_i_150_n_0\
    );
\pwm_out[6]_INST_0_i_151\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(7),
      I1 => O14(5),
      O => \pwm_out[6]_INST_0_i_151_n_0\
    );
\pwm_out[6]_INST_0_i_152\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(6),
      I1 => O14(4),
      O => \pwm_out[6]_INST_0_i_152_n_0\
    );
\pwm_out[6]_INST_0_i_153\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(5),
      I1 => O14(3),
      O => \pwm_out[6]_INST_0_i_153_n_0\
    );
\pwm_out[6]_INST_0_i_158\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[6]_INST_0_i_158_n_0\,
      CO(2) => \pwm_out[6]_INST_0_i_158_n_1\,
      CO(1) => \pwm_out[6]_INST_0_i_158_n_2\,
      CO(0) => \pwm_out[6]_INST_0_i_158_n_3\,
      CYINIT => '1',
      DI(3) => \pwm_out[6]_INST_0_i_198_n_0\,
      DI(2) => \pwm_out[6]_INST_0_i_199_n_0\,
      DI(1) => \pwm_out[6]_INST_0_i_200_n_0\,
      DI(0) => \pwm_out[6]_INST_0_i_201_n_0\,
      O(3 downto 0) => \NLW_pwm_out[6]_INST_0_i_158_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[6]_INST_0_i_202_n_0\,
      S(2) => \pwm_out[6]_INST_0_i_203_n_0\,
      S(1) => \pwm_out[6]_INST_0_i_204_n_0\,
      S(0) => \pwm_out[6]_INST_0_i_205_n_0\
    );
\pwm_out[6]_INST_0_i_159\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[16]_0\(1),
      I1 => period(14),
      I2 => period(15),
      I3 => \^counter_reg[16]_0\(2),
      O => \pwm_out[6]_INST_0_i_159_n_0\
    );
\pwm_out[6]_INST_0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(20),
      I1 => effective_value0(20),
      I2 => \^counter_reg[20]_0\(3),
      I3 => effective_value1,
      I4 => \pwm_out[6]_INST_0_i_49_n_0\,
      O => \pwm_out[6]_INST_0_i_16_n_0\
    );
\pwm_out[6]_INST_0_i_160\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[12]_0\(3),
      I1 => period(12),
      I2 => period(13),
      I3 => \^counter_reg[16]_0\(0),
      O => \pwm_out[6]_INST_0_i_160_n_0\
    );
\pwm_out[6]_INST_0_i_161\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[12]_0\(1),
      I1 => period(10),
      I2 => period(11),
      I3 => \^counter_reg[12]_0\(2),
      O => \pwm_out[6]_INST_0_i_161_n_0\
    );
\pwm_out[6]_INST_0_i_162\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[8]_0\(3),
      I1 => period(8),
      I2 => period(9),
      I3 => \^counter_reg[12]_0\(0),
      O => \pwm_out[6]_INST_0_i_162_n_0\
    );
\pwm_out[6]_INST_0_i_163\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[16]_0\(1),
      I1 => period(14),
      I2 => \^counter_reg[16]_0\(2),
      I3 => period(15),
      O => \pwm_out[6]_INST_0_i_163_n_0\
    );
\pwm_out[6]_INST_0_i_164\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[12]_0\(3),
      I1 => period(12),
      I2 => \^counter_reg[16]_0\(0),
      I3 => period(13),
      O => \pwm_out[6]_INST_0_i_164_n_0\
    );
\pwm_out[6]_INST_0_i_165\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[12]_0\(1),
      I1 => period(10),
      I2 => \^counter_reg[12]_0\(2),
      I3 => period(11),
      O => \pwm_out[6]_INST_0_i_165_n_0\
    );
\pwm_out[6]_INST_0_i_166\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[8]_0\(3),
      I1 => period(8),
      I2 => \^counter_reg[12]_0\(0),
      I3 => period(9),
      O => \pwm_out[6]_INST_0_i_166_n_0\
    );
\pwm_out[6]_INST_0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(18),
      I1 => effective_value0(18),
      I2 => \^counter_reg[20]_0\(1),
      I3 => effective_value1,
      I4 => \pwm_out[6]_INST_0_i_50_n_0\,
      O => \pwm_out[6]_INST_0_i_17_n_0\
    );
\pwm_out[6]_INST_0_i_179\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(4),
      I1 => O14(2),
      O => \pwm_out[6]_INST_0_i_179_n_0\
    );
\pwm_out[6]_INST_0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(16),
      I1 => effective_value0(16),
      I2 => \^counter_reg[16]_0\(3),
      I3 => effective_value1,
      I4 => \pwm_out[6]_INST_0_i_51_n_0\,
      O => \pwm_out[6]_INST_0_i_18_n_0\
    );
\pwm_out[6]_INST_0_i_180\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(3),
      I1 => O14(1),
      O => \pwm_out[6]_INST_0_i_180_n_0\
    );
\pwm_out[6]_INST_0_i_181\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(2),
      I1 => O14(0),
      O => \pwm_out[6]_INST_0_i_181_n_0\
    );
\pwm_out[6]_INST_0_i_182\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(1),
      I1 => phase(0),
      O => \pwm_out[6]_INST_0_i_182_n_0\
    );
\pwm_out[6]_INST_0_i_183\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(1),
      I1 => phase(0),
      O => \pwm_out[6]_INST_0_i_183_n_0\
    );
\pwm_out[6]_INST_0_i_186\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => phase(0),
      I1 => counter_reg(1),
      I2 => period(1),
      O => \pwm_out[6]_INST_0_i_186_n_0\
    );
\pwm_out[6]_INST_0_i_187\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(0),
      I1 => period(0),
      O => \pwm_out[6]_INST_0_i_187_n_0\
    );
\pwm_out[6]_INST_0_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[6]_INST_0_i_22_n_0\,
      CO(3 downto 1) => \NLW_pwm_out[6]_INST_0_i_19_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \pwm_out[6]_INST_0_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => counter_reg(29),
      O(3 downto 2) => \NLW_pwm_out[6]_INST_0_i_19_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^counter_reg[29]_0\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \pwm_out[6]_INST_0_i_52_n_0\,
      S(0) => \pwm_out[6]_INST_0_i_53_n_0\
    );
\pwm_out[6]_INST_0_i_198\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[8]_0\(1),
      I1 => period(6),
      I2 => period(7),
      I3 => \^counter_reg[8]_0\(2),
      O => \pwm_out[6]_INST_0_i_198_n_0\
    );
\pwm_out[6]_INST_0_i_199\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o\(2),
      I1 => period(4),
      I2 => period(5),
      I3 => \^counter_reg[8]_0\(0),
      O => \pwm_out[6]_INST_0_i_199_n_0\
    );
\pwm_out[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AFF0022000A0022"
    )
        port map (
      I0 => duty_cycle(30),
      I1 => \^counter_reg[29]_0\(1),
      I2 => effective_value0(30),
      I3 => duty_cycle(31),
      I4 => effective_value1,
      I5 => effective_value0(31),
      O => \pwm_out[6]_INST_0_i_2_n_0\
    );
\pwm_out[6]_INST_0_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[6]_INST_0_i_24_n_0\,
      CO(3) => \NLW_pwm_out[6]_INST_0_i_20_CO_UNCONNECTED\(3),
      CO(2) => \pwm_out[6]_INST_0_i_20_n_1\,
      CO(1) => \pwm_out[6]_INST_0_i_20_n_2\,
      CO(0) => \pwm_out[6]_INST_0_i_20_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => \^counter_reg[29]_0\(1 downto 0),
      DI(0) => \^counter_reg[28]_0\(3),
      O(3 downto 0) => effective_value0(31 downto 28),
      S(3 downto 0) => \pwm_out[6]_INST_0_i_7_0\(3 downto 0)
    );
\pwm_out[6]_INST_0_i_200\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o\(0),
      I1 => period(2),
      I2 => period(3),
      I3 => \^o\(1),
      O => \pwm_out[6]_INST_0_i_200_n_0\
    );
\pwm_out[6]_INST_0_i_201\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"022F2F02"
    )
        port map (
      I0 => counter_reg(0),
      I1 => period(0),
      I2 => period(1),
      I3 => counter_reg(1),
      I4 => phase(0),
      O => \pwm_out[6]_INST_0_i_201_n_0\
    );
\pwm_out[6]_INST_0_i_202\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[8]_0\(1),
      I1 => period(6),
      I2 => \^counter_reg[8]_0\(2),
      I3 => period(7),
      O => \pwm_out[6]_INST_0_i_202_n_0\
    );
\pwm_out[6]_INST_0_i_203\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o\(2),
      I1 => period(4),
      I2 => \^counter_reg[8]_0\(0),
      I3 => period(5),
      O => \pwm_out[6]_INST_0_i_203_n_0\
    );
\pwm_out[6]_INST_0_i_204\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o\(0),
      I1 => period(2),
      I2 => \^o\(1),
      I3 => period(3),
      O => \pwm_out[6]_INST_0_i_204_n_0\
    );
\pwm_out[6]_INST_0_i_205\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09909009"
    )
        port map (
      I0 => counter_reg(0),
      I1 => period(0),
      I2 => counter_reg(1),
      I3 => phase(0),
      I4 => period(1),
      O => \pwm_out[6]_INST_0_i_205_n_0\
    );
\pwm_out[6]_INST_0_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[6]_INST_0_i_58_n_0\,
      CO(3) => effective_value1,
      CO(2) => \pwm_out[6]_INST_0_i_21_n_1\,
      CO(1) => \pwm_out[6]_INST_0_i_21_n_2\,
      CO(0) => \pwm_out[6]_INST_0_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[6]_INST_0_i_82_0\(0),
      DI(2) => \pwm_out[6]_INST_0_i_60_n_0\,
      DI(1) => \pwm_out[6]_INST_0_i_61_n_0\,
      DI(0) => \pwm_out[6]_INST_0_i_62_n_0\,
      O(3 downto 0) => \NLW_pwm_out[6]_INST_0_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[6]_INST_0_i_82_1\(0),
      S(2) => \pwm_out[6]_INST_0_i_64_n_0\,
      S(1) => \pwm_out[6]_INST_0_i_65_n_0\,
      S(0) => \pwm_out[6]_INST_0_i_66_n_0\
    );
\pwm_out[6]_INST_0_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[6]_INST_0_i_26_n_0\,
      CO(3) => \pwm_out[6]_INST_0_i_22_n_0\,
      CO(2) => \pwm_out[6]_INST_0_i_22_n_1\,
      CO(1) => \pwm_out[6]_INST_0_i_22_n_2\,
      CO(0) => \pwm_out[6]_INST_0_i_22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(28 downto 25),
      O(3 downto 0) => \^counter_reg[28]_0\(3 downto 0),
      S(3) => \pwm_out[6]_INST_0_i_67_n_0\,
      S(2) => \pwm_out[6]_INST_0_i_68_n_0\,
      S(1) => \pwm_out[6]_INST_0_i_69_n_0\,
      S(0) => \pwm_out[6]_INST_0_i_70_n_0\
    );
\pwm_out[6]_INST_0_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(29),
      I1 => \^counter_reg[29]_0\(0),
      I2 => effective_value1,
      O => effective_value(29)
    );
\pwm_out[6]_INST_0_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[6]_INST_0_i_40_n_0\,
      CO(3) => \pwm_out[6]_INST_0_i_24_n_0\,
      CO(2) => \pwm_out[6]_INST_0_i_24_n_1\,
      CO(1) => \pwm_out[6]_INST_0_i_24_n_2\,
      CO(0) => \pwm_out[6]_INST_0_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^counter_reg[28]_0\(2 downto 0),
      DI(0) => \^counter_reg[24]_0\(3),
      O(3 downto 0) => effective_value0(27 downto 24),
      S(3 downto 0) => \pwm_out[6]_INST_0_i_9_0\(3 downto 0)
    );
\pwm_out[6]_INST_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(27),
      I1 => \^counter_reg[28]_0\(2),
      I2 => effective_value1,
      O => effective_value(27)
    );
\pwm_out[6]_INST_0_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[6]_INST_0_i_42_n_0\,
      CO(3) => \pwm_out[6]_INST_0_i_26_n_0\,
      CO(2) => \pwm_out[6]_INST_0_i_26_n_1\,
      CO(1) => \pwm_out[6]_INST_0_i_26_n_2\,
      CO(0) => \pwm_out[6]_INST_0_i_26_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(24 downto 21),
      O(3 downto 0) => \^counter_reg[24]_0\(3 downto 0),
      S(3) => \pwm_out[6]_INST_0_i_75_n_0\,
      S(2) => \pwm_out[6]_INST_0_i_76_n_0\,
      S(1) => \pwm_out[6]_INST_0_i_77_n_0\,
      S(0) => \pwm_out[6]_INST_0_i_78_n_0\
    );
\pwm_out[6]_INST_0_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(25),
      I1 => \^counter_reg[28]_0\(0),
      I2 => effective_value1,
      O => effective_value(25)
    );
\pwm_out[6]_INST_0_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[29]_0\(0),
      I2 => effective_value0(29),
      I3 => duty_cycle(29),
      O => \pwm_out[6]_INST_0_i_28_n_0\
    );
\pwm_out[6]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[28]_0\(2),
      I2 => effective_value0(27),
      I3 => duty_cycle(27),
      O => \pwm_out[6]_INST_0_i_29_n_0\
    );
\pwm_out[6]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(28),
      I1 => effective_value1,
      I2 => \^counter_reg[28]_0\(3),
      I3 => effective_value0(28),
      I4 => effective_value(29),
      I5 => duty_cycle(29),
      O => \pwm_out[6]_INST_0_i_3_n_0\
    );
\pwm_out[6]_INST_0_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[28]_0\(0),
      I2 => effective_value0(25),
      I3 => duty_cycle(25),
      O => \pwm_out[6]_INST_0_i_30_n_0\
    );
\pwm_out[6]_INST_0_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[6]_INST_0_i_31_n_0\,
      CO(2) => \pwm_out[6]_INST_0_i_31_n_1\,
      CO(1) => \pwm_out[6]_INST_0_i_31_n_2\,
      CO(0) => \pwm_out[6]_INST_0_i_31_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[6]_INST_0_i_79_n_0\,
      DI(2) => \pwm_out[6]_INST_0_i_80_n_0\,
      DI(1) => \pwm_out[6]_INST_0_i_81_n_0\,
      DI(0) => \pwm_out[6]_INST_0_i_82_n_0\,
      O(3 downto 0) => \NLW_pwm_out[6]_INST_0_i_31_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[6]_INST_0_i_83_n_0\,
      S(2) => \pwm_out[6]_INST_0_i_84_n_0\,
      S(1) => \pwm_out[6]_INST_0_i_85_n_0\,
      S(0) => \pwm_out[6]_INST_0_i_86_n_0\
    );
\pwm_out[6]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(14),
      I1 => effective_value1,
      I2 => \^counter_reg[16]_0\(1),
      I3 => effective_value0(14),
      I4 => effective_value(15),
      I5 => duty_cycle(15),
      O => \pwm_out[6]_INST_0_i_32_n_0\
    );
\pwm_out[6]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(12),
      I1 => effective_value1,
      I2 => \^counter_reg[12]_0\(3),
      I3 => effective_value0(12),
      I4 => effective_value(13),
      I5 => duty_cycle(13),
      O => \pwm_out[6]_INST_0_i_33_n_0\
    );
\pwm_out[6]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(10),
      I1 => effective_value1,
      I2 => \^counter_reg[12]_0\(1),
      I3 => effective_value0(10),
      I4 => effective_value(11),
      I5 => duty_cycle(11),
      O => \pwm_out[6]_INST_0_i_34_n_0\
    );
\pwm_out[6]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(8),
      I1 => effective_value1,
      I2 => \^counter_reg[8]_0\(3),
      I3 => effective_value0(8),
      I4 => effective_value(9),
      I5 => duty_cycle(9),
      O => \pwm_out[6]_INST_0_i_35_n_0\
    );
\pwm_out[6]_INST_0_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(14),
      I1 => effective_value0(14),
      I2 => \^counter_reg[16]_0\(1),
      I3 => effective_value1,
      I4 => \pwm_out[6]_INST_0_i_95_n_0\,
      O => \pwm_out[6]_INST_0_i_36_n_0\
    );
\pwm_out[6]_INST_0_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(12),
      I1 => effective_value0(12),
      I2 => \^counter_reg[12]_0\(3),
      I3 => effective_value1,
      I4 => \pwm_out[6]_INST_0_i_96_n_0\,
      O => \pwm_out[6]_INST_0_i_37_n_0\
    );
\pwm_out[6]_INST_0_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(10),
      I1 => effective_value0(10),
      I2 => \^counter_reg[12]_0\(1),
      I3 => effective_value1,
      I4 => \pwm_out[6]_INST_0_i_97_n_0\,
      O => \pwm_out[6]_INST_0_i_38_n_0\
    );
\pwm_out[6]_INST_0_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(8),
      I1 => effective_value0(8),
      I2 => \^counter_reg[8]_0\(3),
      I3 => effective_value1,
      I4 => \pwm_out[6]_INST_0_i_98_n_0\,
      O => \pwm_out[6]_INST_0_i_39_n_0\
    );
\pwm_out[6]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(26),
      I1 => effective_value1,
      I2 => \^counter_reg[28]_0\(1),
      I3 => effective_value0(26),
      I4 => effective_value(27),
      I5 => duty_cycle(27),
      O => \pwm_out[6]_INST_0_i_4_n_0\
    );
\pwm_out[6]_INST_0_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[6]_INST_0_i_44_n_0\,
      CO(3) => \pwm_out[6]_INST_0_i_40_n_0\,
      CO(2) => \pwm_out[6]_INST_0_i_40_n_1\,
      CO(1) => \pwm_out[6]_INST_0_i_40_n_2\,
      CO(0) => \pwm_out[6]_INST_0_i_40_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^counter_reg[24]_0\(2 downto 0),
      DI(0) => \^counter_reg[20]_0\(3),
      O(3 downto 0) => effective_value0(23 downto 20),
      S(3 downto 0) => \pwm_out[6]_INST_0_i_16_0\(3 downto 0)
    );
\pwm_out[6]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(23),
      I1 => \^counter_reg[24]_0\(2),
      I2 => effective_value1,
      O => effective_value(23)
    );
\pwm_out[6]_INST_0_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[6]_INST_0_i_46_n_0\,
      CO(3) => \pwm_out[6]_INST_0_i_42_n_0\,
      CO(2) => \pwm_out[6]_INST_0_i_42_n_1\,
      CO(1) => \pwm_out[6]_INST_0_i_42_n_2\,
      CO(0) => \pwm_out[6]_INST_0_i_42_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(20 downto 17),
      O(3 downto 0) => \^counter_reg[20]_0\(3 downto 0),
      S(3) => \pwm_out[6]_INST_0_i_103_n_0\,
      S(2) => \pwm_out[6]_INST_0_i_104_n_0\,
      S(1) => \pwm_out[6]_INST_0_i_105_n_0\,
      S(0) => \pwm_out[6]_INST_0_i_106_n_0\
    );
\pwm_out[6]_INST_0_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(21),
      I1 => \^counter_reg[24]_0\(0),
      I2 => effective_value1,
      O => effective_value(21)
    );
\pwm_out[6]_INST_0_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[6]_INST_0_i_87_n_0\,
      CO(3) => \pwm_out[6]_INST_0_i_44_n_0\,
      CO(2) => \pwm_out[6]_INST_0_i_44_n_1\,
      CO(1) => \pwm_out[6]_INST_0_i_44_n_2\,
      CO(0) => \pwm_out[6]_INST_0_i_44_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^counter_reg[20]_0\(2 downto 0),
      DI(0) => \^counter_reg[16]_0\(3),
      O(3 downto 0) => effective_value0(19 downto 16),
      S(3 downto 0) => \pwm_out[6]_INST_0_i_18_0\(3 downto 0)
    );
\pwm_out[6]_INST_0_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(19),
      I1 => \^counter_reg[20]_0\(2),
      I2 => effective_value1,
      O => effective_value(19)
    );
\pwm_out[6]_INST_0_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[6]_INST_0_i_89_n_0\,
      CO(3) => \pwm_out[6]_INST_0_i_46_n_0\,
      CO(2) => \pwm_out[6]_INST_0_i_46_n_1\,
      CO(1) => \pwm_out[6]_INST_0_i_46_n_2\,
      CO(0) => \pwm_out[6]_INST_0_i_46_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(16 downto 13),
      O(3 downto 0) => \^counter_reg[16]_0\(3 downto 0),
      S(3) => \pwm_out[6]_INST_0_i_111_n_0\,
      S(2) => \pwm_out[6]_INST_0_i_112_n_0\,
      S(1) => \pwm_out[6]_INST_0_i_113_n_0\,
      S(0) => \pwm_out[6]_INST_0_i_114_n_0\
    );
\pwm_out[6]_INST_0_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(17),
      I1 => \^counter_reg[20]_0\(0),
      I2 => effective_value1,
      O => effective_value(17)
    );
\pwm_out[6]_INST_0_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[24]_0\(2),
      I2 => effective_value0(23),
      I3 => duty_cycle(23),
      O => \pwm_out[6]_INST_0_i_48_n_0\
    );
\pwm_out[6]_INST_0_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[24]_0\(0),
      I2 => effective_value0(21),
      I3 => duty_cycle(21),
      O => \pwm_out[6]_INST_0_i_49_n_0\
    );
\pwm_out[6]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(24),
      I1 => effective_value1,
      I2 => \^counter_reg[24]_0\(3),
      I3 => effective_value0(24),
      I4 => effective_value(25),
      I5 => duty_cycle(25),
      O => \pwm_out[6]_INST_0_i_5_n_0\
    );
\pwm_out[6]_INST_0_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[20]_0\(2),
      I2 => effective_value0(19),
      I3 => duty_cycle(19),
      O => \pwm_out[6]_INST_0_i_50_n_0\
    );
\pwm_out[6]_INST_0_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[20]_0\(0),
      I2 => effective_value0(17),
      I3 => duty_cycle(17),
      O => \pwm_out[6]_INST_0_i_51_n_0\
    );
\pwm_out[6]_INST_0_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(30),
      I1 => O14(28),
      O => \pwm_out[6]_INST_0_i_52_n_0\
    );
\pwm_out[6]_INST_0_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(29),
      I1 => O14(27),
      O => \pwm_out[6]_INST_0_i_53_n_0\
    );
\pwm_out[6]_INST_0_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[6]_INST_0_i_116_n_0\,
      CO(3) => \pwm_out[6]_INST_0_i_58_n_0\,
      CO(2) => \pwm_out[6]_INST_0_i_58_n_1\,
      CO(1) => \pwm_out[6]_INST_0_i_58_n_2\,
      CO(0) => \pwm_out[6]_INST_0_i_58_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[6]_INST_0_i_117_n_0\,
      DI(2) => \pwm_out[6]_INST_0_i_118_n_0\,
      DI(1) => \pwm_out[6]_INST_0_i_119_n_0\,
      DI(0) => \pwm_out[6]_INST_0_i_120_n_0\,
      O(3 downto 0) => \NLW_pwm_out[6]_INST_0_i_58_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[6]_INST_0_i_121_n_0\,
      S(2) => \pwm_out[6]_INST_0_i_122_n_0\,
      S(1) => \pwm_out[6]_INST_0_i_123_n_0\,
      S(0) => \pwm_out[6]_INST_0_i_124_n_0\
    );
\pwm_out[6]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9900000000A599A5"
    )
        port map (
      I0 => duty_cycle(30),
      I1 => effective_value0(30),
      I2 => \^counter_reg[29]_0\(1),
      I3 => effective_value1,
      I4 => effective_value0(31),
      I5 => duty_cycle(31),
      O => \pwm_out[6]_INST_0_i_6_n_0\
    );
\pwm_out[6]_INST_0_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[28]_0\(3),
      I1 => period(28),
      I2 => period(29),
      I3 => \^counter_reg[29]_0\(0),
      O => \pwm_out[6]_INST_0_i_60_n_0\
    );
\pwm_out[6]_INST_0_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[28]_0\(1),
      I1 => period(26),
      I2 => period(27),
      I3 => \^counter_reg[28]_0\(2),
      O => \pwm_out[6]_INST_0_i_61_n_0\
    );
\pwm_out[6]_INST_0_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[24]_0\(3),
      I1 => period(24),
      I2 => period(25),
      I3 => \^counter_reg[28]_0\(0),
      O => \pwm_out[6]_INST_0_i_62_n_0\
    );
\pwm_out[6]_INST_0_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[28]_0\(3),
      I1 => period(28),
      I2 => \^counter_reg[29]_0\(0),
      I3 => period(29),
      O => \pwm_out[6]_INST_0_i_64_n_0\
    );
\pwm_out[6]_INST_0_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[28]_0\(1),
      I1 => period(26),
      I2 => \^counter_reg[28]_0\(2),
      I3 => period(27),
      O => \pwm_out[6]_INST_0_i_65_n_0\
    );
\pwm_out[6]_INST_0_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[24]_0\(3),
      I1 => period(24),
      I2 => \^counter_reg[28]_0\(0),
      I3 => period(25),
      O => \pwm_out[6]_INST_0_i_66_n_0\
    );
\pwm_out[6]_INST_0_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(28),
      I1 => O14(26),
      O => \pwm_out[6]_INST_0_i_67_n_0\
    );
\pwm_out[6]_INST_0_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(27),
      I1 => O14(25),
      O => \pwm_out[6]_INST_0_i_68_n_0\
    );
\pwm_out[6]_INST_0_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(26),
      I1 => O14(24),
      O => \pwm_out[6]_INST_0_i_69_n_0\
    );
\pwm_out[6]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(28),
      I1 => effective_value0(28),
      I2 => \^counter_reg[28]_0\(3),
      I3 => effective_value1,
      I4 => \pwm_out[6]_INST_0_i_28_n_0\,
      O => \pwm_out[6]_INST_0_i_7_n_0\
    );
\pwm_out[6]_INST_0_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(25),
      I1 => O14(23),
      O => \pwm_out[6]_INST_0_i_70_n_0\
    );
\pwm_out[6]_INST_0_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(24),
      I1 => O14(22),
      O => \pwm_out[6]_INST_0_i_75_n_0\
    );
\pwm_out[6]_INST_0_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(23),
      I1 => O14(21),
      O => \pwm_out[6]_INST_0_i_76_n_0\
    );
\pwm_out[6]_INST_0_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(22),
      I1 => O14(20),
      O => \pwm_out[6]_INST_0_i_77_n_0\
    );
\pwm_out[6]_INST_0_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(21),
      I1 => O14(19),
      O => \pwm_out[6]_INST_0_i_78_n_0\
    );
\pwm_out[6]_INST_0_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(6),
      I1 => effective_value1,
      I2 => \^counter_reg[8]_0\(1),
      I3 => effective_value0(6),
      I4 => effective_value(7),
      I5 => duty_cycle(7),
      O => \pwm_out[6]_INST_0_i_79_n_0\
    );
\pwm_out[6]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(26),
      I1 => effective_value0(26),
      I2 => \^counter_reg[28]_0\(1),
      I3 => effective_value1,
      I4 => \pwm_out[6]_INST_0_i_29_n_0\,
      O => \pwm_out[6]_INST_0_i_8_n_0\
    );
\pwm_out[6]_INST_0_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(4),
      I1 => effective_value1,
      I2 => \^o\(2),
      I3 => effective_value0(4),
      I4 => effective_value(5),
      I5 => duty_cycle(5),
      O => \pwm_out[6]_INST_0_i_80_n_0\
    );
\pwm_out[6]_INST_0_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(2),
      I1 => effective_value1,
      I2 => \^o\(0),
      I3 => effective_value0(2),
      I4 => effective_value(3),
      I5 => duty_cycle(3),
      O => \pwm_out[6]_INST_0_i_81_n_0\
    );
\pwm_out[6]_INST_0_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(0),
      I1 => effective_value1,
      I2 => counter_reg(0),
      I3 => effective_value0(0),
      I4 => effective_value(1),
      I5 => duty_cycle(1),
      O => \pwm_out[6]_INST_0_i_82_n_0\
    );
\pwm_out[6]_INST_0_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(6),
      I1 => effective_value0(6),
      I2 => \^counter_reg[8]_0\(1),
      I3 => effective_value1,
      I4 => \pwm_out[6]_INST_0_i_134_n_0\,
      O => \pwm_out[6]_INST_0_i_83_n_0\
    );
\pwm_out[6]_INST_0_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(4),
      I1 => effective_value0(4),
      I2 => \^o\(2),
      I3 => effective_value1,
      I4 => \pwm_out[6]_INST_0_i_135_n_0\,
      O => \pwm_out[6]_INST_0_i_84_n_0\
    );
\pwm_out[6]_INST_0_i_85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(2),
      I1 => effective_value0(2),
      I2 => \^o\(0),
      I3 => effective_value1,
      I4 => \pwm_out[6]_INST_0_i_136_n_0\,
      O => \pwm_out[6]_INST_0_i_85_n_0\
    );
\pwm_out[6]_INST_0_i_86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(0),
      I1 => effective_value0(0),
      I2 => counter_reg(0),
      I3 => effective_value1,
      I4 => \pwm_out[6]_INST_0_i_137_n_0\,
      O => \pwm_out[6]_INST_0_i_86_n_0\
    );
\pwm_out[6]_INST_0_i_87\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[6]_INST_0_i_91_n_0\,
      CO(3) => \pwm_out[6]_INST_0_i_87_n_0\,
      CO(2) => \pwm_out[6]_INST_0_i_87_n_1\,
      CO(1) => \pwm_out[6]_INST_0_i_87_n_2\,
      CO(0) => \pwm_out[6]_INST_0_i_87_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^counter_reg[16]_0\(2 downto 0),
      DI(0) => \^counter_reg[12]_0\(3),
      O(3 downto 0) => effective_value0(15 downto 12),
      S(3 downto 0) => \pwm_out[6]_INST_0_i_37_0\(3 downto 0)
    );
\pwm_out[6]_INST_0_i_88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(15),
      I1 => \^counter_reg[16]_0\(2),
      I2 => effective_value1,
      O => effective_value(15)
    );
\pwm_out[6]_INST_0_i_89\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[6]_INST_0_i_93_n_0\,
      CO(3) => \pwm_out[6]_INST_0_i_89_n_0\,
      CO(2) => \pwm_out[6]_INST_0_i_89_n_1\,
      CO(1) => \pwm_out[6]_INST_0_i_89_n_2\,
      CO(0) => \pwm_out[6]_INST_0_i_89_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(12 downto 9),
      O(3 downto 0) => \^counter_reg[12]_0\(3 downto 0),
      S(3) => \pwm_out[6]_INST_0_i_142_n_0\,
      S(2) => \pwm_out[6]_INST_0_i_143_n_0\,
      S(1) => \pwm_out[6]_INST_0_i_144_n_0\,
      S(0) => \pwm_out[6]_INST_0_i_145_n_0\
    );
\pwm_out[6]_INST_0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(24),
      I1 => effective_value0(24),
      I2 => \^counter_reg[24]_0\(3),
      I3 => effective_value1,
      I4 => \pwm_out[6]_INST_0_i_30_n_0\,
      O => \pwm_out[6]_INST_0_i_9_n_0\
    );
\pwm_out[6]_INST_0_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(13),
      I1 => \^counter_reg[16]_0\(0),
      I2 => effective_value1,
      O => effective_value(13)
    );
\pwm_out[6]_INST_0_i_91\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[6]_INST_0_i_127_n_0\,
      CO(3) => \pwm_out[6]_INST_0_i_91_n_0\,
      CO(2) => \pwm_out[6]_INST_0_i_91_n_1\,
      CO(1) => \pwm_out[6]_INST_0_i_91_n_2\,
      CO(0) => \pwm_out[6]_INST_0_i_91_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^counter_reg[12]_0\(2 downto 0),
      DI(0) => \^counter_reg[8]_0\(3),
      O(3 downto 0) => effective_value0(11 downto 8),
      S(3 downto 0) => \pwm_out[6]_INST_0_i_39_0\(3 downto 0)
    );
\pwm_out[6]_INST_0_i_92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(11),
      I1 => \^counter_reg[12]_0\(2),
      I2 => effective_value1,
      O => effective_value(11)
    );
\pwm_out[6]_INST_0_i_93\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[6]_INST_0_i_129_n_0\,
      CO(3) => \pwm_out[6]_INST_0_i_93_n_0\,
      CO(2) => \pwm_out[6]_INST_0_i_93_n_1\,
      CO(1) => \pwm_out[6]_INST_0_i_93_n_2\,
      CO(0) => \pwm_out[6]_INST_0_i_93_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(8 downto 5),
      O(3 downto 0) => \^counter_reg[8]_0\(3 downto 0),
      S(3) => \pwm_out[6]_INST_0_i_150_n_0\,
      S(2) => \pwm_out[6]_INST_0_i_151_n_0\,
      S(1) => \pwm_out[6]_INST_0_i_152_n_0\,
      S(0) => \pwm_out[6]_INST_0_i_153_n_0\
    );
\pwm_out[6]_INST_0_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(9),
      I1 => \^counter_reg[12]_0\(0),
      I2 => effective_value1,
      O => effective_value(9)
    );
\pwm_out[6]_INST_0_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[16]_0\(2),
      I2 => effective_value0(15),
      I3 => duty_cycle(15),
      O => \pwm_out[6]_INST_0_i_95_n_0\
    );
\pwm_out[6]_INST_0_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[16]_0\(0),
      I2 => effective_value0(13),
      I3 => duty_cycle(13),
      O => \pwm_out[6]_INST_0_i_96_n_0\
    );
\pwm_out[6]_INST_0_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[12]_0\(2),
      I2 => effective_value0(11),
      I3 => duty_cycle(11),
      O => \pwm_out[6]_INST_0_i_97_n_0\
    );
\pwm_out[6]_INST_0_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[12]_0\(0),
      I2 => effective_value0(9),
      I3 => duty_cycle(9),
      O => \pwm_out[6]_INST_0_i_98_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sodar19_pwm_top_0_1_pwm_generator_15 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[29]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pwm_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    period : in STD_LOGIC_VECTOR ( 27 downto 0 );
    minusOp_22 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O15 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    duty_cycle : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pwm_out[7]_INST_0_i_8_0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    phase : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[7]_INST_0_i_82_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[7]_INST_0_i_82_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[7]_INST_0_i_7_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[7]_INST_0_i_7_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sodar19_pwm_top_0_1_pwm_generator_15 : entity is "pwm_generator";
end sodar19_pwm_top_0_1_pwm_generator_15;

architecture STRUCTURE of sodar19_pwm_top_0_1_pwm_generator_15 is
  signal \^o\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal clear : STD_LOGIC;
  signal \counter[0]_i_10__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_11__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_12__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_14__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_15__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_16__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_17__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_18__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_19__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_20__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_21__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_26__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_27__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_28__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_29__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_30__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_31__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_32__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_33__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_47__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_48__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_49__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_50__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_51__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_52__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_53__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_54__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_6__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_7__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_8__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_9__6_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter_reg[0]_i_13__6_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__6_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__6_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__6_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__6_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__6_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__6_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__6_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__6_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__6_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__6_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__6_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__6_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__6_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__6_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__6_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__6_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__6_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__6_n_7\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__6_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__6_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__6_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__6_n_3\ : STD_LOGIC;
  signal \^counter_reg[11]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[12]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__6_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__6_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__6_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__6_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__6_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__6_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__6_n_7\ : STD_LOGIC;
  signal \^counter_reg[15]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[16]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__6_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__6_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__6_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__6_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__6_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__6_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__6_n_7\ : STD_LOGIC;
  signal \^counter_reg[19]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[20]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__6_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__6_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__6_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__6_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__6_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__6_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__6_n_7\ : STD_LOGIC;
  signal \^counter_reg[23]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[24]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__6_n_1\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__6_n_2\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__6_n_3\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__6_n_4\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__6_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__6_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__6_n_7\ : STD_LOGIC;
  signal \^counter_reg[27]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[28]_i_1__6_n_1\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__6_n_2\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__6_n_3\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__6_n_4\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__6_n_5\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__6_n_6\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__6_n_7\ : STD_LOGIC;
  signal \^counter_reg[29]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_reg[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__6_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__6_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__6_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__6_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__6_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__6_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__6_n_7\ : STD_LOGIC;
  signal \^counter_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__6_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__6_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__6_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__6_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__6_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__6_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__6_n_7\ : STD_LOGIC;
  signal effective_value : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal effective_value0 : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal effective_value1 : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_10_n_1\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_10_n_2\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_10_n_3\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_112_n_1\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_112_n_2\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_112_n_3\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_115_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_122_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_122_n_1\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_122_n_2\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_122_n_3\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_126_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_126_n_1\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_126_n_2\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_126_n_3\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_130_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_131_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_132_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_133_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_134_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_137_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_142_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_143_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_144_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_145_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_155_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_155_n_1\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_155_n_2\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_155_n_3\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_156_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_157_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_158_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_159_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_160_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_161_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_162_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_163_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_168_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_169_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_170_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_171_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_176_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_177_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_178_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_179_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_194_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_195_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_196_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_197_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_198_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_199_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_19_n_2\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_19_n_3\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_200_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_201_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_20_n_1\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_20_n_2\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_20_n_3\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_21_n_1\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_21_n_2\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_21_n_3\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_23_n_1\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_23_n_2\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_23_n_3\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_30_n_1\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_30_n_2\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_30_n_3\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_39_n_1\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_39_n_2\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_39_n_3\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_43_n_1\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_43_n_2\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_43_n_3\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_58_n_1\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_58_n_2\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_58_n_3\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_83_n_1\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_83_n_2\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_83_n_3\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_87_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_87_n_1\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_87_n_2\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_87_n_3\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_91_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_92_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_94_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_n_1\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_n_2\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_n_3\ : STD_LOGIC;
  signal \NLW_counter_reg[0]_i_13__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_1__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_25__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_3__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[28]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[7]_INST_0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[7]_INST_0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[7]_INST_0_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[7]_INST_0_i_112_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[7]_INST_0_i_155_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[7]_INST_0_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pwm_out[7]_INST_0_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[7]_INST_0_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[7]_INST_0_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[7]_INST_0_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[7]_INST_0_i_58_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pwm_out[7]_INST_0_i_124\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \pwm_out[7]_INST_0_i_125\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \pwm_out[7]_INST_0_i_128\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \pwm_out[7]_INST_0_i_129\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \pwm_out[7]_INST_0_i_130\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \pwm_out[7]_INST_0_i_131\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \pwm_out[7]_INST_0_i_132\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \pwm_out[7]_INST_0_i_133\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \pwm_out[7]_INST_0_i_22\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \pwm_out[7]_INST_0_i_25\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \pwm_out[7]_INST_0_i_26\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \pwm_out[7]_INST_0_i_27\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \pwm_out[7]_INST_0_i_28\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \pwm_out[7]_INST_0_i_29\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \pwm_out[7]_INST_0_i_41\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \pwm_out[7]_INST_0_i_42\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \pwm_out[7]_INST_0_i_45\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \pwm_out[7]_INST_0_i_46\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \pwm_out[7]_INST_0_i_47\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \pwm_out[7]_INST_0_i_48\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \pwm_out[7]_INST_0_i_49\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \pwm_out[7]_INST_0_i_50\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \pwm_out[7]_INST_0_i_85\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \pwm_out[7]_INST_0_i_86\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \pwm_out[7]_INST_0_i_89\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \pwm_out[7]_INST_0_i_90\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \pwm_out[7]_INST_0_i_91\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \pwm_out[7]_INST_0_i_92\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \pwm_out[7]_INST_0_i_93\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \pwm_out[7]_INST_0_i_94\ : label is "soft_lutpair241";
begin
  O(3 downto 0) <= \^o\(3 downto 0);
  \counter_reg[11]_0\(3 downto 0) <= \^counter_reg[11]_0\(3 downto 0);
  \counter_reg[15]_0\(3 downto 0) <= \^counter_reg[15]_0\(3 downto 0);
  \counter_reg[19]_0\(3 downto 0) <= \^counter_reg[19]_0\(3 downto 0);
  \counter_reg[23]_0\(3 downto 0) <= \^counter_reg[23]_0\(3 downto 0);
  \counter_reg[27]_0\(3 downto 0) <= \^counter_reg[27]_0\(3 downto 0);
  \counter_reg[29]_0\(2 downto 0) <= \^counter_reg[29]_0\(2 downto 0);
  \counter_reg[7]_0\(3 downto 0) <= \^counter_reg[7]_0\(3 downto 0);
\counter[0]_i_10__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(26),
      I1 => minusOp_22(25),
      I2 => counter_reg(27),
      I3 => minusOp_22(26),
      O => \counter[0]_i_10__6_n_0\
    );
\counter[0]_i_11__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(24),
      I1 => minusOp_22(23),
      I2 => counter_reg(25),
      I3 => minusOp_22(24),
      O => \counter[0]_i_11__6_n_0\
    );
\counter[0]_i_12__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_12__6_n_0\
    );
\counter[0]_i_14__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(22),
      I1 => minusOp_22(21),
      I2 => minusOp_22(22),
      I3 => counter_reg(23),
      O => \counter[0]_i_14__6_n_0\
    );
\counter[0]_i_15__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(20),
      I1 => minusOp_22(19),
      I2 => minusOp_22(20),
      I3 => counter_reg(21),
      O => \counter[0]_i_15__6_n_0\
    );
\counter[0]_i_16__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(18),
      I1 => minusOp_22(17),
      I2 => minusOp_22(18),
      I3 => counter_reg(19),
      O => \counter[0]_i_16__6_n_0\
    );
\counter[0]_i_17__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(16),
      I1 => minusOp_22(15),
      I2 => minusOp_22(16),
      I3 => counter_reg(17),
      O => \counter[0]_i_17__6_n_0\
    );
\counter[0]_i_18__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(22),
      I1 => minusOp_22(21),
      I2 => counter_reg(23),
      I3 => minusOp_22(22),
      O => \counter[0]_i_18__6_n_0\
    );
\counter[0]_i_19__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(20),
      I1 => minusOp_22(19),
      I2 => counter_reg(21),
      I3 => minusOp_22(20),
      O => \counter[0]_i_19__6_n_0\
    );
\counter[0]_i_20__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(18),
      I1 => minusOp_22(17),
      I2 => counter_reg(19),
      I3 => minusOp_22(18),
      O => \counter[0]_i_20__6_n_0\
    );
\counter[0]_i_21__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(16),
      I1 => minusOp_22(15),
      I2 => counter_reg(17),
      I3 => minusOp_22(16),
      O => \counter[0]_i_21__6_n_0\
    );
\counter[0]_i_26__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(14),
      I1 => minusOp_22(13),
      I2 => minusOp_22(14),
      I3 => counter_reg(15),
      O => \counter[0]_i_26__6_n_0\
    );
\counter[0]_i_27__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(12),
      I1 => minusOp_22(11),
      I2 => minusOp_22(12),
      I3 => counter_reg(13),
      O => \counter[0]_i_27__6_n_0\
    );
\counter[0]_i_28__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(10),
      I1 => minusOp_22(9),
      I2 => minusOp_22(10),
      I3 => counter_reg(11),
      O => \counter[0]_i_28__6_n_0\
    );
\counter[0]_i_29__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(8),
      I1 => minusOp_22(7),
      I2 => minusOp_22(8),
      I3 => counter_reg(9),
      O => \counter[0]_i_29__6_n_0\
    );
\counter[0]_i_30__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(14),
      I1 => minusOp_22(13),
      I2 => counter_reg(15),
      I3 => minusOp_22(14),
      O => \counter[0]_i_30__6_n_0\
    );
\counter[0]_i_31__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(12),
      I1 => minusOp_22(11),
      I2 => counter_reg(13),
      I3 => minusOp_22(12),
      O => \counter[0]_i_31__6_n_0\
    );
\counter[0]_i_32__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(10),
      I1 => minusOp_22(9),
      I2 => counter_reg(11),
      I3 => minusOp_22(10),
      O => \counter[0]_i_32__6_n_0\
    );
\counter[0]_i_33__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(8),
      I1 => minusOp_22(7),
      I2 => counter_reg(9),
      I3 => minusOp_22(8),
      O => \counter[0]_i_33__6_n_0\
    );
\counter[0]_i_47__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(6),
      I1 => minusOp_22(5),
      I2 => minusOp_22(6),
      I3 => counter_reg(7),
      O => \counter[0]_i_47__6_n_0\
    );
\counter[0]_i_48__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(4),
      I1 => minusOp_22(3),
      I2 => minusOp_22(4),
      I3 => counter_reg(5),
      O => \counter[0]_i_48__6_n_0\
    );
\counter[0]_i_49__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(2),
      I1 => minusOp_22(1),
      I2 => minusOp_22(2),
      I3 => counter_reg(3),
      O => \counter[0]_i_49__6_n_0\
    );
\counter[0]_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(30),
      I1 => minusOp_22(29),
      I2 => minusOp_22(30),
      I3 => counter_reg(31),
      O => \counter[0]_i_4__6_n_0\
    );
\counter[0]_i_50__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => period(0),
      I1 => counter_reg(0),
      I2 => minusOp_22(0),
      I3 => counter_reg(1),
      O => \counter[0]_i_50__6_n_0\
    );
\counter[0]_i_51__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(6),
      I1 => minusOp_22(5),
      I2 => counter_reg(7),
      I3 => minusOp_22(6),
      O => \counter[0]_i_51__6_n_0\
    );
\counter[0]_i_52__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(4),
      I1 => minusOp_22(3),
      I2 => counter_reg(5),
      I3 => minusOp_22(4),
      O => \counter[0]_i_52__6_n_0\
    );
\counter[0]_i_53__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(2),
      I1 => minusOp_22(1),
      I2 => counter_reg(3),
      I3 => minusOp_22(2),
      O => \counter[0]_i_53__6_n_0\
    );
\counter[0]_i_54__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => counter_reg(0),
      I1 => period(0),
      I2 => counter_reg(1),
      I3 => minusOp_22(0),
      O => \counter[0]_i_54__2_n_0\
    );
\counter[0]_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(28),
      I1 => minusOp_22(27),
      I2 => minusOp_22(28),
      I3 => counter_reg(29),
      O => \counter[0]_i_5__6_n_0\
    );
\counter[0]_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(26),
      I1 => minusOp_22(25),
      I2 => minusOp_22(26),
      I3 => counter_reg(27),
      O => \counter[0]_i_6__6_n_0\
    );
\counter[0]_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(24),
      I1 => minusOp_22(23),
      I2 => minusOp_22(24),
      I3 => counter_reg(25),
      O => \counter[0]_i_7__6_n_0\
    );
\counter[0]_i_8__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(30),
      I1 => minusOp_22(29),
      I2 => counter_reg(31),
      I3 => minusOp_22(30),
      O => \counter[0]_i_8__6_n_0\
    );
\counter[0]_i_9__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(28),
      I1 => minusOp_22(27),
      I2 => counter_reg(29),
      I3 => minusOp_22(28),
      O => \counter[0]_i_9__6_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__6_n_7\,
      Q => counter_reg(0),
      R => clear
    );
\counter_reg[0]_i_13__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_25__6_n_0\,
      CO(3) => \counter_reg[0]_i_13__6_n_0\,
      CO(2) => \counter_reg[0]_i_13__6_n_1\,
      CO(1) => \counter_reg[0]_i_13__6_n_2\,
      CO(0) => \counter_reg[0]_i_13__6_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_26__6_n_0\,
      DI(2) => \counter[0]_i_27__6_n_0\,
      DI(1) => \counter[0]_i_28__6_n_0\,
      DI(0) => \counter[0]_i_29__6_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_13__6_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_30__6_n_0\,
      S(2) => \counter[0]_i_31__6_n_0\,
      S(1) => \counter[0]_i_32__6_n_0\,
      S(0) => \counter[0]_i_33__6_n_0\
    );
\counter_reg[0]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_3__6_n_0\,
      CO(3) => clear,
      CO(2) => \counter_reg[0]_i_1__6_n_1\,
      CO(1) => \counter_reg[0]_i_1__6_n_2\,
      CO(0) => \counter_reg[0]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_4__6_n_0\,
      DI(2) => \counter[0]_i_5__6_n_0\,
      DI(1) => \counter[0]_i_6__6_n_0\,
      DI(0) => \counter[0]_i_7__6_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_1__6_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_8__6_n_0\,
      S(2) => \counter[0]_i_9__6_n_0\,
      S(1) => \counter[0]_i_10__6_n_0\,
      S(0) => \counter[0]_i_11__6_n_0\
    );
\counter_reg[0]_i_25__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_25__6_n_0\,
      CO(2) => \counter_reg[0]_i_25__6_n_1\,
      CO(1) => \counter_reg[0]_i_25__6_n_2\,
      CO(0) => \counter_reg[0]_i_25__6_n_3\,
      CYINIT => '1',
      DI(3) => \counter[0]_i_47__6_n_0\,
      DI(2) => \counter[0]_i_48__6_n_0\,
      DI(1) => \counter[0]_i_49__6_n_0\,
      DI(0) => \counter[0]_i_50__6_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_25__6_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_51__6_n_0\,
      S(2) => \counter[0]_i_52__6_n_0\,
      S(1) => \counter[0]_i_53__6_n_0\,
      S(0) => \counter[0]_i_54__2_n_0\
    );
\counter_reg[0]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_2__6_n_0\,
      CO(2) => \counter_reg[0]_i_2__6_n_1\,
      CO(1) => \counter_reg[0]_i_2__6_n_2\,
      CO(0) => \counter_reg[0]_i_2__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_reg[0]_i_2__6_n_4\,
      O(2) => \counter_reg[0]_i_2__6_n_5\,
      O(1) => \counter_reg[0]_i_2__6_n_6\,
      O(0) => \counter_reg[0]_i_2__6_n_7\,
      S(3 downto 1) => counter_reg(3 downto 1),
      S(0) => \counter[0]_i_12__6_n_0\
    );
\counter_reg[0]_i_3__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_13__6_n_0\,
      CO(3) => \counter_reg[0]_i_3__6_n_0\,
      CO(2) => \counter_reg[0]_i_3__6_n_1\,
      CO(1) => \counter_reg[0]_i_3__6_n_2\,
      CO(0) => \counter_reg[0]_i_3__6_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_14__6_n_0\,
      DI(2) => \counter[0]_i_15__6_n_0\,
      DI(1) => \counter[0]_i_16__6_n_0\,
      DI(0) => \counter[0]_i_17__6_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_3__6_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_18__6_n_0\,
      S(2) => \counter[0]_i_19__6_n_0\,
      S(1) => \counter[0]_i_20__6_n_0\,
      S(0) => \counter[0]_i_21__6_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__6_n_5\,
      Q => counter_reg(10),
      R => clear
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__6_n_4\,
      Q => counter_reg(11),
      R => clear
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__6_n_7\,
      Q => counter_reg(12),
      R => clear
    );
\counter_reg[12]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1__6_n_0\,
      CO(3) => \counter_reg[12]_i_1__6_n_0\,
      CO(2) => \counter_reg[12]_i_1__6_n_1\,
      CO(1) => \counter_reg[12]_i_1__6_n_2\,
      CO(0) => \counter_reg[12]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_1__6_n_4\,
      O(2) => \counter_reg[12]_i_1__6_n_5\,
      O(1) => \counter_reg[12]_i_1__6_n_6\,
      O(0) => \counter_reg[12]_i_1__6_n_7\,
      S(3 downto 0) => counter_reg(15 downto 12)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__6_n_6\,
      Q => counter_reg(13),
      R => clear
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__6_n_5\,
      Q => counter_reg(14),
      R => clear
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__6_n_4\,
      Q => counter_reg(15),
      R => clear
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__6_n_7\,
      Q => counter_reg(16),
      R => clear
    );
\counter_reg[16]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_1__6_n_0\,
      CO(3) => \counter_reg[16]_i_1__6_n_0\,
      CO(2) => \counter_reg[16]_i_1__6_n_1\,
      CO(1) => \counter_reg[16]_i_1__6_n_2\,
      CO(0) => \counter_reg[16]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_1__6_n_4\,
      O(2) => \counter_reg[16]_i_1__6_n_5\,
      O(1) => \counter_reg[16]_i_1__6_n_6\,
      O(0) => \counter_reg[16]_i_1__6_n_7\,
      S(3 downto 0) => counter_reg(19 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__6_n_6\,
      Q => counter_reg(17),
      R => clear
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__6_n_5\,
      Q => counter_reg(18),
      R => clear
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__6_n_4\,
      Q => counter_reg(19),
      R => clear
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__6_n_6\,
      Q => counter_reg(1),
      R => clear
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__6_n_7\,
      Q => counter_reg(20),
      R => clear
    );
\counter_reg[20]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_1__6_n_0\,
      CO(3) => \counter_reg[20]_i_1__6_n_0\,
      CO(2) => \counter_reg[20]_i_1__6_n_1\,
      CO(1) => \counter_reg[20]_i_1__6_n_2\,
      CO(0) => \counter_reg[20]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_1__6_n_4\,
      O(2) => \counter_reg[20]_i_1__6_n_5\,
      O(1) => \counter_reg[20]_i_1__6_n_6\,
      O(0) => \counter_reg[20]_i_1__6_n_7\,
      S(3 downto 0) => counter_reg(23 downto 20)
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__6_n_6\,
      Q => counter_reg(21),
      R => clear
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__6_n_5\,
      Q => counter_reg(22),
      R => clear
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__6_n_4\,
      Q => counter_reg(23),
      R => clear
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__6_n_7\,
      Q => counter_reg(24),
      R => clear
    );
\counter_reg[24]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[20]_i_1__6_n_0\,
      CO(3) => \counter_reg[24]_i_1__6_n_0\,
      CO(2) => \counter_reg[24]_i_1__6_n_1\,
      CO(1) => \counter_reg[24]_i_1__6_n_2\,
      CO(0) => \counter_reg[24]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[24]_i_1__6_n_4\,
      O(2) => \counter_reg[24]_i_1__6_n_5\,
      O(1) => \counter_reg[24]_i_1__6_n_6\,
      O(0) => \counter_reg[24]_i_1__6_n_7\,
      S(3 downto 0) => counter_reg(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__6_n_6\,
      Q => counter_reg(25),
      R => clear
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__6_n_5\,
      Q => counter_reg(26),
      R => clear
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__6_n_4\,
      Q => counter_reg(27),
      R => clear
    );
\counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__6_n_7\,
      Q => counter_reg(28),
      R => clear
    );
\counter_reg[28]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[24]_i_1__6_n_0\,
      CO(3) => \NLW_counter_reg[28]_i_1__6_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[28]_i_1__6_n_1\,
      CO(1) => \counter_reg[28]_i_1__6_n_2\,
      CO(0) => \counter_reg[28]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[28]_i_1__6_n_4\,
      O(2) => \counter_reg[28]_i_1__6_n_5\,
      O(1) => \counter_reg[28]_i_1__6_n_6\,
      O(0) => \counter_reg[28]_i_1__6_n_7\,
      S(3 downto 0) => counter_reg(31 downto 28)
    );
\counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__6_n_6\,
      Q => counter_reg(29),
      R => clear
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__6_n_5\,
      Q => counter_reg(2),
      R => clear
    );
\counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__6_n_5\,
      Q => counter_reg(30),
      R => clear
    );
\counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__6_n_4\,
      Q => counter_reg(31),
      R => clear
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__6_n_4\,
      Q => counter_reg(3),
      R => clear
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__6_n_7\,
      Q => counter_reg(4),
      R => clear
    );
\counter_reg[4]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_2__6_n_0\,
      CO(3) => \counter_reg[4]_i_1__6_n_0\,
      CO(2) => \counter_reg[4]_i_1__6_n_1\,
      CO(1) => \counter_reg[4]_i_1__6_n_2\,
      CO(0) => \counter_reg[4]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_1__6_n_4\,
      O(2) => \counter_reg[4]_i_1__6_n_5\,
      O(1) => \counter_reg[4]_i_1__6_n_6\,
      O(0) => \counter_reg[4]_i_1__6_n_7\,
      S(3 downto 0) => counter_reg(7 downto 4)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__6_n_6\,
      Q => counter_reg(5),
      R => clear
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__6_n_5\,
      Q => counter_reg(6),
      R => clear
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__6_n_4\,
      Q => counter_reg(7),
      R => clear
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__6_n_7\,
      Q => counter_reg(8),
      R => clear
    );
\counter_reg[8]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1__6_n_0\,
      CO(3) => \counter_reg[8]_i_1__6_n_0\,
      CO(2) => \counter_reg[8]_i_1__6_n_1\,
      CO(1) => \counter_reg[8]_i_1__6_n_2\,
      CO(0) => \counter_reg[8]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_1__6_n_4\,
      O(2) => \counter_reg[8]_i_1__6_n_5\,
      O(1) => \counter_reg[8]_i_1__6_n_6\,
      O(0) => \counter_reg[8]_i_1__6_n_7\,
      S(3 downto 0) => counter_reg(11 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__6_n_6\,
      Q => counter_reg(9),
      R => clear
    );
\pwm_out[7]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[7]_INST_0_i_1_n_0\,
      CO(3) => pwm_out(0),
      CO(2) => \pwm_out[7]_INST_0_n_1\,
      CO(1) => \pwm_out[7]_INST_0_n_2\,
      CO(0) => \pwm_out[7]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[7]_INST_0_i_2_n_0\,
      DI(2) => \pwm_out[7]_INST_0_i_3_n_0\,
      DI(1) => \pwm_out[7]_INST_0_i_4_n_0\,
      DI(0) => \pwm_out[7]_INST_0_i_5_n_0\,
      O(3 downto 0) => \NLW_pwm_out[7]_INST_0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[7]_INST_0_i_6_n_0\,
      S(2) => \pwm_out[7]_INST_0_i_7_n_0\,
      S(1) => \pwm_out[7]_INST_0_i_8_n_0\,
      S(0) => \pwm_out[7]_INST_0_i_9_n_0\
    );
\pwm_out[7]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[7]_INST_0_i_10_n_0\,
      CO(3) => \pwm_out[7]_INST_0_i_1_n_0\,
      CO(2) => \pwm_out[7]_INST_0_i_1_n_1\,
      CO(1) => \pwm_out[7]_INST_0_i_1_n_2\,
      CO(0) => \pwm_out[7]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[7]_INST_0_i_11_n_0\,
      DI(2) => \pwm_out[7]_INST_0_i_12_n_0\,
      DI(1) => \pwm_out[7]_INST_0_i_13_n_0\,
      DI(0) => \pwm_out[7]_INST_0_i_14_n_0\,
      O(3 downto 0) => \NLW_pwm_out[7]_INST_0_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[7]_INST_0_i_15_n_0\,
      S(2) => \pwm_out[7]_INST_0_i_16_n_0\,
      S(1) => \pwm_out[7]_INST_0_i_17_n_0\,
      S(0) => \pwm_out[7]_INST_0_i_18_n_0\
    );
\pwm_out[7]_INST_0_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[7]_INST_0_i_30_n_0\,
      CO(3) => \pwm_out[7]_INST_0_i_10_n_0\,
      CO(2) => \pwm_out[7]_INST_0_i_10_n_1\,
      CO(1) => \pwm_out[7]_INST_0_i_10_n_2\,
      CO(0) => \pwm_out[7]_INST_0_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[7]_INST_0_i_31_n_0\,
      DI(2) => \pwm_out[7]_INST_0_i_32_n_0\,
      DI(1) => \pwm_out[7]_INST_0_i_33_n_0\,
      DI(0) => \pwm_out[7]_INST_0_i_34_n_0\,
      O(3 downto 0) => \NLW_pwm_out[7]_INST_0_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[7]_INST_0_i_35_n_0\,
      S(2) => \pwm_out[7]_INST_0_i_36_n_0\,
      S(1) => \pwm_out[7]_INST_0_i_37_n_0\,
      S(0) => \pwm_out[7]_INST_0_i_38_n_0\
    );
\pwm_out[7]_INST_0_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(19),
      I1 => O15(18),
      O => \pwm_out[7]_INST_0_i_103_n_0\
    );
\pwm_out[7]_INST_0_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(18),
      I1 => O15(17),
      O => \pwm_out[7]_INST_0_i_104_n_0\
    );
\pwm_out[7]_INST_0_i_105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(17),
      I1 => O15(16),
      O => \pwm_out[7]_INST_0_i_105_n_0\
    );
\pwm_out[7]_INST_0_i_106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(16),
      I1 => O15(15),
      O => \pwm_out[7]_INST_0_i_106_n_0\
    );
\pwm_out[7]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(22),
      I1 => effective_value1,
      I2 => \^counter_reg[23]_0\(2),
      I3 => \pwm_out[7]_INST_0_i_8_0\(22),
      I4 => effective_value(23),
      I5 => duty_cycle(23),
      O => \pwm_out[7]_INST_0_i_11_n_0\
    );
\pwm_out[7]_INST_0_i_112\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[7]_INST_0_i_155_n_0\,
      CO(3) => \pwm_out[7]_INST_0_i_112_n_0\,
      CO(2) => \pwm_out[7]_INST_0_i_112_n_1\,
      CO(1) => \pwm_out[7]_INST_0_i_112_n_2\,
      CO(0) => \pwm_out[7]_INST_0_i_112_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[7]_INST_0_i_156_n_0\,
      DI(2) => \pwm_out[7]_INST_0_i_157_n_0\,
      DI(1) => \pwm_out[7]_INST_0_i_158_n_0\,
      DI(0) => \pwm_out[7]_INST_0_i_159_n_0\,
      O(3 downto 0) => \NLW_pwm_out[7]_INST_0_i_112_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[7]_INST_0_i_160_n_0\,
      S(2) => \pwm_out[7]_INST_0_i_161_n_0\,
      S(1) => \pwm_out[7]_INST_0_i_162_n_0\,
      S(0) => \pwm_out[7]_INST_0_i_163_n_0\
    );
\pwm_out[7]_INST_0_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[23]_0\(2),
      I1 => period(22),
      I2 => period(23),
      I3 => \^counter_reg[23]_0\(3),
      O => \pwm_out[7]_INST_0_i_113_n_0\
    );
\pwm_out[7]_INST_0_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[23]_0\(0),
      I1 => period(20),
      I2 => period(21),
      I3 => \^counter_reg[23]_0\(1),
      O => \pwm_out[7]_INST_0_i_114_n_0\
    );
\pwm_out[7]_INST_0_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[19]_0\(2),
      I1 => period(18),
      I2 => period(19),
      I3 => \^counter_reg[19]_0\(3),
      O => \pwm_out[7]_INST_0_i_115_n_0\
    );
\pwm_out[7]_INST_0_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[19]_0\(0),
      I1 => period(16),
      I2 => period(17),
      I3 => \^counter_reg[19]_0\(1),
      O => \pwm_out[7]_INST_0_i_116_n_0\
    );
\pwm_out[7]_INST_0_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[23]_0\(2),
      I1 => period(22),
      I2 => \^counter_reg[23]_0\(3),
      I3 => period(23),
      O => \pwm_out[7]_INST_0_i_117_n_0\
    );
\pwm_out[7]_INST_0_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[23]_0\(0),
      I1 => period(20),
      I2 => \^counter_reg[23]_0\(1),
      I3 => period(21),
      O => \pwm_out[7]_INST_0_i_118_n_0\
    );
\pwm_out[7]_INST_0_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[19]_0\(2),
      I1 => period(18),
      I2 => \^counter_reg[19]_0\(3),
      I3 => period(19),
      O => \pwm_out[7]_INST_0_i_119_n_0\
    );
\pwm_out[7]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(20),
      I1 => effective_value1,
      I2 => \^counter_reg[23]_0\(0),
      I3 => \pwm_out[7]_INST_0_i_8_0\(20),
      I4 => effective_value(21),
      I5 => duty_cycle(21),
      O => \pwm_out[7]_INST_0_i_12_n_0\
    );
\pwm_out[7]_INST_0_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[19]_0\(0),
      I1 => period(16),
      I2 => \^counter_reg[19]_0\(1),
      I3 => period(17),
      O => \pwm_out[7]_INST_0_i_120_n_0\
    );
\pwm_out[7]_INST_0_i_122\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[7]_INST_0_i_126_n_0\,
      CO(3) => \pwm_out[7]_INST_0_i_122_n_0\,
      CO(2) => \pwm_out[7]_INST_0_i_122_n_1\,
      CO(1) => \pwm_out[7]_INST_0_i_122_n_2\,
      CO(0) => \pwm_out[7]_INST_0_i_122_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(7 downto 4),
      O(3 downto 0) => \^counter_reg[7]_0\(3 downto 0),
      S(3) => \pwm_out[7]_INST_0_i_168_n_0\,
      S(2) => \pwm_out[7]_INST_0_i_169_n_0\,
      S(1) => \pwm_out[7]_INST_0_i_170_n_0\,
      S(0) => \pwm_out[7]_INST_0_i_171_n_0\
    );
\pwm_out[7]_INST_0_i_124\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[7]_INST_0_i_8_0\(7),
      I1 => \^counter_reg[7]_0\(3),
      I2 => effective_value1,
      O => effective_value(7)
    );
\pwm_out[7]_INST_0_i_125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[7]_INST_0_i_8_0\(5),
      I1 => \^counter_reg[7]_0\(1),
      I2 => effective_value1,
      O => effective_value(5)
    );
\pwm_out[7]_INST_0_i_126\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[7]_INST_0_i_126_n_0\,
      CO(2) => \pwm_out[7]_INST_0_i_126_n_1\,
      CO(1) => \pwm_out[7]_INST_0_i_126_n_2\,
      CO(0) => \pwm_out[7]_INST_0_i_126_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(3 downto 0),
      O(3 downto 0) => \^o\(3 downto 0),
      S(3) => \pwm_out[7]_INST_0_i_176_n_0\,
      S(2) => \pwm_out[7]_INST_0_i_177_n_0\,
      S(1) => \pwm_out[7]_INST_0_i_178_n_0\,
      S(0) => \pwm_out[7]_INST_0_i_179_n_0\
    );
\pwm_out[7]_INST_0_i_128\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[7]_INST_0_i_8_0\(3),
      I1 => \^o\(3),
      I2 => effective_value1,
      O => effective_value(3)
    );
\pwm_out[7]_INST_0_i_129\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[7]_INST_0_i_8_0\(1),
      I1 => \^o\(1),
      I2 => effective_value1,
      O => effective_value(1)
    );
\pwm_out[7]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(18),
      I1 => effective_value1,
      I2 => \^counter_reg[19]_0\(2),
      I3 => \pwm_out[7]_INST_0_i_8_0\(18),
      I4 => effective_value(19),
      I5 => duty_cycle(19),
      O => \pwm_out[7]_INST_0_i_13_n_0\
    );
\pwm_out[7]_INST_0_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[7]_0\(3),
      I2 => \pwm_out[7]_INST_0_i_8_0\(7),
      I3 => duty_cycle(7),
      O => \pwm_out[7]_INST_0_i_130_n_0\
    );
\pwm_out[7]_INST_0_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[7]_0\(1),
      I2 => \pwm_out[7]_INST_0_i_8_0\(5),
      I3 => duty_cycle(5),
      O => \pwm_out[7]_INST_0_i_131_n_0\
    );
\pwm_out[7]_INST_0_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^o\(3),
      I2 => \pwm_out[7]_INST_0_i_8_0\(3),
      I3 => duty_cycle(3),
      O => \pwm_out[7]_INST_0_i_132_n_0\
    );
\pwm_out[7]_INST_0_i_133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^o\(1),
      I2 => \pwm_out[7]_INST_0_i_8_0\(1),
      I3 => duty_cycle(1),
      O => \pwm_out[7]_INST_0_i_133_n_0\
    );
\pwm_out[7]_INST_0_i_134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(15),
      I1 => O15(14),
      O => \pwm_out[7]_INST_0_i_134_n_0\
    );
\pwm_out[7]_INST_0_i_135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(14),
      I1 => O15(13),
      O => \pwm_out[7]_INST_0_i_135_n_0\
    );
\pwm_out[7]_INST_0_i_136\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(13),
      I1 => O15(12),
      O => \pwm_out[7]_INST_0_i_136_n_0\
    );
\pwm_out[7]_INST_0_i_137\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(12),
      I1 => O15(11),
      O => \pwm_out[7]_INST_0_i_137_n_0\
    );
\pwm_out[7]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(16),
      I1 => effective_value1,
      I2 => \^counter_reg[19]_0\(0),
      I3 => \pwm_out[7]_INST_0_i_8_0\(16),
      I4 => effective_value(17),
      I5 => duty_cycle(17),
      O => \pwm_out[7]_INST_0_i_14_n_0\
    );
\pwm_out[7]_INST_0_i_142\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(11),
      I1 => O15(10),
      O => \pwm_out[7]_INST_0_i_142_n_0\
    );
\pwm_out[7]_INST_0_i_143\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(10),
      I1 => O15(9),
      O => \pwm_out[7]_INST_0_i_143_n_0\
    );
\pwm_out[7]_INST_0_i_144\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(9),
      I1 => O15(8),
      O => \pwm_out[7]_INST_0_i_144_n_0\
    );
\pwm_out[7]_INST_0_i_145\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(8),
      I1 => O15(7),
      O => \pwm_out[7]_INST_0_i_145_n_0\
    );
\pwm_out[7]_INST_0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(22),
      I1 => \pwm_out[7]_INST_0_i_8_0\(22),
      I2 => \^counter_reg[23]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[7]_INST_0_i_47_n_0\,
      O => \pwm_out[7]_INST_0_i_15_n_0\
    );
\pwm_out[7]_INST_0_i_155\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[7]_INST_0_i_155_n_0\,
      CO(2) => \pwm_out[7]_INST_0_i_155_n_1\,
      CO(1) => \pwm_out[7]_INST_0_i_155_n_2\,
      CO(0) => \pwm_out[7]_INST_0_i_155_n_3\,
      CYINIT => '1',
      DI(3) => \pwm_out[7]_INST_0_i_194_n_0\,
      DI(2) => \pwm_out[7]_INST_0_i_195_n_0\,
      DI(1) => \pwm_out[7]_INST_0_i_196_n_0\,
      DI(0) => \pwm_out[7]_INST_0_i_197_n_0\,
      O(3 downto 0) => \NLW_pwm_out[7]_INST_0_i_155_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[7]_INST_0_i_198_n_0\,
      S(2) => \pwm_out[7]_INST_0_i_199_n_0\,
      S(1) => \pwm_out[7]_INST_0_i_200_n_0\,
      S(0) => \pwm_out[7]_INST_0_i_201_n_0\
    );
\pwm_out[7]_INST_0_i_156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[15]_0\(2),
      I1 => period(14),
      I2 => period(15),
      I3 => \^counter_reg[15]_0\(3),
      O => \pwm_out[7]_INST_0_i_156_n_0\
    );
\pwm_out[7]_INST_0_i_157\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[15]_0\(0),
      I1 => period(12),
      I2 => period(13),
      I3 => \^counter_reg[15]_0\(1),
      O => \pwm_out[7]_INST_0_i_157_n_0\
    );
\pwm_out[7]_INST_0_i_158\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[11]_0\(2),
      I1 => period(10),
      I2 => period(11),
      I3 => \^counter_reg[11]_0\(3),
      O => \pwm_out[7]_INST_0_i_158_n_0\
    );
\pwm_out[7]_INST_0_i_159\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[11]_0\(0),
      I1 => period(8),
      I2 => period(9),
      I3 => \^counter_reg[11]_0\(1),
      O => \pwm_out[7]_INST_0_i_159_n_0\
    );
\pwm_out[7]_INST_0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(20),
      I1 => \pwm_out[7]_INST_0_i_8_0\(20),
      I2 => \^counter_reg[23]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[7]_INST_0_i_48_n_0\,
      O => \pwm_out[7]_INST_0_i_16_n_0\
    );
\pwm_out[7]_INST_0_i_160\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[15]_0\(2),
      I1 => period(14),
      I2 => \^counter_reg[15]_0\(3),
      I3 => period(15),
      O => \pwm_out[7]_INST_0_i_160_n_0\
    );
\pwm_out[7]_INST_0_i_161\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[15]_0\(0),
      I1 => period(12),
      I2 => \^counter_reg[15]_0\(1),
      I3 => period(13),
      O => \pwm_out[7]_INST_0_i_161_n_0\
    );
\pwm_out[7]_INST_0_i_162\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[11]_0\(2),
      I1 => period(10),
      I2 => \^counter_reg[11]_0\(3),
      I3 => period(11),
      O => \pwm_out[7]_INST_0_i_162_n_0\
    );
\pwm_out[7]_INST_0_i_163\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[11]_0\(0),
      I1 => period(8),
      I2 => \^counter_reg[11]_0\(1),
      I3 => period(9),
      O => \pwm_out[7]_INST_0_i_163_n_0\
    );
\pwm_out[7]_INST_0_i_168\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(7),
      I1 => O15(6),
      O => \pwm_out[7]_INST_0_i_168_n_0\
    );
\pwm_out[7]_INST_0_i_169\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(6),
      I1 => O15(5),
      O => \pwm_out[7]_INST_0_i_169_n_0\
    );
\pwm_out[7]_INST_0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(18),
      I1 => \pwm_out[7]_INST_0_i_8_0\(18),
      I2 => \^counter_reg[19]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[7]_INST_0_i_49_n_0\,
      O => \pwm_out[7]_INST_0_i_17_n_0\
    );
\pwm_out[7]_INST_0_i_170\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(5),
      I1 => O15(4),
      O => \pwm_out[7]_INST_0_i_170_n_0\
    );
\pwm_out[7]_INST_0_i_171\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(4),
      I1 => O15(3),
      O => \pwm_out[7]_INST_0_i_171_n_0\
    );
\pwm_out[7]_INST_0_i_176\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(3),
      I1 => O15(2),
      O => \pwm_out[7]_INST_0_i_176_n_0\
    );
\pwm_out[7]_INST_0_i_177\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(2),
      I1 => O15(1),
      O => \pwm_out[7]_INST_0_i_177_n_0\
    );
\pwm_out[7]_INST_0_i_178\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(1),
      I1 => O15(0),
      O => \pwm_out[7]_INST_0_i_178_n_0\
    );
\pwm_out[7]_INST_0_i_179\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(0),
      I1 => phase(0),
      O => \pwm_out[7]_INST_0_i_179_n_0\
    );
\pwm_out[7]_INST_0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(16),
      I1 => \pwm_out[7]_INST_0_i_8_0\(16),
      I2 => \^counter_reg[19]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[7]_INST_0_i_50_n_0\,
      O => \pwm_out[7]_INST_0_i_18_n_0\
    );
\pwm_out[7]_INST_0_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[7]_INST_0_i_23_n_0\,
      CO(3 downto 2) => \NLW_pwm_out[7]_INST_0_i_19_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pwm_out[7]_INST_0_i_19_n_2\,
      CO(0) => \pwm_out[7]_INST_0_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => counter_reg(29 downto 28),
      O(3) => \NLW_pwm_out[7]_INST_0_i_19_O_UNCONNECTED\(3),
      O(2 downto 0) => \^counter_reg[29]_0\(2 downto 0),
      S(3) => '0',
      S(2) => \pwm_out[7]_INST_0_i_51_n_0\,
      S(1) => \pwm_out[7]_INST_0_i_52_n_0\,
      S(0) => \pwm_out[7]_INST_0_i_53_n_0\
    );
\pwm_out[7]_INST_0_i_194\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => period(6),
      I2 => period(7),
      I3 => \^counter_reg[7]_0\(3),
      O => \pwm_out[7]_INST_0_i_194_n_0\
    );
\pwm_out[7]_INST_0_i_195\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[7]_0\(0),
      I1 => period(4),
      I2 => period(5),
      I3 => \^counter_reg[7]_0\(1),
      O => \pwm_out[7]_INST_0_i_195_n_0\
    );
\pwm_out[7]_INST_0_i_196\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o\(2),
      I1 => period(2),
      I2 => period(3),
      I3 => \^o\(3),
      O => \pwm_out[7]_INST_0_i_196_n_0\
    );
\pwm_out[7]_INST_0_i_197\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o\(0),
      I1 => period(0),
      I2 => period(1),
      I3 => \^o\(1),
      O => \pwm_out[7]_INST_0_i_197_n_0\
    );
\pwm_out[7]_INST_0_i_198\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => period(6),
      I2 => \^counter_reg[7]_0\(3),
      I3 => period(7),
      O => \pwm_out[7]_INST_0_i_198_n_0\
    );
\pwm_out[7]_INST_0_i_199\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[7]_0\(0),
      I1 => period(4),
      I2 => \^counter_reg[7]_0\(1),
      I3 => period(5),
      O => \pwm_out[7]_INST_0_i_199_n_0\
    );
\pwm_out[7]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AFF0022000A0022"
    )
        port map (
      I0 => duty_cycle(30),
      I1 => \^counter_reg[29]_0\(2),
      I2 => effective_value0(30),
      I3 => duty_cycle(31),
      I4 => effective_value1,
      I5 => effective_value0(31),
      O => \pwm_out[7]_INST_0_i_2_n_0\
    );
\pwm_out[7]_INST_0_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[7]_INST_0_i_7_0\(0),
      CO(3) => \NLW_pwm_out[7]_INST_0_i_20_CO_UNCONNECTED\(3),
      CO(2) => \pwm_out[7]_INST_0_i_20_n_1\,
      CO(1) => \pwm_out[7]_INST_0_i_20_n_2\,
      CO(0) => \pwm_out[7]_INST_0_i_20_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^counter_reg[29]_0\(2 downto 0),
      O(3 downto 0) => effective_value0(31 downto 28),
      S(3 downto 0) => \pwm_out[7]_INST_0_i_7_1\(3 downto 0)
    );
\pwm_out[7]_INST_0_i_200\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o\(2),
      I1 => period(2),
      I2 => \^o\(3),
      I3 => period(3),
      O => \pwm_out[7]_INST_0_i_200_n_0\
    );
\pwm_out[7]_INST_0_i_201\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o\(0),
      I1 => period(0),
      I2 => \^o\(1),
      I3 => period(1),
      O => \pwm_out[7]_INST_0_i_201_n_0\
    );
\pwm_out[7]_INST_0_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[7]_INST_0_i_58_n_0\,
      CO(3) => effective_value1,
      CO(2) => \pwm_out[7]_INST_0_i_21_n_1\,
      CO(1) => \pwm_out[7]_INST_0_i_21_n_2\,
      CO(0) => \pwm_out[7]_INST_0_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \pwm_out[7]_INST_0_i_82_0\(1 downto 0),
      DI(1) => \pwm_out[7]_INST_0_i_61_n_0\,
      DI(0) => \pwm_out[7]_INST_0_i_62_n_0\,
      O(3 downto 0) => \NLW_pwm_out[7]_INST_0_i_21_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \pwm_out[7]_INST_0_i_82_1\(1 downto 0),
      S(1) => \pwm_out[7]_INST_0_i_65_n_0\,
      S(0) => \pwm_out[7]_INST_0_i_66_n_0\
    );
\pwm_out[7]_INST_0_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(29),
      I1 => \^counter_reg[29]_0\(1),
      I2 => effective_value1,
      O => effective_value(29)
    );
\pwm_out[7]_INST_0_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[7]_INST_0_i_39_n_0\,
      CO(3) => \pwm_out[7]_INST_0_i_23_n_0\,
      CO(2) => \pwm_out[7]_INST_0_i_23_n_1\,
      CO(1) => \pwm_out[7]_INST_0_i_23_n_2\,
      CO(0) => \pwm_out[7]_INST_0_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(27 downto 24),
      O(3 downto 0) => \^counter_reg[27]_0\(3 downto 0),
      S(3) => \pwm_out[7]_INST_0_i_67_n_0\,
      S(2) => \pwm_out[7]_INST_0_i_68_n_0\,
      S(1) => \pwm_out[7]_INST_0_i_69_n_0\,
      S(0) => \pwm_out[7]_INST_0_i_70_n_0\
    );
\pwm_out[7]_INST_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[7]_INST_0_i_8_0\(27),
      I1 => \^counter_reg[27]_0\(3),
      I2 => effective_value1,
      O => effective_value(27)
    );
\pwm_out[7]_INST_0_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[7]_INST_0_i_8_0\(25),
      I1 => \^counter_reg[27]_0\(1),
      I2 => effective_value1,
      O => effective_value(25)
    );
\pwm_out[7]_INST_0_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[29]_0\(1),
      I2 => effective_value0(29),
      I3 => duty_cycle(29),
      O => \pwm_out[7]_INST_0_i_27_n_0\
    );
\pwm_out[7]_INST_0_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[27]_0\(3),
      I2 => \pwm_out[7]_INST_0_i_8_0\(27),
      I3 => duty_cycle(27),
      O => \pwm_out[7]_INST_0_i_28_n_0\
    );
\pwm_out[7]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[27]_0\(1),
      I2 => \pwm_out[7]_INST_0_i_8_0\(25),
      I3 => duty_cycle(25),
      O => \pwm_out[7]_INST_0_i_29_n_0\
    );
\pwm_out[7]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(28),
      I1 => effective_value1,
      I2 => \^counter_reg[29]_0\(0),
      I3 => effective_value0(28),
      I4 => effective_value(29),
      I5 => duty_cycle(29),
      O => \pwm_out[7]_INST_0_i_3_n_0\
    );
\pwm_out[7]_INST_0_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[7]_INST_0_i_30_n_0\,
      CO(2) => \pwm_out[7]_INST_0_i_30_n_1\,
      CO(1) => \pwm_out[7]_INST_0_i_30_n_2\,
      CO(0) => \pwm_out[7]_INST_0_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[7]_INST_0_i_75_n_0\,
      DI(2) => \pwm_out[7]_INST_0_i_76_n_0\,
      DI(1) => \pwm_out[7]_INST_0_i_77_n_0\,
      DI(0) => \pwm_out[7]_INST_0_i_78_n_0\,
      O(3 downto 0) => \NLW_pwm_out[7]_INST_0_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[7]_INST_0_i_79_n_0\,
      S(2) => \pwm_out[7]_INST_0_i_80_n_0\,
      S(1) => \pwm_out[7]_INST_0_i_81_n_0\,
      S(0) => \pwm_out[7]_INST_0_i_82_n_0\
    );
\pwm_out[7]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(14),
      I1 => effective_value1,
      I2 => \^counter_reg[15]_0\(2),
      I3 => \pwm_out[7]_INST_0_i_8_0\(14),
      I4 => effective_value(15),
      I5 => duty_cycle(15),
      O => \pwm_out[7]_INST_0_i_31_n_0\
    );
\pwm_out[7]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(12),
      I1 => effective_value1,
      I2 => \^counter_reg[15]_0\(0),
      I3 => \pwm_out[7]_INST_0_i_8_0\(12),
      I4 => effective_value(13),
      I5 => duty_cycle(13),
      O => \pwm_out[7]_INST_0_i_32_n_0\
    );
\pwm_out[7]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(10),
      I1 => effective_value1,
      I2 => \^counter_reg[11]_0\(2),
      I3 => \pwm_out[7]_INST_0_i_8_0\(10),
      I4 => effective_value(11),
      I5 => duty_cycle(11),
      O => \pwm_out[7]_INST_0_i_33_n_0\
    );
\pwm_out[7]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(8),
      I1 => effective_value1,
      I2 => \^counter_reg[11]_0\(0),
      I3 => \pwm_out[7]_INST_0_i_8_0\(8),
      I4 => effective_value(9),
      I5 => duty_cycle(9),
      O => \pwm_out[7]_INST_0_i_34_n_0\
    );
\pwm_out[7]_INST_0_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(14),
      I1 => \pwm_out[7]_INST_0_i_8_0\(14),
      I2 => \^counter_reg[15]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[7]_INST_0_i_91_n_0\,
      O => \pwm_out[7]_INST_0_i_35_n_0\
    );
\pwm_out[7]_INST_0_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(12),
      I1 => \pwm_out[7]_INST_0_i_8_0\(12),
      I2 => \^counter_reg[15]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[7]_INST_0_i_92_n_0\,
      O => \pwm_out[7]_INST_0_i_36_n_0\
    );
\pwm_out[7]_INST_0_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(10),
      I1 => \pwm_out[7]_INST_0_i_8_0\(10),
      I2 => \^counter_reg[11]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[7]_INST_0_i_93_n_0\,
      O => \pwm_out[7]_INST_0_i_37_n_0\
    );
\pwm_out[7]_INST_0_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(8),
      I1 => \pwm_out[7]_INST_0_i_8_0\(8),
      I2 => \^counter_reg[11]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[7]_INST_0_i_94_n_0\,
      O => \pwm_out[7]_INST_0_i_38_n_0\
    );
\pwm_out[7]_INST_0_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[7]_INST_0_i_43_n_0\,
      CO(3) => \pwm_out[7]_INST_0_i_39_n_0\,
      CO(2) => \pwm_out[7]_INST_0_i_39_n_1\,
      CO(1) => \pwm_out[7]_INST_0_i_39_n_2\,
      CO(0) => \pwm_out[7]_INST_0_i_39_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(23 downto 20),
      O(3 downto 0) => \^counter_reg[23]_0\(3 downto 0),
      S(3) => \pwm_out[7]_INST_0_i_95_n_0\,
      S(2) => \pwm_out[7]_INST_0_i_96_n_0\,
      S(1) => \pwm_out[7]_INST_0_i_97_n_0\,
      S(0) => \pwm_out[7]_INST_0_i_98_n_0\
    );
\pwm_out[7]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(26),
      I1 => effective_value1,
      I2 => \^counter_reg[27]_0\(2),
      I3 => \pwm_out[7]_INST_0_i_8_0\(26),
      I4 => effective_value(27),
      I5 => duty_cycle(27),
      O => \pwm_out[7]_INST_0_i_4_n_0\
    );
\pwm_out[7]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[7]_INST_0_i_8_0\(23),
      I1 => \^counter_reg[23]_0\(3),
      I2 => effective_value1,
      O => effective_value(23)
    );
\pwm_out[7]_INST_0_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[7]_INST_0_i_8_0\(21),
      I1 => \^counter_reg[23]_0\(1),
      I2 => effective_value1,
      O => effective_value(21)
    );
\pwm_out[7]_INST_0_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[7]_INST_0_i_83_n_0\,
      CO(3) => \pwm_out[7]_INST_0_i_43_n_0\,
      CO(2) => \pwm_out[7]_INST_0_i_43_n_1\,
      CO(1) => \pwm_out[7]_INST_0_i_43_n_2\,
      CO(0) => \pwm_out[7]_INST_0_i_43_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(19 downto 16),
      O(3 downto 0) => \^counter_reg[19]_0\(3 downto 0),
      S(3) => \pwm_out[7]_INST_0_i_103_n_0\,
      S(2) => \pwm_out[7]_INST_0_i_104_n_0\,
      S(1) => \pwm_out[7]_INST_0_i_105_n_0\,
      S(0) => \pwm_out[7]_INST_0_i_106_n_0\
    );
\pwm_out[7]_INST_0_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[7]_INST_0_i_8_0\(19),
      I1 => \^counter_reg[19]_0\(3),
      I2 => effective_value1,
      O => effective_value(19)
    );
\pwm_out[7]_INST_0_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[7]_INST_0_i_8_0\(17),
      I1 => \^counter_reg[19]_0\(1),
      I2 => effective_value1,
      O => effective_value(17)
    );
\pwm_out[7]_INST_0_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[23]_0\(3),
      I2 => \pwm_out[7]_INST_0_i_8_0\(23),
      I3 => duty_cycle(23),
      O => \pwm_out[7]_INST_0_i_47_n_0\
    );
\pwm_out[7]_INST_0_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[23]_0\(1),
      I2 => \pwm_out[7]_INST_0_i_8_0\(21),
      I3 => duty_cycle(21),
      O => \pwm_out[7]_INST_0_i_48_n_0\
    );
\pwm_out[7]_INST_0_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[19]_0\(3),
      I2 => \pwm_out[7]_INST_0_i_8_0\(19),
      I3 => duty_cycle(19),
      O => \pwm_out[7]_INST_0_i_49_n_0\
    );
\pwm_out[7]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(24),
      I1 => effective_value1,
      I2 => \^counter_reg[27]_0\(0),
      I3 => \pwm_out[7]_INST_0_i_8_0\(24),
      I4 => effective_value(25),
      I5 => duty_cycle(25),
      O => \pwm_out[7]_INST_0_i_5_n_0\
    );
\pwm_out[7]_INST_0_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[19]_0\(1),
      I2 => \pwm_out[7]_INST_0_i_8_0\(17),
      I3 => duty_cycle(17),
      O => \pwm_out[7]_INST_0_i_50_n_0\
    );
\pwm_out[7]_INST_0_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(30),
      I1 => O15(29),
      O => \pwm_out[7]_INST_0_i_51_n_0\
    );
\pwm_out[7]_INST_0_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(29),
      I1 => O15(28),
      O => \pwm_out[7]_INST_0_i_52_n_0\
    );
\pwm_out[7]_INST_0_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(28),
      I1 => O15(27),
      O => \pwm_out[7]_INST_0_i_53_n_0\
    );
\pwm_out[7]_INST_0_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[7]_INST_0_i_112_n_0\,
      CO(3) => \pwm_out[7]_INST_0_i_58_n_0\,
      CO(2) => \pwm_out[7]_INST_0_i_58_n_1\,
      CO(1) => \pwm_out[7]_INST_0_i_58_n_2\,
      CO(0) => \pwm_out[7]_INST_0_i_58_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[7]_INST_0_i_113_n_0\,
      DI(2) => \pwm_out[7]_INST_0_i_114_n_0\,
      DI(1) => \pwm_out[7]_INST_0_i_115_n_0\,
      DI(0) => \pwm_out[7]_INST_0_i_116_n_0\,
      O(3 downto 0) => \NLW_pwm_out[7]_INST_0_i_58_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[7]_INST_0_i_117_n_0\,
      S(2) => \pwm_out[7]_INST_0_i_118_n_0\,
      S(1) => \pwm_out[7]_INST_0_i_119_n_0\,
      S(0) => \pwm_out[7]_INST_0_i_120_n_0\
    );
\pwm_out[7]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9900000000A599A5"
    )
        port map (
      I0 => duty_cycle(30),
      I1 => effective_value0(30),
      I2 => \^counter_reg[29]_0\(2),
      I3 => effective_value1,
      I4 => effective_value0(31),
      I5 => duty_cycle(31),
      O => \pwm_out[7]_INST_0_i_6_n_0\
    );
\pwm_out[7]_INST_0_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[27]_0\(2),
      I1 => period(26),
      I2 => period(27),
      I3 => \^counter_reg[27]_0\(3),
      O => \pwm_out[7]_INST_0_i_61_n_0\
    );
\pwm_out[7]_INST_0_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[27]_0\(0),
      I1 => period(24),
      I2 => period(25),
      I3 => \^counter_reg[27]_0\(1),
      O => \pwm_out[7]_INST_0_i_62_n_0\
    );
\pwm_out[7]_INST_0_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[27]_0\(2),
      I1 => period(26),
      I2 => \^counter_reg[27]_0\(3),
      I3 => period(27),
      O => \pwm_out[7]_INST_0_i_65_n_0\
    );
\pwm_out[7]_INST_0_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[27]_0\(0),
      I1 => period(24),
      I2 => \^counter_reg[27]_0\(1),
      I3 => period(25),
      O => \pwm_out[7]_INST_0_i_66_n_0\
    );
\pwm_out[7]_INST_0_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(27),
      I1 => O15(26),
      O => \pwm_out[7]_INST_0_i_67_n_0\
    );
\pwm_out[7]_INST_0_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(26),
      I1 => O15(25),
      O => \pwm_out[7]_INST_0_i_68_n_0\
    );
\pwm_out[7]_INST_0_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(25),
      I1 => O15(24),
      O => \pwm_out[7]_INST_0_i_69_n_0\
    );
\pwm_out[7]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(28),
      I1 => effective_value0(28),
      I2 => \^counter_reg[29]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[7]_INST_0_i_27_n_0\,
      O => \pwm_out[7]_INST_0_i_7_n_0\
    );
\pwm_out[7]_INST_0_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(24),
      I1 => O15(23),
      O => \pwm_out[7]_INST_0_i_70_n_0\
    );
\pwm_out[7]_INST_0_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(6),
      I1 => effective_value1,
      I2 => \^counter_reg[7]_0\(2),
      I3 => \pwm_out[7]_INST_0_i_8_0\(6),
      I4 => effective_value(7),
      I5 => duty_cycle(7),
      O => \pwm_out[7]_INST_0_i_75_n_0\
    );
\pwm_out[7]_INST_0_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(4),
      I1 => effective_value1,
      I2 => \^counter_reg[7]_0\(0),
      I3 => \pwm_out[7]_INST_0_i_8_0\(4),
      I4 => effective_value(5),
      I5 => duty_cycle(5),
      O => \pwm_out[7]_INST_0_i_76_n_0\
    );
\pwm_out[7]_INST_0_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(2),
      I1 => effective_value1,
      I2 => \^o\(2),
      I3 => \pwm_out[7]_INST_0_i_8_0\(2),
      I4 => effective_value(3),
      I5 => duty_cycle(3),
      O => \pwm_out[7]_INST_0_i_77_n_0\
    );
\pwm_out[7]_INST_0_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(0),
      I1 => effective_value1,
      I2 => \^o\(0),
      I3 => \pwm_out[7]_INST_0_i_8_0\(0),
      I4 => effective_value(1),
      I5 => duty_cycle(1),
      O => \pwm_out[7]_INST_0_i_78_n_0\
    );
\pwm_out[7]_INST_0_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(6),
      I1 => \pwm_out[7]_INST_0_i_8_0\(6),
      I2 => \^counter_reg[7]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[7]_INST_0_i_130_n_0\,
      O => \pwm_out[7]_INST_0_i_79_n_0\
    );
\pwm_out[7]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(26),
      I1 => \pwm_out[7]_INST_0_i_8_0\(26),
      I2 => \^counter_reg[27]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[7]_INST_0_i_28_n_0\,
      O => \pwm_out[7]_INST_0_i_8_n_0\
    );
\pwm_out[7]_INST_0_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(4),
      I1 => \pwm_out[7]_INST_0_i_8_0\(4),
      I2 => \^counter_reg[7]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[7]_INST_0_i_131_n_0\,
      O => \pwm_out[7]_INST_0_i_80_n_0\
    );
\pwm_out[7]_INST_0_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(2),
      I1 => \pwm_out[7]_INST_0_i_8_0\(2),
      I2 => \^o\(2),
      I3 => effective_value1,
      I4 => \pwm_out[7]_INST_0_i_132_n_0\,
      O => \pwm_out[7]_INST_0_i_81_n_0\
    );
\pwm_out[7]_INST_0_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(0),
      I1 => \pwm_out[7]_INST_0_i_8_0\(0),
      I2 => \^o\(0),
      I3 => effective_value1,
      I4 => \pwm_out[7]_INST_0_i_133_n_0\,
      O => \pwm_out[7]_INST_0_i_82_n_0\
    );
\pwm_out[7]_INST_0_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[7]_INST_0_i_87_n_0\,
      CO(3) => \pwm_out[7]_INST_0_i_83_n_0\,
      CO(2) => \pwm_out[7]_INST_0_i_83_n_1\,
      CO(1) => \pwm_out[7]_INST_0_i_83_n_2\,
      CO(0) => \pwm_out[7]_INST_0_i_83_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(15 downto 12),
      O(3 downto 0) => \^counter_reg[15]_0\(3 downto 0),
      S(3) => \pwm_out[7]_INST_0_i_134_n_0\,
      S(2) => \pwm_out[7]_INST_0_i_135_n_0\,
      S(1) => \pwm_out[7]_INST_0_i_136_n_0\,
      S(0) => \pwm_out[7]_INST_0_i_137_n_0\
    );
\pwm_out[7]_INST_0_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[7]_INST_0_i_8_0\(15),
      I1 => \^counter_reg[15]_0\(3),
      I2 => effective_value1,
      O => effective_value(15)
    );
\pwm_out[7]_INST_0_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[7]_INST_0_i_8_0\(13),
      I1 => \^counter_reg[15]_0\(1),
      I2 => effective_value1,
      O => effective_value(13)
    );
\pwm_out[7]_INST_0_i_87\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[7]_INST_0_i_122_n_0\,
      CO(3) => \pwm_out[7]_INST_0_i_87_n_0\,
      CO(2) => \pwm_out[7]_INST_0_i_87_n_1\,
      CO(1) => \pwm_out[7]_INST_0_i_87_n_2\,
      CO(0) => \pwm_out[7]_INST_0_i_87_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(11 downto 8),
      O(3 downto 0) => \^counter_reg[11]_0\(3 downto 0),
      S(3) => \pwm_out[7]_INST_0_i_142_n_0\,
      S(2) => \pwm_out[7]_INST_0_i_143_n_0\,
      S(1) => \pwm_out[7]_INST_0_i_144_n_0\,
      S(0) => \pwm_out[7]_INST_0_i_145_n_0\
    );
\pwm_out[7]_INST_0_i_89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[7]_INST_0_i_8_0\(11),
      I1 => \^counter_reg[11]_0\(3),
      I2 => effective_value1,
      O => effective_value(11)
    );
\pwm_out[7]_INST_0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(24),
      I1 => \pwm_out[7]_INST_0_i_8_0\(24),
      I2 => \^counter_reg[27]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[7]_INST_0_i_29_n_0\,
      O => \pwm_out[7]_INST_0_i_9_n_0\
    );
\pwm_out[7]_INST_0_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[7]_INST_0_i_8_0\(9),
      I1 => \^counter_reg[11]_0\(1),
      I2 => effective_value1,
      O => effective_value(9)
    );
\pwm_out[7]_INST_0_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[15]_0\(3),
      I2 => \pwm_out[7]_INST_0_i_8_0\(15),
      I3 => duty_cycle(15),
      O => \pwm_out[7]_INST_0_i_91_n_0\
    );
\pwm_out[7]_INST_0_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[15]_0\(1),
      I2 => \pwm_out[7]_INST_0_i_8_0\(13),
      I3 => duty_cycle(13),
      O => \pwm_out[7]_INST_0_i_92_n_0\
    );
\pwm_out[7]_INST_0_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[11]_0\(3),
      I2 => \pwm_out[7]_INST_0_i_8_0\(11),
      I3 => duty_cycle(11),
      O => \pwm_out[7]_INST_0_i_93_n_0\
    );
\pwm_out[7]_INST_0_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[11]_0\(1),
      I2 => \pwm_out[7]_INST_0_i_8_0\(9),
      I3 => duty_cycle(9),
      O => \pwm_out[7]_INST_0_i_94_n_0\
    );
\pwm_out[7]_INST_0_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(23),
      I1 => O15(22),
      O => \pwm_out[7]_INST_0_i_95_n_0\
    );
\pwm_out[7]_INST_0_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(22),
      I1 => O15(21),
      O => \pwm_out[7]_INST_0_i_96_n_0\
    );
\pwm_out[7]_INST_0_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(21),
      I1 => O15(20),
      O => \pwm_out[7]_INST_0_i_97_n_0\
    );
\pwm_out[7]_INST_0_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(20),
      I1 => O15(19),
      O => \pwm_out[7]_INST_0_i_98_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sodar19_pwm_top_0_1_pwm_generator_16 is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[18]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[22]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[26]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[29]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pwm_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    period : in STD_LOGIC_VECTOR ( 27 downto 0 );
    phase : in STD_LOGIC_VECTOR ( 27 downto 0 );
    duty_cycle : in STD_LOGIC_VECTOR ( 31 downto 0 );
    minusOp_23 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \pwm_out[8]_INST_0_i_78_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[8]_INST_0_i_78_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[8]_INST_0_i_81_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[8]_INST_0_i_38_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[8]_INST_0_i_36_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[8]_INST_0_i_18_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[8]_INST_0_i_16_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[8]_INST_0_i_9_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[8]_INST_0_i_7_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sodar19_pwm_top_0_1_pwm_generator_16 : entity is "pwm_generator";
end sodar19_pwm_top_0_1_pwm_generator_16;

architecture STRUCTURE of sodar19_pwm_top_0_1_pwm_generator_16 is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal clear : STD_LOGIC;
  signal \counter[0]_i_10__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_11__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_12__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_14__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_15__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_16__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_17__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_18__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_19__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_20__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_21__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_26__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_27__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_28__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_29__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_30__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_31__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_32__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_33__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_47__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_48__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_49__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_50__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_51__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_52__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_53__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_54__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_6__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_7__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_8__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_9__7_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter_reg[0]_i_13__7_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__7_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__7_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__7_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__7_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__7_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__7_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__7_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__7_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__7_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__7_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__7_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__7_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__7_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__7_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__7_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__7_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__7_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__7_n_7\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__7_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__7_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__7_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__7_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__7_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__7_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__7_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__7_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__7_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__7_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__7_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__7_n_7\ : STD_LOGIC;
  signal \^counter_reg[14]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[16]_i_1__7_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__7_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__7_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__7_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__7_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__7_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__7_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__7_n_7\ : STD_LOGIC;
  signal \^counter_reg[18]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[20]_i_1__7_n_0\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__7_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__7_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__7_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__7_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__7_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__7_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__7_n_7\ : STD_LOGIC;
  signal \^counter_reg[22]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[24]_i_1__7_n_0\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__7_n_1\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__7_n_2\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__7_n_3\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__7_n_4\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__7_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__7_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__7_n_7\ : STD_LOGIC;
  signal \^counter_reg[26]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[28]_i_1__7_n_1\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__7_n_2\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__7_n_3\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__7_n_4\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__7_n_5\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__7_n_6\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__7_n_7\ : STD_LOGIC;
  signal \^counter_reg[29]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__7_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__7_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__7_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__7_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__7_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__7_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__7_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__7_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__7_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__7_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__7_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__7_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__7_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__7_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__7_n_7\ : STD_LOGIC;
  signal effective_value : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal effective_value0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal effective_value1 : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_107_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_10_n_1\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_10_n_2\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_10_n_3\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_112_n_1\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_112_n_2\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_112_n_3\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_115_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_121_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_121_n_1\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_121_n_2\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_121_n_3\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_122_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_122_n_1\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_122_n_2\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_122_n_3\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_125_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_125_n_1\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_125_n_2\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_125_n_3\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_128_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_129_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_130_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_131_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_132_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_133_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_134_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_141_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_142_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_143_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_148_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_148_n_1\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_148_n_2\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_148_n_3\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_149_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_150_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_151_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_152_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_153_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_154_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_155_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_156_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_157_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_158_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_159_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_160_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_165_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_166_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_167_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_168_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_169_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_170_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_171_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_172_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_173_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_174_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_175_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_176_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_177_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_19_n_1\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_19_n_2\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_19_n_3\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_20_n_1\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_20_n_2\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_20_n_3\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_21_n_1\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_21_n_2\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_21_n_3\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_23_n_1\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_23_n_2\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_23_n_3\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_24_n_1\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_24_n_2\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_24_n_3\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_30_n_1\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_30_n_2\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_30_n_3\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_39_n_1\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_39_n_2\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_39_n_3\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_40_n_1\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_40_n_2\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_40_n_3\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_43_n_1\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_43_n_2\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_43_n_3\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_44_n_1\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_44_n_2\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_44_n_3\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_59_n_1\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_59_n_2\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_59_n_3\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_84_n_1\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_84_n_2\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_84_n_3\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_85_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_85_n_1\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_85_n_2\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_85_n_3\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_88_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_88_n_1\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_88_n_2\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_88_n_3\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_89_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_89_n_1\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_89_n_2\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_89_n_3\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_92_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_94_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_n_1\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_n_2\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_n_3\ : STD_LOGIC;
  signal \NLW_counter_reg[0]_i_13__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_1__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_25__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_3__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[28]_i_1__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[8]_INST_0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[8]_INST_0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[8]_INST_0_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[8]_INST_0_i_112_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[8]_INST_0_i_121_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_pwm_out[8]_INST_0_i_148_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[8]_INST_0_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[8]_INST_0_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[8]_INST_0_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[8]_INST_0_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[8]_INST_0_i_59_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pwm_out[8]_INST_0_i_123\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \pwm_out[8]_INST_0_i_124\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \pwm_out[8]_INST_0_i_126\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \pwm_out[8]_INST_0_i_127\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \pwm_out[8]_INST_0_i_128\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \pwm_out[8]_INST_0_i_129\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \pwm_out[8]_INST_0_i_130\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \pwm_out[8]_INST_0_i_131\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \pwm_out[8]_INST_0_i_22\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \pwm_out[8]_INST_0_i_25\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \pwm_out[8]_INST_0_i_26\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \pwm_out[8]_INST_0_i_27\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \pwm_out[8]_INST_0_i_28\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \pwm_out[8]_INST_0_i_29\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \pwm_out[8]_INST_0_i_41\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \pwm_out[8]_INST_0_i_42\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \pwm_out[8]_INST_0_i_45\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \pwm_out[8]_INST_0_i_46\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \pwm_out[8]_INST_0_i_47\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \pwm_out[8]_INST_0_i_48\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \pwm_out[8]_INST_0_i_49\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \pwm_out[8]_INST_0_i_50\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \pwm_out[8]_INST_0_i_86\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \pwm_out[8]_INST_0_i_87\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \pwm_out[8]_INST_0_i_90\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \pwm_out[8]_INST_0_i_91\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \pwm_out[8]_INST_0_i_92\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \pwm_out[8]_INST_0_i_93\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \pwm_out[8]_INST_0_i_94\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \pwm_out[8]_INST_0_i_95\ : label is "soft_lutpair256";
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  O(2 downto 0) <= \^o\(2 downto 0);
  \counter_reg[14]_0\(3 downto 0) <= \^counter_reg[14]_0\(3 downto 0);
  \counter_reg[18]_0\(3 downto 0) <= \^counter_reg[18]_0\(3 downto 0);
  \counter_reg[22]_0\(3 downto 0) <= \^counter_reg[22]_0\(3 downto 0);
  \counter_reg[26]_0\(3 downto 0) <= \^counter_reg[26]_0\(3 downto 0);
  \counter_reg[29]_0\(3 downto 0) <= \^counter_reg[29]_0\(3 downto 0);
\counter[0]_i_10__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(26),
      I1 => minusOp_23(25),
      I2 => counter_reg(27),
      I3 => minusOp_23(26),
      O => \counter[0]_i_10__7_n_0\
    );
\counter[0]_i_11__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(24),
      I1 => minusOp_23(23),
      I2 => counter_reg(25),
      I3 => minusOp_23(24),
      O => \counter[0]_i_11__7_n_0\
    );
\counter[0]_i_12__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_12__7_n_0\
    );
\counter[0]_i_14__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(22),
      I1 => minusOp_23(21),
      I2 => minusOp_23(22),
      I3 => counter_reg(23),
      O => \counter[0]_i_14__7_n_0\
    );
\counter[0]_i_15__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(20),
      I1 => minusOp_23(19),
      I2 => minusOp_23(20),
      I3 => counter_reg(21),
      O => \counter[0]_i_15__7_n_0\
    );
\counter[0]_i_16__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(18),
      I1 => minusOp_23(17),
      I2 => minusOp_23(18),
      I3 => counter_reg(19),
      O => \counter[0]_i_16__7_n_0\
    );
\counter[0]_i_17__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(16),
      I1 => minusOp_23(15),
      I2 => minusOp_23(16),
      I3 => counter_reg(17),
      O => \counter[0]_i_17__7_n_0\
    );
\counter[0]_i_18__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(22),
      I1 => minusOp_23(21),
      I2 => counter_reg(23),
      I3 => minusOp_23(22),
      O => \counter[0]_i_18__7_n_0\
    );
\counter[0]_i_19__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(20),
      I1 => minusOp_23(19),
      I2 => counter_reg(21),
      I3 => minusOp_23(20),
      O => \counter[0]_i_19__7_n_0\
    );
\counter[0]_i_20__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(18),
      I1 => minusOp_23(17),
      I2 => counter_reg(19),
      I3 => minusOp_23(18),
      O => \counter[0]_i_20__7_n_0\
    );
\counter[0]_i_21__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(16),
      I1 => minusOp_23(15),
      I2 => counter_reg(17),
      I3 => minusOp_23(16),
      O => \counter[0]_i_21__7_n_0\
    );
\counter[0]_i_26__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(14),
      I1 => minusOp_23(13),
      I2 => minusOp_23(14),
      I3 => counter_reg(15),
      O => \counter[0]_i_26__7_n_0\
    );
\counter[0]_i_27__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(12),
      I1 => minusOp_23(11),
      I2 => minusOp_23(12),
      I3 => counter_reg(13),
      O => \counter[0]_i_27__7_n_0\
    );
\counter[0]_i_28__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(10),
      I1 => minusOp_23(9),
      I2 => minusOp_23(10),
      I3 => counter_reg(11),
      O => \counter[0]_i_28__7_n_0\
    );
\counter[0]_i_29__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(8),
      I1 => minusOp_23(7),
      I2 => minusOp_23(8),
      I3 => counter_reg(9),
      O => \counter[0]_i_29__7_n_0\
    );
\counter[0]_i_30__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(14),
      I1 => minusOp_23(13),
      I2 => counter_reg(15),
      I3 => minusOp_23(14),
      O => \counter[0]_i_30__7_n_0\
    );
\counter[0]_i_31__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(12),
      I1 => minusOp_23(11),
      I2 => counter_reg(13),
      I3 => minusOp_23(12),
      O => \counter[0]_i_31__7_n_0\
    );
\counter[0]_i_32__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(10),
      I1 => minusOp_23(9),
      I2 => counter_reg(11),
      I3 => minusOp_23(10),
      O => \counter[0]_i_32__7_n_0\
    );
\counter[0]_i_33__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(8),
      I1 => minusOp_23(7),
      I2 => counter_reg(9),
      I3 => minusOp_23(8),
      O => \counter[0]_i_33__7_n_0\
    );
\counter[0]_i_47__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(6),
      I1 => minusOp_23(5),
      I2 => minusOp_23(6),
      I3 => counter_reg(7),
      O => \counter[0]_i_47__7_n_0\
    );
\counter[0]_i_48__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(4),
      I1 => minusOp_23(3),
      I2 => minusOp_23(4),
      I3 => counter_reg(5),
      O => \counter[0]_i_48__7_n_0\
    );
\counter[0]_i_49__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(2),
      I1 => minusOp_23(1),
      I2 => minusOp_23(2),
      I3 => counter_reg(3),
      O => \counter[0]_i_49__7_n_0\
    );
\counter[0]_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(30),
      I1 => minusOp_23(29),
      I2 => minusOp_23(30),
      I3 => counter_reg(31),
      O => \counter[0]_i_4__7_n_0\
    );
\counter[0]_i_50__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => period(0),
      I1 => counter_reg(0),
      I2 => minusOp_23(0),
      I3 => counter_reg(1),
      O => \counter[0]_i_50__7_n_0\
    );
\counter[0]_i_51__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(6),
      I1 => minusOp_23(5),
      I2 => counter_reg(7),
      I3 => minusOp_23(6),
      O => \counter[0]_i_51__7_n_0\
    );
\counter[0]_i_52__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(4),
      I1 => minusOp_23(3),
      I2 => counter_reg(5),
      I3 => minusOp_23(4),
      O => \counter[0]_i_52__7_n_0\
    );
\counter[0]_i_53__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(2),
      I1 => minusOp_23(1),
      I2 => counter_reg(3),
      I3 => minusOp_23(2),
      O => \counter[0]_i_53__7_n_0\
    );
\counter[0]_i_54__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => counter_reg(1),
      I1 => minusOp_23(0),
      I2 => period(0),
      I3 => counter_reg(0),
      O => \counter[0]_i_54__12_n_0\
    );
\counter[0]_i_5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(28),
      I1 => minusOp_23(27),
      I2 => minusOp_23(28),
      I3 => counter_reg(29),
      O => \counter[0]_i_5__7_n_0\
    );
\counter[0]_i_6__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(26),
      I1 => minusOp_23(25),
      I2 => minusOp_23(26),
      I3 => counter_reg(27),
      O => \counter[0]_i_6__7_n_0\
    );
\counter[0]_i_7__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(24),
      I1 => minusOp_23(23),
      I2 => minusOp_23(24),
      I3 => counter_reg(25),
      O => \counter[0]_i_7__7_n_0\
    );
\counter[0]_i_8__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(30),
      I1 => minusOp_23(29),
      I2 => counter_reg(31),
      I3 => minusOp_23(30),
      O => \counter[0]_i_8__7_n_0\
    );
\counter[0]_i_9__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(28),
      I1 => minusOp_23(27),
      I2 => counter_reg(29),
      I3 => minusOp_23(28),
      O => \counter[0]_i_9__7_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__7_n_7\,
      Q => counter_reg(0),
      R => clear
    );
\counter_reg[0]_i_13__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_25__7_n_0\,
      CO(3) => \counter_reg[0]_i_13__7_n_0\,
      CO(2) => \counter_reg[0]_i_13__7_n_1\,
      CO(1) => \counter_reg[0]_i_13__7_n_2\,
      CO(0) => \counter_reg[0]_i_13__7_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_26__7_n_0\,
      DI(2) => \counter[0]_i_27__7_n_0\,
      DI(1) => \counter[0]_i_28__7_n_0\,
      DI(0) => \counter[0]_i_29__7_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_13__7_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_30__7_n_0\,
      S(2) => \counter[0]_i_31__7_n_0\,
      S(1) => \counter[0]_i_32__7_n_0\,
      S(0) => \counter[0]_i_33__7_n_0\
    );
\counter_reg[0]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_3__7_n_0\,
      CO(3) => clear,
      CO(2) => \counter_reg[0]_i_1__7_n_1\,
      CO(1) => \counter_reg[0]_i_1__7_n_2\,
      CO(0) => \counter_reg[0]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_4__7_n_0\,
      DI(2) => \counter[0]_i_5__7_n_0\,
      DI(1) => \counter[0]_i_6__7_n_0\,
      DI(0) => \counter[0]_i_7__7_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_1__7_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_8__7_n_0\,
      S(2) => \counter[0]_i_9__7_n_0\,
      S(1) => \counter[0]_i_10__7_n_0\,
      S(0) => \counter[0]_i_11__7_n_0\
    );
\counter_reg[0]_i_25__7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_25__7_n_0\,
      CO(2) => \counter_reg[0]_i_25__7_n_1\,
      CO(1) => \counter_reg[0]_i_25__7_n_2\,
      CO(0) => \counter_reg[0]_i_25__7_n_3\,
      CYINIT => '1',
      DI(3) => \counter[0]_i_47__7_n_0\,
      DI(2) => \counter[0]_i_48__7_n_0\,
      DI(1) => \counter[0]_i_49__7_n_0\,
      DI(0) => \counter[0]_i_50__7_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_25__7_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_51__7_n_0\,
      S(2) => \counter[0]_i_52__7_n_0\,
      S(1) => \counter[0]_i_53__7_n_0\,
      S(0) => \counter[0]_i_54__12_n_0\
    );
\counter_reg[0]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_2__7_n_0\,
      CO(2) => \counter_reg[0]_i_2__7_n_1\,
      CO(1) => \counter_reg[0]_i_2__7_n_2\,
      CO(0) => \counter_reg[0]_i_2__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_reg[0]_i_2__7_n_4\,
      O(2) => \counter_reg[0]_i_2__7_n_5\,
      O(1) => \counter_reg[0]_i_2__7_n_6\,
      O(0) => \counter_reg[0]_i_2__7_n_7\,
      S(3 downto 1) => counter_reg(3 downto 1),
      S(0) => \counter[0]_i_12__7_n_0\
    );
\counter_reg[0]_i_3__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_13__7_n_0\,
      CO(3) => \counter_reg[0]_i_3__7_n_0\,
      CO(2) => \counter_reg[0]_i_3__7_n_1\,
      CO(1) => \counter_reg[0]_i_3__7_n_2\,
      CO(0) => \counter_reg[0]_i_3__7_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_14__7_n_0\,
      DI(2) => \counter[0]_i_15__7_n_0\,
      DI(1) => \counter[0]_i_16__7_n_0\,
      DI(0) => \counter[0]_i_17__7_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_3__7_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_18__7_n_0\,
      S(2) => \counter[0]_i_19__7_n_0\,
      S(1) => \counter[0]_i_20__7_n_0\,
      S(0) => \counter[0]_i_21__7_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__7_n_5\,
      Q => counter_reg(10),
      R => clear
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__7_n_4\,
      Q => counter_reg(11),
      R => clear
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__7_n_7\,
      Q => counter_reg(12),
      R => clear
    );
\counter_reg[12]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1__7_n_0\,
      CO(3) => \counter_reg[12]_i_1__7_n_0\,
      CO(2) => \counter_reg[12]_i_1__7_n_1\,
      CO(1) => \counter_reg[12]_i_1__7_n_2\,
      CO(0) => \counter_reg[12]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_1__7_n_4\,
      O(2) => \counter_reg[12]_i_1__7_n_5\,
      O(1) => \counter_reg[12]_i_1__7_n_6\,
      O(0) => \counter_reg[12]_i_1__7_n_7\,
      S(3 downto 0) => counter_reg(15 downto 12)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__7_n_6\,
      Q => counter_reg(13),
      R => clear
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__7_n_5\,
      Q => counter_reg(14),
      R => clear
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__7_n_4\,
      Q => counter_reg(15),
      R => clear
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__7_n_7\,
      Q => counter_reg(16),
      R => clear
    );
\counter_reg[16]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_1__7_n_0\,
      CO(3) => \counter_reg[16]_i_1__7_n_0\,
      CO(2) => \counter_reg[16]_i_1__7_n_1\,
      CO(1) => \counter_reg[16]_i_1__7_n_2\,
      CO(0) => \counter_reg[16]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_1__7_n_4\,
      O(2) => \counter_reg[16]_i_1__7_n_5\,
      O(1) => \counter_reg[16]_i_1__7_n_6\,
      O(0) => \counter_reg[16]_i_1__7_n_7\,
      S(3 downto 0) => counter_reg(19 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__7_n_6\,
      Q => counter_reg(17),
      R => clear
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__7_n_5\,
      Q => counter_reg(18),
      R => clear
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__7_n_4\,
      Q => counter_reg(19),
      R => clear
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__7_n_6\,
      Q => counter_reg(1),
      R => clear
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__7_n_7\,
      Q => counter_reg(20),
      R => clear
    );
\counter_reg[20]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_1__7_n_0\,
      CO(3) => \counter_reg[20]_i_1__7_n_0\,
      CO(2) => \counter_reg[20]_i_1__7_n_1\,
      CO(1) => \counter_reg[20]_i_1__7_n_2\,
      CO(0) => \counter_reg[20]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_1__7_n_4\,
      O(2) => \counter_reg[20]_i_1__7_n_5\,
      O(1) => \counter_reg[20]_i_1__7_n_6\,
      O(0) => \counter_reg[20]_i_1__7_n_7\,
      S(3 downto 0) => counter_reg(23 downto 20)
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__7_n_6\,
      Q => counter_reg(21),
      R => clear
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__7_n_5\,
      Q => counter_reg(22),
      R => clear
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__7_n_4\,
      Q => counter_reg(23),
      R => clear
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__7_n_7\,
      Q => counter_reg(24),
      R => clear
    );
\counter_reg[24]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[20]_i_1__7_n_0\,
      CO(3) => \counter_reg[24]_i_1__7_n_0\,
      CO(2) => \counter_reg[24]_i_1__7_n_1\,
      CO(1) => \counter_reg[24]_i_1__7_n_2\,
      CO(0) => \counter_reg[24]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[24]_i_1__7_n_4\,
      O(2) => \counter_reg[24]_i_1__7_n_5\,
      O(1) => \counter_reg[24]_i_1__7_n_6\,
      O(0) => \counter_reg[24]_i_1__7_n_7\,
      S(3 downto 0) => counter_reg(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__7_n_6\,
      Q => counter_reg(25),
      R => clear
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__7_n_5\,
      Q => counter_reg(26),
      R => clear
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__7_n_4\,
      Q => counter_reg(27),
      R => clear
    );
\counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__7_n_7\,
      Q => counter_reg(28),
      R => clear
    );
\counter_reg[28]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[24]_i_1__7_n_0\,
      CO(3) => \NLW_counter_reg[28]_i_1__7_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[28]_i_1__7_n_1\,
      CO(1) => \counter_reg[28]_i_1__7_n_2\,
      CO(0) => \counter_reg[28]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[28]_i_1__7_n_4\,
      O(2) => \counter_reg[28]_i_1__7_n_5\,
      O(1) => \counter_reg[28]_i_1__7_n_6\,
      O(0) => \counter_reg[28]_i_1__7_n_7\,
      S(3 downto 0) => counter_reg(31 downto 28)
    );
\counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__7_n_6\,
      Q => counter_reg(29),
      R => clear
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__7_n_5\,
      Q => counter_reg(2),
      R => clear
    );
\counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__7_n_5\,
      Q => counter_reg(30),
      R => clear
    );
\counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__7_n_4\,
      Q => counter_reg(31),
      R => clear
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__7_n_4\,
      Q => counter_reg(3),
      R => clear
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__7_n_7\,
      Q => counter_reg(4),
      R => clear
    );
\counter_reg[4]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_2__7_n_0\,
      CO(3) => \counter_reg[4]_i_1__7_n_0\,
      CO(2) => \counter_reg[4]_i_1__7_n_1\,
      CO(1) => \counter_reg[4]_i_1__7_n_2\,
      CO(0) => \counter_reg[4]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_1__7_n_4\,
      O(2) => \counter_reg[4]_i_1__7_n_5\,
      O(1) => \counter_reg[4]_i_1__7_n_6\,
      O(0) => \counter_reg[4]_i_1__7_n_7\,
      S(3 downto 0) => counter_reg(7 downto 4)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__7_n_6\,
      Q => counter_reg(5),
      R => clear
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__7_n_5\,
      Q => counter_reg(6),
      R => clear
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__7_n_4\,
      Q => counter_reg(7),
      R => clear
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__7_n_7\,
      Q => counter_reg(8),
      R => clear
    );
\counter_reg[8]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1__7_n_0\,
      CO(3) => \counter_reg[8]_i_1__7_n_0\,
      CO(2) => \counter_reg[8]_i_1__7_n_1\,
      CO(1) => \counter_reg[8]_i_1__7_n_2\,
      CO(0) => \counter_reg[8]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_1__7_n_4\,
      O(2) => \counter_reg[8]_i_1__7_n_5\,
      O(1) => \counter_reg[8]_i_1__7_n_6\,
      O(0) => \counter_reg[8]_i_1__7_n_7\,
      S(3 downto 0) => counter_reg(11 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__7_n_6\,
      Q => counter_reg(9),
      R => clear
    );
\pwm_out[8]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[8]_INST_0_i_1_n_0\,
      CO(3) => pwm_out(0),
      CO(2) => \pwm_out[8]_INST_0_n_1\,
      CO(1) => \pwm_out[8]_INST_0_n_2\,
      CO(0) => \pwm_out[8]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[8]_INST_0_i_2_n_0\,
      DI(2) => \pwm_out[8]_INST_0_i_3_n_0\,
      DI(1) => \pwm_out[8]_INST_0_i_4_n_0\,
      DI(0) => \pwm_out[8]_INST_0_i_5_n_0\,
      O(3 downto 0) => \NLW_pwm_out[8]_INST_0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[8]_INST_0_i_6_n_0\,
      S(2) => \pwm_out[8]_INST_0_i_7_n_0\,
      S(1) => \pwm_out[8]_INST_0_i_8_n_0\,
      S(0) => \pwm_out[8]_INST_0_i_9_n_0\
    );
\pwm_out[8]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[8]_INST_0_i_10_n_0\,
      CO(3) => \pwm_out[8]_INST_0_i_1_n_0\,
      CO(2) => \pwm_out[8]_INST_0_i_1_n_1\,
      CO(1) => \pwm_out[8]_INST_0_i_1_n_2\,
      CO(0) => \pwm_out[8]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[8]_INST_0_i_11_n_0\,
      DI(2) => \pwm_out[8]_INST_0_i_12_n_0\,
      DI(1) => \pwm_out[8]_INST_0_i_13_n_0\,
      DI(0) => \pwm_out[8]_INST_0_i_14_n_0\,
      O(3 downto 0) => \NLW_pwm_out[8]_INST_0_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[8]_INST_0_i_15_n_0\,
      S(2) => \pwm_out[8]_INST_0_i_16_n_0\,
      S(1) => \pwm_out[8]_INST_0_i_17_n_0\,
      S(0) => \pwm_out[8]_INST_0_i_18_n_0\
    );
\pwm_out[8]_INST_0_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[8]_INST_0_i_30_n_0\,
      CO(3) => \pwm_out[8]_INST_0_i_10_n_0\,
      CO(2) => \pwm_out[8]_INST_0_i_10_n_1\,
      CO(1) => \pwm_out[8]_INST_0_i_10_n_2\,
      CO(0) => \pwm_out[8]_INST_0_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[8]_INST_0_i_31_n_0\,
      DI(2) => \pwm_out[8]_INST_0_i_32_n_0\,
      DI(1) => \pwm_out[8]_INST_0_i_33_n_0\,
      DI(0) => \pwm_out[8]_INST_0_i_34_n_0\,
      O(3 downto 0) => \NLW_pwm_out[8]_INST_0_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[8]_INST_0_i_35_n_0\,
      S(2) => \pwm_out[8]_INST_0_i_36_n_0\,
      S(1) => \pwm_out[8]_INST_0_i_37_n_0\,
      S(0) => \pwm_out[8]_INST_0_i_38_n_0\
    );
\pwm_out[8]_INST_0_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(18),
      I1 => phase(15),
      O => \pwm_out[8]_INST_0_i_104_n_0\
    );
\pwm_out[8]_INST_0_i_105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(17),
      I1 => phase(14),
      O => \pwm_out[8]_INST_0_i_105_n_0\
    );
\pwm_out[8]_INST_0_i_106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(16),
      I1 => phase(13),
      O => \pwm_out[8]_INST_0_i_106_n_0\
    );
\pwm_out[8]_INST_0_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(15),
      I1 => phase(12),
      O => \pwm_out[8]_INST_0_i_107_n_0\
    );
\pwm_out[8]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(22),
      I1 => effective_value1,
      I2 => \^counter_reg[26]_0\(2),
      I3 => effective_value0(22),
      I4 => effective_value(23),
      I5 => duty_cycle(23),
      O => \pwm_out[8]_INST_0_i_11_n_0\
    );
\pwm_out[8]_INST_0_i_112\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[8]_INST_0_i_148_n_0\,
      CO(3) => \pwm_out[8]_INST_0_i_112_n_0\,
      CO(2) => \pwm_out[8]_INST_0_i_112_n_1\,
      CO(1) => \pwm_out[8]_INST_0_i_112_n_2\,
      CO(0) => \pwm_out[8]_INST_0_i_112_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[8]_INST_0_i_149_n_0\,
      DI(2) => \pwm_out[8]_INST_0_i_150_n_0\,
      DI(1) => \pwm_out[8]_INST_0_i_151_n_0\,
      DI(0) => \pwm_out[8]_INST_0_i_152_n_0\,
      O(3 downto 0) => \NLW_pwm_out[8]_INST_0_i_112_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[8]_INST_0_i_153_n_0\,
      S(2) => \pwm_out[8]_INST_0_i_154_n_0\,
      S(1) => \pwm_out[8]_INST_0_i_155_n_0\,
      S(0) => \pwm_out[8]_INST_0_i_156_n_0\
    );
\pwm_out[8]_INST_0_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[26]_0\(2),
      I1 => period(22),
      I2 => period(23),
      I3 => \^counter_reg[26]_0\(3),
      O => \pwm_out[8]_INST_0_i_113_n_0\
    );
\pwm_out[8]_INST_0_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[26]_0\(0),
      I1 => period(20),
      I2 => period(21),
      I3 => \^counter_reg[26]_0\(1),
      O => \pwm_out[8]_INST_0_i_114_n_0\
    );
\pwm_out[8]_INST_0_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[22]_0\(2),
      I1 => period(18),
      I2 => period(19),
      I3 => \^counter_reg[22]_0\(3),
      O => \pwm_out[8]_INST_0_i_115_n_0\
    );
\pwm_out[8]_INST_0_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[22]_0\(0),
      I1 => period(16),
      I2 => period(17),
      I3 => \^counter_reg[22]_0\(1),
      O => \pwm_out[8]_INST_0_i_116_n_0\
    );
\pwm_out[8]_INST_0_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[26]_0\(2),
      I1 => period(22),
      I2 => \^counter_reg[26]_0\(3),
      I3 => period(23),
      O => \pwm_out[8]_INST_0_i_117_n_0\
    );
\pwm_out[8]_INST_0_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[26]_0\(0),
      I1 => period(20),
      I2 => \^counter_reg[26]_0\(1),
      I3 => period(21),
      O => \pwm_out[8]_INST_0_i_118_n_0\
    );
\pwm_out[8]_INST_0_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[22]_0\(2),
      I1 => period(18),
      I2 => \^counter_reg[22]_0\(3),
      I3 => period(19),
      O => \pwm_out[8]_INST_0_i_119_n_0\
    );
\pwm_out[8]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(20),
      I1 => effective_value1,
      I2 => \^counter_reg[26]_0\(0),
      I3 => effective_value0(20),
      I4 => effective_value(21),
      I5 => duty_cycle(21),
      O => \pwm_out[8]_INST_0_i_12_n_0\
    );
\pwm_out[8]_INST_0_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[22]_0\(0),
      I1 => period(16),
      I2 => \^counter_reg[22]_0\(1),
      I3 => period(17),
      O => \pwm_out[8]_INST_0_i_120_n_0\
    );
\pwm_out[8]_INST_0_i_121\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[8]_INST_0_i_121_n_0\,
      CO(2) => \pwm_out[8]_INST_0_i_121_n_1\,
      CO(1) => \pwm_out[8]_INST_0_i_121_n_2\,
      CO(0) => \pwm_out[8]_INST_0_i_121_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(6 downto 3),
      O(3 downto 1) => \^di\(2 downto 0),
      O(0) => \NLW_pwm_out[8]_INST_0_i_121_O_UNCONNECTED\(0),
      S(3) => \pwm_out[8]_INST_0_i_157_n_0\,
      S(2) => \pwm_out[8]_INST_0_i_158_n_0\,
      S(1) => \pwm_out[8]_INST_0_i_159_n_0\,
      S(0) => \pwm_out[8]_INST_0_i_160_n_0\
    );
\pwm_out[8]_INST_0_i_122\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[8]_INST_0_i_125_n_0\,
      CO(3) => \pwm_out[8]_INST_0_i_122_n_0\,
      CO(2) => \pwm_out[8]_INST_0_i_122_n_1\,
      CO(1) => \pwm_out[8]_INST_0_i_122_n_2\,
      CO(0) => \pwm_out[8]_INST_0_i_122_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^di\(3 downto 0),
      O(3 downto 0) => effective_value0(7 downto 4),
      S(3 downto 0) => \pwm_out[8]_INST_0_i_81_0\(3 downto 0)
    );
\pwm_out[8]_INST_0_i_123\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(7),
      I1 => \^di\(3),
      I2 => effective_value1,
      O => effective_value(7)
    );
\pwm_out[8]_INST_0_i_124\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(5),
      I1 => \^di\(1),
      I2 => effective_value1,
      O => effective_value(5)
    );
\pwm_out[8]_INST_0_i_125\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[8]_INST_0_i_125_n_0\,
      CO(2) => \pwm_out[8]_INST_0_i_125_n_1\,
      CO(1) => \pwm_out[8]_INST_0_i_125_n_2\,
      CO(0) => \pwm_out[8]_INST_0_i_125_n_3\,
      CYINIT => '1',
      DI(3) => \pwm_out[8]_INST_0_i_165_n_0\,
      DI(2 downto 0) => counter_reg(2 downto 0),
      O(3 downto 0) => effective_value0(3 downto 0),
      S(3) => \pwm_out[8]_INST_0_i_166_n_0\,
      S(2) => \pwm_out[8]_INST_0_i_167_n_0\,
      S(1) => \pwm_out[8]_INST_0_i_168_n_0\,
      S(0) => \pwm_out[8]_INST_0_i_169_n_0\
    );
\pwm_out[8]_INST_0_i_126\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA3C"
    )
        port map (
      I0 => effective_value0(3),
      I1 => counter_reg(3),
      I2 => phase(0),
      I3 => effective_value1,
      O => effective_value(3)
    );
\pwm_out[8]_INST_0_i_127\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(1),
      I1 => counter_reg(1),
      I2 => effective_value1,
      O => effective_value(1)
    );
\pwm_out[8]_INST_0_i_128\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^di\(3),
      I2 => effective_value0(7),
      I3 => duty_cycle(7),
      O => \pwm_out[8]_INST_0_i_128_n_0\
    );
\pwm_out[8]_INST_0_i_129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^di\(1),
      I2 => effective_value0(5),
      I3 => duty_cycle(5),
      O => \pwm_out[8]_INST_0_i_129_n_0\
    );
\pwm_out[8]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(18),
      I1 => effective_value1,
      I2 => \^counter_reg[22]_0\(2),
      I3 => effective_value0(18),
      I4 => effective_value(19),
      I5 => duty_cycle(19),
      O => \pwm_out[8]_INST_0_i_13_n_0\
    );
\pwm_out[8]_INST_0_i_130\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE1441EB"
    )
        port map (
      I0 => effective_value1,
      I1 => phase(0),
      I2 => counter_reg(3),
      I3 => effective_value0(3),
      I4 => duty_cycle(3),
      O => \pwm_out[8]_INST_0_i_130_n_0\
    );
\pwm_out[8]_INST_0_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => counter_reg(1),
      I2 => effective_value0(1),
      I3 => duty_cycle(1),
      O => \pwm_out[8]_INST_0_i_131_n_0\
    );
\pwm_out[8]_INST_0_i_132\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(14),
      I1 => phase(11),
      O => \pwm_out[8]_INST_0_i_132_n_0\
    );
\pwm_out[8]_INST_0_i_133\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(13),
      I1 => phase(10),
      O => \pwm_out[8]_INST_0_i_133_n_0\
    );
\pwm_out[8]_INST_0_i_134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(12),
      I1 => phase(9),
      O => \pwm_out[8]_INST_0_i_134_n_0\
    );
\pwm_out[8]_INST_0_i_135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(11),
      I1 => phase(8),
      O => \pwm_out[8]_INST_0_i_135_n_0\
    );
\pwm_out[8]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(16),
      I1 => effective_value1,
      I2 => \^counter_reg[22]_0\(0),
      I3 => effective_value0(16),
      I4 => effective_value(17),
      I5 => duty_cycle(17),
      O => \pwm_out[8]_INST_0_i_14_n_0\
    );
\pwm_out[8]_INST_0_i_140\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(10),
      I1 => phase(7),
      O => \pwm_out[8]_INST_0_i_140_n_0\
    );
\pwm_out[8]_INST_0_i_141\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(9),
      I1 => phase(6),
      O => \pwm_out[8]_INST_0_i_141_n_0\
    );
\pwm_out[8]_INST_0_i_142\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(8),
      I1 => phase(5),
      O => \pwm_out[8]_INST_0_i_142_n_0\
    );
\pwm_out[8]_INST_0_i_143\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(7),
      I1 => phase(4),
      O => \pwm_out[8]_INST_0_i_143_n_0\
    );
\pwm_out[8]_INST_0_i_148\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[8]_INST_0_i_148_n_0\,
      CO(2) => \pwm_out[8]_INST_0_i_148_n_1\,
      CO(1) => \pwm_out[8]_INST_0_i_148_n_2\,
      CO(0) => \pwm_out[8]_INST_0_i_148_n_3\,
      CYINIT => '1',
      DI(3) => \pwm_out[8]_INST_0_i_170_n_0\,
      DI(2) => \pwm_out[8]_INST_0_i_171_n_0\,
      DI(1) => \pwm_out[8]_INST_0_i_172_n_0\,
      DI(0) => \pwm_out[8]_INST_0_i_173_n_0\,
      O(3 downto 0) => \NLW_pwm_out[8]_INST_0_i_148_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[8]_INST_0_i_174_n_0\,
      S(2) => \pwm_out[8]_INST_0_i_175_n_0\,
      S(1) => \pwm_out[8]_INST_0_i_176_n_0\,
      S(0) => \pwm_out[8]_INST_0_i_177_n_0\
    );
\pwm_out[8]_INST_0_i_149\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[18]_0\(2),
      I1 => period(14),
      I2 => period(15),
      I3 => \^counter_reg[18]_0\(3),
      O => \pwm_out[8]_INST_0_i_149_n_0\
    );
\pwm_out[8]_INST_0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(22),
      I1 => effective_value0(22),
      I2 => \^counter_reg[26]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[8]_INST_0_i_47_n_0\,
      O => \pwm_out[8]_INST_0_i_15_n_0\
    );
\pwm_out[8]_INST_0_i_150\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[18]_0\(0),
      I1 => period(12),
      I2 => period(13),
      I3 => \^counter_reg[18]_0\(1),
      O => \pwm_out[8]_INST_0_i_150_n_0\
    );
\pwm_out[8]_INST_0_i_151\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[14]_0\(2),
      I1 => period(10),
      I2 => period(11),
      I3 => \^counter_reg[14]_0\(3),
      O => \pwm_out[8]_INST_0_i_151_n_0\
    );
\pwm_out[8]_INST_0_i_152\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[14]_0\(0),
      I1 => period(8),
      I2 => period(9),
      I3 => \^counter_reg[14]_0\(1),
      O => \pwm_out[8]_INST_0_i_152_n_0\
    );
\pwm_out[8]_INST_0_i_153\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[18]_0\(2),
      I1 => period(14),
      I2 => \^counter_reg[18]_0\(3),
      I3 => period(15),
      O => \pwm_out[8]_INST_0_i_153_n_0\
    );
\pwm_out[8]_INST_0_i_154\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[18]_0\(0),
      I1 => period(12),
      I2 => \^counter_reg[18]_0\(1),
      I3 => period(13),
      O => \pwm_out[8]_INST_0_i_154_n_0\
    );
\pwm_out[8]_INST_0_i_155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[14]_0\(2),
      I1 => period(10),
      I2 => \^counter_reg[14]_0\(3),
      I3 => period(11),
      O => \pwm_out[8]_INST_0_i_155_n_0\
    );
\pwm_out[8]_INST_0_i_156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[14]_0\(0),
      I1 => period(8),
      I2 => \^counter_reg[14]_0\(1),
      I3 => period(9),
      O => \pwm_out[8]_INST_0_i_156_n_0\
    );
\pwm_out[8]_INST_0_i_157\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(6),
      I1 => phase(3),
      O => \pwm_out[8]_INST_0_i_157_n_0\
    );
\pwm_out[8]_INST_0_i_158\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(5),
      I1 => phase(2),
      O => \pwm_out[8]_INST_0_i_158_n_0\
    );
\pwm_out[8]_INST_0_i_159\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(4),
      I1 => phase(1),
      O => \pwm_out[8]_INST_0_i_159_n_0\
    );
\pwm_out[8]_INST_0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(20),
      I1 => effective_value0(20),
      I2 => \^counter_reg[26]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[8]_INST_0_i_48_n_0\,
      O => \pwm_out[8]_INST_0_i_16_n_0\
    );
\pwm_out[8]_INST_0_i_160\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(3),
      I1 => phase(0),
      O => \pwm_out[8]_INST_0_i_160_n_0\
    );
\pwm_out[8]_INST_0_i_165\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(3),
      I1 => phase(0),
      O => \pwm_out[8]_INST_0_i_165_n_0\
    );
\pwm_out[8]_INST_0_i_166\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => phase(0),
      I1 => counter_reg(3),
      I2 => period(3),
      O => \pwm_out[8]_INST_0_i_166_n_0\
    );
\pwm_out[8]_INST_0_i_167\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(2),
      I1 => period(2),
      O => \pwm_out[8]_INST_0_i_167_n_0\
    );
\pwm_out[8]_INST_0_i_168\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(1),
      I1 => period(1),
      O => \pwm_out[8]_INST_0_i_168_n_0\
    );
\pwm_out[8]_INST_0_i_169\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(0),
      I1 => period(0),
      O => \pwm_out[8]_INST_0_i_169_n_0\
    );
\pwm_out[8]_INST_0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(18),
      I1 => effective_value0(18),
      I2 => \^counter_reg[22]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[8]_INST_0_i_49_n_0\,
      O => \pwm_out[8]_INST_0_i_17_n_0\
    );
\pwm_out[8]_INST_0_i_170\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^di\(2),
      I1 => period(6),
      I2 => period(7),
      I3 => \^di\(3),
      O => \pwm_out[8]_INST_0_i_170_n_0\
    );
\pwm_out[8]_INST_0_i_171\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^di\(0),
      I1 => period(4),
      I2 => period(5),
      I3 => \^di\(1),
      O => \pwm_out[8]_INST_0_i_171_n_0\
    );
\pwm_out[8]_INST_0_i_172\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"022F2F02"
    )
        port map (
      I0 => counter_reg(2),
      I1 => period(2),
      I2 => period(3),
      I3 => counter_reg(3),
      I4 => phase(0),
      O => \pwm_out[8]_INST_0_i_172_n_0\
    );
\pwm_out[8]_INST_0_i_173\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(0),
      I1 => period(0),
      I2 => period(1),
      I3 => counter_reg(1),
      O => \pwm_out[8]_INST_0_i_173_n_0\
    );
\pwm_out[8]_INST_0_i_174\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^di\(2),
      I1 => period(6),
      I2 => \^di\(3),
      I3 => period(7),
      O => \pwm_out[8]_INST_0_i_174_n_0\
    );
\pwm_out[8]_INST_0_i_175\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^di\(0),
      I1 => period(4),
      I2 => \^di\(1),
      I3 => period(5),
      O => \pwm_out[8]_INST_0_i_175_n_0\
    );
\pwm_out[8]_INST_0_i_176\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09909009"
    )
        port map (
      I0 => counter_reg(2),
      I1 => period(2),
      I2 => counter_reg(3),
      I3 => phase(0),
      I4 => period(3),
      O => \pwm_out[8]_INST_0_i_176_n_0\
    );
\pwm_out[8]_INST_0_i_177\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(0),
      I1 => period(0),
      I2 => counter_reg(1),
      I3 => period(1),
      O => \pwm_out[8]_INST_0_i_177_n_0\
    );
\pwm_out[8]_INST_0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(16),
      I1 => effective_value0(16),
      I2 => \^counter_reg[22]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[8]_INST_0_i_50_n_0\,
      O => \pwm_out[8]_INST_0_i_18_n_0\
    );
\pwm_out[8]_INST_0_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[8]_INST_0_i_23_n_0\,
      CO(3) => \NLW_pwm_out[8]_INST_0_i_19_CO_UNCONNECTED\(3),
      CO(2) => \pwm_out[8]_INST_0_i_19_n_1\,
      CO(1) => \pwm_out[8]_INST_0_i_19_n_2\,
      CO(0) => \pwm_out[8]_INST_0_i_19_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => counter_reg(29 downto 27),
      O(3 downto 1) => \^o\(2 downto 0),
      O(0) => \^counter_reg[29]_0\(3),
      S(3) => \pwm_out[8]_INST_0_i_51_n_0\,
      S(2) => \pwm_out[8]_INST_0_i_52_n_0\,
      S(1) => \pwm_out[8]_INST_0_i_53_n_0\,
      S(0) => \pwm_out[8]_INST_0_i_54_n_0\
    );
\pwm_out[8]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AFF0022000A0022"
    )
        port map (
      I0 => duty_cycle(30),
      I1 => \^o\(2),
      I2 => effective_value0(30),
      I3 => duty_cycle(31),
      I4 => effective_value1,
      I5 => effective_value0(31),
      O => \pwm_out[8]_INST_0_i_2_n_0\
    );
\pwm_out[8]_INST_0_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[8]_INST_0_i_24_n_0\,
      CO(3) => \NLW_pwm_out[8]_INST_0_i_20_CO_UNCONNECTED\(3),
      CO(2) => \pwm_out[8]_INST_0_i_20_n_1\,
      CO(1) => \pwm_out[8]_INST_0_i_20_n_2\,
      CO(0) => \pwm_out[8]_INST_0_i_20_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^o\(2 downto 0),
      O(3 downto 0) => effective_value0(31 downto 28),
      S(3 downto 0) => \pwm_out[8]_INST_0_i_7_0\(3 downto 0)
    );
\pwm_out[8]_INST_0_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[8]_INST_0_i_59_n_0\,
      CO(3) => effective_value1,
      CO(2) => \pwm_out[8]_INST_0_i_21_n_1\,
      CO(1) => \pwm_out[8]_INST_0_i_21_n_2\,
      CO(0) => \pwm_out[8]_INST_0_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \pwm_out[8]_INST_0_i_78_0\(1 downto 0),
      DI(1) => \pwm_out[8]_INST_0_i_62_n_0\,
      DI(0) => \pwm_out[8]_INST_0_i_63_n_0\,
      O(3 downto 0) => \NLW_pwm_out[8]_INST_0_i_21_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \pwm_out[8]_INST_0_i_78_1\(1 downto 0),
      S(1) => \pwm_out[8]_INST_0_i_66_n_0\,
      S(0) => \pwm_out[8]_INST_0_i_67_n_0\
    );
\pwm_out[8]_INST_0_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(29),
      I1 => \^o\(1),
      I2 => effective_value1,
      O => effective_value(29)
    );
\pwm_out[8]_INST_0_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[8]_INST_0_i_39_n_0\,
      CO(3) => \pwm_out[8]_INST_0_i_23_n_0\,
      CO(2) => \pwm_out[8]_INST_0_i_23_n_1\,
      CO(1) => \pwm_out[8]_INST_0_i_23_n_2\,
      CO(0) => \pwm_out[8]_INST_0_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(26 downto 23),
      O(3 downto 1) => \^counter_reg[29]_0\(2 downto 0),
      O(0) => \^counter_reg[26]_0\(3),
      S(3) => \pwm_out[8]_INST_0_i_68_n_0\,
      S(2) => \pwm_out[8]_INST_0_i_69_n_0\,
      S(1) => \pwm_out[8]_INST_0_i_70_n_0\,
      S(0) => \pwm_out[8]_INST_0_i_71_n_0\
    );
\pwm_out[8]_INST_0_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[8]_INST_0_i_40_n_0\,
      CO(3) => \pwm_out[8]_INST_0_i_24_n_0\,
      CO(2) => \pwm_out[8]_INST_0_i_24_n_1\,
      CO(1) => \pwm_out[8]_INST_0_i_24_n_2\,
      CO(0) => \pwm_out[8]_INST_0_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^counter_reg[29]_0\(3 downto 0),
      O(3 downto 0) => effective_value0(27 downto 24),
      S(3 downto 0) => \pwm_out[8]_INST_0_i_9_0\(3 downto 0)
    );
\pwm_out[8]_INST_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(27),
      I1 => \^counter_reg[29]_0\(3),
      I2 => effective_value1,
      O => effective_value(27)
    );
\pwm_out[8]_INST_0_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(25),
      I1 => \^counter_reg[29]_0\(1),
      I2 => effective_value1,
      O => effective_value(25)
    );
\pwm_out[8]_INST_0_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^o\(1),
      I2 => effective_value0(29),
      I3 => duty_cycle(29),
      O => \pwm_out[8]_INST_0_i_27_n_0\
    );
\pwm_out[8]_INST_0_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[29]_0\(3),
      I2 => effective_value0(27),
      I3 => duty_cycle(27),
      O => \pwm_out[8]_INST_0_i_28_n_0\
    );
\pwm_out[8]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[29]_0\(1),
      I2 => effective_value0(25),
      I3 => duty_cycle(25),
      O => \pwm_out[8]_INST_0_i_29_n_0\
    );
\pwm_out[8]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(28),
      I1 => effective_value1,
      I2 => \^o\(0),
      I3 => effective_value0(28),
      I4 => effective_value(29),
      I5 => duty_cycle(29),
      O => \pwm_out[8]_INST_0_i_3_n_0\
    );
\pwm_out[8]_INST_0_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[8]_INST_0_i_30_n_0\,
      CO(2) => \pwm_out[8]_INST_0_i_30_n_1\,
      CO(1) => \pwm_out[8]_INST_0_i_30_n_2\,
      CO(0) => \pwm_out[8]_INST_0_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[8]_INST_0_i_76_n_0\,
      DI(2) => \pwm_out[8]_INST_0_i_77_n_0\,
      DI(1) => \pwm_out[8]_INST_0_i_78_n_0\,
      DI(0) => \pwm_out[8]_INST_0_i_79_n_0\,
      O(3 downto 0) => \NLW_pwm_out[8]_INST_0_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[8]_INST_0_i_80_n_0\,
      S(2) => \pwm_out[8]_INST_0_i_81_n_0\,
      S(1) => \pwm_out[8]_INST_0_i_82_n_0\,
      S(0) => \pwm_out[8]_INST_0_i_83_n_0\
    );
\pwm_out[8]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(14),
      I1 => effective_value1,
      I2 => \^counter_reg[18]_0\(2),
      I3 => effective_value0(14),
      I4 => effective_value(15),
      I5 => duty_cycle(15),
      O => \pwm_out[8]_INST_0_i_31_n_0\
    );
\pwm_out[8]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(12),
      I1 => effective_value1,
      I2 => \^counter_reg[18]_0\(0),
      I3 => effective_value0(12),
      I4 => effective_value(13),
      I5 => duty_cycle(13),
      O => \pwm_out[8]_INST_0_i_32_n_0\
    );
\pwm_out[8]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(10),
      I1 => effective_value1,
      I2 => \^counter_reg[14]_0\(2),
      I3 => effective_value0(10),
      I4 => effective_value(11),
      I5 => duty_cycle(11),
      O => \pwm_out[8]_INST_0_i_33_n_0\
    );
\pwm_out[8]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(8),
      I1 => effective_value1,
      I2 => \^counter_reg[14]_0\(0),
      I3 => effective_value0(8),
      I4 => effective_value(9),
      I5 => duty_cycle(9),
      O => \pwm_out[8]_INST_0_i_34_n_0\
    );
\pwm_out[8]_INST_0_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(14),
      I1 => effective_value0(14),
      I2 => \^counter_reg[18]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[8]_INST_0_i_92_n_0\,
      O => \pwm_out[8]_INST_0_i_35_n_0\
    );
\pwm_out[8]_INST_0_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(12),
      I1 => effective_value0(12),
      I2 => \^counter_reg[18]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[8]_INST_0_i_93_n_0\,
      O => \pwm_out[8]_INST_0_i_36_n_0\
    );
\pwm_out[8]_INST_0_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(10),
      I1 => effective_value0(10),
      I2 => \^counter_reg[14]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[8]_INST_0_i_94_n_0\,
      O => \pwm_out[8]_INST_0_i_37_n_0\
    );
\pwm_out[8]_INST_0_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(8),
      I1 => effective_value0(8),
      I2 => \^counter_reg[14]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[8]_INST_0_i_95_n_0\,
      O => \pwm_out[8]_INST_0_i_38_n_0\
    );
\pwm_out[8]_INST_0_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[8]_INST_0_i_43_n_0\,
      CO(3) => \pwm_out[8]_INST_0_i_39_n_0\,
      CO(2) => \pwm_out[8]_INST_0_i_39_n_1\,
      CO(1) => \pwm_out[8]_INST_0_i_39_n_2\,
      CO(0) => \pwm_out[8]_INST_0_i_39_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(22 downto 19),
      O(3 downto 1) => \^counter_reg[26]_0\(2 downto 0),
      O(0) => \^counter_reg[22]_0\(3),
      S(3) => \pwm_out[8]_INST_0_i_96_n_0\,
      S(2) => \pwm_out[8]_INST_0_i_97_n_0\,
      S(1) => \pwm_out[8]_INST_0_i_98_n_0\,
      S(0) => \pwm_out[8]_INST_0_i_99_n_0\
    );
\pwm_out[8]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(26),
      I1 => effective_value1,
      I2 => \^counter_reg[29]_0\(2),
      I3 => effective_value0(26),
      I4 => effective_value(27),
      I5 => duty_cycle(27),
      O => \pwm_out[8]_INST_0_i_4_n_0\
    );
\pwm_out[8]_INST_0_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[8]_INST_0_i_44_n_0\,
      CO(3) => \pwm_out[8]_INST_0_i_40_n_0\,
      CO(2) => \pwm_out[8]_INST_0_i_40_n_1\,
      CO(1) => \pwm_out[8]_INST_0_i_40_n_2\,
      CO(0) => \pwm_out[8]_INST_0_i_40_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^counter_reg[26]_0\(3 downto 0),
      O(3 downto 0) => effective_value0(23 downto 20),
      S(3 downto 0) => \pwm_out[8]_INST_0_i_16_0\(3 downto 0)
    );
\pwm_out[8]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(23),
      I1 => \^counter_reg[26]_0\(3),
      I2 => effective_value1,
      O => effective_value(23)
    );
\pwm_out[8]_INST_0_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(21),
      I1 => \^counter_reg[26]_0\(1),
      I2 => effective_value1,
      O => effective_value(21)
    );
\pwm_out[8]_INST_0_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[8]_INST_0_i_84_n_0\,
      CO(3) => \pwm_out[8]_INST_0_i_43_n_0\,
      CO(2) => \pwm_out[8]_INST_0_i_43_n_1\,
      CO(1) => \pwm_out[8]_INST_0_i_43_n_2\,
      CO(0) => \pwm_out[8]_INST_0_i_43_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(18 downto 15),
      O(3 downto 1) => \^counter_reg[22]_0\(2 downto 0),
      O(0) => \^counter_reg[18]_0\(3),
      S(3) => \pwm_out[8]_INST_0_i_104_n_0\,
      S(2) => \pwm_out[8]_INST_0_i_105_n_0\,
      S(1) => \pwm_out[8]_INST_0_i_106_n_0\,
      S(0) => \pwm_out[8]_INST_0_i_107_n_0\
    );
\pwm_out[8]_INST_0_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[8]_INST_0_i_85_n_0\,
      CO(3) => \pwm_out[8]_INST_0_i_44_n_0\,
      CO(2) => \pwm_out[8]_INST_0_i_44_n_1\,
      CO(1) => \pwm_out[8]_INST_0_i_44_n_2\,
      CO(0) => \pwm_out[8]_INST_0_i_44_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^counter_reg[22]_0\(3 downto 0),
      O(3 downto 0) => effective_value0(19 downto 16),
      S(3 downto 0) => \pwm_out[8]_INST_0_i_18_0\(3 downto 0)
    );
\pwm_out[8]_INST_0_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(19),
      I1 => \^counter_reg[22]_0\(3),
      I2 => effective_value1,
      O => effective_value(19)
    );
\pwm_out[8]_INST_0_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(17),
      I1 => \^counter_reg[22]_0\(1),
      I2 => effective_value1,
      O => effective_value(17)
    );
\pwm_out[8]_INST_0_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[26]_0\(3),
      I2 => effective_value0(23),
      I3 => duty_cycle(23),
      O => \pwm_out[8]_INST_0_i_47_n_0\
    );
\pwm_out[8]_INST_0_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[26]_0\(1),
      I2 => effective_value0(21),
      I3 => duty_cycle(21),
      O => \pwm_out[8]_INST_0_i_48_n_0\
    );
\pwm_out[8]_INST_0_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[22]_0\(3),
      I2 => effective_value0(19),
      I3 => duty_cycle(19),
      O => \pwm_out[8]_INST_0_i_49_n_0\
    );
\pwm_out[8]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(24),
      I1 => effective_value1,
      I2 => \^counter_reg[29]_0\(0),
      I3 => effective_value0(24),
      I4 => effective_value(25),
      I5 => duty_cycle(25),
      O => \pwm_out[8]_INST_0_i_5_n_0\
    );
\pwm_out[8]_INST_0_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[22]_0\(1),
      I2 => effective_value0(17),
      I3 => duty_cycle(17),
      O => \pwm_out[8]_INST_0_i_50_n_0\
    );
\pwm_out[8]_INST_0_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(30),
      I1 => phase(27),
      O => \pwm_out[8]_INST_0_i_51_n_0\
    );
\pwm_out[8]_INST_0_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(29),
      I1 => phase(26),
      O => \pwm_out[8]_INST_0_i_52_n_0\
    );
\pwm_out[8]_INST_0_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(28),
      I1 => phase(25),
      O => \pwm_out[8]_INST_0_i_53_n_0\
    );
\pwm_out[8]_INST_0_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(27),
      I1 => phase(24),
      O => \pwm_out[8]_INST_0_i_54_n_0\
    );
\pwm_out[8]_INST_0_i_59\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[8]_INST_0_i_112_n_0\,
      CO(3) => \pwm_out[8]_INST_0_i_59_n_0\,
      CO(2) => \pwm_out[8]_INST_0_i_59_n_1\,
      CO(1) => \pwm_out[8]_INST_0_i_59_n_2\,
      CO(0) => \pwm_out[8]_INST_0_i_59_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[8]_INST_0_i_113_n_0\,
      DI(2) => \pwm_out[8]_INST_0_i_114_n_0\,
      DI(1) => \pwm_out[8]_INST_0_i_115_n_0\,
      DI(0) => \pwm_out[8]_INST_0_i_116_n_0\,
      O(3 downto 0) => \NLW_pwm_out[8]_INST_0_i_59_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[8]_INST_0_i_117_n_0\,
      S(2) => \pwm_out[8]_INST_0_i_118_n_0\,
      S(1) => \pwm_out[8]_INST_0_i_119_n_0\,
      S(0) => \pwm_out[8]_INST_0_i_120_n_0\
    );
\pwm_out[8]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9900000000A599A5"
    )
        port map (
      I0 => duty_cycle(30),
      I1 => effective_value0(30),
      I2 => \^o\(2),
      I3 => effective_value1,
      I4 => effective_value0(31),
      I5 => duty_cycle(31),
      O => \pwm_out[8]_INST_0_i_6_n_0\
    );
\pwm_out[8]_INST_0_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[29]_0\(2),
      I1 => period(26),
      I2 => period(27),
      I3 => \^counter_reg[29]_0\(3),
      O => \pwm_out[8]_INST_0_i_62_n_0\
    );
\pwm_out[8]_INST_0_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[29]_0\(0),
      I1 => period(24),
      I2 => period(25),
      I3 => \^counter_reg[29]_0\(1),
      O => \pwm_out[8]_INST_0_i_63_n_0\
    );
\pwm_out[8]_INST_0_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[29]_0\(2),
      I1 => period(26),
      I2 => \^counter_reg[29]_0\(3),
      I3 => period(27),
      O => \pwm_out[8]_INST_0_i_66_n_0\
    );
\pwm_out[8]_INST_0_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[29]_0\(0),
      I1 => period(24),
      I2 => \^counter_reg[29]_0\(1),
      I3 => period(25),
      O => \pwm_out[8]_INST_0_i_67_n_0\
    );
\pwm_out[8]_INST_0_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(26),
      I1 => phase(23),
      O => \pwm_out[8]_INST_0_i_68_n_0\
    );
\pwm_out[8]_INST_0_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(25),
      I1 => phase(22),
      O => \pwm_out[8]_INST_0_i_69_n_0\
    );
\pwm_out[8]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(28),
      I1 => effective_value0(28),
      I2 => \^o\(0),
      I3 => effective_value1,
      I4 => \pwm_out[8]_INST_0_i_27_n_0\,
      O => \pwm_out[8]_INST_0_i_7_n_0\
    );
\pwm_out[8]_INST_0_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(24),
      I1 => phase(21),
      O => \pwm_out[8]_INST_0_i_70_n_0\
    );
\pwm_out[8]_INST_0_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(23),
      I1 => phase(20),
      O => \pwm_out[8]_INST_0_i_71_n_0\
    );
\pwm_out[8]_INST_0_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(6),
      I1 => effective_value1,
      I2 => \^di\(2),
      I3 => effective_value0(6),
      I4 => effective_value(7),
      I5 => duty_cycle(7),
      O => \pwm_out[8]_INST_0_i_76_n_0\
    );
\pwm_out[8]_INST_0_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(4),
      I1 => effective_value1,
      I2 => \^di\(0),
      I3 => effective_value0(4),
      I4 => effective_value(5),
      I5 => duty_cycle(5),
      O => \pwm_out[8]_INST_0_i_77_n_0\
    );
\pwm_out[8]_INST_0_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(2),
      I1 => effective_value1,
      I2 => counter_reg(2),
      I3 => effective_value0(2),
      I4 => effective_value(3),
      I5 => duty_cycle(3),
      O => \pwm_out[8]_INST_0_i_78_n_0\
    );
\pwm_out[8]_INST_0_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(0),
      I1 => effective_value1,
      I2 => counter_reg(0),
      I3 => effective_value0(0),
      I4 => effective_value(1),
      I5 => duty_cycle(1),
      O => \pwm_out[8]_INST_0_i_79_n_0\
    );
\pwm_out[8]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(26),
      I1 => effective_value0(26),
      I2 => \^counter_reg[29]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[8]_INST_0_i_28_n_0\,
      O => \pwm_out[8]_INST_0_i_8_n_0\
    );
\pwm_out[8]_INST_0_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(6),
      I1 => effective_value0(6),
      I2 => \^di\(2),
      I3 => effective_value1,
      I4 => \pwm_out[8]_INST_0_i_128_n_0\,
      O => \pwm_out[8]_INST_0_i_80_n_0\
    );
\pwm_out[8]_INST_0_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(4),
      I1 => effective_value0(4),
      I2 => \^di\(0),
      I3 => effective_value1,
      I4 => \pwm_out[8]_INST_0_i_129_n_0\,
      O => \pwm_out[8]_INST_0_i_81_n_0\
    );
\pwm_out[8]_INST_0_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(2),
      I1 => effective_value0(2),
      I2 => counter_reg(2),
      I3 => effective_value1,
      I4 => \pwm_out[8]_INST_0_i_130_n_0\,
      O => \pwm_out[8]_INST_0_i_82_n_0\
    );
\pwm_out[8]_INST_0_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(0),
      I1 => effective_value0(0),
      I2 => counter_reg(0),
      I3 => effective_value1,
      I4 => \pwm_out[8]_INST_0_i_131_n_0\,
      O => \pwm_out[8]_INST_0_i_83_n_0\
    );
\pwm_out[8]_INST_0_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[8]_INST_0_i_88_n_0\,
      CO(3) => \pwm_out[8]_INST_0_i_84_n_0\,
      CO(2) => \pwm_out[8]_INST_0_i_84_n_1\,
      CO(1) => \pwm_out[8]_INST_0_i_84_n_2\,
      CO(0) => \pwm_out[8]_INST_0_i_84_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(14 downto 11),
      O(3 downto 1) => \^counter_reg[18]_0\(2 downto 0),
      O(0) => \^counter_reg[14]_0\(3),
      S(3) => \pwm_out[8]_INST_0_i_132_n_0\,
      S(2) => \pwm_out[8]_INST_0_i_133_n_0\,
      S(1) => \pwm_out[8]_INST_0_i_134_n_0\,
      S(0) => \pwm_out[8]_INST_0_i_135_n_0\
    );
\pwm_out[8]_INST_0_i_85\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[8]_INST_0_i_89_n_0\,
      CO(3) => \pwm_out[8]_INST_0_i_85_n_0\,
      CO(2) => \pwm_out[8]_INST_0_i_85_n_1\,
      CO(1) => \pwm_out[8]_INST_0_i_85_n_2\,
      CO(0) => \pwm_out[8]_INST_0_i_85_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^counter_reg[18]_0\(3 downto 0),
      O(3 downto 0) => effective_value0(15 downto 12),
      S(3 downto 0) => \pwm_out[8]_INST_0_i_36_0\(3 downto 0)
    );
\pwm_out[8]_INST_0_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(15),
      I1 => \^counter_reg[18]_0\(3),
      I2 => effective_value1,
      O => effective_value(15)
    );
\pwm_out[8]_INST_0_i_87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(13),
      I1 => \^counter_reg[18]_0\(1),
      I2 => effective_value1,
      O => effective_value(13)
    );
\pwm_out[8]_INST_0_i_88\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[8]_INST_0_i_121_n_0\,
      CO(3) => \pwm_out[8]_INST_0_i_88_n_0\,
      CO(2) => \pwm_out[8]_INST_0_i_88_n_1\,
      CO(1) => \pwm_out[8]_INST_0_i_88_n_2\,
      CO(0) => \pwm_out[8]_INST_0_i_88_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(10 downto 7),
      O(3 downto 1) => \^counter_reg[14]_0\(2 downto 0),
      O(0) => \^di\(3),
      S(3) => \pwm_out[8]_INST_0_i_140_n_0\,
      S(2) => \pwm_out[8]_INST_0_i_141_n_0\,
      S(1) => \pwm_out[8]_INST_0_i_142_n_0\,
      S(0) => \pwm_out[8]_INST_0_i_143_n_0\
    );
\pwm_out[8]_INST_0_i_89\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[8]_INST_0_i_122_n_0\,
      CO(3) => \pwm_out[8]_INST_0_i_89_n_0\,
      CO(2) => \pwm_out[8]_INST_0_i_89_n_1\,
      CO(1) => \pwm_out[8]_INST_0_i_89_n_2\,
      CO(0) => \pwm_out[8]_INST_0_i_89_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^counter_reg[14]_0\(3 downto 0),
      O(3 downto 0) => effective_value0(11 downto 8),
      S(3 downto 0) => \pwm_out[8]_INST_0_i_38_0\(3 downto 0)
    );
\pwm_out[8]_INST_0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(24),
      I1 => effective_value0(24),
      I2 => \^counter_reg[29]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[8]_INST_0_i_29_n_0\,
      O => \pwm_out[8]_INST_0_i_9_n_0\
    );
\pwm_out[8]_INST_0_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(11),
      I1 => \^counter_reg[14]_0\(3),
      I2 => effective_value1,
      O => effective_value(11)
    );
\pwm_out[8]_INST_0_i_91\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(9),
      I1 => \^counter_reg[14]_0\(1),
      I2 => effective_value1,
      O => effective_value(9)
    );
\pwm_out[8]_INST_0_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[18]_0\(3),
      I2 => effective_value0(15),
      I3 => duty_cycle(15),
      O => \pwm_out[8]_INST_0_i_92_n_0\
    );
\pwm_out[8]_INST_0_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[18]_0\(1),
      I2 => effective_value0(13),
      I3 => duty_cycle(13),
      O => \pwm_out[8]_INST_0_i_93_n_0\
    );
\pwm_out[8]_INST_0_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[14]_0\(3),
      I2 => effective_value0(11),
      I3 => duty_cycle(11),
      O => \pwm_out[8]_INST_0_i_94_n_0\
    );
\pwm_out[8]_INST_0_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[14]_0\(1),
      I2 => effective_value0(9),
      I3 => duty_cycle(9),
      O => \pwm_out[8]_INST_0_i_95_n_0\
    );
\pwm_out[8]_INST_0_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(22),
      I1 => phase(19),
      O => \pwm_out[8]_INST_0_i_96_n_0\
    );
\pwm_out[8]_INST_0_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(21),
      I1 => phase(18),
      O => \pwm_out[8]_INST_0_i_97_n_0\
    );
\pwm_out[8]_INST_0_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(20),
      I1 => phase(17),
      O => \pwm_out[8]_INST_0_i_98_n_0\
    );
\pwm_out[8]_INST_0_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(19),
      I1 => phase(16),
      O => \pwm_out[8]_INST_0_i_99_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sodar19_pwm_top_0_1_pwm_generator_17 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[29]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pwm_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    period : in STD_LOGIC_VECTOR ( 27 downto 0 );
    minusOp_24 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O16 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    duty_cycle : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pwm_out[9]_INST_0_i_8_0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    phase : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[9]_INST_0_i_82_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[9]_INST_0_i_82_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[9]_INST_0_i_7_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[9]_INST_0_i_7_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sodar19_pwm_top_0_1_pwm_generator_17 : entity is "pwm_generator";
end sodar19_pwm_top_0_1_pwm_generator_17;

architecture STRUCTURE of sodar19_pwm_top_0_1_pwm_generator_17 is
  signal \^o\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal clear : STD_LOGIC;
  signal \counter[0]_i_10__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_11__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_12__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_14__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_15__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_16__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_17__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_18__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_19__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_20__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_21__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_26__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_27__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_28__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_29__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_30__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_31__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_32__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_33__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_47__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_48__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_49__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_50__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_51__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_52__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_53__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_54__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_6__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_7__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_8__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_9__8_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter_reg[0]_i_13__8_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__8_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__8_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__8_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__8_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__8_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__8_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__8_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__8_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__8_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__8_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__8_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__8_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__8_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__8_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__8_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__8_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__8_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__8_n_7\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__8_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__8_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__8_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__8_n_3\ : STD_LOGIC;
  signal \^counter_reg[11]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[12]_i_1__8_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__8_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__8_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__8_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__8_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__8_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__8_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__8_n_7\ : STD_LOGIC;
  signal \^counter_reg[15]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[16]_i_1__8_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__8_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__8_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__8_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__8_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__8_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__8_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__8_n_7\ : STD_LOGIC;
  signal \^counter_reg[19]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[20]_i_1__8_n_0\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__8_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__8_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__8_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__8_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__8_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__8_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__8_n_7\ : STD_LOGIC;
  signal \^counter_reg[23]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[24]_i_1__8_n_0\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__8_n_1\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__8_n_2\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__8_n_3\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__8_n_4\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__8_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__8_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__8_n_7\ : STD_LOGIC;
  signal \^counter_reg[27]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[28]_i_1__8_n_1\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__8_n_2\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__8_n_3\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__8_n_4\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__8_n_5\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__8_n_6\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__8_n_7\ : STD_LOGIC;
  signal \^counter_reg[29]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_reg[4]_i_1__8_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__8_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__8_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__8_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__8_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__8_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__8_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__8_n_7\ : STD_LOGIC;
  signal \^counter_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[8]_i_1__8_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__8_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__8_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__8_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__8_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__8_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__8_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__8_n_7\ : STD_LOGIC;
  signal effective_value : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal effective_value0 : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal effective_value1 : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_10_n_1\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_10_n_2\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_10_n_3\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_113_n_1\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_113_n_2\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_113_n_3\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_115_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_121_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_123_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_123_n_1\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_123_n_2\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_123_n_3\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_127_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_127_n_1\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_127_n_2\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_127_n_3\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_131_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_132_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_133_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_134_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_137_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_143_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_144_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_145_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_146_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_158_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_158_n_1\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_158_n_2\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_158_n_3\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_159_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_160_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_161_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_162_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_163_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_164_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_165_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_166_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_171_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_172_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_173_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_174_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_179_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_180_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_181_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_182_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_197_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_198_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_199_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_19_n_2\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_19_n_3\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_200_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_201_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_202_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_203_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_204_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_20_n_1\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_20_n_2\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_20_n_3\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_21_n_1\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_21_n_2\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_21_n_3\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_23_n_1\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_23_n_2\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_23_n_3\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_30_n_1\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_30_n_2\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_30_n_3\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_39_n_1\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_39_n_2\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_39_n_3\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_43_n_1\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_43_n_2\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_43_n_3\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_58_n_1\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_58_n_2\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_58_n_3\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_83_n_1\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_83_n_2\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_83_n_3\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_87_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_87_n_1\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_87_n_2\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_87_n_3\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_91_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_92_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_94_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_n_1\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_n_2\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_n_3\ : STD_LOGIC;
  signal \NLW_counter_reg[0]_i_13__8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_1__8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_25__8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_3__8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[28]_i_1__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[9]_INST_0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[9]_INST_0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[9]_INST_0_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[9]_INST_0_i_113_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[9]_INST_0_i_158_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[9]_INST_0_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pwm_out[9]_INST_0_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[9]_INST_0_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[9]_INST_0_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[9]_INST_0_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[9]_INST_0_i_58_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pwm_out[9]_INST_0_i_125\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \pwm_out[9]_INST_0_i_126\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \pwm_out[9]_INST_0_i_129\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \pwm_out[9]_INST_0_i_130\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \pwm_out[9]_INST_0_i_131\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \pwm_out[9]_INST_0_i_132\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \pwm_out[9]_INST_0_i_133\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \pwm_out[9]_INST_0_i_134\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \pwm_out[9]_INST_0_i_22\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \pwm_out[9]_INST_0_i_25\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \pwm_out[9]_INST_0_i_26\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \pwm_out[9]_INST_0_i_27\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \pwm_out[9]_INST_0_i_28\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \pwm_out[9]_INST_0_i_29\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \pwm_out[9]_INST_0_i_41\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \pwm_out[9]_INST_0_i_42\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \pwm_out[9]_INST_0_i_45\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \pwm_out[9]_INST_0_i_46\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \pwm_out[9]_INST_0_i_47\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \pwm_out[9]_INST_0_i_48\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \pwm_out[9]_INST_0_i_49\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \pwm_out[9]_INST_0_i_50\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \pwm_out[9]_INST_0_i_85\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \pwm_out[9]_INST_0_i_86\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \pwm_out[9]_INST_0_i_89\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \pwm_out[9]_INST_0_i_90\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \pwm_out[9]_INST_0_i_91\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \pwm_out[9]_INST_0_i_92\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \pwm_out[9]_INST_0_i_93\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \pwm_out[9]_INST_0_i_94\ : label is "soft_lutpair271";
begin
  O(3 downto 0) <= \^o\(3 downto 0);
  \counter_reg[11]_0\(3 downto 0) <= \^counter_reg[11]_0\(3 downto 0);
  \counter_reg[15]_0\(3 downto 0) <= \^counter_reg[15]_0\(3 downto 0);
  \counter_reg[19]_0\(3 downto 0) <= \^counter_reg[19]_0\(3 downto 0);
  \counter_reg[23]_0\(3 downto 0) <= \^counter_reg[23]_0\(3 downto 0);
  \counter_reg[27]_0\(3 downto 0) <= \^counter_reg[27]_0\(3 downto 0);
  \counter_reg[29]_0\(2 downto 0) <= \^counter_reg[29]_0\(2 downto 0);
  \counter_reg[7]_0\(3 downto 0) <= \^counter_reg[7]_0\(3 downto 0);
\counter[0]_i_10__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(26),
      I1 => minusOp_24(25),
      I2 => counter_reg(27),
      I3 => minusOp_24(26),
      O => \counter[0]_i_10__8_n_0\
    );
\counter[0]_i_11__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(24),
      I1 => minusOp_24(23),
      I2 => counter_reg(25),
      I3 => minusOp_24(24),
      O => \counter[0]_i_11__8_n_0\
    );
\counter[0]_i_12__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_12__8_n_0\
    );
\counter[0]_i_14__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(22),
      I1 => minusOp_24(21),
      I2 => minusOp_24(22),
      I3 => counter_reg(23),
      O => \counter[0]_i_14__8_n_0\
    );
\counter[0]_i_15__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(20),
      I1 => minusOp_24(19),
      I2 => minusOp_24(20),
      I3 => counter_reg(21),
      O => \counter[0]_i_15__8_n_0\
    );
\counter[0]_i_16__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(18),
      I1 => minusOp_24(17),
      I2 => minusOp_24(18),
      I3 => counter_reg(19),
      O => \counter[0]_i_16__8_n_0\
    );
\counter[0]_i_17__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(16),
      I1 => minusOp_24(15),
      I2 => minusOp_24(16),
      I3 => counter_reg(17),
      O => \counter[0]_i_17__8_n_0\
    );
\counter[0]_i_18__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(22),
      I1 => minusOp_24(21),
      I2 => counter_reg(23),
      I3 => minusOp_24(22),
      O => \counter[0]_i_18__8_n_0\
    );
\counter[0]_i_19__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(20),
      I1 => minusOp_24(19),
      I2 => counter_reg(21),
      I3 => minusOp_24(20),
      O => \counter[0]_i_19__8_n_0\
    );
\counter[0]_i_20__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(18),
      I1 => minusOp_24(17),
      I2 => counter_reg(19),
      I3 => minusOp_24(18),
      O => \counter[0]_i_20__8_n_0\
    );
\counter[0]_i_21__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(16),
      I1 => minusOp_24(15),
      I2 => counter_reg(17),
      I3 => minusOp_24(16),
      O => \counter[0]_i_21__8_n_0\
    );
\counter[0]_i_26__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(14),
      I1 => minusOp_24(13),
      I2 => minusOp_24(14),
      I3 => counter_reg(15),
      O => \counter[0]_i_26__8_n_0\
    );
\counter[0]_i_27__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(12),
      I1 => minusOp_24(11),
      I2 => minusOp_24(12),
      I3 => counter_reg(13),
      O => \counter[0]_i_27__8_n_0\
    );
\counter[0]_i_28__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(10),
      I1 => minusOp_24(9),
      I2 => minusOp_24(10),
      I3 => counter_reg(11),
      O => \counter[0]_i_28__8_n_0\
    );
\counter[0]_i_29__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(8),
      I1 => minusOp_24(7),
      I2 => minusOp_24(8),
      I3 => counter_reg(9),
      O => \counter[0]_i_29__8_n_0\
    );
\counter[0]_i_30__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(14),
      I1 => minusOp_24(13),
      I2 => counter_reg(15),
      I3 => minusOp_24(14),
      O => \counter[0]_i_30__8_n_0\
    );
\counter[0]_i_31__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(12),
      I1 => minusOp_24(11),
      I2 => counter_reg(13),
      I3 => minusOp_24(12),
      O => \counter[0]_i_31__8_n_0\
    );
\counter[0]_i_32__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(10),
      I1 => minusOp_24(9),
      I2 => counter_reg(11),
      I3 => minusOp_24(10),
      O => \counter[0]_i_32__8_n_0\
    );
\counter[0]_i_33__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(8),
      I1 => minusOp_24(7),
      I2 => counter_reg(9),
      I3 => minusOp_24(8),
      O => \counter[0]_i_33__8_n_0\
    );
\counter[0]_i_47__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(6),
      I1 => minusOp_24(5),
      I2 => minusOp_24(6),
      I3 => counter_reg(7),
      O => \counter[0]_i_47__8_n_0\
    );
\counter[0]_i_48__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(4),
      I1 => minusOp_24(3),
      I2 => minusOp_24(4),
      I3 => counter_reg(5),
      O => \counter[0]_i_48__8_n_0\
    );
\counter[0]_i_49__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(2),
      I1 => minusOp_24(1),
      I2 => minusOp_24(2),
      I3 => counter_reg(3),
      O => \counter[0]_i_49__8_n_0\
    );
\counter[0]_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(30),
      I1 => minusOp_24(29),
      I2 => minusOp_24(30),
      I3 => counter_reg(31),
      O => \counter[0]_i_4__8_n_0\
    );
\counter[0]_i_50__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => period(0),
      I1 => counter_reg(0),
      I2 => minusOp_24(0),
      I3 => counter_reg(1),
      O => \counter[0]_i_50__8_n_0\
    );
\counter[0]_i_51__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(6),
      I1 => minusOp_24(5),
      I2 => counter_reg(7),
      I3 => minusOp_24(6),
      O => \counter[0]_i_51__8_n_0\
    );
\counter[0]_i_52__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(4),
      I1 => minusOp_24(3),
      I2 => counter_reg(5),
      I3 => minusOp_24(4),
      O => \counter[0]_i_52__8_n_0\
    );
\counter[0]_i_53__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(2),
      I1 => minusOp_24(1),
      I2 => counter_reg(3),
      I3 => minusOp_24(2),
      O => \counter[0]_i_53__8_n_0\
    );
\counter[0]_i_54__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => counter_reg(0),
      I1 => period(0),
      I2 => counter_reg(1),
      I3 => minusOp_24(0),
      O => \counter[0]_i_54__3_n_0\
    );
\counter[0]_i_5__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(28),
      I1 => minusOp_24(27),
      I2 => minusOp_24(28),
      I3 => counter_reg(29),
      O => \counter[0]_i_5__8_n_0\
    );
\counter[0]_i_6__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(26),
      I1 => minusOp_24(25),
      I2 => minusOp_24(26),
      I3 => counter_reg(27),
      O => \counter[0]_i_6__8_n_0\
    );
\counter[0]_i_7__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(24),
      I1 => minusOp_24(23),
      I2 => minusOp_24(24),
      I3 => counter_reg(25),
      O => \counter[0]_i_7__8_n_0\
    );
\counter[0]_i_8__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(30),
      I1 => minusOp_24(29),
      I2 => counter_reg(31),
      I3 => minusOp_24(30),
      O => \counter[0]_i_8__8_n_0\
    );
\counter[0]_i_9__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(28),
      I1 => minusOp_24(27),
      I2 => counter_reg(29),
      I3 => minusOp_24(28),
      O => \counter[0]_i_9__8_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__8_n_7\,
      Q => counter_reg(0),
      R => clear
    );
\counter_reg[0]_i_13__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_25__8_n_0\,
      CO(3) => \counter_reg[0]_i_13__8_n_0\,
      CO(2) => \counter_reg[0]_i_13__8_n_1\,
      CO(1) => \counter_reg[0]_i_13__8_n_2\,
      CO(0) => \counter_reg[0]_i_13__8_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_26__8_n_0\,
      DI(2) => \counter[0]_i_27__8_n_0\,
      DI(1) => \counter[0]_i_28__8_n_0\,
      DI(0) => \counter[0]_i_29__8_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_13__8_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_30__8_n_0\,
      S(2) => \counter[0]_i_31__8_n_0\,
      S(1) => \counter[0]_i_32__8_n_0\,
      S(0) => \counter[0]_i_33__8_n_0\
    );
\counter_reg[0]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_3__8_n_0\,
      CO(3) => clear,
      CO(2) => \counter_reg[0]_i_1__8_n_1\,
      CO(1) => \counter_reg[0]_i_1__8_n_2\,
      CO(0) => \counter_reg[0]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_4__8_n_0\,
      DI(2) => \counter[0]_i_5__8_n_0\,
      DI(1) => \counter[0]_i_6__8_n_0\,
      DI(0) => \counter[0]_i_7__8_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_1__8_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_8__8_n_0\,
      S(2) => \counter[0]_i_9__8_n_0\,
      S(1) => \counter[0]_i_10__8_n_0\,
      S(0) => \counter[0]_i_11__8_n_0\
    );
\counter_reg[0]_i_25__8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_25__8_n_0\,
      CO(2) => \counter_reg[0]_i_25__8_n_1\,
      CO(1) => \counter_reg[0]_i_25__8_n_2\,
      CO(0) => \counter_reg[0]_i_25__8_n_3\,
      CYINIT => '1',
      DI(3) => \counter[0]_i_47__8_n_0\,
      DI(2) => \counter[0]_i_48__8_n_0\,
      DI(1) => \counter[0]_i_49__8_n_0\,
      DI(0) => \counter[0]_i_50__8_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_25__8_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_51__8_n_0\,
      S(2) => \counter[0]_i_52__8_n_0\,
      S(1) => \counter[0]_i_53__8_n_0\,
      S(0) => \counter[0]_i_54__3_n_0\
    );
\counter_reg[0]_i_2__8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_2__8_n_0\,
      CO(2) => \counter_reg[0]_i_2__8_n_1\,
      CO(1) => \counter_reg[0]_i_2__8_n_2\,
      CO(0) => \counter_reg[0]_i_2__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_reg[0]_i_2__8_n_4\,
      O(2) => \counter_reg[0]_i_2__8_n_5\,
      O(1) => \counter_reg[0]_i_2__8_n_6\,
      O(0) => \counter_reg[0]_i_2__8_n_7\,
      S(3 downto 1) => counter_reg(3 downto 1),
      S(0) => \counter[0]_i_12__8_n_0\
    );
\counter_reg[0]_i_3__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_13__8_n_0\,
      CO(3) => \counter_reg[0]_i_3__8_n_0\,
      CO(2) => \counter_reg[0]_i_3__8_n_1\,
      CO(1) => \counter_reg[0]_i_3__8_n_2\,
      CO(0) => \counter_reg[0]_i_3__8_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_14__8_n_0\,
      DI(2) => \counter[0]_i_15__8_n_0\,
      DI(1) => \counter[0]_i_16__8_n_0\,
      DI(0) => \counter[0]_i_17__8_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_3__8_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_18__8_n_0\,
      S(2) => \counter[0]_i_19__8_n_0\,
      S(1) => \counter[0]_i_20__8_n_0\,
      S(0) => \counter[0]_i_21__8_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__8_n_5\,
      Q => counter_reg(10),
      R => clear
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__8_n_4\,
      Q => counter_reg(11),
      R => clear
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__8_n_7\,
      Q => counter_reg(12),
      R => clear
    );
\counter_reg[12]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1__8_n_0\,
      CO(3) => \counter_reg[12]_i_1__8_n_0\,
      CO(2) => \counter_reg[12]_i_1__8_n_1\,
      CO(1) => \counter_reg[12]_i_1__8_n_2\,
      CO(0) => \counter_reg[12]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_1__8_n_4\,
      O(2) => \counter_reg[12]_i_1__8_n_5\,
      O(1) => \counter_reg[12]_i_1__8_n_6\,
      O(0) => \counter_reg[12]_i_1__8_n_7\,
      S(3 downto 0) => counter_reg(15 downto 12)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__8_n_6\,
      Q => counter_reg(13),
      R => clear
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__8_n_5\,
      Q => counter_reg(14),
      R => clear
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__8_n_4\,
      Q => counter_reg(15),
      R => clear
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__8_n_7\,
      Q => counter_reg(16),
      R => clear
    );
\counter_reg[16]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_1__8_n_0\,
      CO(3) => \counter_reg[16]_i_1__8_n_0\,
      CO(2) => \counter_reg[16]_i_1__8_n_1\,
      CO(1) => \counter_reg[16]_i_1__8_n_2\,
      CO(0) => \counter_reg[16]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_1__8_n_4\,
      O(2) => \counter_reg[16]_i_1__8_n_5\,
      O(1) => \counter_reg[16]_i_1__8_n_6\,
      O(0) => \counter_reg[16]_i_1__8_n_7\,
      S(3 downto 0) => counter_reg(19 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__8_n_6\,
      Q => counter_reg(17),
      R => clear
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__8_n_5\,
      Q => counter_reg(18),
      R => clear
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__8_n_4\,
      Q => counter_reg(19),
      R => clear
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__8_n_6\,
      Q => counter_reg(1),
      R => clear
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__8_n_7\,
      Q => counter_reg(20),
      R => clear
    );
\counter_reg[20]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_1__8_n_0\,
      CO(3) => \counter_reg[20]_i_1__8_n_0\,
      CO(2) => \counter_reg[20]_i_1__8_n_1\,
      CO(1) => \counter_reg[20]_i_1__8_n_2\,
      CO(0) => \counter_reg[20]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_1__8_n_4\,
      O(2) => \counter_reg[20]_i_1__8_n_5\,
      O(1) => \counter_reg[20]_i_1__8_n_6\,
      O(0) => \counter_reg[20]_i_1__8_n_7\,
      S(3 downto 0) => counter_reg(23 downto 20)
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__8_n_6\,
      Q => counter_reg(21),
      R => clear
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__8_n_5\,
      Q => counter_reg(22),
      R => clear
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__8_n_4\,
      Q => counter_reg(23),
      R => clear
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__8_n_7\,
      Q => counter_reg(24),
      R => clear
    );
\counter_reg[24]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[20]_i_1__8_n_0\,
      CO(3) => \counter_reg[24]_i_1__8_n_0\,
      CO(2) => \counter_reg[24]_i_1__8_n_1\,
      CO(1) => \counter_reg[24]_i_1__8_n_2\,
      CO(0) => \counter_reg[24]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[24]_i_1__8_n_4\,
      O(2) => \counter_reg[24]_i_1__8_n_5\,
      O(1) => \counter_reg[24]_i_1__8_n_6\,
      O(0) => \counter_reg[24]_i_1__8_n_7\,
      S(3 downto 0) => counter_reg(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__8_n_6\,
      Q => counter_reg(25),
      R => clear
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__8_n_5\,
      Q => counter_reg(26),
      R => clear
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__8_n_4\,
      Q => counter_reg(27),
      R => clear
    );
\counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__8_n_7\,
      Q => counter_reg(28),
      R => clear
    );
\counter_reg[28]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[24]_i_1__8_n_0\,
      CO(3) => \NLW_counter_reg[28]_i_1__8_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[28]_i_1__8_n_1\,
      CO(1) => \counter_reg[28]_i_1__8_n_2\,
      CO(0) => \counter_reg[28]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[28]_i_1__8_n_4\,
      O(2) => \counter_reg[28]_i_1__8_n_5\,
      O(1) => \counter_reg[28]_i_1__8_n_6\,
      O(0) => \counter_reg[28]_i_1__8_n_7\,
      S(3 downto 0) => counter_reg(31 downto 28)
    );
\counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__8_n_6\,
      Q => counter_reg(29),
      R => clear
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__8_n_5\,
      Q => counter_reg(2),
      R => clear
    );
\counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__8_n_5\,
      Q => counter_reg(30),
      R => clear
    );
\counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__8_n_4\,
      Q => counter_reg(31),
      R => clear
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__8_n_4\,
      Q => counter_reg(3),
      R => clear
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__8_n_7\,
      Q => counter_reg(4),
      R => clear
    );
\counter_reg[4]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_2__8_n_0\,
      CO(3) => \counter_reg[4]_i_1__8_n_0\,
      CO(2) => \counter_reg[4]_i_1__8_n_1\,
      CO(1) => \counter_reg[4]_i_1__8_n_2\,
      CO(0) => \counter_reg[4]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_1__8_n_4\,
      O(2) => \counter_reg[4]_i_1__8_n_5\,
      O(1) => \counter_reg[4]_i_1__8_n_6\,
      O(0) => \counter_reg[4]_i_1__8_n_7\,
      S(3 downto 0) => counter_reg(7 downto 4)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__8_n_6\,
      Q => counter_reg(5),
      R => clear
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__8_n_5\,
      Q => counter_reg(6),
      R => clear
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__8_n_4\,
      Q => counter_reg(7),
      R => clear
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__8_n_7\,
      Q => counter_reg(8),
      R => clear
    );
\counter_reg[8]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1__8_n_0\,
      CO(3) => \counter_reg[8]_i_1__8_n_0\,
      CO(2) => \counter_reg[8]_i_1__8_n_1\,
      CO(1) => \counter_reg[8]_i_1__8_n_2\,
      CO(0) => \counter_reg[8]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_1__8_n_4\,
      O(2) => \counter_reg[8]_i_1__8_n_5\,
      O(1) => \counter_reg[8]_i_1__8_n_6\,
      O(0) => \counter_reg[8]_i_1__8_n_7\,
      S(3 downto 0) => counter_reg(11 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__8_n_6\,
      Q => counter_reg(9),
      R => clear
    );
\pwm_out[9]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[9]_INST_0_i_1_n_0\,
      CO(3) => pwm_out(0),
      CO(2) => \pwm_out[9]_INST_0_n_1\,
      CO(1) => \pwm_out[9]_INST_0_n_2\,
      CO(0) => \pwm_out[9]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[9]_INST_0_i_2_n_0\,
      DI(2) => \pwm_out[9]_INST_0_i_3_n_0\,
      DI(1) => \pwm_out[9]_INST_0_i_4_n_0\,
      DI(0) => \pwm_out[9]_INST_0_i_5_n_0\,
      O(3 downto 0) => \NLW_pwm_out[9]_INST_0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[9]_INST_0_i_6_n_0\,
      S(2) => \pwm_out[9]_INST_0_i_7_n_0\,
      S(1) => \pwm_out[9]_INST_0_i_8_n_0\,
      S(0) => \pwm_out[9]_INST_0_i_9_n_0\
    );
\pwm_out[9]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[9]_INST_0_i_10_n_0\,
      CO(3) => \pwm_out[9]_INST_0_i_1_n_0\,
      CO(2) => \pwm_out[9]_INST_0_i_1_n_1\,
      CO(1) => \pwm_out[9]_INST_0_i_1_n_2\,
      CO(0) => \pwm_out[9]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[9]_INST_0_i_11_n_0\,
      DI(2) => \pwm_out[9]_INST_0_i_12_n_0\,
      DI(1) => \pwm_out[9]_INST_0_i_13_n_0\,
      DI(0) => \pwm_out[9]_INST_0_i_14_n_0\,
      O(3 downto 0) => \NLW_pwm_out[9]_INST_0_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[9]_INST_0_i_15_n_0\,
      S(2) => \pwm_out[9]_INST_0_i_16_n_0\,
      S(1) => \pwm_out[9]_INST_0_i_17_n_0\,
      S(0) => \pwm_out[9]_INST_0_i_18_n_0\
    );
\pwm_out[9]_INST_0_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[9]_INST_0_i_30_n_0\,
      CO(3) => \pwm_out[9]_INST_0_i_10_n_0\,
      CO(2) => \pwm_out[9]_INST_0_i_10_n_1\,
      CO(1) => \pwm_out[9]_INST_0_i_10_n_2\,
      CO(0) => \pwm_out[9]_INST_0_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[9]_INST_0_i_31_n_0\,
      DI(2) => \pwm_out[9]_INST_0_i_32_n_0\,
      DI(1) => \pwm_out[9]_INST_0_i_33_n_0\,
      DI(0) => \pwm_out[9]_INST_0_i_34_n_0\,
      O(3 downto 0) => \NLW_pwm_out[9]_INST_0_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[9]_INST_0_i_35_n_0\,
      S(2) => \pwm_out[9]_INST_0_i_36_n_0\,
      S(1) => \pwm_out[9]_INST_0_i_37_n_0\,
      S(0) => \pwm_out[9]_INST_0_i_38_n_0\
    );
\pwm_out[9]_INST_0_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(19),
      I1 => O16(17),
      O => \pwm_out[9]_INST_0_i_103_n_0\
    );
\pwm_out[9]_INST_0_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(18),
      I1 => O16(16),
      O => \pwm_out[9]_INST_0_i_104_n_0\
    );
\pwm_out[9]_INST_0_i_105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(17),
      I1 => O16(15),
      O => \pwm_out[9]_INST_0_i_105_n_0\
    );
\pwm_out[9]_INST_0_i_106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(16),
      I1 => O16(14),
      O => \pwm_out[9]_INST_0_i_106_n_0\
    );
\pwm_out[9]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(22),
      I1 => effective_value1,
      I2 => \^counter_reg[23]_0\(2),
      I3 => \pwm_out[9]_INST_0_i_8_0\(22),
      I4 => effective_value(23),
      I5 => duty_cycle(23),
      O => \pwm_out[9]_INST_0_i_11_n_0\
    );
\pwm_out[9]_INST_0_i_113\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[9]_INST_0_i_158_n_0\,
      CO(3) => \pwm_out[9]_INST_0_i_113_n_0\,
      CO(2) => \pwm_out[9]_INST_0_i_113_n_1\,
      CO(1) => \pwm_out[9]_INST_0_i_113_n_2\,
      CO(0) => \pwm_out[9]_INST_0_i_113_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[9]_INST_0_i_159_n_0\,
      DI(2) => \pwm_out[9]_INST_0_i_160_n_0\,
      DI(1) => \pwm_out[9]_INST_0_i_161_n_0\,
      DI(0) => \pwm_out[9]_INST_0_i_162_n_0\,
      O(3 downto 0) => \NLW_pwm_out[9]_INST_0_i_113_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[9]_INST_0_i_163_n_0\,
      S(2) => \pwm_out[9]_INST_0_i_164_n_0\,
      S(1) => \pwm_out[9]_INST_0_i_165_n_0\,
      S(0) => \pwm_out[9]_INST_0_i_166_n_0\
    );
\pwm_out[9]_INST_0_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[23]_0\(2),
      I1 => period(22),
      I2 => period(23),
      I3 => \^counter_reg[23]_0\(3),
      O => \pwm_out[9]_INST_0_i_114_n_0\
    );
\pwm_out[9]_INST_0_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[23]_0\(0),
      I1 => period(20),
      I2 => period(21),
      I3 => \^counter_reg[23]_0\(1),
      O => \pwm_out[9]_INST_0_i_115_n_0\
    );
\pwm_out[9]_INST_0_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[19]_0\(2),
      I1 => period(18),
      I2 => period(19),
      I3 => \^counter_reg[19]_0\(3),
      O => \pwm_out[9]_INST_0_i_116_n_0\
    );
\pwm_out[9]_INST_0_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[19]_0\(0),
      I1 => period(16),
      I2 => period(17),
      I3 => \^counter_reg[19]_0\(1),
      O => \pwm_out[9]_INST_0_i_117_n_0\
    );
\pwm_out[9]_INST_0_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[23]_0\(2),
      I1 => period(22),
      I2 => \^counter_reg[23]_0\(3),
      I3 => period(23),
      O => \pwm_out[9]_INST_0_i_118_n_0\
    );
\pwm_out[9]_INST_0_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[23]_0\(0),
      I1 => period(20),
      I2 => \^counter_reg[23]_0\(1),
      I3 => period(21),
      O => \pwm_out[9]_INST_0_i_119_n_0\
    );
\pwm_out[9]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(20),
      I1 => effective_value1,
      I2 => \^counter_reg[23]_0\(0),
      I3 => \pwm_out[9]_INST_0_i_8_0\(20),
      I4 => effective_value(21),
      I5 => duty_cycle(21),
      O => \pwm_out[9]_INST_0_i_12_n_0\
    );
\pwm_out[9]_INST_0_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[19]_0\(2),
      I1 => period(18),
      I2 => \^counter_reg[19]_0\(3),
      I3 => period(19),
      O => \pwm_out[9]_INST_0_i_120_n_0\
    );
\pwm_out[9]_INST_0_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[19]_0\(0),
      I1 => period(16),
      I2 => \^counter_reg[19]_0\(1),
      I3 => period(17),
      O => \pwm_out[9]_INST_0_i_121_n_0\
    );
\pwm_out[9]_INST_0_i_123\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[9]_INST_0_i_127_n_0\,
      CO(3) => \pwm_out[9]_INST_0_i_123_n_0\,
      CO(2) => \pwm_out[9]_INST_0_i_123_n_1\,
      CO(1) => \pwm_out[9]_INST_0_i_123_n_2\,
      CO(0) => \pwm_out[9]_INST_0_i_123_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(7 downto 4),
      O(3 downto 0) => \^counter_reg[7]_0\(3 downto 0),
      S(3) => \pwm_out[9]_INST_0_i_171_n_0\,
      S(2) => \pwm_out[9]_INST_0_i_172_n_0\,
      S(1) => \pwm_out[9]_INST_0_i_173_n_0\,
      S(0) => \pwm_out[9]_INST_0_i_174_n_0\
    );
\pwm_out[9]_INST_0_i_125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[9]_INST_0_i_8_0\(7),
      I1 => \^counter_reg[7]_0\(3),
      I2 => effective_value1,
      O => effective_value(7)
    );
\pwm_out[9]_INST_0_i_126\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[9]_INST_0_i_8_0\(5),
      I1 => \^counter_reg[7]_0\(1),
      I2 => effective_value1,
      O => effective_value(5)
    );
\pwm_out[9]_INST_0_i_127\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[9]_INST_0_i_127_n_0\,
      CO(2) => \pwm_out[9]_INST_0_i_127_n_1\,
      CO(1) => \pwm_out[9]_INST_0_i_127_n_2\,
      CO(0) => \pwm_out[9]_INST_0_i_127_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(3 downto 0),
      O(3 downto 0) => \^o\(3 downto 0),
      S(3) => \pwm_out[9]_INST_0_i_179_n_0\,
      S(2) => \pwm_out[9]_INST_0_i_180_n_0\,
      S(1) => \pwm_out[9]_INST_0_i_181_n_0\,
      S(0) => \pwm_out[9]_INST_0_i_182_n_0\
    );
\pwm_out[9]_INST_0_i_129\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[9]_INST_0_i_8_0\(3),
      I1 => \^o\(3),
      I2 => effective_value1,
      O => effective_value(3)
    );
\pwm_out[9]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(18),
      I1 => effective_value1,
      I2 => \^counter_reg[19]_0\(2),
      I3 => \pwm_out[9]_INST_0_i_8_0\(18),
      I4 => effective_value(19),
      I5 => duty_cycle(19),
      O => \pwm_out[9]_INST_0_i_13_n_0\
    );
\pwm_out[9]_INST_0_i_130\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[9]_INST_0_i_8_0\(1),
      I1 => \^o\(1),
      I2 => effective_value1,
      O => effective_value(1)
    );
\pwm_out[9]_INST_0_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[7]_0\(3),
      I2 => \pwm_out[9]_INST_0_i_8_0\(7),
      I3 => duty_cycle(7),
      O => \pwm_out[9]_INST_0_i_131_n_0\
    );
\pwm_out[9]_INST_0_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[7]_0\(1),
      I2 => \pwm_out[9]_INST_0_i_8_0\(5),
      I3 => duty_cycle(5),
      O => \pwm_out[9]_INST_0_i_132_n_0\
    );
\pwm_out[9]_INST_0_i_133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^o\(3),
      I2 => \pwm_out[9]_INST_0_i_8_0\(3),
      I3 => duty_cycle(3),
      O => \pwm_out[9]_INST_0_i_133_n_0\
    );
\pwm_out[9]_INST_0_i_134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^o\(1),
      I2 => \pwm_out[9]_INST_0_i_8_0\(1),
      I3 => duty_cycle(1),
      O => \pwm_out[9]_INST_0_i_134_n_0\
    );
\pwm_out[9]_INST_0_i_135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(15),
      I1 => O16(13),
      O => \pwm_out[9]_INST_0_i_135_n_0\
    );
\pwm_out[9]_INST_0_i_136\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(14),
      I1 => O16(12),
      O => \pwm_out[9]_INST_0_i_136_n_0\
    );
\pwm_out[9]_INST_0_i_137\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(13),
      I1 => O16(11),
      O => \pwm_out[9]_INST_0_i_137_n_0\
    );
\pwm_out[9]_INST_0_i_138\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(12),
      I1 => O16(10),
      O => \pwm_out[9]_INST_0_i_138_n_0\
    );
\pwm_out[9]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(16),
      I1 => effective_value1,
      I2 => \^counter_reg[19]_0\(0),
      I3 => \pwm_out[9]_INST_0_i_8_0\(16),
      I4 => effective_value(17),
      I5 => duty_cycle(17),
      O => \pwm_out[9]_INST_0_i_14_n_0\
    );
\pwm_out[9]_INST_0_i_143\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(11),
      I1 => O16(9),
      O => \pwm_out[9]_INST_0_i_143_n_0\
    );
\pwm_out[9]_INST_0_i_144\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(10),
      I1 => O16(8),
      O => \pwm_out[9]_INST_0_i_144_n_0\
    );
\pwm_out[9]_INST_0_i_145\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(9),
      I1 => O16(7),
      O => \pwm_out[9]_INST_0_i_145_n_0\
    );
\pwm_out[9]_INST_0_i_146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(8),
      I1 => O16(6),
      O => \pwm_out[9]_INST_0_i_146_n_0\
    );
\pwm_out[9]_INST_0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(22),
      I1 => \pwm_out[9]_INST_0_i_8_0\(22),
      I2 => \^counter_reg[23]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[9]_INST_0_i_47_n_0\,
      O => \pwm_out[9]_INST_0_i_15_n_0\
    );
\pwm_out[9]_INST_0_i_158\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[9]_INST_0_i_158_n_0\,
      CO(2) => \pwm_out[9]_INST_0_i_158_n_1\,
      CO(1) => \pwm_out[9]_INST_0_i_158_n_2\,
      CO(0) => \pwm_out[9]_INST_0_i_158_n_3\,
      CYINIT => '1',
      DI(3) => \pwm_out[9]_INST_0_i_197_n_0\,
      DI(2) => \pwm_out[9]_INST_0_i_198_n_0\,
      DI(1) => \pwm_out[9]_INST_0_i_199_n_0\,
      DI(0) => \pwm_out[9]_INST_0_i_200_n_0\,
      O(3 downto 0) => \NLW_pwm_out[9]_INST_0_i_158_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[9]_INST_0_i_201_n_0\,
      S(2) => \pwm_out[9]_INST_0_i_202_n_0\,
      S(1) => \pwm_out[9]_INST_0_i_203_n_0\,
      S(0) => \pwm_out[9]_INST_0_i_204_n_0\
    );
\pwm_out[9]_INST_0_i_159\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[15]_0\(2),
      I1 => period(14),
      I2 => period(15),
      I3 => \^counter_reg[15]_0\(3),
      O => \pwm_out[9]_INST_0_i_159_n_0\
    );
\pwm_out[9]_INST_0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(20),
      I1 => \pwm_out[9]_INST_0_i_8_0\(20),
      I2 => \^counter_reg[23]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[9]_INST_0_i_48_n_0\,
      O => \pwm_out[9]_INST_0_i_16_n_0\
    );
\pwm_out[9]_INST_0_i_160\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[15]_0\(0),
      I1 => period(12),
      I2 => period(13),
      I3 => \^counter_reg[15]_0\(1),
      O => \pwm_out[9]_INST_0_i_160_n_0\
    );
\pwm_out[9]_INST_0_i_161\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[11]_0\(2),
      I1 => period(10),
      I2 => period(11),
      I3 => \^counter_reg[11]_0\(3),
      O => \pwm_out[9]_INST_0_i_161_n_0\
    );
\pwm_out[9]_INST_0_i_162\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[11]_0\(0),
      I1 => period(8),
      I2 => period(9),
      I3 => \^counter_reg[11]_0\(1),
      O => \pwm_out[9]_INST_0_i_162_n_0\
    );
\pwm_out[9]_INST_0_i_163\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[15]_0\(2),
      I1 => period(14),
      I2 => \^counter_reg[15]_0\(3),
      I3 => period(15),
      O => \pwm_out[9]_INST_0_i_163_n_0\
    );
\pwm_out[9]_INST_0_i_164\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[15]_0\(0),
      I1 => period(12),
      I2 => \^counter_reg[15]_0\(1),
      I3 => period(13),
      O => \pwm_out[9]_INST_0_i_164_n_0\
    );
\pwm_out[9]_INST_0_i_165\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[11]_0\(2),
      I1 => period(10),
      I2 => \^counter_reg[11]_0\(3),
      I3 => period(11),
      O => \pwm_out[9]_INST_0_i_165_n_0\
    );
\pwm_out[9]_INST_0_i_166\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[11]_0\(0),
      I1 => period(8),
      I2 => \^counter_reg[11]_0\(1),
      I3 => period(9),
      O => \pwm_out[9]_INST_0_i_166_n_0\
    );
\pwm_out[9]_INST_0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(18),
      I1 => \pwm_out[9]_INST_0_i_8_0\(18),
      I2 => \^counter_reg[19]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[9]_INST_0_i_49_n_0\,
      O => \pwm_out[9]_INST_0_i_17_n_0\
    );
\pwm_out[9]_INST_0_i_171\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(7),
      I1 => O16(5),
      O => \pwm_out[9]_INST_0_i_171_n_0\
    );
\pwm_out[9]_INST_0_i_172\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(6),
      I1 => O16(4),
      O => \pwm_out[9]_INST_0_i_172_n_0\
    );
\pwm_out[9]_INST_0_i_173\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(5),
      I1 => O16(3),
      O => \pwm_out[9]_INST_0_i_173_n_0\
    );
\pwm_out[9]_INST_0_i_174\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(4),
      I1 => O16(2),
      O => \pwm_out[9]_INST_0_i_174_n_0\
    );
\pwm_out[9]_INST_0_i_179\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(3),
      I1 => O16(1),
      O => \pwm_out[9]_INST_0_i_179_n_0\
    );
\pwm_out[9]_INST_0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(16),
      I1 => \pwm_out[9]_INST_0_i_8_0\(16),
      I2 => \^counter_reg[19]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[9]_INST_0_i_50_n_0\,
      O => \pwm_out[9]_INST_0_i_18_n_0\
    );
\pwm_out[9]_INST_0_i_180\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(2),
      I1 => O16(0),
      O => \pwm_out[9]_INST_0_i_180_n_0\
    );
\pwm_out[9]_INST_0_i_181\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(1),
      I1 => phase(1),
      O => \pwm_out[9]_INST_0_i_181_n_0\
    );
\pwm_out[9]_INST_0_i_182\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(0),
      I1 => phase(0),
      O => \pwm_out[9]_INST_0_i_182_n_0\
    );
\pwm_out[9]_INST_0_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[9]_INST_0_i_23_n_0\,
      CO(3 downto 2) => \NLW_pwm_out[9]_INST_0_i_19_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pwm_out[9]_INST_0_i_19_n_2\,
      CO(0) => \pwm_out[9]_INST_0_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => counter_reg(29 downto 28),
      O(3) => \NLW_pwm_out[9]_INST_0_i_19_O_UNCONNECTED\(3),
      O(2 downto 0) => \^counter_reg[29]_0\(2 downto 0),
      S(3) => '0',
      S(2) => \pwm_out[9]_INST_0_i_51_n_0\,
      S(1) => \pwm_out[9]_INST_0_i_52_n_0\,
      S(0) => \pwm_out[9]_INST_0_i_53_n_0\
    );
\pwm_out[9]_INST_0_i_197\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => period(6),
      I2 => period(7),
      I3 => \^counter_reg[7]_0\(3),
      O => \pwm_out[9]_INST_0_i_197_n_0\
    );
\pwm_out[9]_INST_0_i_198\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[7]_0\(0),
      I1 => period(4),
      I2 => period(5),
      I3 => \^counter_reg[7]_0\(1),
      O => \pwm_out[9]_INST_0_i_198_n_0\
    );
\pwm_out[9]_INST_0_i_199\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o\(2),
      I1 => period(2),
      I2 => period(3),
      I3 => \^o\(3),
      O => \pwm_out[9]_INST_0_i_199_n_0\
    );
\pwm_out[9]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AFF0022000A0022"
    )
        port map (
      I0 => duty_cycle(30),
      I1 => \^counter_reg[29]_0\(2),
      I2 => effective_value0(30),
      I3 => duty_cycle(31),
      I4 => effective_value1,
      I5 => effective_value0(31),
      O => \pwm_out[9]_INST_0_i_2_n_0\
    );
\pwm_out[9]_INST_0_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[9]_INST_0_i_7_0\(0),
      CO(3) => \NLW_pwm_out[9]_INST_0_i_20_CO_UNCONNECTED\(3),
      CO(2) => \pwm_out[9]_INST_0_i_20_n_1\,
      CO(1) => \pwm_out[9]_INST_0_i_20_n_2\,
      CO(0) => \pwm_out[9]_INST_0_i_20_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^counter_reg[29]_0\(2 downto 0),
      O(3 downto 0) => effective_value0(31 downto 28),
      S(3 downto 0) => \pwm_out[9]_INST_0_i_7_1\(3 downto 0)
    );
\pwm_out[9]_INST_0_i_200\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o\(0),
      I1 => period(0),
      I2 => period(1),
      I3 => \^o\(1),
      O => \pwm_out[9]_INST_0_i_200_n_0\
    );
\pwm_out[9]_INST_0_i_201\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => period(6),
      I2 => \^counter_reg[7]_0\(3),
      I3 => period(7),
      O => \pwm_out[9]_INST_0_i_201_n_0\
    );
\pwm_out[9]_INST_0_i_202\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[7]_0\(0),
      I1 => period(4),
      I2 => \^counter_reg[7]_0\(1),
      I3 => period(5),
      O => \pwm_out[9]_INST_0_i_202_n_0\
    );
\pwm_out[9]_INST_0_i_203\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o\(2),
      I1 => period(2),
      I2 => \^o\(3),
      I3 => period(3),
      O => \pwm_out[9]_INST_0_i_203_n_0\
    );
\pwm_out[9]_INST_0_i_204\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o\(0),
      I1 => period(0),
      I2 => \^o\(1),
      I3 => period(1),
      O => \pwm_out[9]_INST_0_i_204_n_0\
    );
\pwm_out[9]_INST_0_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[9]_INST_0_i_58_n_0\,
      CO(3) => effective_value1,
      CO(2) => \pwm_out[9]_INST_0_i_21_n_1\,
      CO(1) => \pwm_out[9]_INST_0_i_21_n_2\,
      CO(0) => \pwm_out[9]_INST_0_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \pwm_out[9]_INST_0_i_82_0\(1 downto 0),
      DI(1) => \pwm_out[9]_INST_0_i_61_n_0\,
      DI(0) => \pwm_out[9]_INST_0_i_62_n_0\,
      O(3 downto 0) => \NLW_pwm_out[9]_INST_0_i_21_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \pwm_out[9]_INST_0_i_82_1\(1 downto 0),
      S(1) => \pwm_out[9]_INST_0_i_65_n_0\,
      S(0) => \pwm_out[9]_INST_0_i_66_n_0\
    );
\pwm_out[9]_INST_0_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(29),
      I1 => \^counter_reg[29]_0\(1),
      I2 => effective_value1,
      O => effective_value(29)
    );
\pwm_out[9]_INST_0_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[9]_INST_0_i_39_n_0\,
      CO(3) => \pwm_out[9]_INST_0_i_23_n_0\,
      CO(2) => \pwm_out[9]_INST_0_i_23_n_1\,
      CO(1) => \pwm_out[9]_INST_0_i_23_n_2\,
      CO(0) => \pwm_out[9]_INST_0_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(27 downto 24),
      O(3 downto 0) => \^counter_reg[27]_0\(3 downto 0),
      S(3) => \pwm_out[9]_INST_0_i_67_n_0\,
      S(2) => \pwm_out[9]_INST_0_i_68_n_0\,
      S(1) => \pwm_out[9]_INST_0_i_69_n_0\,
      S(0) => \pwm_out[9]_INST_0_i_70_n_0\
    );
\pwm_out[9]_INST_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[9]_INST_0_i_8_0\(27),
      I1 => \^counter_reg[27]_0\(3),
      I2 => effective_value1,
      O => effective_value(27)
    );
\pwm_out[9]_INST_0_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[9]_INST_0_i_8_0\(25),
      I1 => \^counter_reg[27]_0\(1),
      I2 => effective_value1,
      O => effective_value(25)
    );
\pwm_out[9]_INST_0_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[29]_0\(1),
      I2 => effective_value0(29),
      I3 => duty_cycle(29),
      O => \pwm_out[9]_INST_0_i_27_n_0\
    );
\pwm_out[9]_INST_0_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[27]_0\(3),
      I2 => \pwm_out[9]_INST_0_i_8_0\(27),
      I3 => duty_cycle(27),
      O => \pwm_out[9]_INST_0_i_28_n_0\
    );
\pwm_out[9]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[27]_0\(1),
      I2 => \pwm_out[9]_INST_0_i_8_0\(25),
      I3 => duty_cycle(25),
      O => \pwm_out[9]_INST_0_i_29_n_0\
    );
\pwm_out[9]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(28),
      I1 => effective_value1,
      I2 => \^counter_reg[29]_0\(0),
      I3 => effective_value0(28),
      I4 => effective_value(29),
      I5 => duty_cycle(29),
      O => \pwm_out[9]_INST_0_i_3_n_0\
    );
\pwm_out[9]_INST_0_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[9]_INST_0_i_30_n_0\,
      CO(2) => \pwm_out[9]_INST_0_i_30_n_1\,
      CO(1) => \pwm_out[9]_INST_0_i_30_n_2\,
      CO(0) => \pwm_out[9]_INST_0_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[9]_INST_0_i_75_n_0\,
      DI(2) => \pwm_out[9]_INST_0_i_76_n_0\,
      DI(1) => \pwm_out[9]_INST_0_i_77_n_0\,
      DI(0) => \pwm_out[9]_INST_0_i_78_n_0\,
      O(3 downto 0) => \NLW_pwm_out[9]_INST_0_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[9]_INST_0_i_79_n_0\,
      S(2) => \pwm_out[9]_INST_0_i_80_n_0\,
      S(1) => \pwm_out[9]_INST_0_i_81_n_0\,
      S(0) => \pwm_out[9]_INST_0_i_82_n_0\
    );
\pwm_out[9]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(14),
      I1 => effective_value1,
      I2 => \^counter_reg[15]_0\(2),
      I3 => \pwm_out[9]_INST_0_i_8_0\(14),
      I4 => effective_value(15),
      I5 => duty_cycle(15),
      O => \pwm_out[9]_INST_0_i_31_n_0\
    );
\pwm_out[9]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(12),
      I1 => effective_value1,
      I2 => \^counter_reg[15]_0\(0),
      I3 => \pwm_out[9]_INST_0_i_8_0\(12),
      I4 => effective_value(13),
      I5 => duty_cycle(13),
      O => \pwm_out[9]_INST_0_i_32_n_0\
    );
\pwm_out[9]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(10),
      I1 => effective_value1,
      I2 => \^counter_reg[11]_0\(2),
      I3 => \pwm_out[9]_INST_0_i_8_0\(10),
      I4 => effective_value(11),
      I5 => duty_cycle(11),
      O => \pwm_out[9]_INST_0_i_33_n_0\
    );
\pwm_out[9]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(8),
      I1 => effective_value1,
      I2 => \^counter_reg[11]_0\(0),
      I3 => \pwm_out[9]_INST_0_i_8_0\(8),
      I4 => effective_value(9),
      I5 => duty_cycle(9),
      O => \pwm_out[9]_INST_0_i_34_n_0\
    );
\pwm_out[9]_INST_0_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(14),
      I1 => \pwm_out[9]_INST_0_i_8_0\(14),
      I2 => \^counter_reg[15]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[9]_INST_0_i_91_n_0\,
      O => \pwm_out[9]_INST_0_i_35_n_0\
    );
\pwm_out[9]_INST_0_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(12),
      I1 => \pwm_out[9]_INST_0_i_8_0\(12),
      I2 => \^counter_reg[15]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[9]_INST_0_i_92_n_0\,
      O => \pwm_out[9]_INST_0_i_36_n_0\
    );
\pwm_out[9]_INST_0_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(10),
      I1 => \pwm_out[9]_INST_0_i_8_0\(10),
      I2 => \^counter_reg[11]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[9]_INST_0_i_93_n_0\,
      O => \pwm_out[9]_INST_0_i_37_n_0\
    );
\pwm_out[9]_INST_0_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(8),
      I1 => \pwm_out[9]_INST_0_i_8_0\(8),
      I2 => \^counter_reg[11]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[9]_INST_0_i_94_n_0\,
      O => \pwm_out[9]_INST_0_i_38_n_0\
    );
\pwm_out[9]_INST_0_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[9]_INST_0_i_43_n_0\,
      CO(3) => \pwm_out[9]_INST_0_i_39_n_0\,
      CO(2) => \pwm_out[9]_INST_0_i_39_n_1\,
      CO(1) => \pwm_out[9]_INST_0_i_39_n_2\,
      CO(0) => \pwm_out[9]_INST_0_i_39_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(23 downto 20),
      O(3 downto 0) => \^counter_reg[23]_0\(3 downto 0),
      S(3) => \pwm_out[9]_INST_0_i_95_n_0\,
      S(2) => \pwm_out[9]_INST_0_i_96_n_0\,
      S(1) => \pwm_out[9]_INST_0_i_97_n_0\,
      S(0) => \pwm_out[9]_INST_0_i_98_n_0\
    );
\pwm_out[9]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(26),
      I1 => effective_value1,
      I2 => \^counter_reg[27]_0\(2),
      I3 => \pwm_out[9]_INST_0_i_8_0\(26),
      I4 => effective_value(27),
      I5 => duty_cycle(27),
      O => \pwm_out[9]_INST_0_i_4_n_0\
    );
\pwm_out[9]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[9]_INST_0_i_8_0\(23),
      I1 => \^counter_reg[23]_0\(3),
      I2 => effective_value1,
      O => effective_value(23)
    );
\pwm_out[9]_INST_0_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[9]_INST_0_i_8_0\(21),
      I1 => \^counter_reg[23]_0\(1),
      I2 => effective_value1,
      O => effective_value(21)
    );
\pwm_out[9]_INST_0_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[9]_INST_0_i_83_n_0\,
      CO(3) => \pwm_out[9]_INST_0_i_43_n_0\,
      CO(2) => \pwm_out[9]_INST_0_i_43_n_1\,
      CO(1) => \pwm_out[9]_INST_0_i_43_n_2\,
      CO(0) => \pwm_out[9]_INST_0_i_43_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(19 downto 16),
      O(3 downto 0) => \^counter_reg[19]_0\(3 downto 0),
      S(3) => \pwm_out[9]_INST_0_i_103_n_0\,
      S(2) => \pwm_out[9]_INST_0_i_104_n_0\,
      S(1) => \pwm_out[9]_INST_0_i_105_n_0\,
      S(0) => \pwm_out[9]_INST_0_i_106_n_0\
    );
\pwm_out[9]_INST_0_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[9]_INST_0_i_8_0\(19),
      I1 => \^counter_reg[19]_0\(3),
      I2 => effective_value1,
      O => effective_value(19)
    );
\pwm_out[9]_INST_0_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[9]_INST_0_i_8_0\(17),
      I1 => \^counter_reg[19]_0\(1),
      I2 => effective_value1,
      O => effective_value(17)
    );
\pwm_out[9]_INST_0_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[23]_0\(3),
      I2 => \pwm_out[9]_INST_0_i_8_0\(23),
      I3 => duty_cycle(23),
      O => \pwm_out[9]_INST_0_i_47_n_0\
    );
\pwm_out[9]_INST_0_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[23]_0\(1),
      I2 => \pwm_out[9]_INST_0_i_8_0\(21),
      I3 => duty_cycle(21),
      O => \pwm_out[9]_INST_0_i_48_n_0\
    );
\pwm_out[9]_INST_0_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[19]_0\(3),
      I2 => \pwm_out[9]_INST_0_i_8_0\(19),
      I3 => duty_cycle(19),
      O => \pwm_out[9]_INST_0_i_49_n_0\
    );
\pwm_out[9]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(24),
      I1 => effective_value1,
      I2 => \^counter_reg[27]_0\(0),
      I3 => \pwm_out[9]_INST_0_i_8_0\(24),
      I4 => effective_value(25),
      I5 => duty_cycle(25),
      O => \pwm_out[9]_INST_0_i_5_n_0\
    );
\pwm_out[9]_INST_0_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[19]_0\(1),
      I2 => \pwm_out[9]_INST_0_i_8_0\(17),
      I3 => duty_cycle(17),
      O => \pwm_out[9]_INST_0_i_50_n_0\
    );
\pwm_out[9]_INST_0_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(30),
      I1 => O16(28),
      O => \pwm_out[9]_INST_0_i_51_n_0\
    );
\pwm_out[9]_INST_0_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(29),
      I1 => O16(27),
      O => \pwm_out[9]_INST_0_i_52_n_0\
    );
\pwm_out[9]_INST_0_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(28),
      I1 => O16(26),
      O => \pwm_out[9]_INST_0_i_53_n_0\
    );
\pwm_out[9]_INST_0_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[9]_INST_0_i_113_n_0\,
      CO(3) => \pwm_out[9]_INST_0_i_58_n_0\,
      CO(2) => \pwm_out[9]_INST_0_i_58_n_1\,
      CO(1) => \pwm_out[9]_INST_0_i_58_n_2\,
      CO(0) => \pwm_out[9]_INST_0_i_58_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[9]_INST_0_i_114_n_0\,
      DI(2) => \pwm_out[9]_INST_0_i_115_n_0\,
      DI(1) => \pwm_out[9]_INST_0_i_116_n_0\,
      DI(0) => \pwm_out[9]_INST_0_i_117_n_0\,
      O(3 downto 0) => \NLW_pwm_out[9]_INST_0_i_58_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[9]_INST_0_i_118_n_0\,
      S(2) => \pwm_out[9]_INST_0_i_119_n_0\,
      S(1) => \pwm_out[9]_INST_0_i_120_n_0\,
      S(0) => \pwm_out[9]_INST_0_i_121_n_0\
    );
\pwm_out[9]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9900000000A599A5"
    )
        port map (
      I0 => duty_cycle(30),
      I1 => effective_value0(30),
      I2 => \^counter_reg[29]_0\(2),
      I3 => effective_value1,
      I4 => effective_value0(31),
      I5 => duty_cycle(31),
      O => \pwm_out[9]_INST_0_i_6_n_0\
    );
\pwm_out[9]_INST_0_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[27]_0\(2),
      I1 => period(26),
      I2 => period(27),
      I3 => \^counter_reg[27]_0\(3),
      O => \pwm_out[9]_INST_0_i_61_n_0\
    );
\pwm_out[9]_INST_0_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[27]_0\(0),
      I1 => period(24),
      I2 => period(25),
      I3 => \^counter_reg[27]_0\(1),
      O => \pwm_out[9]_INST_0_i_62_n_0\
    );
\pwm_out[9]_INST_0_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[27]_0\(2),
      I1 => period(26),
      I2 => \^counter_reg[27]_0\(3),
      I3 => period(27),
      O => \pwm_out[9]_INST_0_i_65_n_0\
    );
\pwm_out[9]_INST_0_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[27]_0\(0),
      I1 => period(24),
      I2 => \^counter_reg[27]_0\(1),
      I3 => period(25),
      O => \pwm_out[9]_INST_0_i_66_n_0\
    );
\pwm_out[9]_INST_0_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(27),
      I1 => O16(25),
      O => \pwm_out[9]_INST_0_i_67_n_0\
    );
\pwm_out[9]_INST_0_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(26),
      I1 => O16(24),
      O => \pwm_out[9]_INST_0_i_68_n_0\
    );
\pwm_out[9]_INST_0_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(25),
      I1 => O16(23),
      O => \pwm_out[9]_INST_0_i_69_n_0\
    );
\pwm_out[9]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(28),
      I1 => effective_value0(28),
      I2 => \^counter_reg[29]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[9]_INST_0_i_27_n_0\,
      O => \pwm_out[9]_INST_0_i_7_n_0\
    );
\pwm_out[9]_INST_0_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(24),
      I1 => O16(22),
      O => \pwm_out[9]_INST_0_i_70_n_0\
    );
\pwm_out[9]_INST_0_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(6),
      I1 => effective_value1,
      I2 => \^counter_reg[7]_0\(2),
      I3 => \pwm_out[9]_INST_0_i_8_0\(6),
      I4 => effective_value(7),
      I5 => duty_cycle(7),
      O => \pwm_out[9]_INST_0_i_75_n_0\
    );
\pwm_out[9]_INST_0_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(4),
      I1 => effective_value1,
      I2 => \^counter_reg[7]_0\(0),
      I3 => \pwm_out[9]_INST_0_i_8_0\(4),
      I4 => effective_value(5),
      I5 => duty_cycle(5),
      O => \pwm_out[9]_INST_0_i_76_n_0\
    );
\pwm_out[9]_INST_0_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(2),
      I1 => effective_value1,
      I2 => \^o\(2),
      I3 => \pwm_out[9]_INST_0_i_8_0\(2),
      I4 => effective_value(3),
      I5 => duty_cycle(3),
      O => \pwm_out[9]_INST_0_i_77_n_0\
    );
\pwm_out[9]_INST_0_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(0),
      I1 => effective_value1,
      I2 => \^o\(0),
      I3 => \pwm_out[9]_INST_0_i_8_0\(0),
      I4 => effective_value(1),
      I5 => duty_cycle(1),
      O => \pwm_out[9]_INST_0_i_78_n_0\
    );
\pwm_out[9]_INST_0_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(6),
      I1 => \pwm_out[9]_INST_0_i_8_0\(6),
      I2 => \^counter_reg[7]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[9]_INST_0_i_131_n_0\,
      O => \pwm_out[9]_INST_0_i_79_n_0\
    );
\pwm_out[9]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(26),
      I1 => \pwm_out[9]_INST_0_i_8_0\(26),
      I2 => \^counter_reg[27]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[9]_INST_0_i_28_n_0\,
      O => \pwm_out[9]_INST_0_i_8_n_0\
    );
\pwm_out[9]_INST_0_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(4),
      I1 => \pwm_out[9]_INST_0_i_8_0\(4),
      I2 => \^counter_reg[7]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[9]_INST_0_i_132_n_0\,
      O => \pwm_out[9]_INST_0_i_80_n_0\
    );
\pwm_out[9]_INST_0_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(2),
      I1 => \pwm_out[9]_INST_0_i_8_0\(2),
      I2 => \^o\(2),
      I3 => effective_value1,
      I4 => \pwm_out[9]_INST_0_i_133_n_0\,
      O => \pwm_out[9]_INST_0_i_81_n_0\
    );
\pwm_out[9]_INST_0_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(0),
      I1 => \pwm_out[9]_INST_0_i_8_0\(0),
      I2 => \^o\(0),
      I3 => effective_value1,
      I4 => \pwm_out[9]_INST_0_i_134_n_0\,
      O => \pwm_out[9]_INST_0_i_82_n_0\
    );
\pwm_out[9]_INST_0_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[9]_INST_0_i_87_n_0\,
      CO(3) => \pwm_out[9]_INST_0_i_83_n_0\,
      CO(2) => \pwm_out[9]_INST_0_i_83_n_1\,
      CO(1) => \pwm_out[9]_INST_0_i_83_n_2\,
      CO(0) => \pwm_out[9]_INST_0_i_83_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(15 downto 12),
      O(3 downto 0) => \^counter_reg[15]_0\(3 downto 0),
      S(3) => \pwm_out[9]_INST_0_i_135_n_0\,
      S(2) => \pwm_out[9]_INST_0_i_136_n_0\,
      S(1) => \pwm_out[9]_INST_0_i_137_n_0\,
      S(0) => \pwm_out[9]_INST_0_i_138_n_0\
    );
\pwm_out[9]_INST_0_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[9]_INST_0_i_8_0\(15),
      I1 => \^counter_reg[15]_0\(3),
      I2 => effective_value1,
      O => effective_value(15)
    );
\pwm_out[9]_INST_0_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[9]_INST_0_i_8_0\(13),
      I1 => \^counter_reg[15]_0\(1),
      I2 => effective_value1,
      O => effective_value(13)
    );
\pwm_out[9]_INST_0_i_87\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[9]_INST_0_i_123_n_0\,
      CO(3) => \pwm_out[9]_INST_0_i_87_n_0\,
      CO(2) => \pwm_out[9]_INST_0_i_87_n_1\,
      CO(1) => \pwm_out[9]_INST_0_i_87_n_2\,
      CO(0) => \pwm_out[9]_INST_0_i_87_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(11 downto 8),
      O(3 downto 0) => \^counter_reg[11]_0\(3 downto 0),
      S(3) => \pwm_out[9]_INST_0_i_143_n_0\,
      S(2) => \pwm_out[9]_INST_0_i_144_n_0\,
      S(1) => \pwm_out[9]_INST_0_i_145_n_0\,
      S(0) => \pwm_out[9]_INST_0_i_146_n_0\
    );
\pwm_out[9]_INST_0_i_89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[9]_INST_0_i_8_0\(11),
      I1 => \^counter_reg[11]_0\(3),
      I2 => effective_value1,
      O => effective_value(11)
    );
\pwm_out[9]_INST_0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(24),
      I1 => \pwm_out[9]_INST_0_i_8_0\(24),
      I2 => \^counter_reg[27]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[9]_INST_0_i_29_n_0\,
      O => \pwm_out[9]_INST_0_i_9_n_0\
    );
\pwm_out[9]_INST_0_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[9]_INST_0_i_8_0\(9),
      I1 => \^counter_reg[11]_0\(1),
      I2 => effective_value1,
      O => effective_value(9)
    );
\pwm_out[9]_INST_0_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[15]_0\(3),
      I2 => \pwm_out[9]_INST_0_i_8_0\(15),
      I3 => duty_cycle(15),
      O => \pwm_out[9]_INST_0_i_91_n_0\
    );
\pwm_out[9]_INST_0_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[15]_0\(1),
      I2 => \pwm_out[9]_INST_0_i_8_0\(13),
      I3 => duty_cycle(13),
      O => \pwm_out[9]_INST_0_i_92_n_0\
    );
\pwm_out[9]_INST_0_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[11]_0\(3),
      I2 => \pwm_out[9]_INST_0_i_8_0\(11),
      I3 => duty_cycle(11),
      O => \pwm_out[9]_INST_0_i_93_n_0\
    );
\pwm_out[9]_INST_0_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[11]_0\(1),
      I2 => \pwm_out[9]_INST_0_i_8_0\(9),
      I3 => duty_cycle(9),
      O => \pwm_out[9]_INST_0_i_94_n_0\
    );
\pwm_out[9]_INST_0_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(23),
      I1 => O16(21),
      O => \pwm_out[9]_INST_0_i_95_n_0\
    );
\pwm_out[9]_INST_0_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(22),
      I1 => O16(20),
      O => \pwm_out[9]_INST_0_i_96_n_0\
    );
\pwm_out[9]_INST_0_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(21),
      I1 => O16(19),
      O => \pwm_out[9]_INST_0_i_97_n_0\
    );
\pwm_out[9]_INST_0_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(20),
      I1 => O16(18),
      O => \pwm_out[9]_INST_0_i_98_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sodar19_pwm_top_0_1_pwm_generator_2 is
  port (
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[9]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[13]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[17]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[21]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[25]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[29]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[29]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    pwm_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    phase : in STD_LOGIC_VECTOR ( 0 to 0 );
    period : in STD_LOGIC_VECTOR ( 29 downto 0 );
    duty_cycle : in STD_LOGIC_VECTOR ( 31 downto 0 );
    minusOp_27 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O19 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \pwm_out[12]_INST_0_i_80_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[12]_INST_0_i_80_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[12]_INST_0_i_85_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[12]_INST_0_i_83_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[12]_INST_0_i_39_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[12]_INST_0_i_37_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[12]_INST_0_i_18_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[12]_INST_0_i_16_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[12]_INST_0_i_9_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[12]_INST_0_i_7_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sodar19_pwm_top_0_1_pwm_generator_2 : entity is "pwm_generator";
end sodar19_pwm_top_0_1_pwm_generator_2;

architecture STRUCTURE of sodar19_pwm_top_0_1_pwm_generator_2 is
  signal \^o\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal clear : STD_LOGIC;
  signal \counter[0]_i_10__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_11__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_12__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_14__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_15__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_16__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_17__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_18__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_19__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_20__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_21__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_26__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_27__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_28__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_29__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_30__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_31__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_32__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_33__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_47__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_48__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_49__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_50__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_51__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_52__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_53__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_54__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_6__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_7__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_8__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_9__11_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter_reg[0]_i_13__11_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__11_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__11_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__11_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__11_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__11_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__11_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__11_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__11_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__11_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__11_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__11_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__11_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__11_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__11_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__11_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__11_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__11_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__11_n_7\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__11_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__11_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__11_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__11_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__11_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__11_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__11_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__11_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__11_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__11_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__11_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__11_n_7\ : STD_LOGIC;
  signal \^counter_reg[13]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[16]_i_1__11_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__11_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__11_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__11_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__11_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__11_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__11_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__11_n_7\ : STD_LOGIC;
  signal \^counter_reg[17]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[20]_i_1__11_n_0\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__11_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__11_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__11_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__11_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__11_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__11_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__11_n_7\ : STD_LOGIC;
  signal \^counter_reg[21]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[24]_i_1__11_n_0\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__11_n_1\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__11_n_2\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__11_n_3\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__11_n_4\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__11_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__11_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__11_n_7\ : STD_LOGIC;
  signal \^counter_reg[25]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[28]_i_1__11_n_1\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__11_n_2\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__11_n_3\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__11_n_4\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__11_n_5\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__11_n_6\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__11_n_7\ : STD_LOGIC;
  signal \^counter_reg[29]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^counter_reg[29]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \counter_reg[4]_i_1__11_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__11_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__11_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__11_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__11_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__11_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__11_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__11_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__11_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__11_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__11_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__11_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__11_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__11_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__11_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__11_n_7\ : STD_LOGIC;
  signal \^counter_reg[9]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal effective_value : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal effective_value0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal effective_value1 : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_10_n_1\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_10_n_2\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_10_n_3\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_111_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_115_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_115_n_1\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_115_n_2\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_115_n_3\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_121_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_122_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_123_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_126_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_126_n_1\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_126_n_2\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_126_n_3\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_128_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_128_n_1\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_128_n_2\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_128_n_3\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_131_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_131_n_1\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_131_n_2\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_131_n_3\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_133_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_134_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_141_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_142_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_143_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_144_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_149_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_150_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_151_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_152_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_156_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_156_n_1\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_156_n_2\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_156_n_3\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_157_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_158_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_159_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_160_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_161_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_162_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_163_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_164_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_177_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_178_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_179_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_180_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_181_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_183_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_184_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_185_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_196_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_197_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_198_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_199_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_200_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_201_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_202_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_203_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_20_n_1\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_20_n_2\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_20_n_3\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_21_n_1\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_21_n_2\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_21_n_3\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_22_n_1\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_22_n_2\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_22_n_3\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_24_n_1\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_24_n_2\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_24_n_3\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_26_n_1\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_26_n_2\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_26_n_3\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_31_n_1\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_31_n_2\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_31_n_3\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_40_n_1\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_40_n_2\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_40_n_3\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_42_n_1\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_42_n_2\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_42_n_3\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_44_n_1\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_44_n_2\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_44_n_3\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_46_n_1\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_46_n_2\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_46_n_3\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_57_n_1\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_57_n_2\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_57_n_3\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_85_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_86_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_86_n_1\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_86_n_2\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_86_n_3\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_88_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_88_n_1\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_88_n_2\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_88_n_3\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_90_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_90_n_1\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_90_n_2\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_90_n_3\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_92_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_92_n_1\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_92_n_2\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_92_n_3\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_94_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_n_1\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_n_2\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_n_3\ : STD_LOGIC;
  signal \NLW_counter_reg[0]_i_13__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_1__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_25__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_3__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[28]_i_1__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[12]_INST_0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[12]_INST_0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[12]_INST_0_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[12]_INST_0_i_115_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[12]_INST_0_i_128_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_pwm_out[12]_INST_0_i_156_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[12]_INST_0_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[12]_INST_0_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_pwm_out[12]_INST_0_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[12]_INST_0_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[12]_INST_0_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[12]_INST_0_i_57_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pwm_out[12]_INST_0_i_127\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \pwm_out[12]_INST_0_i_129\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \pwm_out[12]_INST_0_i_132\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \pwm_out[12]_INST_0_i_133\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \pwm_out[12]_INST_0_i_134\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \pwm_out[12]_INST_0_i_136\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \pwm_out[12]_INST_0_i_23\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \pwm_out[12]_INST_0_i_25\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \pwm_out[12]_INST_0_i_27\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \pwm_out[12]_INST_0_i_28\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \pwm_out[12]_INST_0_i_29\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \pwm_out[12]_INST_0_i_30\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \pwm_out[12]_INST_0_i_41\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \pwm_out[12]_INST_0_i_43\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \pwm_out[12]_INST_0_i_45\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \pwm_out[12]_INST_0_i_47\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \pwm_out[12]_INST_0_i_48\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \pwm_out[12]_INST_0_i_49\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \pwm_out[12]_INST_0_i_50\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \pwm_out[12]_INST_0_i_51\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \pwm_out[12]_INST_0_i_87\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \pwm_out[12]_INST_0_i_89\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \pwm_out[12]_INST_0_i_91\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \pwm_out[12]_INST_0_i_93\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \pwm_out[12]_INST_0_i_94\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \pwm_out[12]_INST_0_i_95\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \pwm_out[12]_INST_0_i_96\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \pwm_out[12]_INST_0_i_97\ : label is "soft_lutpair48";
begin
  O(2 downto 0) <= \^o\(2 downto 0);
  \counter_reg[13]_0\(3 downto 0) <= \^counter_reg[13]_0\(3 downto 0);
  \counter_reg[17]_0\(3 downto 0) <= \^counter_reg[17]_0\(3 downto 0);
  \counter_reg[21]_0\(3 downto 0) <= \^counter_reg[21]_0\(3 downto 0);
  \counter_reg[25]_0\(3 downto 0) <= \^counter_reg[25]_0\(3 downto 0);
  \counter_reg[29]_0\(3 downto 0) <= \^counter_reg[29]_0\(3 downto 0);
  \counter_reg[29]_1\(0) <= \^counter_reg[29]_1\(0);
  \counter_reg[9]_0\(3 downto 0) <= \^counter_reg[9]_0\(3 downto 0);
\counter[0]_i_10__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(26),
      I1 => minusOp_27(25),
      I2 => counter_reg(27),
      I3 => minusOp_27(26),
      O => \counter[0]_i_10__11_n_0\
    );
\counter[0]_i_11__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(24),
      I1 => minusOp_27(23),
      I2 => counter_reg(25),
      I3 => minusOp_27(24),
      O => \counter[0]_i_11__11_n_0\
    );
\counter[0]_i_12__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_12__11_n_0\
    );
\counter[0]_i_14__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(22),
      I1 => minusOp_27(21),
      I2 => minusOp_27(22),
      I3 => counter_reg(23),
      O => \counter[0]_i_14__11_n_0\
    );
\counter[0]_i_15__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(20),
      I1 => minusOp_27(19),
      I2 => minusOp_27(20),
      I3 => counter_reg(21),
      O => \counter[0]_i_15__11_n_0\
    );
\counter[0]_i_16__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(18),
      I1 => minusOp_27(17),
      I2 => minusOp_27(18),
      I3 => counter_reg(19),
      O => \counter[0]_i_16__11_n_0\
    );
\counter[0]_i_17__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(16),
      I1 => minusOp_27(15),
      I2 => minusOp_27(16),
      I3 => counter_reg(17),
      O => \counter[0]_i_17__11_n_0\
    );
\counter[0]_i_18__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(22),
      I1 => minusOp_27(21),
      I2 => counter_reg(23),
      I3 => minusOp_27(22),
      O => \counter[0]_i_18__11_n_0\
    );
\counter[0]_i_19__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(20),
      I1 => minusOp_27(19),
      I2 => counter_reg(21),
      I3 => minusOp_27(20),
      O => \counter[0]_i_19__11_n_0\
    );
\counter[0]_i_20__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(18),
      I1 => minusOp_27(17),
      I2 => counter_reg(19),
      I3 => minusOp_27(18),
      O => \counter[0]_i_20__11_n_0\
    );
\counter[0]_i_21__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(16),
      I1 => minusOp_27(15),
      I2 => counter_reg(17),
      I3 => minusOp_27(16),
      O => \counter[0]_i_21__11_n_0\
    );
\counter[0]_i_26__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(14),
      I1 => minusOp_27(13),
      I2 => minusOp_27(14),
      I3 => counter_reg(15),
      O => \counter[0]_i_26__11_n_0\
    );
\counter[0]_i_27__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(12),
      I1 => minusOp_27(11),
      I2 => minusOp_27(12),
      I3 => counter_reg(13),
      O => \counter[0]_i_27__11_n_0\
    );
\counter[0]_i_28__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(10),
      I1 => minusOp_27(9),
      I2 => minusOp_27(10),
      I3 => counter_reg(11),
      O => \counter[0]_i_28__11_n_0\
    );
\counter[0]_i_29__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(8),
      I1 => minusOp_27(7),
      I2 => minusOp_27(8),
      I3 => counter_reg(9),
      O => \counter[0]_i_29__11_n_0\
    );
\counter[0]_i_30__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(14),
      I1 => minusOp_27(13),
      I2 => counter_reg(15),
      I3 => minusOp_27(14),
      O => \counter[0]_i_30__11_n_0\
    );
\counter[0]_i_31__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(12),
      I1 => minusOp_27(11),
      I2 => counter_reg(13),
      I3 => minusOp_27(12),
      O => \counter[0]_i_31__11_n_0\
    );
\counter[0]_i_32__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(10),
      I1 => minusOp_27(9),
      I2 => counter_reg(11),
      I3 => minusOp_27(10),
      O => \counter[0]_i_32__11_n_0\
    );
\counter[0]_i_33__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(8),
      I1 => minusOp_27(7),
      I2 => counter_reg(9),
      I3 => minusOp_27(8),
      O => \counter[0]_i_33__11_n_0\
    );
\counter[0]_i_47__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(6),
      I1 => minusOp_27(5),
      I2 => minusOp_27(6),
      I3 => counter_reg(7),
      O => \counter[0]_i_47__11_n_0\
    );
\counter[0]_i_48__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(4),
      I1 => minusOp_27(3),
      I2 => minusOp_27(4),
      I3 => counter_reg(5),
      O => \counter[0]_i_48__11_n_0\
    );
\counter[0]_i_49__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(2),
      I1 => minusOp_27(1),
      I2 => minusOp_27(2),
      I3 => counter_reg(3),
      O => \counter[0]_i_49__11_n_0\
    );
\counter[0]_i_4__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(30),
      I1 => minusOp_27(29),
      I2 => minusOp_27(30),
      I3 => counter_reg(31),
      O => \counter[0]_i_4__11_n_0\
    );
\counter[0]_i_50__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => period(0),
      I1 => counter_reg(0),
      I2 => minusOp_27(0),
      I3 => counter_reg(1),
      O => \counter[0]_i_50__11_n_0\
    );
\counter[0]_i_51__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(6),
      I1 => minusOp_27(5),
      I2 => counter_reg(7),
      I3 => minusOp_27(6),
      O => \counter[0]_i_51__11_n_0\
    );
\counter[0]_i_52__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(4),
      I1 => minusOp_27(3),
      I2 => counter_reg(5),
      I3 => minusOp_27(4),
      O => \counter[0]_i_52__11_n_0\
    );
\counter[0]_i_53__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(2),
      I1 => minusOp_27(1),
      I2 => counter_reg(3),
      I3 => minusOp_27(2),
      O => \counter[0]_i_53__11_n_0\
    );
\counter[0]_i_54__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => counter_reg(1),
      I1 => minusOp_27(0),
      I2 => period(0),
      I3 => counter_reg(0),
      O => \counter[0]_i_54__14_n_0\
    );
\counter[0]_i_5__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(28),
      I1 => minusOp_27(27),
      I2 => minusOp_27(28),
      I3 => counter_reg(29),
      O => \counter[0]_i_5__11_n_0\
    );
\counter[0]_i_6__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(26),
      I1 => minusOp_27(25),
      I2 => minusOp_27(26),
      I3 => counter_reg(27),
      O => \counter[0]_i_6__11_n_0\
    );
\counter[0]_i_7__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(24),
      I1 => minusOp_27(23),
      I2 => minusOp_27(24),
      I3 => counter_reg(25),
      O => \counter[0]_i_7__11_n_0\
    );
\counter[0]_i_8__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(30),
      I1 => minusOp_27(29),
      I2 => counter_reg(31),
      I3 => minusOp_27(30),
      O => \counter[0]_i_8__11_n_0\
    );
\counter[0]_i_9__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(28),
      I1 => minusOp_27(27),
      I2 => counter_reg(29),
      I3 => minusOp_27(28),
      O => \counter[0]_i_9__11_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__11_n_7\,
      Q => counter_reg(0),
      R => clear
    );
\counter_reg[0]_i_13__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_25__11_n_0\,
      CO(3) => \counter_reg[0]_i_13__11_n_0\,
      CO(2) => \counter_reg[0]_i_13__11_n_1\,
      CO(1) => \counter_reg[0]_i_13__11_n_2\,
      CO(0) => \counter_reg[0]_i_13__11_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_26__11_n_0\,
      DI(2) => \counter[0]_i_27__11_n_0\,
      DI(1) => \counter[0]_i_28__11_n_0\,
      DI(0) => \counter[0]_i_29__11_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_13__11_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_30__11_n_0\,
      S(2) => \counter[0]_i_31__11_n_0\,
      S(1) => \counter[0]_i_32__11_n_0\,
      S(0) => \counter[0]_i_33__11_n_0\
    );
\counter_reg[0]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_3__11_n_0\,
      CO(3) => clear,
      CO(2) => \counter_reg[0]_i_1__11_n_1\,
      CO(1) => \counter_reg[0]_i_1__11_n_2\,
      CO(0) => \counter_reg[0]_i_1__11_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_4__11_n_0\,
      DI(2) => \counter[0]_i_5__11_n_0\,
      DI(1) => \counter[0]_i_6__11_n_0\,
      DI(0) => \counter[0]_i_7__11_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_1__11_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_8__11_n_0\,
      S(2) => \counter[0]_i_9__11_n_0\,
      S(1) => \counter[0]_i_10__11_n_0\,
      S(0) => \counter[0]_i_11__11_n_0\
    );
\counter_reg[0]_i_25__11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_25__11_n_0\,
      CO(2) => \counter_reg[0]_i_25__11_n_1\,
      CO(1) => \counter_reg[0]_i_25__11_n_2\,
      CO(0) => \counter_reg[0]_i_25__11_n_3\,
      CYINIT => '1',
      DI(3) => \counter[0]_i_47__11_n_0\,
      DI(2) => \counter[0]_i_48__11_n_0\,
      DI(1) => \counter[0]_i_49__11_n_0\,
      DI(0) => \counter[0]_i_50__11_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_25__11_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_51__11_n_0\,
      S(2) => \counter[0]_i_52__11_n_0\,
      S(1) => \counter[0]_i_53__11_n_0\,
      S(0) => \counter[0]_i_54__14_n_0\
    );
\counter_reg[0]_i_2__11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_2__11_n_0\,
      CO(2) => \counter_reg[0]_i_2__11_n_1\,
      CO(1) => \counter_reg[0]_i_2__11_n_2\,
      CO(0) => \counter_reg[0]_i_2__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_reg[0]_i_2__11_n_4\,
      O(2) => \counter_reg[0]_i_2__11_n_5\,
      O(1) => \counter_reg[0]_i_2__11_n_6\,
      O(0) => \counter_reg[0]_i_2__11_n_7\,
      S(3 downto 1) => counter_reg(3 downto 1),
      S(0) => \counter[0]_i_12__11_n_0\
    );
\counter_reg[0]_i_3__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_13__11_n_0\,
      CO(3) => \counter_reg[0]_i_3__11_n_0\,
      CO(2) => \counter_reg[0]_i_3__11_n_1\,
      CO(1) => \counter_reg[0]_i_3__11_n_2\,
      CO(0) => \counter_reg[0]_i_3__11_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_14__11_n_0\,
      DI(2) => \counter[0]_i_15__11_n_0\,
      DI(1) => \counter[0]_i_16__11_n_0\,
      DI(0) => \counter[0]_i_17__11_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_3__11_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_18__11_n_0\,
      S(2) => \counter[0]_i_19__11_n_0\,
      S(1) => \counter[0]_i_20__11_n_0\,
      S(0) => \counter[0]_i_21__11_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__11_n_5\,
      Q => counter_reg(10),
      R => clear
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__11_n_4\,
      Q => counter_reg(11),
      R => clear
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__11_n_7\,
      Q => counter_reg(12),
      R => clear
    );
\counter_reg[12]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1__11_n_0\,
      CO(3) => \counter_reg[12]_i_1__11_n_0\,
      CO(2) => \counter_reg[12]_i_1__11_n_1\,
      CO(1) => \counter_reg[12]_i_1__11_n_2\,
      CO(0) => \counter_reg[12]_i_1__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_1__11_n_4\,
      O(2) => \counter_reg[12]_i_1__11_n_5\,
      O(1) => \counter_reg[12]_i_1__11_n_6\,
      O(0) => \counter_reg[12]_i_1__11_n_7\,
      S(3 downto 0) => counter_reg(15 downto 12)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__11_n_6\,
      Q => counter_reg(13),
      R => clear
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__11_n_5\,
      Q => counter_reg(14),
      R => clear
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__11_n_4\,
      Q => counter_reg(15),
      R => clear
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__11_n_7\,
      Q => counter_reg(16),
      R => clear
    );
\counter_reg[16]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_1__11_n_0\,
      CO(3) => \counter_reg[16]_i_1__11_n_0\,
      CO(2) => \counter_reg[16]_i_1__11_n_1\,
      CO(1) => \counter_reg[16]_i_1__11_n_2\,
      CO(0) => \counter_reg[16]_i_1__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_1__11_n_4\,
      O(2) => \counter_reg[16]_i_1__11_n_5\,
      O(1) => \counter_reg[16]_i_1__11_n_6\,
      O(0) => \counter_reg[16]_i_1__11_n_7\,
      S(3 downto 0) => counter_reg(19 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__11_n_6\,
      Q => counter_reg(17),
      R => clear
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__11_n_5\,
      Q => counter_reg(18),
      R => clear
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__11_n_4\,
      Q => counter_reg(19),
      R => clear
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__11_n_6\,
      Q => counter_reg(1),
      R => clear
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__11_n_7\,
      Q => counter_reg(20),
      R => clear
    );
\counter_reg[20]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_1__11_n_0\,
      CO(3) => \counter_reg[20]_i_1__11_n_0\,
      CO(2) => \counter_reg[20]_i_1__11_n_1\,
      CO(1) => \counter_reg[20]_i_1__11_n_2\,
      CO(0) => \counter_reg[20]_i_1__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_1__11_n_4\,
      O(2) => \counter_reg[20]_i_1__11_n_5\,
      O(1) => \counter_reg[20]_i_1__11_n_6\,
      O(0) => \counter_reg[20]_i_1__11_n_7\,
      S(3 downto 0) => counter_reg(23 downto 20)
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__11_n_6\,
      Q => counter_reg(21),
      R => clear
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__11_n_5\,
      Q => counter_reg(22),
      R => clear
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__11_n_4\,
      Q => counter_reg(23),
      R => clear
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__11_n_7\,
      Q => counter_reg(24),
      R => clear
    );
\counter_reg[24]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[20]_i_1__11_n_0\,
      CO(3) => \counter_reg[24]_i_1__11_n_0\,
      CO(2) => \counter_reg[24]_i_1__11_n_1\,
      CO(1) => \counter_reg[24]_i_1__11_n_2\,
      CO(0) => \counter_reg[24]_i_1__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[24]_i_1__11_n_4\,
      O(2) => \counter_reg[24]_i_1__11_n_5\,
      O(1) => \counter_reg[24]_i_1__11_n_6\,
      O(0) => \counter_reg[24]_i_1__11_n_7\,
      S(3 downto 0) => counter_reg(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__11_n_6\,
      Q => counter_reg(25),
      R => clear
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__11_n_5\,
      Q => counter_reg(26),
      R => clear
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__11_n_4\,
      Q => counter_reg(27),
      R => clear
    );
\counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__11_n_7\,
      Q => counter_reg(28),
      R => clear
    );
\counter_reg[28]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[24]_i_1__11_n_0\,
      CO(3) => \NLW_counter_reg[28]_i_1__11_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[28]_i_1__11_n_1\,
      CO(1) => \counter_reg[28]_i_1__11_n_2\,
      CO(0) => \counter_reg[28]_i_1__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[28]_i_1__11_n_4\,
      O(2) => \counter_reg[28]_i_1__11_n_5\,
      O(1) => \counter_reg[28]_i_1__11_n_6\,
      O(0) => \counter_reg[28]_i_1__11_n_7\,
      S(3 downto 0) => counter_reg(31 downto 28)
    );
\counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__11_n_6\,
      Q => counter_reg(29),
      R => clear
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__11_n_5\,
      Q => counter_reg(2),
      R => clear
    );
\counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__11_n_5\,
      Q => counter_reg(30),
      R => clear
    );
\counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__11_n_4\,
      Q => counter_reg(31),
      R => clear
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__11_n_4\,
      Q => counter_reg(3),
      R => clear
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__11_n_7\,
      Q => counter_reg(4),
      R => clear
    );
\counter_reg[4]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_2__11_n_0\,
      CO(3) => \counter_reg[4]_i_1__11_n_0\,
      CO(2) => \counter_reg[4]_i_1__11_n_1\,
      CO(1) => \counter_reg[4]_i_1__11_n_2\,
      CO(0) => \counter_reg[4]_i_1__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_1__11_n_4\,
      O(2) => \counter_reg[4]_i_1__11_n_5\,
      O(1) => \counter_reg[4]_i_1__11_n_6\,
      O(0) => \counter_reg[4]_i_1__11_n_7\,
      S(3 downto 0) => counter_reg(7 downto 4)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__11_n_6\,
      Q => counter_reg(5),
      R => clear
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__11_n_5\,
      Q => counter_reg(6),
      R => clear
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__11_n_4\,
      Q => counter_reg(7),
      R => clear
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__11_n_7\,
      Q => counter_reg(8),
      R => clear
    );
\counter_reg[8]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1__11_n_0\,
      CO(3) => \counter_reg[8]_i_1__11_n_0\,
      CO(2) => \counter_reg[8]_i_1__11_n_1\,
      CO(1) => \counter_reg[8]_i_1__11_n_2\,
      CO(0) => \counter_reg[8]_i_1__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_1__11_n_4\,
      O(2) => \counter_reg[8]_i_1__11_n_5\,
      O(1) => \counter_reg[8]_i_1__11_n_6\,
      O(0) => \counter_reg[8]_i_1__11_n_7\,
      S(3 downto 0) => counter_reg(11 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__11_n_6\,
      Q => counter_reg(9),
      R => clear
    );
\pwm_out[12]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[12]_INST_0_i_1_n_0\,
      CO(3) => pwm_out(0),
      CO(2) => \pwm_out[12]_INST_0_n_1\,
      CO(1) => \pwm_out[12]_INST_0_n_2\,
      CO(0) => \pwm_out[12]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[12]_INST_0_i_2_n_0\,
      DI(2) => \pwm_out[12]_INST_0_i_3_n_0\,
      DI(1) => \pwm_out[12]_INST_0_i_4_n_0\,
      DI(0) => \pwm_out[12]_INST_0_i_5_n_0\,
      O(3 downto 0) => \NLW_pwm_out[12]_INST_0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[12]_INST_0_i_6_n_0\,
      S(2) => \pwm_out[12]_INST_0_i_7_n_0\,
      S(1) => \pwm_out[12]_INST_0_i_8_n_0\,
      S(0) => \pwm_out[12]_INST_0_i_9_n_0\
    );
\pwm_out[12]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[12]_INST_0_i_10_n_0\,
      CO(3) => \pwm_out[12]_INST_0_i_1_n_0\,
      CO(2) => \pwm_out[12]_INST_0_i_1_n_1\,
      CO(1) => \pwm_out[12]_INST_0_i_1_n_2\,
      CO(0) => \pwm_out[12]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[12]_INST_0_i_11_n_0\,
      DI(2) => \pwm_out[12]_INST_0_i_12_n_0\,
      DI(1) => \pwm_out[12]_INST_0_i_13_n_0\,
      DI(0) => \pwm_out[12]_INST_0_i_14_n_0\,
      O(3 downto 0) => \NLW_pwm_out[12]_INST_0_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[12]_INST_0_i_15_n_0\,
      S(2) => \pwm_out[12]_INST_0_i_16_n_0\,
      S(1) => \pwm_out[12]_INST_0_i_17_n_0\,
      S(0) => \pwm_out[12]_INST_0_i_18_n_0\
    );
\pwm_out[12]_INST_0_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[12]_INST_0_i_31_n_0\,
      CO(3) => \pwm_out[12]_INST_0_i_10_n_0\,
      CO(2) => \pwm_out[12]_INST_0_i_10_n_1\,
      CO(1) => \pwm_out[12]_INST_0_i_10_n_2\,
      CO(0) => \pwm_out[12]_INST_0_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[12]_INST_0_i_32_n_0\,
      DI(2) => \pwm_out[12]_INST_0_i_33_n_0\,
      DI(1) => \pwm_out[12]_INST_0_i_34_n_0\,
      DI(0) => \pwm_out[12]_INST_0_i_35_n_0\,
      O(3 downto 0) => \NLW_pwm_out[12]_INST_0_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[12]_INST_0_i_36_n_0\,
      S(2) => \pwm_out[12]_INST_0_i_37_n_0\,
      S(1) => \pwm_out[12]_INST_0_i_38_n_0\,
      S(0) => \pwm_out[12]_INST_0_i_39_n_0\
    );
\pwm_out[12]_INST_0_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(21),
      I1 => O19(18),
      O => \pwm_out[12]_INST_0_i_102_n_0\
    );
\pwm_out[12]_INST_0_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(20),
      I1 => O19(17),
      O => \pwm_out[12]_INST_0_i_103_n_0\
    );
\pwm_out[12]_INST_0_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(19),
      I1 => O19(16),
      O => \pwm_out[12]_INST_0_i_104_n_0\
    );
\pwm_out[12]_INST_0_i_105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(18),
      I1 => O19(15),
      O => \pwm_out[12]_INST_0_i_105_n_0\
    );
\pwm_out[12]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(22),
      I1 => effective_value1,
      I2 => \^counter_reg[25]_0\(0),
      I3 => effective_value0(22),
      I4 => effective_value(23),
      I5 => duty_cycle(23),
      O => \pwm_out[12]_INST_0_i_11_n_0\
    );
\pwm_out[12]_INST_0_i_110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(17),
      I1 => O19(14),
      O => \pwm_out[12]_INST_0_i_110_n_0\
    );
\pwm_out[12]_INST_0_i_111\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(16),
      I1 => O19(13),
      O => \pwm_out[12]_INST_0_i_111_n_0\
    );
\pwm_out[12]_INST_0_i_112\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(15),
      I1 => O19(12),
      O => \pwm_out[12]_INST_0_i_112_n_0\
    );
\pwm_out[12]_INST_0_i_113\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(14),
      I1 => O19(11),
      O => \pwm_out[12]_INST_0_i_113_n_0\
    );
\pwm_out[12]_INST_0_i_115\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[12]_INST_0_i_156_n_0\,
      CO(3) => \pwm_out[12]_INST_0_i_115_n_0\,
      CO(2) => \pwm_out[12]_INST_0_i_115_n_1\,
      CO(1) => \pwm_out[12]_INST_0_i_115_n_2\,
      CO(0) => \pwm_out[12]_INST_0_i_115_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[12]_INST_0_i_157_n_0\,
      DI(2) => \pwm_out[12]_INST_0_i_158_n_0\,
      DI(1) => \pwm_out[12]_INST_0_i_159_n_0\,
      DI(0) => \pwm_out[12]_INST_0_i_160_n_0\,
      O(3 downto 0) => \NLW_pwm_out[12]_INST_0_i_115_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[12]_INST_0_i_161_n_0\,
      S(2) => \pwm_out[12]_INST_0_i_162_n_0\,
      S(1) => \pwm_out[12]_INST_0_i_163_n_0\,
      S(0) => \pwm_out[12]_INST_0_i_164_n_0\
    );
\pwm_out[12]_INST_0_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[25]_0\(0),
      I1 => period(22),
      I2 => period(23),
      I3 => \^counter_reg[25]_0\(1),
      O => \pwm_out[12]_INST_0_i_116_n_0\
    );
\pwm_out[12]_INST_0_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[21]_0\(2),
      I1 => period(20),
      I2 => period(21),
      I3 => \^counter_reg[21]_0\(3),
      O => \pwm_out[12]_INST_0_i_117_n_0\
    );
\pwm_out[12]_INST_0_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[21]_0\(0),
      I1 => period(18),
      I2 => period(19),
      I3 => \^counter_reg[21]_0\(1),
      O => \pwm_out[12]_INST_0_i_118_n_0\
    );
\pwm_out[12]_INST_0_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[17]_0\(2),
      I1 => period(16),
      I2 => period(17),
      I3 => \^counter_reg[17]_0\(3),
      O => \pwm_out[12]_INST_0_i_119_n_0\
    );
\pwm_out[12]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(20),
      I1 => effective_value1,
      I2 => \^counter_reg[21]_0\(2),
      I3 => effective_value0(20),
      I4 => effective_value(21),
      I5 => duty_cycle(21),
      O => \pwm_out[12]_INST_0_i_12_n_0\
    );
\pwm_out[12]_INST_0_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[25]_0\(0),
      I1 => period(22),
      I2 => \^counter_reg[25]_0\(1),
      I3 => period(23),
      O => \pwm_out[12]_INST_0_i_120_n_0\
    );
\pwm_out[12]_INST_0_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[21]_0\(2),
      I1 => period(20),
      I2 => \^counter_reg[21]_0\(3),
      I3 => period(21),
      O => \pwm_out[12]_INST_0_i_121_n_0\
    );
\pwm_out[12]_INST_0_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[21]_0\(0),
      I1 => period(18),
      I2 => \^counter_reg[21]_0\(1),
      I3 => period(19),
      O => \pwm_out[12]_INST_0_i_122_n_0\
    );
\pwm_out[12]_INST_0_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[17]_0\(2),
      I1 => period(16),
      I2 => \^counter_reg[17]_0\(3),
      I3 => period(17),
      O => \pwm_out[12]_INST_0_i_123_n_0\
    );
\pwm_out[12]_INST_0_i_126\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[12]_INST_0_i_131_n_0\,
      CO(3) => \pwm_out[12]_INST_0_i_126_n_0\,
      CO(2) => \pwm_out[12]_INST_0_i_126_n_1\,
      CO(1) => \pwm_out[12]_INST_0_i_126_n_2\,
      CO(0) => \pwm_out[12]_INST_0_i_126_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \^counter_reg[9]_0\(1 downto 0),
      DI(1 downto 0) => \^o\(2 downto 1),
      O(3 downto 0) => effective_value0(7 downto 4),
      S(3 downto 0) => \pwm_out[12]_INST_0_i_83_0\(3 downto 0)
    );
\pwm_out[12]_INST_0_i_127\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(7),
      I1 => \^counter_reg[9]_0\(1),
      I2 => effective_value1,
      O => effective_value(7)
    );
\pwm_out[12]_INST_0_i_128\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[12]_INST_0_i_128_n_0\,
      CO(2) => \pwm_out[12]_INST_0_i_128_n_1\,
      CO(1) => \pwm_out[12]_INST_0_i_128_n_2\,
      CO(0) => \pwm_out[12]_INST_0_i_128_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(5 downto 2),
      O(3 downto 1) => \^o\(2 downto 0),
      O(0) => \NLW_pwm_out[12]_INST_0_i_128_O_UNCONNECTED\(0),
      S(3) => \pwm_out[12]_INST_0_i_177_n_0\,
      S(2) => \pwm_out[12]_INST_0_i_178_n_0\,
      S(1) => \pwm_out[12]_INST_0_i_179_n_0\,
      S(0) => \pwm_out[12]_INST_0_i_180_n_0\
    );
\pwm_out[12]_INST_0_i_129\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(5),
      I1 => \^o\(2),
      I2 => effective_value1,
      O => effective_value(5)
    );
\pwm_out[12]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(18),
      I1 => effective_value1,
      I2 => \^counter_reg[21]_0\(0),
      I3 => effective_value0(18),
      I4 => effective_value(19),
      I5 => duty_cycle(19),
      O => \pwm_out[12]_INST_0_i_13_n_0\
    );
\pwm_out[12]_INST_0_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA3C"
    )
        port map (
      I0 => effective_value0(2),
      I1 => counter_reg(2),
      I2 => phase(0),
      I3 => effective_value1,
      O => effective_value(2)
    );
\pwm_out[12]_INST_0_i_131\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[12]_INST_0_i_131_n_0\,
      CO(2) => \pwm_out[12]_INST_0_i_131_n_1\,
      CO(1) => \pwm_out[12]_INST_0_i_131_n_2\,
      CO(0) => \pwm_out[12]_INST_0_i_131_n_3\,
      CYINIT => '1',
      DI(3) => \^o\(0),
      DI(2) => \pwm_out[12]_INST_0_i_181_n_0\,
      DI(1 downto 0) => counter_reg(1 downto 0),
      O(3 downto 0) => effective_value0(3 downto 0),
      S(3) => \pwm_out[12]_INST_0_i_85_0\(0),
      S(2) => \pwm_out[12]_INST_0_i_183_n_0\,
      S(1) => \pwm_out[12]_INST_0_i_184_n_0\,
      S(0) => \pwm_out[12]_INST_0_i_185_n_0\
    );
\pwm_out[12]_INST_0_i_132\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(1),
      I1 => counter_reg(1),
      I2 => effective_value1,
      O => effective_value(1)
    );
\pwm_out[12]_INST_0_i_133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[9]_0\(1),
      I2 => effective_value0(7),
      I3 => duty_cycle(7),
      O => \pwm_out[12]_INST_0_i_133_n_0\
    );
\pwm_out[12]_INST_0_i_134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^o\(2),
      I2 => effective_value0(5),
      I3 => duty_cycle(5),
      O => \pwm_out[12]_INST_0_i_134_n_0\
    );
\pwm_out[12]_INST_0_i_135\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^o\(0),
      I2 => effective_value0(3),
      I3 => duty_cycle(3),
      O => \pwm_out[12]_INST_0_i_135_n_0\
    );
\pwm_out[12]_INST_0_i_136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => counter_reg(1),
      I2 => effective_value0(1),
      I3 => duty_cycle(1),
      O => \pwm_out[12]_INST_0_i_136_n_0\
    );
\pwm_out[12]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(16),
      I1 => effective_value1,
      I2 => \^counter_reg[17]_0\(2),
      I3 => effective_value0(16),
      I4 => effective_value(17),
      I5 => duty_cycle(17),
      O => \pwm_out[12]_INST_0_i_14_n_0\
    );
\pwm_out[12]_INST_0_i_141\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(13),
      I1 => O19(10),
      O => \pwm_out[12]_INST_0_i_141_n_0\
    );
\pwm_out[12]_INST_0_i_142\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(12),
      I1 => O19(9),
      O => \pwm_out[12]_INST_0_i_142_n_0\
    );
\pwm_out[12]_INST_0_i_143\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(11),
      I1 => O19(8),
      O => \pwm_out[12]_INST_0_i_143_n_0\
    );
\pwm_out[12]_INST_0_i_144\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(10),
      I1 => O19(7),
      O => \pwm_out[12]_INST_0_i_144_n_0\
    );
\pwm_out[12]_INST_0_i_149\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(9),
      I1 => O19(6),
      O => \pwm_out[12]_INST_0_i_149_n_0\
    );
\pwm_out[12]_INST_0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(22),
      I1 => effective_value0(22),
      I2 => \^counter_reg[25]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[12]_INST_0_i_48_n_0\,
      O => \pwm_out[12]_INST_0_i_15_n_0\
    );
\pwm_out[12]_INST_0_i_150\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(8),
      I1 => O19(5),
      O => \pwm_out[12]_INST_0_i_150_n_0\
    );
\pwm_out[12]_INST_0_i_151\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(7),
      I1 => O19(4),
      O => \pwm_out[12]_INST_0_i_151_n_0\
    );
\pwm_out[12]_INST_0_i_152\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(6),
      I1 => O19(3),
      O => \pwm_out[12]_INST_0_i_152_n_0\
    );
\pwm_out[12]_INST_0_i_156\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[12]_INST_0_i_156_n_0\,
      CO(2) => \pwm_out[12]_INST_0_i_156_n_1\,
      CO(1) => \pwm_out[12]_INST_0_i_156_n_2\,
      CO(0) => \pwm_out[12]_INST_0_i_156_n_3\,
      CYINIT => '1',
      DI(3) => \pwm_out[12]_INST_0_i_196_n_0\,
      DI(2) => \pwm_out[12]_INST_0_i_197_n_0\,
      DI(1) => \pwm_out[12]_INST_0_i_198_n_0\,
      DI(0) => \pwm_out[12]_INST_0_i_199_n_0\,
      O(3 downto 0) => \NLW_pwm_out[12]_INST_0_i_156_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[12]_INST_0_i_200_n_0\,
      S(2) => \pwm_out[12]_INST_0_i_201_n_0\,
      S(1) => \pwm_out[12]_INST_0_i_202_n_0\,
      S(0) => \pwm_out[12]_INST_0_i_203_n_0\
    );
\pwm_out[12]_INST_0_i_157\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[17]_0\(0),
      I1 => period(14),
      I2 => period(15),
      I3 => \^counter_reg[17]_0\(1),
      O => \pwm_out[12]_INST_0_i_157_n_0\
    );
\pwm_out[12]_INST_0_i_158\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[13]_0\(2),
      I1 => period(12),
      I2 => period(13),
      I3 => \^counter_reg[13]_0\(3),
      O => \pwm_out[12]_INST_0_i_158_n_0\
    );
\pwm_out[12]_INST_0_i_159\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[13]_0\(0),
      I1 => period(10),
      I2 => period(11),
      I3 => \^counter_reg[13]_0\(1),
      O => \pwm_out[12]_INST_0_i_159_n_0\
    );
\pwm_out[12]_INST_0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(20),
      I1 => effective_value0(20),
      I2 => \^counter_reg[21]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[12]_INST_0_i_49_n_0\,
      O => \pwm_out[12]_INST_0_i_16_n_0\
    );
\pwm_out[12]_INST_0_i_160\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[9]_0\(2),
      I1 => period(8),
      I2 => period(9),
      I3 => \^counter_reg[9]_0\(3),
      O => \pwm_out[12]_INST_0_i_160_n_0\
    );
\pwm_out[12]_INST_0_i_161\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[17]_0\(0),
      I1 => period(14),
      I2 => \^counter_reg[17]_0\(1),
      I3 => period(15),
      O => \pwm_out[12]_INST_0_i_161_n_0\
    );
\pwm_out[12]_INST_0_i_162\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[13]_0\(2),
      I1 => period(12),
      I2 => \^counter_reg[13]_0\(3),
      I3 => period(13),
      O => \pwm_out[12]_INST_0_i_162_n_0\
    );
\pwm_out[12]_INST_0_i_163\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[13]_0\(0),
      I1 => period(10),
      I2 => \^counter_reg[13]_0\(1),
      I3 => period(11),
      O => \pwm_out[12]_INST_0_i_163_n_0\
    );
\pwm_out[12]_INST_0_i_164\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[9]_0\(2),
      I1 => period(8),
      I2 => \^counter_reg[9]_0\(3),
      I3 => period(9),
      O => \pwm_out[12]_INST_0_i_164_n_0\
    );
\pwm_out[12]_INST_0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(18),
      I1 => effective_value0(18),
      I2 => \^counter_reg[21]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[12]_INST_0_i_50_n_0\,
      O => \pwm_out[12]_INST_0_i_17_n_0\
    );
\pwm_out[12]_INST_0_i_177\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(5),
      I1 => O19(2),
      O => \pwm_out[12]_INST_0_i_177_n_0\
    );
\pwm_out[12]_INST_0_i_178\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(4),
      I1 => O19(1),
      O => \pwm_out[12]_INST_0_i_178_n_0\
    );
\pwm_out[12]_INST_0_i_179\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(3),
      I1 => O19(0),
      O => \pwm_out[12]_INST_0_i_179_n_0\
    );
\pwm_out[12]_INST_0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(16),
      I1 => effective_value0(16),
      I2 => \^counter_reg[17]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[12]_INST_0_i_51_n_0\,
      O => \pwm_out[12]_INST_0_i_18_n_0\
    );
\pwm_out[12]_INST_0_i_180\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(2),
      I1 => phase(0),
      O => \pwm_out[12]_INST_0_i_180_n_0\
    );
\pwm_out[12]_INST_0_i_181\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(2),
      I1 => phase(0),
      O => \pwm_out[12]_INST_0_i_181_n_0\
    );
\pwm_out[12]_INST_0_i_183\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => phase(0),
      I1 => counter_reg(2),
      I2 => period(2),
      O => \pwm_out[12]_INST_0_i_183_n_0\
    );
\pwm_out[12]_INST_0_i_184\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(1),
      I1 => period(1),
      O => \pwm_out[12]_INST_0_i_184_n_0\
    );
\pwm_out[12]_INST_0_i_185\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(0),
      I1 => period(0),
      O => \pwm_out[12]_INST_0_i_185_n_0\
    );
\pwm_out[12]_INST_0_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[12]_INST_0_i_22_n_0\,
      CO(3 downto 0) => \NLW_pwm_out[12]_INST_0_i_19_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_pwm_out[12]_INST_0_i_19_O_UNCONNECTED\(3 downto 1),
      O(0) => \^counter_reg[29]_1\(0),
      S(3 downto 1) => B"000",
      S(0) => \pwm_out[12]_INST_0_i_52_n_0\
    );
\pwm_out[12]_INST_0_i_196\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[9]_0\(0),
      I1 => period(6),
      I2 => period(7),
      I3 => \^counter_reg[9]_0\(1),
      O => \pwm_out[12]_INST_0_i_196_n_0\
    );
\pwm_out[12]_INST_0_i_197\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o\(1),
      I1 => period(4),
      I2 => period(5),
      I3 => \^o\(2),
      O => \pwm_out[12]_INST_0_i_197_n_0\
    );
\pwm_out[12]_INST_0_i_198\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06FF0006"
    )
        port map (
      I0 => phase(0),
      I1 => counter_reg(2),
      I2 => period(2),
      I3 => period(3),
      I4 => \^o\(0),
      O => \pwm_out[12]_INST_0_i_198_n_0\
    );
\pwm_out[12]_INST_0_i_199\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(0),
      I1 => period(0),
      I2 => period(1),
      I3 => counter_reg(1),
      O => \pwm_out[12]_INST_0_i_199_n_0\
    );
\pwm_out[12]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AFF0022000A0022"
    )
        port map (
      I0 => duty_cycle(30),
      I1 => \^counter_reg[29]_1\(0),
      I2 => effective_value0(30),
      I3 => duty_cycle(31),
      I4 => effective_value1,
      I5 => effective_value0(31),
      O => \pwm_out[12]_INST_0_i_2_n_0\
    );
\pwm_out[12]_INST_0_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[12]_INST_0_i_24_n_0\,
      CO(3) => \NLW_pwm_out[12]_INST_0_i_20_CO_UNCONNECTED\(3),
      CO(2) => \pwm_out[12]_INST_0_i_20_n_1\,
      CO(1) => \pwm_out[12]_INST_0_i_20_n_2\,
      CO(0) => \pwm_out[12]_INST_0_i_20_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^counter_reg[29]_1\(0),
      DI(1 downto 0) => \^counter_reg[29]_0\(3 downto 2),
      O(3 downto 0) => effective_value0(31 downto 28),
      S(3 downto 0) => \pwm_out[12]_INST_0_i_7_0\(3 downto 0)
    );
\pwm_out[12]_INST_0_i_200\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[9]_0\(0),
      I1 => period(6),
      I2 => \^counter_reg[9]_0\(1),
      I3 => period(7),
      O => \pwm_out[12]_INST_0_i_200_n_0\
    );
\pwm_out[12]_INST_0_i_201\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o\(1),
      I1 => period(4),
      I2 => \^o\(2),
      I3 => period(5),
      O => \pwm_out[12]_INST_0_i_201_n_0\
    );
\pwm_out[12]_INST_0_i_202\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69000069"
    )
        port map (
      I0 => counter_reg(2),
      I1 => phase(0),
      I2 => period(2),
      I3 => \^o\(0),
      I4 => period(3),
      O => \pwm_out[12]_INST_0_i_202_n_0\
    );
\pwm_out[12]_INST_0_i_203\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(0),
      I1 => period(0),
      I2 => counter_reg(1),
      I3 => period(1),
      O => \pwm_out[12]_INST_0_i_203_n_0\
    );
\pwm_out[12]_INST_0_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[12]_INST_0_i_57_n_0\,
      CO(3) => effective_value1,
      CO(2) => \pwm_out[12]_INST_0_i_21_n_1\,
      CO(1) => \pwm_out[12]_INST_0_i_21_n_2\,
      CO(0) => \pwm_out[12]_INST_0_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[12]_INST_0_i_80_0\(0),
      DI(2) => \pwm_out[12]_INST_0_i_59_n_0\,
      DI(1) => \pwm_out[12]_INST_0_i_60_n_0\,
      DI(0) => \pwm_out[12]_INST_0_i_61_n_0\,
      O(3 downto 0) => \NLW_pwm_out[12]_INST_0_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[12]_INST_0_i_80_1\(0),
      S(2) => \pwm_out[12]_INST_0_i_63_n_0\,
      S(1) => \pwm_out[12]_INST_0_i_64_n_0\,
      S(0) => \pwm_out[12]_INST_0_i_65_n_0\
    );
\pwm_out[12]_INST_0_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[12]_INST_0_i_26_n_0\,
      CO(3) => \pwm_out[12]_INST_0_i_22_n_0\,
      CO(2) => \pwm_out[12]_INST_0_i_22_n_1\,
      CO(1) => \pwm_out[12]_INST_0_i_22_n_2\,
      CO(0) => \pwm_out[12]_INST_0_i_22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(29 downto 26),
      O(3 downto 0) => \^counter_reg[29]_0\(3 downto 0),
      S(3) => \pwm_out[12]_INST_0_i_66_n_0\,
      S(2) => \pwm_out[12]_INST_0_i_67_n_0\,
      S(1) => \pwm_out[12]_INST_0_i_68_n_0\,
      S(0) => \pwm_out[12]_INST_0_i_69_n_0\
    );
\pwm_out[12]_INST_0_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(29),
      I1 => \^counter_reg[29]_0\(3),
      I2 => effective_value1,
      O => effective_value(29)
    );
\pwm_out[12]_INST_0_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[12]_INST_0_i_40_n_0\,
      CO(3) => \pwm_out[12]_INST_0_i_24_n_0\,
      CO(2) => \pwm_out[12]_INST_0_i_24_n_1\,
      CO(1) => \pwm_out[12]_INST_0_i_24_n_2\,
      CO(0) => \pwm_out[12]_INST_0_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \^counter_reg[29]_0\(1 downto 0),
      DI(1 downto 0) => \^counter_reg[25]_0\(3 downto 2),
      O(3 downto 0) => effective_value0(27 downto 24),
      S(3 downto 0) => \pwm_out[12]_INST_0_i_9_0\(3 downto 0)
    );
\pwm_out[12]_INST_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(27),
      I1 => \^counter_reg[29]_0\(1),
      I2 => effective_value1,
      O => effective_value(27)
    );
\pwm_out[12]_INST_0_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[12]_INST_0_i_42_n_0\,
      CO(3) => \pwm_out[12]_INST_0_i_26_n_0\,
      CO(2) => \pwm_out[12]_INST_0_i_26_n_1\,
      CO(1) => \pwm_out[12]_INST_0_i_26_n_2\,
      CO(0) => \pwm_out[12]_INST_0_i_26_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(25 downto 22),
      O(3 downto 0) => \^counter_reg[25]_0\(3 downto 0),
      S(3) => \pwm_out[12]_INST_0_i_74_n_0\,
      S(2) => \pwm_out[12]_INST_0_i_75_n_0\,
      S(1) => \pwm_out[12]_INST_0_i_76_n_0\,
      S(0) => \pwm_out[12]_INST_0_i_77_n_0\
    );
\pwm_out[12]_INST_0_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(25),
      I1 => \^counter_reg[25]_0\(3),
      I2 => effective_value1,
      O => effective_value(25)
    );
\pwm_out[12]_INST_0_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[29]_0\(3),
      I2 => effective_value0(29),
      I3 => duty_cycle(29),
      O => \pwm_out[12]_INST_0_i_28_n_0\
    );
\pwm_out[12]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[29]_0\(1),
      I2 => effective_value0(27),
      I3 => duty_cycle(27),
      O => \pwm_out[12]_INST_0_i_29_n_0\
    );
\pwm_out[12]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(28),
      I1 => effective_value1,
      I2 => \^counter_reg[29]_0\(2),
      I3 => effective_value0(28),
      I4 => effective_value(29),
      I5 => duty_cycle(29),
      O => \pwm_out[12]_INST_0_i_3_n_0\
    );
\pwm_out[12]_INST_0_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[25]_0\(3),
      I2 => effective_value0(25),
      I3 => duty_cycle(25),
      O => \pwm_out[12]_INST_0_i_30_n_0\
    );
\pwm_out[12]_INST_0_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[12]_INST_0_i_31_n_0\,
      CO(2) => \pwm_out[12]_INST_0_i_31_n_1\,
      CO(1) => \pwm_out[12]_INST_0_i_31_n_2\,
      CO(0) => \pwm_out[12]_INST_0_i_31_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[12]_INST_0_i_78_n_0\,
      DI(2) => \pwm_out[12]_INST_0_i_79_n_0\,
      DI(1) => \pwm_out[12]_INST_0_i_80_n_0\,
      DI(0) => \pwm_out[12]_INST_0_i_81_n_0\,
      O(3 downto 0) => \NLW_pwm_out[12]_INST_0_i_31_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[12]_INST_0_i_82_n_0\,
      S(2) => \pwm_out[12]_INST_0_i_83_n_0\,
      S(1) => \pwm_out[12]_INST_0_i_84_n_0\,
      S(0) => \pwm_out[12]_INST_0_i_85_n_0\
    );
\pwm_out[12]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(14),
      I1 => effective_value1,
      I2 => \^counter_reg[17]_0\(0),
      I3 => effective_value0(14),
      I4 => effective_value(15),
      I5 => duty_cycle(15),
      O => \pwm_out[12]_INST_0_i_32_n_0\
    );
\pwm_out[12]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(12),
      I1 => effective_value1,
      I2 => \^counter_reg[13]_0\(2),
      I3 => effective_value0(12),
      I4 => effective_value(13),
      I5 => duty_cycle(13),
      O => \pwm_out[12]_INST_0_i_33_n_0\
    );
\pwm_out[12]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(10),
      I1 => effective_value1,
      I2 => \^counter_reg[13]_0\(0),
      I3 => effective_value0(10),
      I4 => effective_value(11),
      I5 => duty_cycle(11),
      O => \pwm_out[12]_INST_0_i_34_n_0\
    );
\pwm_out[12]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(8),
      I1 => effective_value1,
      I2 => \^counter_reg[9]_0\(2),
      I3 => effective_value0(8),
      I4 => effective_value(9),
      I5 => duty_cycle(9),
      O => \pwm_out[12]_INST_0_i_35_n_0\
    );
\pwm_out[12]_INST_0_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(14),
      I1 => effective_value0(14),
      I2 => \^counter_reg[17]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[12]_INST_0_i_94_n_0\,
      O => \pwm_out[12]_INST_0_i_36_n_0\
    );
\pwm_out[12]_INST_0_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(12),
      I1 => effective_value0(12),
      I2 => \^counter_reg[13]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[12]_INST_0_i_95_n_0\,
      O => \pwm_out[12]_INST_0_i_37_n_0\
    );
\pwm_out[12]_INST_0_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(10),
      I1 => effective_value0(10),
      I2 => \^counter_reg[13]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[12]_INST_0_i_96_n_0\,
      O => \pwm_out[12]_INST_0_i_38_n_0\
    );
\pwm_out[12]_INST_0_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(8),
      I1 => effective_value0(8),
      I2 => \^counter_reg[9]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[12]_INST_0_i_97_n_0\,
      O => \pwm_out[12]_INST_0_i_39_n_0\
    );
\pwm_out[12]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(26),
      I1 => effective_value1,
      I2 => \^counter_reg[29]_0\(0),
      I3 => effective_value0(26),
      I4 => effective_value(27),
      I5 => duty_cycle(27),
      O => \pwm_out[12]_INST_0_i_4_n_0\
    );
\pwm_out[12]_INST_0_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[12]_INST_0_i_44_n_0\,
      CO(3) => \pwm_out[12]_INST_0_i_40_n_0\,
      CO(2) => \pwm_out[12]_INST_0_i_40_n_1\,
      CO(1) => \pwm_out[12]_INST_0_i_40_n_2\,
      CO(0) => \pwm_out[12]_INST_0_i_40_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \^counter_reg[25]_0\(1 downto 0),
      DI(1 downto 0) => \^counter_reg[21]_0\(3 downto 2),
      O(3 downto 0) => effective_value0(23 downto 20),
      S(3 downto 0) => \pwm_out[12]_INST_0_i_16_0\(3 downto 0)
    );
\pwm_out[12]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(23),
      I1 => \^counter_reg[25]_0\(1),
      I2 => effective_value1,
      O => effective_value(23)
    );
\pwm_out[12]_INST_0_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[12]_INST_0_i_46_n_0\,
      CO(3) => \pwm_out[12]_INST_0_i_42_n_0\,
      CO(2) => \pwm_out[12]_INST_0_i_42_n_1\,
      CO(1) => \pwm_out[12]_INST_0_i_42_n_2\,
      CO(0) => \pwm_out[12]_INST_0_i_42_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(21 downto 18),
      O(3 downto 0) => \^counter_reg[21]_0\(3 downto 0),
      S(3) => \pwm_out[12]_INST_0_i_102_n_0\,
      S(2) => \pwm_out[12]_INST_0_i_103_n_0\,
      S(1) => \pwm_out[12]_INST_0_i_104_n_0\,
      S(0) => \pwm_out[12]_INST_0_i_105_n_0\
    );
\pwm_out[12]_INST_0_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(21),
      I1 => \^counter_reg[21]_0\(3),
      I2 => effective_value1,
      O => effective_value(21)
    );
\pwm_out[12]_INST_0_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[12]_INST_0_i_86_n_0\,
      CO(3) => \pwm_out[12]_INST_0_i_44_n_0\,
      CO(2) => \pwm_out[12]_INST_0_i_44_n_1\,
      CO(1) => \pwm_out[12]_INST_0_i_44_n_2\,
      CO(0) => \pwm_out[12]_INST_0_i_44_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \^counter_reg[21]_0\(1 downto 0),
      DI(1 downto 0) => \^counter_reg[17]_0\(3 downto 2),
      O(3 downto 0) => effective_value0(19 downto 16),
      S(3 downto 0) => \pwm_out[12]_INST_0_i_18_0\(3 downto 0)
    );
\pwm_out[12]_INST_0_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(19),
      I1 => \^counter_reg[21]_0\(1),
      I2 => effective_value1,
      O => effective_value(19)
    );
\pwm_out[12]_INST_0_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[12]_INST_0_i_88_n_0\,
      CO(3) => \pwm_out[12]_INST_0_i_46_n_0\,
      CO(2) => \pwm_out[12]_INST_0_i_46_n_1\,
      CO(1) => \pwm_out[12]_INST_0_i_46_n_2\,
      CO(0) => \pwm_out[12]_INST_0_i_46_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(17 downto 14),
      O(3 downto 0) => \^counter_reg[17]_0\(3 downto 0),
      S(3) => \pwm_out[12]_INST_0_i_110_n_0\,
      S(2) => \pwm_out[12]_INST_0_i_111_n_0\,
      S(1) => \pwm_out[12]_INST_0_i_112_n_0\,
      S(0) => \pwm_out[12]_INST_0_i_113_n_0\
    );
\pwm_out[12]_INST_0_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(17),
      I1 => \^counter_reg[17]_0\(3),
      I2 => effective_value1,
      O => effective_value(17)
    );
\pwm_out[12]_INST_0_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[25]_0\(1),
      I2 => effective_value0(23),
      I3 => duty_cycle(23),
      O => \pwm_out[12]_INST_0_i_48_n_0\
    );
\pwm_out[12]_INST_0_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[21]_0\(3),
      I2 => effective_value0(21),
      I3 => duty_cycle(21),
      O => \pwm_out[12]_INST_0_i_49_n_0\
    );
\pwm_out[12]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(24),
      I1 => effective_value1,
      I2 => \^counter_reg[25]_0\(2),
      I3 => effective_value0(24),
      I4 => effective_value(25),
      I5 => duty_cycle(25),
      O => \pwm_out[12]_INST_0_i_5_n_0\
    );
\pwm_out[12]_INST_0_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[21]_0\(1),
      I2 => effective_value0(19),
      I3 => duty_cycle(19),
      O => \pwm_out[12]_INST_0_i_50_n_0\
    );
\pwm_out[12]_INST_0_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[17]_0\(3),
      I2 => effective_value0(17),
      I3 => duty_cycle(17),
      O => \pwm_out[12]_INST_0_i_51_n_0\
    );
\pwm_out[12]_INST_0_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(30),
      I1 => O19(27),
      O => \pwm_out[12]_INST_0_i_52_n_0\
    );
\pwm_out[12]_INST_0_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[12]_INST_0_i_115_n_0\,
      CO(3) => \pwm_out[12]_INST_0_i_57_n_0\,
      CO(2) => \pwm_out[12]_INST_0_i_57_n_1\,
      CO(1) => \pwm_out[12]_INST_0_i_57_n_2\,
      CO(0) => \pwm_out[12]_INST_0_i_57_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[12]_INST_0_i_116_n_0\,
      DI(2) => \pwm_out[12]_INST_0_i_117_n_0\,
      DI(1) => \pwm_out[12]_INST_0_i_118_n_0\,
      DI(0) => \pwm_out[12]_INST_0_i_119_n_0\,
      O(3 downto 0) => \NLW_pwm_out[12]_INST_0_i_57_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[12]_INST_0_i_120_n_0\,
      S(2) => \pwm_out[12]_INST_0_i_121_n_0\,
      S(1) => \pwm_out[12]_INST_0_i_122_n_0\,
      S(0) => \pwm_out[12]_INST_0_i_123_n_0\
    );
\pwm_out[12]_INST_0_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[29]_0\(2),
      I1 => period(28),
      I2 => period(29),
      I3 => \^counter_reg[29]_0\(3),
      O => \pwm_out[12]_INST_0_i_59_n_0\
    );
\pwm_out[12]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9900000000A599A5"
    )
        port map (
      I0 => duty_cycle(30),
      I1 => effective_value0(30),
      I2 => \^counter_reg[29]_1\(0),
      I3 => effective_value1,
      I4 => effective_value0(31),
      I5 => duty_cycle(31),
      O => \pwm_out[12]_INST_0_i_6_n_0\
    );
\pwm_out[12]_INST_0_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[29]_0\(0),
      I1 => period(26),
      I2 => period(27),
      I3 => \^counter_reg[29]_0\(1),
      O => \pwm_out[12]_INST_0_i_60_n_0\
    );
\pwm_out[12]_INST_0_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[25]_0\(2),
      I1 => period(24),
      I2 => period(25),
      I3 => \^counter_reg[25]_0\(3),
      O => \pwm_out[12]_INST_0_i_61_n_0\
    );
\pwm_out[12]_INST_0_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[29]_0\(2),
      I1 => period(28),
      I2 => \^counter_reg[29]_0\(3),
      I3 => period(29),
      O => \pwm_out[12]_INST_0_i_63_n_0\
    );
\pwm_out[12]_INST_0_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[29]_0\(0),
      I1 => period(26),
      I2 => \^counter_reg[29]_0\(1),
      I3 => period(27),
      O => \pwm_out[12]_INST_0_i_64_n_0\
    );
\pwm_out[12]_INST_0_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[25]_0\(2),
      I1 => period(24),
      I2 => \^counter_reg[25]_0\(3),
      I3 => period(25),
      O => \pwm_out[12]_INST_0_i_65_n_0\
    );
\pwm_out[12]_INST_0_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(29),
      I1 => O19(26),
      O => \pwm_out[12]_INST_0_i_66_n_0\
    );
\pwm_out[12]_INST_0_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(28),
      I1 => O19(25),
      O => \pwm_out[12]_INST_0_i_67_n_0\
    );
\pwm_out[12]_INST_0_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(27),
      I1 => O19(24),
      O => \pwm_out[12]_INST_0_i_68_n_0\
    );
\pwm_out[12]_INST_0_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(26),
      I1 => O19(23),
      O => \pwm_out[12]_INST_0_i_69_n_0\
    );
\pwm_out[12]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(28),
      I1 => effective_value0(28),
      I2 => \^counter_reg[29]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[12]_INST_0_i_28_n_0\,
      O => \pwm_out[12]_INST_0_i_7_n_0\
    );
\pwm_out[12]_INST_0_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(25),
      I1 => O19(22),
      O => \pwm_out[12]_INST_0_i_74_n_0\
    );
\pwm_out[12]_INST_0_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(24),
      I1 => O19(21),
      O => \pwm_out[12]_INST_0_i_75_n_0\
    );
\pwm_out[12]_INST_0_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(23),
      I1 => O19(20),
      O => \pwm_out[12]_INST_0_i_76_n_0\
    );
\pwm_out[12]_INST_0_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(22),
      I1 => O19(19),
      O => \pwm_out[12]_INST_0_i_77_n_0\
    );
\pwm_out[12]_INST_0_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(6),
      I1 => effective_value1,
      I2 => \^counter_reg[9]_0\(0),
      I3 => effective_value0(6),
      I4 => effective_value(7),
      I5 => duty_cycle(7),
      O => \pwm_out[12]_INST_0_i_78_n_0\
    );
\pwm_out[12]_INST_0_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(4),
      I1 => effective_value1,
      I2 => \^o\(1),
      I3 => effective_value0(4),
      I4 => effective_value(5),
      I5 => duty_cycle(5),
      O => \pwm_out[12]_INST_0_i_79_n_0\
    );
\pwm_out[12]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(26),
      I1 => effective_value0(26),
      I2 => \^counter_reg[29]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[12]_INST_0_i_29_n_0\,
      O => \pwm_out[12]_INST_0_i_8_n_0\
    );
\pwm_out[12]_INST_0_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F22FF02020022"
    )
        port map (
      I0 => duty_cycle(2),
      I1 => effective_value(2),
      I2 => effective_value0(3),
      I3 => \^o\(0),
      I4 => effective_value1,
      I5 => duty_cycle(3),
      O => \pwm_out[12]_INST_0_i_80_n_0\
    );
\pwm_out[12]_INST_0_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(0),
      I1 => effective_value1,
      I2 => counter_reg(0),
      I3 => effective_value0(0),
      I4 => effective_value(1),
      I5 => duty_cycle(1),
      O => \pwm_out[12]_INST_0_i_81_n_0\
    );
\pwm_out[12]_INST_0_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(6),
      I1 => effective_value0(6),
      I2 => \^counter_reg[9]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[12]_INST_0_i_133_n_0\,
      O => \pwm_out[12]_INST_0_i_82_n_0\
    );
\pwm_out[12]_INST_0_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(4),
      I1 => effective_value0(4),
      I2 => \^o\(1),
      I3 => effective_value1,
      I4 => \pwm_out[12]_INST_0_i_134_n_0\,
      O => \pwm_out[12]_INST_0_i_83_n_0\
    );
\pwm_out[12]_INST_0_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99995AA500000000"
    )
        port map (
      I0 => duty_cycle(2),
      I1 => effective_value0(2),
      I2 => counter_reg(2),
      I3 => phase(0),
      I4 => effective_value1,
      I5 => \pwm_out[12]_INST_0_i_135_n_0\,
      O => \pwm_out[12]_INST_0_i_84_n_0\
    );
\pwm_out[12]_INST_0_i_85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(0),
      I1 => effective_value0(0),
      I2 => counter_reg(0),
      I3 => effective_value1,
      I4 => \pwm_out[12]_INST_0_i_136_n_0\,
      O => \pwm_out[12]_INST_0_i_85_n_0\
    );
\pwm_out[12]_INST_0_i_86\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[12]_INST_0_i_90_n_0\,
      CO(3) => \pwm_out[12]_INST_0_i_86_n_0\,
      CO(2) => \pwm_out[12]_INST_0_i_86_n_1\,
      CO(1) => \pwm_out[12]_INST_0_i_86_n_2\,
      CO(0) => \pwm_out[12]_INST_0_i_86_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \^counter_reg[17]_0\(1 downto 0),
      DI(1 downto 0) => \^counter_reg[13]_0\(3 downto 2),
      O(3 downto 0) => effective_value0(15 downto 12),
      S(3 downto 0) => \pwm_out[12]_INST_0_i_37_0\(3 downto 0)
    );
\pwm_out[12]_INST_0_i_87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(15),
      I1 => \^counter_reg[17]_0\(1),
      I2 => effective_value1,
      O => effective_value(15)
    );
\pwm_out[12]_INST_0_i_88\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[12]_INST_0_i_92_n_0\,
      CO(3) => \pwm_out[12]_INST_0_i_88_n_0\,
      CO(2) => \pwm_out[12]_INST_0_i_88_n_1\,
      CO(1) => \pwm_out[12]_INST_0_i_88_n_2\,
      CO(0) => \pwm_out[12]_INST_0_i_88_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(13 downto 10),
      O(3 downto 0) => \^counter_reg[13]_0\(3 downto 0),
      S(3) => \pwm_out[12]_INST_0_i_141_n_0\,
      S(2) => \pwm_out[12]_INST_0_i_142_n_0\,
      S(1) => \pwm_out[12]_INST_0_i_143_n_0\,
      S(0) => \pwm_out[12]_INST_0_i_144_n_0\
    );
\pwm_out[12]_INST_0_i_89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(13),
      I1 => \^counter_reg[13]_0\(3),
      I2 => effective_value1,
      O => effective_value(13)
    );
\pwm_out[12]_INST_0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(24),
      I1 => effective_value0(24),
      I2 => \^counter_reg[25]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[12]_INST_0_i_30_n_0\,
      O => \pwm_out[12]_INST_0_i_9_n_0\
    );
\pwm_out[12]_INST_0_i_90\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[12]_INST_0_i_126_n_0\,
      CO(3) => \pwm_out[12]_INST_0_i_90_n_0\,
      CO(2) => \pwm_out[12]_INST_0_i_90_n_1\,
      CO(1) => \pwm_out[12]_INST_0_i_90_n_2\,
      CO(0) => \pwm_out[12]_INST_0_i_90_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \^counter_reg[13]_0\(1 downto 0),
      DI(1 downto 0) => \^counter_reg[9]_0\(3 downto 2),
      O(3 downto 0) => effective_value0(11 downto 8),
      S(3 downto 0) => \pwm_out[12]_INST_0_i_39_0\(3 downto 0)
    );
\pwm_out[12]_INST_0_i_91\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(11),
      I1 => \^counter_reg[13]_0\(1),
      I2 => effective_value1,
      O => effective_value(11)
    );
\pwm_out[12]_INST_0_i_92\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[12]_INST_0_i_128_n_0\,
      CO(3) => \pwm_out[12]_INST_0_i_92_n_0\,
      CO(2) => \pwm_out[12]_INST_0_i_92_n_1\,
      CO(1) => \pwm_out[12]_INST_0_i_92_n_2\,
      CO(0) => \pwm_out[12]_INST_0_i_92_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(9 downto 6),
      O(3 downto 0) => \^counter_reg[9]_0\(3 downto 0),
      S(3) => \pwm_out[12]_INST_0_i_149_n_0\,
      S(2) => \pwm_out[12]_INST_0_i_150_n_0\,
      S(1) => \pwm_out[12]_INST_0_i_151_n_0\,
      S(0) => \pwm_out[12]_INST_0_i_152_n_0\
    );
\pwm_out[12]_INST_0_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(9),
      I1 => \^counter_reg[9]_0\(3),
      I2 => effective_value1,
      O => effective_value(9)
    );
\pwm_out[12]_INST_0_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[17]_0\(1),
      I2 => effective_value0(15),
      I3 => duty_cycle(15),
      O => \pwm_out[12]_INST_0_i_94_n_0\
    );
\pwm_out[12]_INST_0_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[13]_0\(3),
      I2 => effective_value0(13),
      I3 => duty_cycle(13),
      O => \pwm_out[12]_INST_0_i_95_n_0\
    );
\pwm_out[12]_INST_0_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[13]_0\(1),
      I2 => effective_value0(11),
      I3 => duty_cycle(11),
      O => \pwm_out[12]_INST_0_i_96_n_0\
    );
\pwm_out[12]_INST_0_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[9]_0\(3),
      I2 => effective_value0(9),
      I3 => duty_cycle(9),
      O => \pwm_out[12]_INST_0_i_97_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sodar19_pwm_top_0_1_pwm_generator_3 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[29]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pwm_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    period : in STD_LOGIC_VECTOR ( 27 downto 0 );
    minusOp_28 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O20 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    duty_cycle : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pwm_out[13]_INST_0_i_8_0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    phase : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[13]_INST_0_i_82_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[13]_INST_0_i_82_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[13]_INST_0_i_7_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[13]_INST_0_i_7_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sodar19_pwm_top_0_1_pwm_generator_3 : entity is "pwm_generator";
end sodar19_pwm_top_0_1_pwm_generator_3;

architecture STRUCTURE of sodar19_pwm_top_0_1_pwm_generator_3 is
  signal \^o\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal clear : STD_LOGIC;
  signal \counter[0]_i_10__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_11__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_12__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_14__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_15__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_16__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_17__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_18__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_19__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_20__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_21__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_26__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_27__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_28__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_29__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_30__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_31__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_32__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_33__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_47__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_48__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_49__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_50__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_51__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_52__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_53__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_54__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_6__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_7__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_8__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_9__12_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter_reg[0]_i_13__12_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__12_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__12_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__12_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__12_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__12_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__12_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__12_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__12_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__12_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__12_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__12_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__12_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__12_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__12_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__12_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__12_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__12_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__12_n_7\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__12_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__12_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__12_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__12_n_3\ : STD_LOGIC;
  signal \^counter_reg[11]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[12]_i_1__12_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__12_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__12_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__12_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__12_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__12_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__12_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__12_n_7\ : STD_LOGIC;
  signal \^counter_reg[15]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[16]_i_1__12_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__12_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__12_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__12_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__12_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__12_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__12_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__12_n_7\ : STD_LOGIC;
  signal \^counter_reg[19]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[20]_i_1__12_n_0\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__12_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__12_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__12_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__12_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__12_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__12_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__12_n_7\ : STD_LOGIC;
  signal \^counter_reg[23]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[24]_i_1__12_n_0\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__12_n_1\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__12_n_2\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__12_n_3\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__12_n_4\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__12_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__12_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__12_n_7\ : STD_LOGIC;
  signal \^counter_reg[27]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[28]_i_1__12_n_1\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__12_n_2\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__12_n_3\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__12_n_4\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__12_n_5\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__12_n_6\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__12_n_7\ : STD_LOGIC;
  signal \^counter_reg[29]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_reg[4]_i_1__12_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__12_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__12_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__12_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__12_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__12_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__12_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__12_n_7\ : STD_LOGIC;
  signal \^counter_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[8]_i_1__12_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__12_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__12_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__12_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__12_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__12_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__12_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__12_n_7\ : STD_LOGIC;
  signal effective_value : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal effective_value0 : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal effective_value1 : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_10_n_1\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_10_n_2\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_10_n_3\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_113_n_1\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_113_n_2\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_113_n_3\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_115_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_121_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_123_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_123_n_1\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_123_n_2\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_123_n_3\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_127_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_127_n_1\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_127_n_2\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_127_n_3\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_131_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_132_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_133_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_134_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_137_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_143_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_144_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_145_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_146_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_158_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_158_n_1\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_158_n_2\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_158_n_3\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_159_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_160_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_161_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_162_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_163_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_164_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_165_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_166_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_171_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_172_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_173_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_174_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_179_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_180_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_181_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_182_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_199_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_19_n_2\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_19_n_3\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_200_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_201_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_202_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_203_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_204_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_205_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_206_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_20_n_1\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_20_n_2\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_20_n_3\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_21_n_1\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_21_n_2\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_21_n_3\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_23_n_1\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_23_n_2\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_23_n_3\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_30_n_1\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_30_n_2\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_30_n_3\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_39_n_1\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_39_n_2\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_39_n_3\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_43_n_1\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_43_n_2\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_43_n_3\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_58_n_1\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_58_n_2\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_58_n_3\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_83_n_1\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_83_n_2\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_83_n_3\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_87_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_87_n_1\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_87_n_2\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_87_n_3\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_91_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_92_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_94_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_n_1\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_n_2\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_n_3\ : STD_LOGIC;
  signal \NLW_counter_reg[0]_i_13__12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_1__12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_25__12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_3__12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[28]_i_1__12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[13]_INST_0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[13]_INST_0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[13]_INST_0_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[13]_INST_0_i_113_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[13]_INST_0_i_158_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[13]_INST_0_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pwm_out[13]_INST_0_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[13]_INST_0_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[13]_INST_0_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[13]_INST_0_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[13]_INST_0_i_58_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pwm_out[13]_INST_0_i_125\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \pwm_out[13]_INST_0_i_126\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \pwm_out[13]_INST_0_i_129\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \pwm_out[13]_INST_0_i_130\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \pwm_out[13]_INST_0_i_131\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \pwm_out[13]_INST_0_i_132\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \pwm_out[13]_INST_0_i_133\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \pwm_out[13]_INST_0_i_134\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \pwm_out[13]_INST_0_i_22\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \pwm_out[13]_INST_0_i_25\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \pwm_out[13]_INST_0_i_26\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \pwm_out[13]_INST_0_i_27\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \pwm_out[13]_INST_0_i_28\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \pwm_out[13]_INST_0_i_29\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \pwm_out[13]_INST_0_i_41\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \pwm_out[13]_INST_0_i_42\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \pwm_out[13]_INST_0_i_45\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \pwm_out[13]_INST_0_i_46\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \pwm_out[13]_INST_0_i_47\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \pwm_out[13]_INST_0_i_48\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \pwm_out[13]_INST_0_i_49\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \pwm_out[13]_INST_0_i_50\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \pwm_out[13]_INST_0_i_85\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \pwm_out[13]_INST_0_i_86\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \pwm_out[13]_INST_0_i_89\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \pwm_out[13]_INST_0_i_90\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \pwm_out[13]_INST_0_i_91\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \pwm_out[13]_INST_0_i_92\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \pwm_out[13]_INST_0_i_93\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \pwm_out[13]_INST_0_i_94\ : label is "soft_lutpair63";
begin
  O(3 downto 0) <= \^o\(3 downto 0);
  \counter_reg[11]_0\(3 downto 0) <= \^counter_reg[11]_0\(3 downto 0);
  \counter_reg[15]_0\(3 downto 0) <= \^counter_reg[15]_0\(3 downto 0);
  \counter_reg[19]_0\(3 downto 0) <= \^counter_reg[19]_0\(3 downto 0);
  \counter_reg[23]_0\(3 downto 0) <= \^counter_reg[23]_0\(3 downto 0);
  \counter_reg[27]_0\(3 downto 0) <= \^counter_reg[27]_0\(3 downto 0);
  \counter_reg[29]_0\(2 downto 0) <= \^counter_reg[29]_0\(2 downto 0);
  \counter_reg[7]_0\(3 downto 0) <= \^counter_reg[7]_0\(3 downto 0);
\counter[0]_i_10__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(26),
      I1 => minusOp_28(25),
      I2 => counter_reg(27),
      I3 => minusOp_28(26),
      O => \counter[0]_i_10__12_n_0\
    );
\counter[0]_i_11__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(24),
      I1 => minusOp_28(23),
      I2 => counter_reg(25),
      I3 => minusOp_28(24),
      O => \counter[0]_i_11__12_n_0\
    );
\counter[0]_i_12__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_12__12_n_0\
    );
\counter[0]_i_14__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(22),
      I1 => minusOp_28(21),
      I2 => minusOp_28(22),
      I3 => counter_reg(23),
      O => \counter[0]_i_14__12_n_0\
    );
\counter[0]_i_15__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(20),
      I1 => minusOp_28(19),
      I2 => minusOp_28(20),
      I3 => counter_reg(21),
      O => \counter[0]_i_15__12_n_0\
    );
\counter[0]_i_16__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(18),
      I1 => minusOp_28(17),
      I2 => minusOp_28(18),
      I3 => counter_reg(19),
      O => \counter[0]_i_16__12_n_0\
    );
\counter[0]_i_17__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(16),
      I1 => minusOp_28(15),
      I2 => minusOp_28(16),
      I3 => counter_reg(17),
      O => \counter[0]_i_17__12_n_0\
    );
\counter[0]_i_18__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(22),
      I1 => minusOp_28(21),
      I2 => counter_reg(23),
      I3 => minusOp_28(22),
      O => \counter[0]_i_18__12_n_0\
    );
\counter[0]_i_19__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(20),
      I1 => minusOp_28(19),
      I2 => counter_reg(21),
      I3 => minusOp_28(20),
      O => \counter[0]_i_19__12_n_0\
    );
\counter[0]_i_20__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(18),
      I1 => minusOp_28(17),
      I2 => counter_reg(19),
      I3 => minusOp_28(18),
      O => \counter[0]_i_20__12_n_0\
    );
\counter[0]_i_21__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(16),
      I1 => minusOp_28(15),
      I2 => counter_reg(17),
      I3 => minusOp_28(16),
      O => \counter[0]_i_21__12_n_0\
    );
\counter[0]_i_26__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(14),
      I1 => minusOp_28(13),
      I2 => minusOp_28(14),
      I3 => counter_reg(15),
      O => \counter[0]_i_26__12_n_0\
    );
\counter[0]_i_27__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(12),
      I1 => minusOp_28(11),
      I2 => minusOp_28(12),
      I3 => counter_reg(13),
      O => \counter[0]_i_27__12_n_0\
    );
\counter[0]_i_28__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(10),
      I1 => minusOp_28(9),
      I2 => minusOp_28(10),
      I3 => counter_reg(11),
      O => \counter[0]_i_28__12_n_0\
    );
\counter[0]_i_29__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(8),
      I1 => minusOp_28(7),
      I2 => minusOp_28(8),
      I3 => counter_reg(9),
      O => \counter[0]_i_29__12_n_0\
    );
\counter[0]_i_30__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(14),
      I1 => minusOp_28(13),
      I2 => counter_reg(15),
      I3 => minusOp_28(14),
      O => \counter[0]_i_30__12_n_0\
    );
\counter[0]_i_31__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(12),
      I1 => minusOp_28(11),
      I2 => counter_reg(13),
      I3 => minusOp_28(12),
      O => \counter[0]_i_31__12_n_0\
    );
\counter[0]_i_32__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(10),
      I1 => minusOp_28(9),
      I2 => counter_reg(11),
      I3 => minusOp_28(10),
      O => \counter[0]_i_32__12_n_0\
    );
\counter[0]_i_33__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(8),
      I1 => minusOp_28(7),
      I2 => counter_reg(9),
      I3 => minusOp_28(8),
      O => \counter[0]_i_33__12_n_0\
    );
\counter[0]_i_47__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(6),
      I1 => minusOp_28(5),
      I2 => minusOp_28(6),
      I3 => counter_reg(7),
      O => \counter[0]_i_47__12_n_0\
    );
\counter[0]_i_48__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(4),
      I1 => minusOp_28(3),
      I2 => minusOp_28(4),
      I3 => counter_reg(5),
      O => \counter[0]_i_48__12_n_0\
    );
\counter[0]_i_49__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(2),
      I1 => minusOp_28(1),
      I2 => minusOp_28(2),
      I3 => counter_reg(3),
      O => \counter[0]_i_49__12_n_0\
    );
\counter[0]_i_4__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(30),
      I1 => minusOp_28(29),
      I2 => minusOp_28(30),
      I3 => counter_reg(31),
      O => \counter[0]_i_4__12_n_0\
    );
\counter[0]_i_50__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => period(0),
      I1 => counter_reg(0),
      I2 => minusOp_28(0),
      I3 => counter_reg(1),
      O => \counter[0]_i_50__12_n_0\
    );
\counter[0]_i_51__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(6),
      I1 => minusOp_28(5),
      I2 => counter_reg(7),
      I3 => minusOp_28(6),
      O => \counter[0]_i_51__12_n_0\
    );
\counter[0]_i_52__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(4),
      I1 => minusOp_28(3),
      I2 => counter_reg(5),
      I3 => minusOp_28(4),
      O => \counter[0]_i_52__12_n_0\
    );
\counter[0]_i_53__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(2),
      I1 => minusOp_28(1),
      I2 => counter_reg(3),
      I3 => minusOp_28(2),
      O => \counter[0]_i_53__12_n_0\
    );
\counter[0]_i_54__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => counter_reg(0),
      I1 => period(0),
      I2 => counter_reg(1),
      I3 => minusOp_28(0),
      O => \counter[0]_i_54__5_n_0\
    );
\counter[0]_i_5__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(28),
      I1 => minusOp_28(27),
      I2 => minusOp_28(28),
      I3 => counter_reg(29),
      O => \counter[0]_i_5__12_n_0\
    );
\counter[0]_i_6__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(26),
      I1 => minusOp_28(25),
      I2 => minusOp_28(26),
      I3 => counter_reg(27),
      O => \counter[0]_i_6__12_n_0\
    );
\counter[0]_i_7__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(24),
      I1 => minusOp_28(23),
      I2 => minusOp_28(24),
      I3 => counter_reg(25),
      O => \counter[0]_i_7__12_n_0\
    );
\counter[0]_i_8__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(30),
      I1 => minusOp_28(29),
      I2 => counter_reg(31),
      I3 => minusOp_28(30),
      O => \counter[0]_i_8__12_n_0\
    );
\counter[0]_i_9__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(28),
      I1 => minusOp_28(27),
      I2 => counter_reg(29),
      I3 => minusOp_28(28),
      O => \counter[0]_i_9__12_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__12_n_7\,
      Q => counter_reg(0),
      R => clear
    );
\counter_reg[0]_i_13__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_25__12_n_0\,
      CO(3) => \counter_reg[0]_i_13__12_n_0\,
      CO(2) => \counter_reg[0]_i_13__12_n_1\,
      CO(1) => \counter_reg[0]_i_13__12_n_2\,
      CO(0) => \counter_reg[0]_i_13__12_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_26__12_n_0\,
      DI(2) => \counter[0]_i_27__12_n_0\,
      DI(1) => \counter[0]_i_28__12_n_0\,
      DI(0) => \counter[0]_i_29__12_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_13__12_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_30__12_n_0\,
      S(2) => \counter[0]_i_31__12_n_0\,
      S(1) => \counter[0]_i_32__12_n_0\,
      S(0) => \counter[0]_i_33__12_n_0\
    );
\counter_reg[0]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_3__12_n_0\,
      CO(3) => clear,
      CO(2) => \counter_reg[0]_i_1__12_n_1\,
      CO(1) => \counter_reg[0]_i_1__12_n_2\,
      CO(0) => \counter_reg[0]_i_1__12_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_4__12_n_0\,
      DI(2) => \counter[0]_i_5__12_n_0\,
      DI(1) => \counter[0]_i_6__12_n_0\,
      DI(0) => \counter[0]_i_7__12_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_1__12_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_8__12_n_0\,
      S(2) => \counter[0]_i_9__12_n_0\,
      S(1) => \counter[0]_i_10__12_n_0\,
      S(0) => \counter[0]_i_11__12_n_0\
    );
\counter_reg[0]_i_25__12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_25__12_n_0\,
      CO(2) => \counter_reg[0]_i_25__12_n_1\,
      CO(1) => \counter_reg[0]_i_25__12_n_2\,
      CO(0) => \counter_reg[0]_i_25__12_n_3\,
      CYINIT => '1',
      DI(3) => \counter[0]_i_47__12_n_0\,
      DI(2) => \counter[0]_i_48__12_n_0\,
      DI(1) => \counter[0]_i_49__12_n_0\,
      DI(0) => \counter[0]_i_50__12_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_25__12_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_51__12_n_0\,
      S(2) => \counter[0]_i_52__12_n_0\,
      S(1) => \counter[0]_i_53__12_n_0\,
      S(0) => \counter[0]_i_54__5_n_0\
    );
\counter_reg[0]_i_2__12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_2__12_n_0\,
      CO(2) => \counter_reg[0]_i_2__12_n_1\,
      CO(1) => \counter_reg[0]_i_2__12_n_2\,
      CO(0) => \counter_reg[0]_i_2__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_reg[0]_i_2__12_n_4\,
      O(2) => \counter_reg[0]_i_2__12_n_5\,
      O(1) => \counter_reg[0]_i_2__12_n_6\,
      O(0) => \counter_reg[0]_i_2__12_n_7\,
      S(3 downto 1) => counter_reg(3 downto 1),
      S(0) => \counter[0]_i_12__12_n_0\
    );
\counter_reg[0]_i_3__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_13__12_n_0\,
      CO(3) => \counter_reg[0]_i_3__12_n_0\,
      CO(2) => \counter_reg[0]_i_3__12_n_1\,
      CO(1) => \counter_reg[0]_i_3__12_n_2\,
      CO(0) => \counter_reg[0]_i_3__12_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_14__12_n_0\,
      DI(2) => \counter[0]_i_15__12_n_0\,
      DI(1) => \counter[0]_i_16__12_n_0\,
      DI(0) => \counter[0]_i_17__12_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_3__12_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_18__12_n_0\,
      S(2) => \counter[0]_i_19__12_n_0\,
      S(1) => \counter[0]_i_20__12_n_0\,
      S(0) => \counter[0]_i_21__12_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__12_n_5\,
      Q => counter_reg(10),
      R => clear
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__12_n_4\,
      Q => counter_reg(11),
      R => clear
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__12_n_7\,
      Q => counter_reg(12),
      R => clear
    );
\counter_reg[12]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1__12_n_0\,
      CO(3) => \counter_reg[12]_i_1__12_n_0\,
      CO(2) => \counter_reg[12]_i_1__12_n_1\,
      CO(1) => \counter_reg[12]_i_1__12_n_2\,
      CO(0) => \counter_reg[12]_i_1__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_1__12_n_4\,
      O(2) => \counter_reg[12]_i_1__12_n_5\,
      O(1) => \counter_reg[12]_i_1__12_n_6\,
      O(0) => \counter_reg[12]_i_1__12_n_7\,
      S(3 downto 0) => counter_reg(15 downto 12)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__12_n_6\,
      Q => counter_reg(13),
      R => clear
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__12_n_5\,
      Q => counter_reg(14),
      R => clear
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__12_n_4\,
      Q => counter_reg(15),
      R => clear
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__12_n_7\,
      Q => counter_reg(16),
      R => clear
    );
\counter_reg[16]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_1__12_n_0\,
      CO(3) => \counter_reg[16]_i_1__12_n_0\,
      CO(2) => \counter_reg[16]_i_1__12_n_1\,
      CO(1) => \counter_reg[16]_i_1__12_n_2\,
      CO(0) => \counter_reg[16]_i_1__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_1__12_n_4\,
      O(2) => \counter_reg[16]_i_1__12_n_5\,
      O(1) => \counter_reg[16]_i_1__12_n_6\,
      O(0) => \counter_reg[16]_i_1__12_n_7\,
      S(3 downto 0) => counter_reg(19 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__12_n_6\,
      Q => counter_reg(17),
      R => clear
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__12_n_5\,
      Q => counter_reg(18),
      R => clear
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__12_n_4\,
      Q => counter_reg(19),
      R => clear
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__12_n_6\,
      Q => counter_reg(1),
      R => clear
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__12_n_7\,
      Q => counter_reg(20),
      R => clear
    );
\counter_reg[20]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_1__12_n_0\,
      CO(3) => \counter_reg[20]_i_1__12_n_0\,
      CO(2) => \counter_reg[20]_i_1__12_n_1\,
      CO(1) => \counter_reg[20]_i_1__12_n_2\,
      CO(0) => \counter_reg[20]_i_1__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_1__12_n_4\,
      O(2) => \counter_reg[20]_i_1__12_n_5\,
      O(1) => \counter_reg[20]_i_1__12_n_6\,
      O(0) => \counter_reg[20]_i_1__12_n_7\,
      S(3 downto 0) => counter_reg(23 downto 20)
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__12_n_6\,
      Q => counter_reg(21),
      R => clear
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__12_n_5\,
      Q => counter_reg(22),
      R => clear
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__12_n_4\,
      Q => counter_reg(23),
      R => clear
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__12_n_7\,
      Q => counter_reg(24),
      R => clear
    );
\counter_reg[24]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[20]_i_1__12_n_0\,
      CO(3) => \counter_reg[24]_i_1__12_n_0\,
      CO(2) => \counter_reg[24]_i_1__12_n_1\,
      CO(1) => \counter_reg[24]_i_1__12_n_2\,
      CO(0) => \counter_reg[24]_i_1__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[24]_i_1__12_n_4\,
      O(2) => \counter_reg[24]_i_1__12_n_5\,
      O(1) => \counter_reg[24]_i_1__12_n_6\,
      O(0) => \counter_reg[24]_i_1__12_n_7\,
      S(3 downto 0) => counter_reg(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__12_n_6\,
      Q => counter_reg(25),
      R => clear
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__12_n_5\,
      Q => counter_reg(26),
      R => clear
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__12_n_4\,
      Q => counter_reg(27),
      R => clear
    );
\counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__12_n_7\,
      Q => counter_reg(28),
      R => clear
    );
\counter_reg[28]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[24]_i_1__12_n_0\,
      CO(3) => \NLW_counter_reg[28]_i_1__12_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[28]_i_1__12_n_1\,
      CO(1) => \counter_reg[28]_i_1__12_n_2\,
      CO(0) => \counter_reg[28]_i_1__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[28]_i_1__12_n_4\,
      O(2) => \counter_reg[28]_i_1__12_n_5\,
      O(1) => \counter_reg[28]_i_1__12_n_6\,
      O(0) => \counter_reg[28]_i_1__12_n_7\,
      S(3 downto 0) => counter_reg(31 downto 28)
    );
\counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__12_n_6\,
      Q => counter_reg(29),
      R => clear
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__12_n_5\,
      Q => counter_reg(2),
      R => clear
    );
\counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__12_n_5\,
      Q => counter_reg(30),
      R => clear
    );
\counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__12_n_4\,
      Q => counter_reg(31),
      R => clear
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__12_n_4\,
      Q => counter_reg(3),
      R => clear
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__12_n_7\,
      Q => counter_reg(4),
      R => clear
    );
\counter_reg[4]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_2__12_n_0\,
      CO(3) => \counter_reg[4]_i_1__12_n_0\,
      CO(2) => \counter_reg[4]_i_1__12_n_1\,
      CO(1) => \counter_reg[4]_i_1__12_n_2\,
      CO(0) => \counter_reg[4]_i_1__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_1__12_n_4\,
      O(2) => \counter_reg[4]_i_1__12_n_5\,
      O(1) => \counter_reg[4]_i_1__12_n_6\,
      O(0) => \counter_reg[4]_i_1__12_n_7\,
      S(3 downto 0) => counter_reg(7 downto 4)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__12_n_6\,
      Q => counter_reg(5),
      R => clear
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__12_n_5\,
      Q => counter_reg(6),
      R => clear
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__12_n_4\,
      Q => counter_reg(7),
      R => clear
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__12_n_7\,
      Q => counter_reg(8),
      R => clear
    );
\counter_reg[8]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1__12_n_0\,
      CO(3) => \counter_reg[8]_i_1__12_n_0\,
      CO(2) => \counter_reg[8]_i_1__12_n_1\,
      CO(1) => \counter_reg[8]_i_1__12_n_2\,
      CO(0) => \counter_reg[8]_i_1__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_1__12_n_4\,
      O(2) => \counter_reg[8]_i_1__12_n_5\,
      O(1) => \counter_reg[8]_i_1__12_n_6\,
      O(0) => \counter_reg[8]_i_1__12_n_7\,
      S(3 downto 0) => counter_reg(11 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__12_n_6\,
      Q => counter_reg(9),
      R => clear
    );
\pwm_out[13]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[13]_INST_0_i_1_n_0\,
      CO(3) => pwm_out(0),
      CO(2) => \pwm_out[13]_INST_0_n_1\,
      CO(1) => \pwm_out[13]_INST_0_n_2\,
      CO(0) => \pwm_out[13]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[13]_INST_0_i_2_n_0\,
      DI(2) => \pwm_out[13]_INST_0_i_3_n_0\,
      DI(1) => \pwm_out[13]_INST_0_i_4_n_0\,
      DI(0) => \pwm_out[13]_INST_0_i_5_n_0\,
      O(3 downto 0) => \NLW_pwm_out[13]_INST_0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[13]_INST_0_i_6_n_0\,
      S(2) => \pwm_out[13]_INST_0_i_7_n_0\,
      S(1) => \pwm_out[13]_INST_0_i_8_n_0\,
      S(0) => \pwm_out[13]_INST_0_i_9_n_0\
    );
\pwm_out[13]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[13]_INST_0_i_10_n_0\,
      CO(3) => \pwm_out[13]_INST_0_i_1_n_0\,
      CO(2) => \pwm_out[13]_INST_0_i_1_n_1\,
      CO(1) => \pwm_out[13]_INST_0_i_1_n_2\,
      CO(0) => \pwm_out[13]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[13]_INST_0_i_11_n_0\,
      DI(2) => \pwm_out[13]_INST_0_i_12_n_0\,
      DI(1) => \pwm_out[13]_INST_0_i_13_n_0\,
      DI(0) => \pwm_out[13]_INST_0_i_14_n_0\,
      O(3 downto 0) => \NLW_pwm_out[13]_INST_0_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[13]_INST_0_i_15_n_0\,
      S(2) => \pwm_out[13]_INST_0_i_16_n_0\,
      S(1) => \pwm_out[13]_INST_0_i_17_n_0\,
      S(0) => \pwm_out[13]_INST_0_i_18_n_0\
    );
\pwm_out[13]_INST_0_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[13]_INST_0_i_30_n_0\,
      CO(3) => \pwm_out[13]_INST_0_i_10_n_0\,
      CO(2) => \pwm_out[13]_INST_0_i_10_n_1\,
      CO(1) => \pwm_out[13]_INST_0_i_10_n_2\,
      CO(0) => \pwm_out[13]_INST_0_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[13]_INST_0_i_31_n_0\,
      DI(2) => \pwm_out[13]_INST_0_i_32_n_0\,
      DI(1) => \pwm_out[13]_INST_0_i_33_n_0\,
      DI(0) => \pwm_out[13]_INST_0_i_34_n_0\,
      O(3 downto 0) => \NLW_pwm_out[13]_INST_0_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[13]_INST_0_i_35_n_0\,
      S(2) => \pwm_out[13]_INST_0_i_36_n_0\,
      S(1) => \pwm_out[13]_INST_0_i_37_n_0\,
      S(0) => \pwm_out[13]_INST_0_i_38_n_0\
    );
\pwm_out[13]_INST_0_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(19),
      I1 => O20(17),
      O => \pwm_out[13]_INST_0_i_103_n_0\
    );
\pwm_out[13]_INST_0_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(18),
      I1 => O20(16),
      O => \pwm_out[13]_INST_0_i_104_n_0\
    );
\pwm_out[13]_INST_0_i_105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(17),
      I1 => O20(15),
      O => \pwm_out[13]_INST_0_i_105_n_0\
    );
\pwm_out[13]_INST_0_i_106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(16),
      I1 => O20(14),
      O => \pwm_out[13]_INST_0_i_106_n_0\
    );
\pwm_out[13]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(22),
      I1 => effective_value1,
      I2 => \^counter_reg[23]_0\(2),
      I3 => \pwm_out[13]_INST_0_i_8_0\(22),
      I4 => effective_value(23),
      I5 => duty_cycle(23),
      O => \pwm_out[13]_INST_0_i_11_n_0\
    );
\pwm_out[13]_INST_0_i_113\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[13]_INST_0_i_158_n_0\,
      CO(3) => \pwm_out[13]_INST_0_i_113_n_0\,
      CO(2) => \pwm_out[13]_INST_0_i_113_n_1\,
      CO(1) => \pwm_out[13]_INST_0_i_113_n_2\,
      CO(0) => \pwm_out[13]_INST_0_i_113_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[13]_INST_0_i_159_n_0\,
      DI(2) => \pwm_out[13]_INST_0_i_160_n_0\,
      DI(1) => \pwm_out[13]_INST_0_i_161_n_0\,
      DI(0) => \pwm_out[13]_INST_0_i_162_n_0\,
      O(3 downto 0) => \NLW_pwm_out[13]_INST_0_i_113_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[13]_INST_0_i_163_n_0\,
      S(2) => \pwm_out[13]_INST_0_i_164_n_0\,
      S(1) => \pwm_out[13]_INST_0_i_165_n_0\,
      S(0) => \pwm_out[13]_INST_0_i_166_n_0\
    );
\pwm_out[13]_INST_0_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[23]_0\(2),
      I1 => period(22),
      I2 => period(23),
      I3 => \^counter_reg[23]_0\(3),
      O => \pwm_out[13]_INST_0_i_114_n_0\
    );
\pwm_out[13]_INST_0_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[23]_0\(0),
      I1 => period(20),
      I2 => period(21),
      I3 => \^counter_reg[23]_0\(1),
      O => \pwm_out[13]_INST_0_i_115_n_0\
    );
\pwm_out[13]_INST_0_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[19]_0\(2),
      I1 => period(18),
      I2 => period(19),
      I3 => \^counter_reg[19]_0\(3),
      O => \pwm_out[13]_INST_0_i_116_n_0\
    );
\pwm_out[13]_INST_0_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[19]_0\(0),
      I1 => period(16),
      I2 => period(17),
      I3 => \^counter_reg[19]_0\(1),
      O => \pwm_out[13]_INST_0_i_117_n_0\
    );
\pwm_out[13]_INST_0_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[23]_0\(2),
      I1 => period(22),
      I2 => \^counter_reg[23]_0\(3),
      I3 => period(23),
      O => \pwm_out[13]_INST_0_i_118_n_0\
    );
\pwm_out[13]_INST_0_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[23]_0\(0),
      I1 => period(20),
      I2 => \^counter_reg[23]_0\(1),
      I3 => period(21),
      O => \pwm_out[13]_INST_0_i_119_n_0\
    );
\pwm_out[13]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(20),
      I1 => effective_value1,
      I2 => \^counter_reg[23]_0\(0),
      I3 => \pwm_out[13]_INST_0_i_8_0\(20),
      I4 => effective_value(21),
      I5 => duty_cycle(21),
      O => \pwm_out[13]_INST_0_i_12_n_0\
    );
\pwm_out[13]_INST_0_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[19]_0\(2),
      I1 => period(18),
      I2 => \^counter_reg[19]_0\(3),
      I3 => period(19),
      O => \pwm_out[13]_INST_0_i_120_n_0\
    );
\pwm_out[13]_INST_0_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[19]_0\(0),
      I1 => period(16),
      I2 => \^counter_reg[19]_0\(1),
      I3 => period(17),
      O => \pwm_out[13]_INST_0_i_121_n_0\
    );
\pwm_out[13]_INST_0_i_123\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[13]_INST_0_i_127_n_0\,
      CO(3) => \pwm_out[13]_INST_0_i_123_n_0\,
      CO(2) => \pwm_out[13]_INST_0_i_123_n_1\,
      CO(1) => \pwm_out[13]_INST_0_i_123_n_2\,
      CO(0) => \pwm_out[13]_INST_0_i_123_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(7 downto 4),
      O(3 downto 0) => \^counter_reg[7]_0\(3 downto 0),
      S(3) => \pwm_out[13]_INST_0_i_171_n_0\,
      S(2) => \pwm_out[13]_INST_0_i_172_n_0\,
      S(1) => \pwm_out[13]_INST_0_i_173_n_0\,
      S(0) => \pwm_out[13]_INST_0_i_174_n_0\
    );
\pwm_out[13]_INST_0_i_125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[13]_INST_0_i_8_0\(7),
      I1 => \^counter_reg[7]_0\(3),
      I2 => effective_value1,
      O => effective_value(7)
    );
\pwm_out[13]_INST_0_i_126\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[13]_INST_0_i_8_0\(5),
      I1 => \^counter_reg[7]_0\(1),
      I2 => effective_value1,
      O => effective_value(5)
    );
\pwm_out[13]_INST_0_i_127\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[13]_INST_0_i_127_n_0\,
      CO(2) => \pwm_out[13]_INST_0_i_127_n_1\,
      CO(1) => \pwm_out[13]_INST_0_i_127_n_2\,
      CO(0) => \pwm_out[13]_INST_0_i_127_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(3 downto 0),
      O(3 downto 0) => \^o\(3 downto 0),
      S(3) => \pwm_out[13]_INST_0_i_179_n_0\,
      S(2) => \pwm_out[13]_INST_0_i_180_n_0\,
      S(1) => \pwm_out[13]_INST_0_i_181_n_0\,
      S(0) => \pwm_out[13]_INST_0_i_182_n_0\
    );
\pwm_out[13]_INST_0_i_129\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[13]_INST_0_i_8_0\(3),
      I1 => \^o\(3),
      I2 => effective_value1,
      O => effective_value(3)
    );
\pwm_out[13]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(18),
      I1 => effective_value1,
      I2 => \^counter_reg[19]_0\(2),
      I3 => \pwm_out[13]_INST_0_i_8_0\(18),
      I4 => effective_value(19),
      I5 => duty_cycle(19),
      O => \pwm_out[13]_INST_0_i_13_n_0\
    );
\pwm_out[13]_INST_0_i_130\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[13]_INST_0_i_8_0\(1),
      I1 => \^o\(1),
      I2 => effective_value1,
      O => effective_value(1)
    );
\pwm_out[13]_INST_0_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[7]_0\(3),
      I2 => \pwm_out[13]_INST_0_i_8_0\(7),
      I3 => duty_cycle(7),
      O => \pwm_out[13]_INST_0_i_131_n_0\
    );
\pwm_out[13]_INST_0_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[7]_0\(1),
      I2 => \pwm_out[13]_INST_0_i_8_0\(5),
      I3 => duty_cycle(5),
      O => \pwm_out[13]_INST_0_i_132_n_0\
    );
\pwm_out[13]_INST_0_i_133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^o\(3),
      I2 => \pwm_out[13]_INST_0_i_8_0\(3),
      I3 => duty_cycle(3),
      O => \pwm_out[13]_INST_0_i_133_n_0\
    );
\pwm_out[13]_INST_0_i_134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^o\(1),
      I2 => \pwm_out[13]_INST_0_i_8_0\(1),
      I3 => duty_cycle(1),
      O => \pwm_out[13]_INST_0_i_134_n_0\
    );
\pwm_out[13]_INST_0_i_135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(15),
      I1 => O20(13),
      O => \pwm_out[13]_INST_0_i_135_n_0\
    );
\pwm_out[13]_INST_0_i_136\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(14),
      I1 => O20(12),
      O => \pwm_out[13]_INST_0_i_136_n_0\
    );
\pwm_out[13]_INST_0_i_137\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(13),
      I1 => O20(11),
      O => \pwm_out[13]_INST_0_i_137_n_0\
    );
\pwm_out[13]_INST_0_i_138\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(12),
      I1 => O20(10),
      O => \pwm_out[13]_INST_0_i_138_n_0\
    );
\pwm_out[13]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(16),
      I1 => effective_value1,
      I2 => \^counter_reg[19]_0\(0),
      I3 => \pwm_out[13]_INST_0_i_8_0\(16),
      I4 => effective_value(17),
      I5 => duty_cycle(17),
      O => \pwm_out[13]_INST_0_i_14_n_0\
    );
\pwm_out[13]_INST_0_i_143\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(11),
      I1 => O20(9),
      O => \pwm_out[13]_INST_0_i_143_n_0\
    );
\pwm_out[13]_INST_0_i_144\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(10),
      I1 => O20(8),
      O => \pwm_out[13]_INST_0_i_144_n_0\
    );
\pwm_out[13]_INST_0_i_145\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(9),
      I1 => O20(7),
      O => \pwm_out[13]_INST_0_i_145_n_0\
    );
\pwm_out[13]_INST_0_i_146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(8),
      I1 => O20(6),
      O => \pwm_out[13]_INST_0_i_146_n_0\
    );
\pwm_out[13]_INST_0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(22),
      I1 => \pwm_out[13]_INST_0_i_8_0\(22),
      I2 => \^counter_reg[23]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[13]_INST_0_i_47_n_0\,
      O => \pwm_out[13]_INST_0_i_15_n_0\
    );
\pwm_out[13]_INST_0_i_158\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[13]_INST_0_i_158_n_0\,
      CO(2) => \pwm_out[13]_INST_0_i_158_n_1\,
      CO(1) => \pwm_out[13]_INST_0_i_158_n_2\,
      CO(0) => \pwm_out[13]_INST_0_i_158_n_3\,
      CYINIT => '1',
      DI(3) => \pwm_out[13]_INST_0_i_199_n_0\,
      DI(2) => \pwm_out[13]_INST_0_i_200_n_0\,
      DI(1) => \pwm_out[13]_INST_0_i_201_n_0\,
      DI(0) => \pwm_out[13]_INST_0_i_202_n_0\,
      O(3 downto 0) => \NLW_pwm_out[13]_INST_0_i_158_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[13]_INST_0_i_203_n_0\,
      S(2) => \pwm_out[13]_INST_0_i_204_n_0\,
      S(1) => \pwm_out[13]_INST_0_i_205_n_0\,
      S(0) => \pwm_out[13]_INST_0_i_206_n_0\
    );
\pwm_out[13]_INST_0_i_159\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[15]_0\(2),
      I1 => period(14),
      I2 => period(15),
      I3 => \^counter_reg[15]_0\(3),
      O => \pwm_out[13]_INST_0_i_159_n_0\
    );
\pwm_out[13]_INST_0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(20),
      I1 => \pwm_out[13]_INST_0_i_8_0\(20),
      I2 => \^counter_reg[23]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[13]_INST_0_i_48_n_0\,
      O => \pwm_out[13]_INST_0_i_16_n_0\
    );
\pwm_out[13]_INST_0_i_160\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[15]_0\(0),
      I1 => period(12),
      I2 => period(13),
      I3 => \^counter_reg[15]_0\(1),
      O => \pwm_out[13]_INST_0_i_160_n_0\
    );
\pwm_out[13]_INST_0_i_161\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[11]_0\(2),
      I1 => period(10),
      I2 => period(11),
      I3 => \^counter_reg[11]_0\(3),
      O => \pwm_out[13]_INST_0_i_161_n_0\
    );
\pwm_out[13]_INST_0_i_162\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[11]_0\(0),
      I1 => period(8),
      I2 => period(9),
      I3 => \^counter_reg[11]_0\(1),
      O => \pwm_out[13]_INST_0_i_162_n_0\
    );
\pwm_out[13]_INST_0_i_163\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[15]_0\(2),
      I1 => period(14),
      I2 => \^counter_reg[15]_0\(3),
      I3 => period(15),
      O => \pwm_out[13]_INST_0_i_163_n_0\
    );
\pwm_out[13]_INST_0_i_164\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[15]_0\(0),
      I1 => period(12),
      I2 => \^counter_reg[15]_0\(1),
      I3 => period(13),
      O => \pwm_out[13]_INST_0_i_164_n_0\
    );
\pwm_out[13]_INST_0_i_165\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[11]_0\(2),
      I1 => period(10),
      I2 => \^counter_reg[11]_0\(3),
      I3 => period(11),
      O => \pwm_out[13]_INST_0_i_165_n_0\
    );
\pwm_out[13]_INST_0_i_166\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[11]_0\(0),
      I1 => period(8),
      I2 => \^counter_reg[11]_0\(1),
      I3 => period(9),
      O => \pwm_out[13]_INST_0_i_166_n_0\
    );
\pwm_out[13]_INST_0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(18),
      I1 => \pwm_out[13]_INST_0_i_8_0\(18),
      I2 => \^counter_reg[19]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[13]_INST_0_i_49_n_0\,
      O => \pwm_out[13]_INST_0_i_17_n_0\
    );
\pwm_out[13]_INST_0_i_171\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(7),
      I1 => O20(5),
      O => \pwm_out[13]_INST_0_i_171_n_0\
    );
\pwm_out[13]_INST_0_i_172\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(6),
      I1 => O20(4),
      O => \pwm_out[13]_INST_0_i_172_n_0\
    );
\pwm_out[13]_INST_0_i_173\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(5),
      I1 => O20(3),
      O => \pwm_out[13]_INST_0_i_173_n_0\
    );
\pwm_out[13]_INST_0_i_174\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(4),
      I1 => O20(2),
      O => \pwm_out[13]_INST_0_i_174_n_0\
    );
\pwm_out[13]_INST_0_i_179\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(3),
      I1 => O20(1),
      O => \pwm_out[13]_INST_0_i_179_n_0\
    );
\pwm_out[13]_INST_0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(16),
      I1 => \pwm_out[13]_INST_0_i_8_0\(16),
      I2 => \^counter_reg[19]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[13]_INST_0_i_50_n_0\,
      O => \pwm_out[13]_INST_0_i_18_n_0\
    );
\pwm_out[13]_INST_0_i_180\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(2),
      I1 => O20(0),
      O => \pwm_out[13]_INST_0_i_180_n_0\
    );
\pwm_out[13]_INST_0_i_181\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(1),
      I1 => phase(1),
      O => \pwm_out[13]_INST_0_i_181_n_0\
    );
\pwm_out[13]_INST_0_i_182\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(0),
      I1 => phase(0),
      O => \pwm_out[13]_INST_0_i_182_n_0\
    );
\pwm_out[13]_INST_0_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[13]_INST_0_i_23_n_0\,
      CO(3 downto 2) => \NLW_pwm_out[13]_INST_0_i_19_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pwm_out[13]_INST_0_i_19_n_2\,
      CO(0) => \pwm_out[13]_INST_0_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => counter_reg(29 downto 28),
      O(3) => \NLW_pwm_out[13]_INST_0_i_19_O_UNCONNECTED\(3),
      O(2 downto 0) => \^counter_reg[29]_0\(2 downto 0),
      S(3) => '0',
      S(2) => \pwm_out[13]_INST_0_i_51_n_0\,
      S(1) => \pwm_out[13]_INST_0_i_52_n_0\,
      S(0) => \pwm_out[13]_INST_0_i_53_n_0\
    );
\pwm_out[13]_INST_0_i_199\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => period(6),
      I2 => period(7),
      I3 => \^counter_reg[7]_0\(3),
      O => \pwm_out[13]_INST_0_i_199_n_0\
    );
\pwm_out[13]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AFF0022000A0022"
    )
        port map (
      I0 => duty_cycle(30),
      I1 => \^counter_reg[29]_0\(2),
      I2 => effective_value0(30),
      I3 => duty_cycle(31),
      I4 => effective_value1,
      I5 => effective_value0(31),
      O => \pwm_out[13]_INST_0_i_2_n_0\
    );
\pwm_out[13]_INST_0_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[13]_INST_0_i_7_0\(0),
      CO(3) => \NLW_pwm_out[13]_INST_0_i_20_CO_UNCONNECTED\(3),
      CO(2) => \pwm_out[13]_INST_0_i_20_n_1\,
      CO(1) => \pwm_out[13]_INST_0_i_20_n_2\,
      CO(0) => \pwm_out[13]_INST_0_i_20_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^counter_reg[29]_0\(2 downto 0),
      O(3 downto 0) => effective_value0(31 downto 28),
      S(3 downto 0) => \pwm_out[13]_INST_0_i_7_1\(3 downto 0)
    );
\pwm_out[13]_INST_0_i_200\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[7]_0\(0),
      I1 => period(4),
      I2 => period(5),
      I3 => \^counter_reg[7]_0\(1),
      O => \pwm_out[13]_INST_0_i_200_n_0\
    );
\pwm_out[13]_INST_0_i_201\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o\(2),
      I1 => period(2),
      I2 => period(3),
      I3 => \^o\(3),
      O => \pwm_out[13]_INST_0_i_201_n_0\
    );
\pwm_out[13]_INST_0_i_202\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o\(0),
      I1 => period(0),
      I2 => period(1),
      I3 => \^o\(1),
      O => \pwm_out[13]_INST_0_i_202_n_0\
    );
\pwm_out[13]_INST_0_i_203\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => period(6),
      I2 => \^counter_reg[7]_0\(3),
      I3 => period(7),
      O => \pwm_out[13]_INST_0_i_203_n_0\
    );
\pwm_out[13]_INST_0_i_204\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[7]_0\(0),
      I1 => period(4),
      I2 => \^counter_reg[7]_0\(1),
      I3 => period(5),
      O => \pwm_out[13]_INST_0_i_204_n_0\
    );
\pwm_out[13]_INST_0_i_205\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o\(2),
      I1 => period(2),
      I2 => \^o\(3),
      I3 => period(3),
      O => \pwm_out[13]_INST_0_i_205_n_0\
    );
\pwm_out[13]_INST_0_i_206\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o\(0),
      I1 => period(0),
      I2 => \^o\(1),
      I3 => period(1),
      O => \pwm_out[13]_INST_0_i_206_n_0\
    );
\pwm_out[13]_INST_0_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[13]_INST_0_i_58_n_0\,
      CO(3) => effective_value1,
      CO(2) => \pwm_out[13]_INST_0_i_21_n_1\,
      CO(1) => \pwm_out[13]_INST_0_i_21_n_2\,
      CO(0) => \pwm_out[13]_INST_0_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \pwm_out[13]_INST_0_i_82_0\(1 downto 0),
      DI(1) => \pwm_out[13]_INST_0_i_61_n_0\,
      DI(0) => \pwm_out[13]_INST_0_i_62_n_0\,
      O(3 downto 0) => \NLW_pwm_out[13]_INST_0_i_21_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \pwm_out[13]_INST_0_i_82_1\(1 downto 0),
      S(1) => \pwm_out[13]_INST_0_i_65_n_0\,
      S(0) => \pwm_out[13]_INST_0_i_66_n_0\
    );
\pwm_out[13]_INST_0_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(29),
      I1 => \^counter_reg[29]_0\(1),
      I2 => effective_value1,
      O => effective_value(29)
    );
\pwm_out[13]_INST_0_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[13]_INST_0_i_39_n_0\,
      CO(3) => \pwm_out[13]_INST_0_i_23_n_0\,
      CO(2) => \pwm_out[13]_INST_0_i_23_n_1\,
      CO(1) => \pwm_out[13]_INST_0_i_23_n_2\,
      CO(0) => \pwm_out[13]_INST_0_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(27 downto 24),
      O(3 downto 0) => \^counter_reg[27]_0\(3 downto 0),
      S(3) => \pwm_out[13]_INST_0_i_67_n_0\,
      S(2) => \pwm_out[13]_INST_0_i_68_n_0\,
      S(1) => \pwm_out[13]_INST_0_i_69_n_0\,
      S(0) => \pwm_out[13]_INST_0_i_70_n_0\
    );
\pwm_out[13]_INST_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[13]_INST_0_i_8_0\(27),
      I1 => \^counter_reg[27]_0\(3),
      I2 => effective_value1,
      O => effective_value(27)
    );
\pwm_out[13]_INST_0_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[13]_INST_0_i_8_0\(25),
      I1 => \^counter_reg[27]_0\(1),
      I2 => effective_value1,
      O => effective_value(25)
    );
\pwm_out[13]_INST_0_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[29]_0\(1),
      I2 => effective_value0(29),
      I3 => duty_cycle(29),
      O => \pwm_out[13]_INST_0_i_27_n_0\
    );
\pwm_out[13]_INST_0_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[27]_0\(3),
      I2 => \pwm_out[13]_INST_0_i_8_0\(27),
      I3 => duty_cycle(27),
      O => \pwm_out[13]_INST_0_i_28_n_0\
    );
\pwm_out[13]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[27]_0\(1),
      I2 => \pwm_out[13]_INST_0_i_8_0\(25),
      I3 => duty_cycle(25),
      O => \pwm_out[13]_INST_0_i_29_n_0\
    );
\pwm_out[13]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(28),
      I1 => effective_value1,
      I2 => \^counter_reg[29]_0\(0),
      I3 => effective_value0(28),
      I4 => effective_value(29),
      I5 => duty_cycle(29),
      O => \pwm_out[13]_INST_0_i_3_n_0\
    );
\pwm_out[13]_INST_0_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[13]_INST_0_i_30_n_0\,
      CO(2) => \pwm_out[13]_INST_0_i_30_n_1\,
      CO(1) => \pwm_out[13]_INST_0_i_30_n_2\,
      CO(0) => \pwm_out[13]_INST_0_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[13]_INST_0_i_75_n_0\,
      DI(2) => \pwm_out[13]_INST_0_i_76_n_0\,
      DI(1) => \pwm_out[13]_INST_0_i_77_n_0\,
      DI(0) => \pwm_out[13]_INST_0_i_78_n_0\,
      O(3 downto 0) => \NLW_pwm_out[13]_INST_0_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[13]_INST_0_i_79_n_0\,
      S(2) => \pwm_out[13]_INST_0_i_80_n_0\,
      S(1) => \pwm_out[13]_INST_0_i_81_n_0\,
      S(0) => \pwm_out[13]_INST_0_i_82_n_0\
    );
\pwm_out[13]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(14),
      I1 => effective_value1,
      I2 => \^counter_reg[15]_0\(2),
      I3 => \pwm_out[13]_INST_0_i_8_0\(14),
      I4 => effective_value(15),
      I5 => duty_cycle(15),
      O => \pwm_out[13]_INST_0_i_31_n_0\
    );
\pwm_out[13]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(12),
      I1 => effective_value1,
      I2 => \^counter_reg[15]_0\(0),
      I3 => \pwm_out[13]_INST_0_i_8_0\(12),
      I4 => effective_value(13),
      I5 => duty_cycle(13),
      O => \pwm_out[13]_INST_0_i_32_n_0\
    );
\pwm_out[13]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(10),
      I1 => effective_value1,
      I2 => \^counter_reg[11]_0\(2),
      I3 => \pwm_out[13]_INST_0_i_8_0\(10),
      I4 => effective_value(11),
      I5 => duty_cycle(11),
      O => \pwm_out[13]_INST_0_i_33_n_0\
    );
\pwm_out[13]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(8),
      I1 => effective_value1,
      I2 => \^counter_reg[11]_0\(0),
      I3 => \pwm_out[13]_INST_0_i_8_0\(8),
      I4 => effective_value(9),
      I5 => duty_cycle(9),
      O => \pwm_out[13]_INST_0_i_34_n_0\
    );
\pwm_out[13]_INST_0_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(14),
      I1 => \pwm_out[13]_INST_0_i_8_0\(14),
      I2 => \^counter_reg[15]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[13]_INST_0_i_91_n_0\,
      O => \pwm_out[13]_INST_0_i_35_n_0\
    );
\pwm_out[13]_INST_0_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(12),
      I1 => \pwm_out[13]_INST_0_i_8_0\(12),
      I2 => \^counter_reg[15]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[13]_INST_0_i_92_n_0\,
      O => \pwm_out[13]_INST_0_i_36_n_0\
    );
\pwm_out[13]_INST_0_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(10),
      I1 => \pwm_out[13]_INST_0_i_8_0\(10),
      I2 => \^counter_reg[11]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[13]_INST_0_i_93_n_0\,
      O => \pwm_out[13]_INST_0_i_37_n_0\
    );
\pwm_out[13]_INST_0_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(8),
      I1 => \pwm_out[13]_INST_0_i_8_0\(8),
      I2 => \^counter_reg[11]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[13]_INST_0_i_94_n_0\,
      O => \pwm_out[13]_INST_0_i_38_n_0\
    );
\pwm_out[13]_INST_0_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[13]_INST_0_i_43_n_0\,
      CO(3) => \pwm_out[13]_INST_0_i_39_n_0\,
      CO(2) => \pwm_out[13]_INST_0_i_39_n_1\,
      CO(1) => \pwm_out[13]_INST_0_i_39_n_2\,
      CO(0) => \pwm_out[13]_INST_0_i_39_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(23 downto 20),
      O(3 downto 0) => \^counter_reg[23]_0\(3 downto 0),
      S(3) => \pwm_out[13]_INST_0_i_95_n_0\,
      S(2) => \pwm_out[13]_INST_0_i_96_n_0\,
      S(1) => \pwm_out[13]_INST_0_i_97_n_0\,
      S(0) => \pwm_out[13]_INST_0_i_98_n_0\
    );
\pwm_out[13]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(26),
      I1 => effective_value1,
      I2 => \^counter_reg[27]_0\(2),
      I3 => \pwm_out[13]_INST_0_i_8_0\(26),
      I4 => effective_value(27),
      I5 => duty_cycle(27),
      O => \pwm_out[13]_INST_0_i_4_n_0\
    );
\pwm_out[13]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[13]_INST_0_i_8_0\(23),
      I1 => \^counter_reg[23]_0\(3),
      I2 => effective_value1,
      O => effective_value(23)
    );
\pwm_out[13]_INST_0_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[13]_INST_0_i_8_0\(21),
      I1 => \^counter_reg[23]_0\(1),
      I2 => effective_value1,
      O => effective_value(21)
    );
\pwm_out[13]_INST_0_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[13]_INST_0_i_83_n_0\,
      CO(3) => \pwm_out[13]_INST_0_i_43_n_0\,
      CO(2) => \pwm_out[13]_INST_0_i_43_n_1\,
      CO(1) => \pwm_out[13]_INST_0_i_43_n_2\,
      CO(0) => \pwm_out[13]_INST_0_i_43_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(19 downto 16),
      O(3 downto 0) => \^counter_reg[19]_0\(3 downto 0),
      S(3) => \pwm_out[13]_INST_0_i_103_n_0\,
      S(2) => \pwm_out[13]_INST_0_i_104_n_0\,
      S(1) => \pwm_out[13]_INST_0_i_105_n_0\,
      S(0) => \pwm_out[13]_INST_0_i_106_n_0\
    );
\pwm_out[13]_INST_0_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[13]_INST_0_i_8_0\(19),
      I1 => \^counter_reg[19]_0\(3),
      I2 => effective_value1,
      O => effective_value(19)
    );
\pwm_out[13]_INST_0_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[13]_INST_0_i_8_0\(17),
      I1 => \^counter_reg[19]_0\(1),
      I2 => effective_value1,
      O => effective_value(17)
    );
\pwm_out[13]_INST_0_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[23]_0\(3),
      I2 => \pwm_out[13]_INST_0_i_8_0\(23),
      I3 => duty_cycle(23),
      O => \pwm_out[13]_INST_0_i_47_n_0\
    );
\pwm_out[13]_INST_0_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[23]_0\(1),
      I2 => \pwm_out[13]_INST_0_i_8_0\(21),
      I3 => duty_cycle(21),
      O => \pwm_out[13]_INST_0_i_48_n_0\
    );
\pwm_out[13]_INST_0_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[19]_0\(3),
      I2 => \pwm_out[13]_INST_0_i_8_0\(19),
      I3 => duty_cycle(19),
      O => \pwm_out[13]_INST_0_i_49_n_0\
    );
\pwm_out[13]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(24),
      I1 => effective_value1,
      I2 => \^counter_reg[27]_0\(0),
      I3 => \pwm_out[13]_INST_0_i_8_0\(24),
      I4 => effective_value(25),
      I5 => duty_cycle(25),
      O => \pwm_out[13]_INST_0_i_5_n_0\
    );
\pwm_out[13]_INST_0_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[19]_0\(1),
      I2 => \pwm_out[13]_INST_0_i_8_0\(17),
      I3 => duty_cycle(17),
      O => \pwm_out[13]_INST_0_i_50_n_0\
    );
\pwm_out[13]_INST_0_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(30),
      I1 => O20(28),
      O => \pwm_out[13]_INST_0_i_51_n_0\
    );
\pwm_out[13]_INST_0_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(29),
      I1 => O20(27),
      O => \pwm_out[13]_INST_0_i_52_n_0\
    );
\pwm_out[13]_INST_0_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(28),
      I1 => O20(26),
      O => \pwm_out[13]_INST_0_i_53_n_0\
    );
\pwm_out[13]_INST_0_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[13]_INST_0_i_113_n_0\,
      CO(3) => \pwm_out[13]_INST_0_i_58_n_0\,
      CO(2) => \pwm_out[13]_INST_0_i_58_n_1\,
      CO(1) => \pwm_out[13]_INST_0_i_58_n_2\,
      CO(0) => \pwm_out[13]_INST_0_i_58_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[13]_INST_0_i_114_n_0\,
      DI(2) => \pwm_out[13]_INST_0_i_115_n_0\,
      DI(1) => \pwm_out[13]_INST_0_i_116_n_0\,
      DI(0) => \pwm_out[13]_INST_0_i_117_n_0\,
      O(3 downto 0) => \NLW_pwm_out[13]_INST_0_i_58_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[13]_INST_0_i_118_n_0\,
      S(2) => \pwm_out[13]_INST_0_i_119_n_0\,
      S(1) => \pwm_out[13]_INST_0_i_120_n_0\,
      S(0) => \pwm_out[13]_INST_0_i_121_n_0\
    );
\pwm_out[13]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9900000000A599A5"
    )
        port map (
      I0 => duty_cycle(30),
      I1 => effective_value0(30),
      I2 => \^counter_reg[29]_0\(2),
      I3 => effective_value1,
      I4 => effective_value0(31),
      I5 => duty_cycle(31),
      O => \pwm_out[13]_INST_0_i_6_n_0\
    );
\pwm_out[13]_INST_0_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[27]_0\(2),
      I1 => period(26),
      I2 => period(27),
      I3 => \^counter_reg[27]_0\(3),
      O => \pwm_out[13]_INST_0_i_61_n_0\
    );
\pwm_out[13]_INST_0_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[27]_0\(0),
      I1 => period(24),
      I2 => period(25),
      I3 => \^counter_reg[27]_0\(1),
      O => \pwm_out[13]_INST_0_i_62_n_0\
    );
\pwm_out[13]_INST_0_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[27]_0\(2),
      I1 => period(26),
      I2 => \^counter_reg[27]_0\(3),
      I3 => period(27),
      O => \pwm_out[13]_INST_0_i_65_n_0\
    );
\pwm_out[13]_INST_0_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[27]_0\(0),
      I1 => period(24),
      I2 => \^counter_reg[27]_0\(1),
      I3 => period(25),
      O => \pwm_out[13]_INST_0_i_66_n_0\
    );
\pwm_out[13]_INST_0_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(27),
      I1 => O20(25),
      O => \pwm_out[13]_INST_0_i_67_n_0\
    );
\pwm_out[13]_INST_0_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(26),
      I1 => O20(24),
      O => \pwm_out[13]_INST_0_i_68_n_0\
    );
\pwm_out[13]_INST_0_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(25),
      I1 => O20(23),
      O => \pwm_out[13]_INST_0_i_69_n_0\
    );
\pwm_out[13]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(28),
      I1 => effective_value0(28),
      I2 => \^counter_reg[29]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[13]_INST_0_i_27_n_0\,
      O => \pwm_out[13]_INST_0_i_7_n_0\
    );
\pwm_out[13]_INST_0_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(24),
      I1 => O20(22),
      O => \pwm_out[13]_INST_0_i_70_n_0\
    );
\pwm_out[13]_INST_0_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(6),
      I1 => effective_value1,
      I2 => \^counter_reg[7]_0\(2),
      I3 => \pwm_out[13]_INST_0_i_8_0\(6),
      I4 => effective_value(7),
      I5 => duty_cycle(7),
      O => \pwm_out[13]_INST_0_i_75_n_0\
    );
\pwm_out[13]_INST_0_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(4),
      I1 => effective_value1,
      I2 => \^counter_reg[7]_0\(0),
      I3 => \pwm_out[13]_INST_0_i_8_0\(4),
      I4 => effective_value(5),
      I5 => duty_cycle(5),
      O => \pwm_out[13]_INST_0_i_76_n_0\
    );
\pwm_out[13]_INST_0_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(2),
      I1 => effective_value1,
      I2 => \^o\(2),
      I3 => \pwm_out[13]_INST_0_i_8_0\(2),
      I4 => effective_value(3),
      I5 => duty_cycle(3),
      O => \pwm_out[13]_INST_0_i_77_n_0\
    );
\pwm_out[13]_INST_0_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(0),
      I1 => effective_value1,
      I2 => \^o\(0),
      I3 => \pwm_out[13]_INST_0_i_8_0\(0),
      I4 => effective_value(1),
      I5 => duty_cycle(1),
      O => \pwm_out[13]_INST_0_i_78_n_0\
    );
\pwm_out[13]_INST_0_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(6),
      I1 => \pwm_out[13]_INST_0_i_8_0\(6),
      I2 => \^counter_reg[7]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[13]_INST_0_i_131_n_0\,
      O => \pwm_out[13]_INST_0_i_79_n_0\
    );
\pwm_out[13]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(26),
      I1 => \pwm_out[13]_INST_0_i_8_0\(26),
      I2 => \^counter_reg[27]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[13]_INST_0_i_28_n_0\,
      O => \pwm_out[13]_INST_0_i_8_n_0\
    );
\pwm_out[13]_INST_0_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(4),
      I1 => \pwm_out[13]_INST_0_i_8_0\(4),
      I2 => \^counter_reg[7]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[13]_INST_0_i_132_n_0\,
      O => \pwm_out[13]_INST_0_i_80_n_0\
    );
\pwm_out[13]_INST_0_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(2),
      I1 => \pwm_out[13]_INST_0_i_8_0\(2),
      I2 => \^o\(2),
      I3 => effective_value1,
      I4 => \pwm_out[13]_INST_0_i_133_n_0\,
      O => \pwm_out[13]_INST_0_i_81_n_0\
    );
\pwm_out[13]_INST_0_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(0),
      I1 => \pwm_out[13]_INST_0_i_8_0\(0),
      I2 => \^o\(0),
      I3 => effective_value1,
      I4 => \pwm_out[13]_INST_0_i_134_n_0\,
      O => \pwm_out[13]_INST_0_i_82_n_0\
    );
\pwm_out[13]_INST_0_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[13]_INST_0_i_87_n_0\,
      CO(3) => \pwm_out[13]_INST_0_i_83_n_0\,
      CO(2) => \pwm_out[13]_INST_0_i_83_n_1\,
      CO(1) => \pwm_out[13]_INST_0_i_83_n_2\,
      CO(0) => \pwm_out[13]_INST_0_i_83_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(15 downto 12),
      O(3 downto 0) => \^counter_reg[15]_0\(3 downto 0),
      S(3) => \pwm_out[13]_INST_0_i_135_n_0\,
      S(2) => \pwm_out[13]_INST_0_i_136_n_0\,
      S(1) => \pwm_out[13]_INST_0_i_137_n_0\,
      S(0) => \pwm_out[13]_INST_0_i_138_n_0\
    );
\pwm_out[13]_INST_0_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[13]_INST_0_i_8_0\(15),
      I1 => \^counter_reg[15]_0\(3),
      I2 => effective_value1,
      O => effective_value(15)
    );
\pwm_out[13]_INST_0_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[13]_INST_0_i_8_0\(13),
      I1 => \^counter_reg[15]_0\(1),
      I2 => effective_value1,
      O => effective_value(13)
    );
\pwm_out[13]_INST_0_i_87\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[13]_INST_0_i_123_n_0\,
      CO(3) => \pwm_out[13]_INST_0_i_87_n_0\,
      CO(2) => \pwm_out[13]_INST_0_i_87_n_1\,
      CO(1) => \pwm_out[13]_INST_0_i_87_n_2\,
      CO(0) => \pwm_out[13]_INST_0_i_87_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(11 downto 8),
      O(3 downto 0) => \^counter_reg[11]_0\(3 downto 0),
      S(3) => \pwm_out[13]_INST_0_i_143_n_0\,
      S(2) => \pwm_out[13]_INST_0_i_144_n_0\,
      S(1) => \pwm_out[13]_INST_0_i_145_n_0\,
      S(0) => \pwm_out[13]_INST_0_i_146_n_0\
    );
\pwm_out[13]_INST_0_i_89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[13]_INST_0_i_8_0\(11),
      I1 => \^counter_reg[11]_0\(3),
      I2 => effective_value1,
      O => effective_value(11)
    );
\pwm_out[13]_INST_0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(24),
      I1 => \pwm_out[13]_INST_0_i_8_0\(24),
      I2 => \^counter_reg[27]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[13]_INST_0_i_29_n_0\,
      O => \pwm_out[13]_INST_0_i_9_n_0\
    );
\pwm_out[13]_INST_0_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[13]_INST_0_i_8_0\(9),
      I1 => \^counter_reg[11]_0\(1),
      I2 => effective_value1,
      O => effective_value(9)
    );
\pwm_out[13]_INST_0_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[15]_0\(3),
      I2 => \pwm_out[13]_INST_0_i_8_0\(15),
      I3 => duty_cycle(15),
      O => \pwm_out[13]_INST_0_i_91_n_0\
    );
\pwm_out[13]_INST_0_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[15]_0\(1),
      I2 => \pwm_out[13]_INST_0_i_8_0\(13),
      I3 => duty_cycle(13),
      O => \pwm_out[13]_INST_0_i_92_n_0\
    );
\pwm_out[13]_INST_0_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[11]_0\(3),
      I2 => \pwm_out[13]_INST_0_i_8_0\(11),
      I3 => duty_cycle(11),
      O => \pwm_out[13]_INST_0_i_93_n_0\
    );
\pwm_out[13]_INST_0_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[11]_0\(1),
      I2 => \pwm_out[13]_INST_0_i_8_0\(9),
      I3 => duty_cycle(9),
      O => \pwm_out[13]_INST_0_i_94_n_0\
    );
\pwm_out[13]_INST_0_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(23),
      I1 => O20(21),
      O => \pwm_out[13]_INST_0_i_95_n_0\
    );
\pwm_out[13]_INST_0_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(22),
      I1 => O20(20),
      O => \pwm_out[13]_INST_0_i_96_n_0\
    );
\pwm_out[13]_INST_0_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(21),
      I1 => O20(19),
      O => \pwm_out[13]_INST_0_i_97_n_0\
    );
\pwm_out[13]_INST_0_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(20),
      I1 => O20(18),
      O => \pwm_out[13]_INST_0_i_98_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sodar19_pwm_top_0_1_pwm_generator_4 is
  port (
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[20]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[24]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[28]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[29]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pwm_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    period : in STD_LOGIC_VECTOR ( 29 downto 0 );
    phase : in STD_LOGIC_VECTOR ( 0 to 0 );
    duty_cycle : in STD_LOGIC_VECTOR ( 31 downto 0 );
    minusOp_29 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O21 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \pwm_out[14]_INST_0_i_82_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[14]_INST_0_i_82_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[14]_INST_0_i_82_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[14]_INST_0_i_84_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[14]_INST_0_i_39_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[14]_INST_0_i_37_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[14]_INST_0_i_18_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[14]_INST_0_i_16_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[14]_INST_0_i_9_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[14]_INST_0_i_7_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sodar19_pwm_top_0_1_pwm_generator_4 : entity is "pwm_generator";
end sodar19_pwm_top_0_1_pwm_generator_4;

architecture STRUCTURE of sodar19_pwm_top_0_1_pwm_generator_4 is
  signal \^o\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal clear : STD_LOGIC;
  signal \counter[0]_i_10__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_11__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_12__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_14__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_15__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_16__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_17__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_18__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_19__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_20__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_21__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_26__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_27__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_28__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_29__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_30__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_31__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_32__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_33__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_47__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_48__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_49__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_50__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_51__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_52__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_53__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_54__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_6__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_7__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_8__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_9__13_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter_reg[0]_i_13__13_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__13_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__13_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__13_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__13_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__13_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__13_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__13_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__13_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__13_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__13_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__13_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__13_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__13_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__13_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__13_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__13_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__13_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__13_n_7\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__13_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__13_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__13_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__13_n_3\ : STD_LOGIC;
  signal \^counter_reg[12]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[12]_i_1__13_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__13_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__13_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__13_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__13_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__13_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__13_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__13_n_7\ : STD_LOGIC;
  signal \^counter_reg[16]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[16]_i_1__13_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__13_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__13_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__13_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__13_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__13_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__13_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__13_n_7\ : STD_LOGIC;
  signal \^counter_reg[20]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[20]_i_1__13_n_0\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__13_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__13_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__13_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__13_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__13_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__13_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__13_n_7\ : STD_LOGIC;
  signal \^counter_reg[24]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[24]_i_1__13_n_0\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__13_n_1\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__13_n_2\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__13_n_3\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__13_n_4\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__13_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__13_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__13_n_7\ : STD_LOGIC;
  signal \^counter_reg[28]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[28]_i_1__13_n_1\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__13_n_2\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__13_n_3\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__13_n_4\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__13_n_5\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__13_n_6\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__13_n_7\ : STD_LOGIC;
  signal \^counter_reg[29]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \counter_reg[4]_i_1__13_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__13_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__13_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__13_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__13_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__13_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__13_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__13_n_7\ : STD_LOGIC;
  signal \^counter_reg[8]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[8]_i_1__13_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__13_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__13_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__13_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__13_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__13_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__13_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__13_n_7\ : STD_LOGIC;
  signal effective_value : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal effective_value0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal effective_value1 : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_10_n_1\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_10_n_2\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_10_n_3\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_111_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_117_n_1\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_117_n_2\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_117_n_3\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_121_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_122_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_123_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_124_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_125_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_128_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_128_n_1\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_128_n_2\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_128_n_3\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_130_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_130_n_1\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_130_n_2\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_130_n_3\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_132_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_132_n_1\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_132_n_2\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_132_n_3\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_137_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_143_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_144_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_145_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_146_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_151_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_152_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_153_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_154_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_162_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_162_n_1\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_162_n_2\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_162_n_3\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_163_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_164_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_165_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_166_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_167_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_168_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_169_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_170_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_183_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_184_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_185_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_186_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_187_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_190_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_191_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_19_n_3\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_204_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_205_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_206_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_207_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_208_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_209_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_20_n_1\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_20_n_2\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_20_n_3\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_210_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_211_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_21_n_1\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_21_n_2\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_21_n_3\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_22_n_1\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_22_n_2\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_22_n_3\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_24_n_1\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_24_n_2\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_24_n_3\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_26_n_1\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_26_n_2\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_26_n_3\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_31_n_1\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_31_n_2\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_31_n_3\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_40_n_1\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_40_n_2\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_40_n_3\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_42_n_1\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_42_n_2\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_42_n_3\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_44_n_1\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_44_n_2\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_44_n_3\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_46_n_1\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_46_n_2\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_46_n_3\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_58_n_1\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_58_n_2\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_58_n_3\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_85_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_86_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_87_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_87_n_1\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_87_n_2\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_87_n_3\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_89_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_89_n_1\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_89_n_2\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_89_n_3\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_91_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_91_n_1\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_91_n_2\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_91_n_3\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_93_n_1\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_93_n_2\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_93_n_3\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_n_1\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_n_2\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_n_3\ : STD_LOGIC;
  signal \NLW_counter_reg[0]_i_13__13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_1__13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_25__13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_3__13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[28]_i_1__13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[14]_INST_0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[14]_INST_0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[14]_INST_0_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[14]_INST_0_i_117_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[14]_INST_0_i_130_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_pwm_out[14]_INST_0_i_162_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[14]_INST_0_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_pwm_out[14]_INST_0_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pwm_out[14]_INST_0_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[14]_INST_0_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[14]_INST_0_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[14]_INST_0_i_58_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pwm_out[14]_INST_0_i_129\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \pwm_out[14]_INST_0_i_131\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \pwm_out[14]_INST_0_i_133\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \pwm_out[14]_INST_0_i_134\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \pwm_out[14]_INST_0_i_135\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \pwm_out[14]_INST_0_i_136\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \pwm_out[14]_INST_0_i_137\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \pwm_out[14]_INST_0_i_138\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \pwm_out[14]_INST_0_i_23\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \pwm_out[14]_INST_0_i_25\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \pwm_out[14]_INST_0_i_27\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \pwm_out[14]_INST_0_i_28\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \pwm_out[14]_INST_0_i_29\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \pwm_out[14]_INST_0_i_30\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \pwm_out[14]_INST_0_i_41\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \pwm_out[14]_INST_0_i_43\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \pwm_out[14]_INST_0_i_45\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \pwm_out[14]_INST_0_i_47\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \pwm_out[14]_INST_0_i_48\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \pwm_out[14]_INST_0_i_49\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \pwm_out[14]_INST_0_i_50\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \pwm_out[14]_INST_0_i_51\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \pwm_out[14]_INST_0_i_88\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \pwm_out[14]_INST_0_i_90\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \pwm_out[14]_INST_0_i_92\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \pwm_out[14]_INST_0_i_94\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \pwm_out[14]_INST_0_i_95\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \pwm_out[14]_INST_0_i_96\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \pwm_out[14]_INST_0_i_97\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \pwm_out[14]_INST_0_i_98\ : label is "soft_lutpair78";
begin
  O(2 downto 0) <= \^o\(2 downto 0);
  \counter_reg[12]_0\(3 downto 0) <= \^counter_reg[12]_0\(3 downto 0);
  \counter_reg[16]_0\(3 downto 0) <= \^counter_reg[16]_0\(3 downto 0);
  \counter_reg[20]_0\(3 downto 0) <= \^counter_reg[20]_0\(3 downto 0);
  \counter_reg[24]_0\(3 downto 0) <= \^counter_reg[24]_0\(3 downto 0);
  \counter_reg[28]_0\(3 downto 0) <= \^counter_reg[28]_0\(3 downto 0);
  \counter_reg[29]_0\(1 downto 0) <= \^counter_reg[29]_0\(1 downto 0);
  \counter_reg[8]_0\(3 downto 0) <= \^counter_reg[8]_0\(3 downto 0);
\counter[0]_i_10__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(26),
      I1 => minusOp_29(25),
      I2 => counter_reg(27),
      I3 => minusOp_29(26),
      O => \counter[0]_i_10__13_n_0\
    );
\counter[0]_i_11__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(24),
      I1 => minusOp_29(23),
      I2 => counter_reg(25),
      I3 => minusOp_29(24),
      O => \counter[0]_i_11__13_n_0\
    );
\counter[0]_i_12__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_12__13_n_0\
    );
\counter[0]_i_14__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(22),
      I1 => minusOp_29(21),
      I2 => minusOp_29(22),
      I3 => counter_reg(23),
      O => \counter[0]_i_14__13_n_0\
    );
\counter[0]_i_15__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(20),
      I1 => minusOp_29(19),
      I2 => minusOp_29(20),
      I3 => counter_reg(21),
      O => \counter[0]_i_15__13_n_0\
    );
\counter[0]_i_16__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(18),
      I1 => minusOp_29(17),
      I2 => minusOp_29(18),
      I3 => counter_reg(19),
      O => \counter[0]_i_16__13_n_0\
    );
\counter[0]_i_17__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(16),
      I1 => minusOp_29(15),
      I2 => minusOp_29(16),
      I3 => counter_reg(17),
      O => \counter[0]_i_17__13_n_0\
    );
\counter[0]_i_18__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(22),
      I1 => minusOp_29(21),
      I2 => counter_reg(23),
      I3 => minusOp_29(22),
      O => \counter[0]_i_18__13_n_0\
    );
\counter[0]_i_19__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(20),
      I1 => minusOp_29(19),
      I2 => counter_reg(21),
      I3 => minusOp_29(20),
      O => \counter[0]_i_19__13_n_0\
    );
\counter[0]_i_20__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(18),
      I1 => minusOp_29(17),
      I2 => counter_reg(19),
      I3 => minusOp_29(18),
      O => \counter[0]_i_20__13_n_0\
    );
\counter[0]_i_21__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(16),
      I1 => minusOp_29(15),
      I2 => counter_reg(17),
      I3 => minusOp_29(16),
      O => \counter[0]_i_21__13_n_0\
    );
\counter[0]_i_26__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(14),
      I1 => minusOp_29(13),
      I2 => minusOp_29(14),
      I3 => counter_reg(15),
      O => \counter[0]_i_26__13_n_0\
    );
\counter[0]_i_27__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(12),
      I1 => minusOp_29(11),
      I2 => minusOp_29(12),
      I3 => counter_reg(13),
      O => \counter[0]_i_27__13_n_0\
    );
\counter[0]_i_28__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(10),
      I1 => minusOp_29(9),
      I2 => minusOp_29(10),
      I3 => counter_reg(11),
      O => \counter[0]_i_28__13_n_0\
    );
\counter[0]_i_29__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(8),
      I1 => minusOp_29(7),
      I2 => minusOp_29(8),
      I3 => counter_reg(9),
      O => \counter[0]_i_29__13_n_0\
    );
\counter[0]_i_30__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(14),
      I1 => minusOp_29(13),
      I2 => counter_reg(15),
      I3 => minusOp_29(14),
      O => \counter[0]_i_30__13_n_0\
    );
\counter[0]_i_31__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(12),
      I1 => minusOp_29(11),
      I2 => counter_reg(13),
      I3 => minusOp_29(12),
      O => \counter[0]_i_31__13_n_0\
    );
\counter[0]_i_32__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(10),
      I1 => minusOp_29(9),
      I2 => counter_reg(11),
      I3 => minusOp_29(10),
      O => \counter[0]_i_32__13_n_0\
    );
\counter[0]_i_33__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(8),
      I1 => minusOp_29(7),
      I2 => counter_reg(9),
      I3 => minusOp_29(8),
      O => \counter[0]_i_33__13_n_0\
    );
\counter[0]_i_47__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(6),
      I1 => minusOp_29(5),
      I2 => minusOp_29(6),
      I3 => counter_reg(7),
      O => \counter[0]_i_47__13_n_0\
    );
\counter[0]_i_48__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(4),
      I1 => minusOp_29(3),
      I2 => minusOp_29(4),
      I3 => counter_reg(5),
      O => \counter[0]_i_48__13_n_0\
    );
\counter[0]_i_49__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(2),
      I1 => minusOp_29(1),
      I2 => minusOp_29(2),
      I3 => counter_reg(3),
      O => \counter[0]_i_49__13_n_0\
    );
\counter[0]_i_4__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(30),
      I1 => minusOp_29(29),
      I2 => minusOp_29(30),
      I3 => counter_reg(31),
      O => \counter[0]_i_4__13_n_0\
    );
\counter[0]_i_50__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => period(0),
      I1 => counter_reg(0),
      I2 => minusOp_29(0),
      I3 => counter_reg(1),
      O => \counter[0]_i_50__13_n_0\
    );
\counter[0]_i_51__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(6),
      I1 => minusOp_29(5),
      I2 => counter_reg(7),
      I3 => minusOp_29(6),
      O => \counter[0]_i_51__13_n_0\
    );
\counter[0]_i_52__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(4),
      I1 => minusOp_29(3),
      I2 => counter_reg(5),
      I3 => minusOp_29(4),
      O => \counter[0]_i_52__13_n_0\
    );
\counter[0]_i_53__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(2),
      I1 => minusOp_29(1),
      I2 => counter_reg(3),
      I3 => minusOp_29(2),
      O => \counter[0]_i_53__13_n_0\
    );
\counter[0]_i_54__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => counter_reg(1),
      I1 => minusOp_29(0),
      I2 => period(0),
      I3 => counter_reg(0),
      O => \counter[0]_i_54__15_n_0\
    );
\counter[0]_i_5__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(28),
      I1 => minusOp_29(27),
      I2 => minusOp_29(28),
      I3 => counter_reg(29),
      O => \counter[0]_i_5__13_n_0\
    );
\counter[0]_i_6__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(26),
      I1 => minusOp_29(25),
      I2 => minusOp_29(26),
      I3 => counter_reg(27),
      O => \counter[0]_i_6__13_n_0\
    );
\counter[0]_i_7__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(24),
      I1 => minusOp_29(23),
      I2 => minusOp_29(24),
      I3 => counter_reg(25),
      O => \counter[0]_i_7__13_n_0\
    );
\counter[0]_i_8__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(30),
      I1 => minusOp_29(29),
      I2 => counter_reg(31),
      I3 => minusOp_29(30),
      O => \counter[0]_i_8__13_n_0\
    );
\counter[0]_i_9__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(28),
      I1 => minusOp_29(27),
      I2 => counter_reg(29),
      I3 => minusOp_29(28),
      O => \counter[0]_i_9__13_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__13_n_7\,
      Q => counter_reg(0),
      R => clear
    );
\counter_reg[0]_i_13__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_25__13_n_0\,
      CO(3) => \counter_reg[0]_i_13__13_n_0\,
      CO(2) => \counter_reg[0]_i_13__13_n_1\,
      CO(1) => \counter_reg[0]_i_13__13_n_2\,
      CO(0) => \counter_reg[0]_i_13__13_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_26__13_n_0\,
      DI(2) => \counter[0]_i_27__13_n_0\,
      DI(1) => \counter[0]_i_28__13_n_0\,
      DI(0) => \counter[0]_i_29__13_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_13__13_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_30__13_n_0\,
      S(2) => \counter[0]_i_31__13_n_0\,
      S(1) => \counter[0]_i_32__13_n_0\,
      S(0) => \counter[0]_i_33__13_n_0\
    );
\counter_reg[0]_i_1__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_3__13_n_0\,
      CO(3) => clear,
      CO(2) => \counter_reg[0]_i_1__13_n_1\,
      CO(1) => \counter_reg[0]_i_1__13_n_2\,
      CO(0) => \counter_reg[0]_i_1__13_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_4__13_n_0\,
      DI(2) => \counter[0]_i_5__13_n_0\,
      DI(1) => \counter[0]_i_6__13_n_0\,
      DI(0) => \counter[0]_i_7__13_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_1__13_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_8__13_n_0\,
      S(2) => \counter[0]_i_9__13_n_0\,
      S(1) => \counter[0]_i_10__13_n_0\,
      S(0) => \counter[0]_i_11__13_n_0\
    );
\counter_reg[0]_i_25__13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_25__13_n_0\,
      CO(2) => \counter_reg[0]_i_25__13_n_1\,
      CO(1) => \counter_reg[0]_i_25__13_n_2\,
      CO(0) => \counter_reg[0]_i_25__13_n_3\,
      CYINIT => '1',
      DI(3) => \counter[0]_i_47__13_n_0\,
      DI(2) => \counter[0]_i_48__13_n_0\,
      DI(1) => \counter[0]_i_49__13_n_0\,
      DI(0) => \counter[0]_i_50__13_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_25__13_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_51__13_n_0\,
      S(2) => \counter[0]_i_52__13_n_0\,
      S(1) => \counter[0]_i_53__13_n_0\,
      S(0) => \counter[0]_i_54__15_n_0\
    );
\counter_reg[0]_i_2__13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_2__13_n_0\,
      CO(2) => \counter_reg[0]_i_2__13_n_1\,
      CO(1) => \counter_reg[0]_i_2__13_n_2\,
      CO(0) => \counter_reg[0]_i_2__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_reg[0]_i_2__13_n_4\,
      O(2) => \counter_reg[0]_i_2__13_n_5\,
      O(1) => \counter_reg[0]_i_2__13_n_6\,
      O(0) => \counter_reg[0]_i_2__13_n_7\,
      S(3 downto 1) => counter_reg(3 downto 1),
      S(0) => \counter[0]_i_12__13_n_0\
    );
\counter_reg[0]_i_3__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_13__13_n_0\,
      CO(3) => \counter_reg[0]_i_3__13_n_0\,
      CO(2) => \counter_reg[0]_i_3__13_n_1\,
      CO(1) => \counter_reg[0]_i_3__13_n_2\,
      CO(0) => \counter_reg[0]_i_3__13_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_14__13_n_0\,
      DI(2) => \counter[0]_i_15__13_n_0\,
      DI(1) => \counter[0]_i_16__13_n_0\,
      DI(0) => \counter[0]_i_17__13_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_3__13_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_18__13_n_0\,
      S(2) => \counter[0]_i_19__13_n_0\,
      S(1) => \counter[0]_i_20__13_n_0\,
      S(0) => \counter[0]_i_21__13_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__13_n_5\,
      Q => counter_reg(10),
      R => clear
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__13_n_4\,
      Q => counter_reg(11),
      R => clear
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__13_n_7\,
      Q => counter_reg(12),
      R => clear
    );
\counter_reg[12]_i_1__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1__13_n_0\,
      CO(3) => \counter_reg[12]_i_1__13_n_0\,
      CO(2) => \counter_reg[12]_i_1__13_n_1\,
      CO(1) => \counter_reg[12]_i_1__13_n_2\,
      CO(0) => \counter_reg[12]_i_1__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_1__13_n_4\,
      O(2) => \counter_reg[12]_i_1__13_n_5\,
      O(1) => \counter_reg[12]_i_1__13_n_6\,
      O(0) => \counter_reg[12]_i_1__13_n_7\,
      S(3 downto 0) => counter_reg(15 downto 12)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__13_n_6\,
      Q => counter_reg(13),
      R => clear
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__13_n_5\,
      Q => counter_reg(14),
      R => clear
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__13_n_4\,
      Q => counter_reg(15),
      R => clear
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__13_n_7\,
      Q => counter_reg(16),
      R => clear
    );
\counter_reg[16]_i_1__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_1__13_n_0\,
      CO(3) => \counter_reg[16]_i_1__13_n_0\,
      CO(2) => \counter_reg[16]_i_1__13_n_1\,
      CO(1) => \counter_reg[16]_i_1__13_n_2\,
      CO(0) => \counter_reg[16]_i_1__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_1__13_n_4\,
      O(2) => \counter_reg[16]_i_1__13_n_5\,
      O(1) => \counter_reg[16]_i_1__13_n_6\,
      O(0) => \counter_reg[16]_i_1__13_n_7\,
      S(3 downto 0) => counter_reg(19 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__13_n_6\,
      Q => counter_reg(17),
      R => clear
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__13_n_5\,
      Q => counter_reg(18),
      R => clear
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__13_n_4\,
      Q => counter_reg(19),
      R => clear
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__13_n_6\,
      Q => counter_reg(1),
      R => clear
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__13_n_7\,
      Q => counter_reg(20),
      R => clear
    );
\counter_reg[20]_i_1__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_1__13_n_0\,
      CO(3) => \counter_reg[20]_i_1__13_n_0\,
      CO(2) => \counter_reg[20]_i_1__13_n_1\,
      CO(1) => \counter_reg[20]_i_1__13_n_2\,
      CO(0) => \counter_reg[20]_i_1__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_1__13_n_4\,
      O(2) => \counter_reg[20]_i_1__13_n_5\,
      O(1) => \counter_reg[20]_i_1__13_n_6\,
      O(0) => \counter_reg[20]_i_1__13_n_7\,
      S(3 downto 0) => counter_reg(23 downto 20)
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__13_n_6\,
      Q => counter_reg(21),
      R => clear
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__13_n_5\,
      Q => counter_reg(22),
      R => clear
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__13_n_4\,
      Q => counter_reg(23),
      R => clear
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__13_n_7\,
      Q => counter_reg(24),
      R => clear
    );
\counter_reg[24]_i_1__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[20]_i_1__13_n_0\,
      CO(3) => \counter_reg[24]_i_1__13_n_0\,
      CO(2) => \counter_reg[24]_i_1__13_n_1\,
      CO(1) => \counter_reg[24]_i_1__13_n_2\,
      CO(0) => \counter_reg[24]_i_1__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[24]_i_1__13_n_4\,
      O(2) => \counter_reg[24]_i_1__13_n_5\,
      O(1) => \counter_reg[24]_i_1__13_n_6\,
      O(0) => \counter_reg[24]_i_1__13_n_7\,
      S(3 downto 0) => counter_reg(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__13_n_6\,
      Q => counter_reg(25),
      R => clear
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__13_n_5\,
      Q => counter_reg(26),
      R => clear
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__13_n_4\,
      Q => counter_reg(27),
      R => clear
    );
\counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__13_n_7\,
      Q => counter_reg(28),
      R => clear
    );
\counter_reg[28]_i_1__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[24]_i_1__13_n_0\,
      CO(3) => \NLW_counter_reg[28]_i_1__13_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[28]_i_1__13_n_1\,
      CO(1) => \counter_reg[28]_i_1__13_n_2\,
      CO(0) => \counter_reg[28]_i_1__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[28]_i_1__13_n_4\,
      O(2) => \counter_reg[28]_i_1__13_n_5\,
      O(1) => \counter_reg[28]_i_1__13_n_6\,
      O(0) => \counter_reg[28]_i_1__13_n_7\,
      S(3 downto 0) => counter_reg(31 downto 28)
    );
\counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__13_n_6\,
      Q => counter_reg(29),
      R => clear
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__13_n_5\,
      Q => counter_reg(2),
      R => clear
    );
\counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__13_n_5\,
      Q => counter_reg(30),
      R => clear
    );
\counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__13_n_4\,
      Q => counter_reg(31),
      R => clear
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__13_n_4\,
      Q => counter_reg(3),
      R => clear
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__13_n_7\,
      Q => counter_reg(4),
      R => clear
    );
\counter_reg[4]_i_1__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_2__13_n_0\,
      CO(3) => \counter_reg[4]_i_1__13_n_0\,
      CO(2) => \counter_reg[4]_i_1__13_n_1\,
      CO(1) => \counter_reg[4]_i_1__13_n_2\,
      CO(0) => \counter_reg[4]_i_1__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_1__13_n_4\,
      O(2) => \counter_reg[4]_i_1__13_n_5\,
      O(1) => \counter_reg[4]_i_1__13_n_6\,
      O(0) => \counter_reg[4]_i_1__13_n_7\,
      S(3 downto 0) => counter_reg(7 downto 4)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__13_n_6\,
      Q => counter_reg(5),
      R => clear
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__13_n_5\,
      Q => counter_reg(6),
      R => clear
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__13_n_4\,
      Q => counter_reg(7),
      R => clear
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__13_n_7\,
      Q => counter_reg(8),
      R => clear
    );
\counter_reg[8]_i_1__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1__13_n_0\,
      CO(3) => \counter_reg[8]_i_1__13_n_0\,
      CO(2) => \counter_reg[8]_i_1__13_n_1\,
      CO(1) => \counter_reg[8]_i_1__13_n_2\,
      CO(0) => \counter_reg[8]_i_1__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_1__13_n_4\,
      O(2) => \counter_reg[8]_i_1__13_n_5\,
      O(1) => \counter_reg[8]_i_1__13_n_6\,
      O(0) => \counter_reg[8]_i_1__13_n_7\,
      S(3 downto 0) => counter_reg(11 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__13_n_6\,
      Q => counter_reg(9),
      R => clear
    );
\pwm_out[14]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[14]_INST_0_i_1_n_0\,
      CO(3) => pwm_out(0),
      CO(2) => \pwm_out[14]_INST_0_n_1\,
      CO(1) => \pwm_out[14]_INST_0_n_2\,
      CO(0) => \pwm_out[14]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[14]_INST_0_i_2_n_0\,
      DI(2) => \pwm_out[14]_INST_0_i_3_n_0\,
      DI(1) => \pwm_out[14]_INST_0_i_4_n_0\,
      DI(0) => \pwm_out[14]_INST_0_i_5_n_0\,
      O(3 downto 0) => \NLW_pwm_out[14]_INST_0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[14]_INST_0_i_6_n_0\,
      S(2) => \pwm_out[14]_INST_0_i_7_n_0\,
      S(1) => \pwm_out[14]_INST_0_i_8_n_0\,
      S(0) => \pwm_out[14]_INST_0_i_9_n_0\
    );
\pwm_out[14]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[14]_INST_0_i_10_n_0\,
      CO(3) => \pwm_out[14]_INST_0_i_1_n_0\,
      CO(2) => \pwm_out[14]_INST_0_i_1_n_1\,
      CO(1) => \pwm_out[14]_INST_0_i_1_n_2\,
      CO(0) => \pwm_out[14]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[14]_INST_0_i_11_n_0\,
      DI(2) => \pwm_out[14]_INST_0_i_12_n_0\,
      DI(1) => \pwm_out[14]_INST_0_i_13_n_0\,
      DI(0) => \pwm_out[14]_INST_0_i_14_n_0\,
      O(3 downto 0) => \NLW_pwm_out[14]_INST_0_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[14]_INST_0_i_15_n_0\,
      S(2) => \pwm_out[14]_INST_0_i_16_n_0\,
      S(1) => \pwm_out[14]_INST_0_i_17_n_0\,
      S(0) => \pwm_out[14]_INST_0_i_18_n_0\
    );
\pwm_out[14]_INST_0_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[14]_INST_0_i_31_n_0\,
      CO(3) => \pwm_out[14]_INST_0_i_10_n_0\,
      CO(2) => \pwm_out[14]_INST_0_i_10_n_1\,
      CO(1) => \pwm_out[14]_INST_0_i_10_n_2\,
      CO(0) => \pwm_out[14]_INST_0_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[14]_INST_0_i_32_n_0\,
      DI(2) => \pwm_out[14]_INST_0_i_33_n_0\,
      DI(1) => \pwm_out[14]_INST_0_i_34_n_0\,
      DI(0) => \pwm_out[14]_INST_0_i_35_n_0\,
      O(3 downto 0) => \NLW_pwm_out[14]_INST_0_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[14]_INST_0_i_36_n_0\,
      S(2) => \pwm_out[14]_INST_0_i_37_n_0\,
      S(1) => \pwm_out[14]_INST_0_i_38_n_0\,
      S(0) => \pwm_out[14]_INST_0_i_39_n_0\
    );
\pwm_out[14]_INST_0_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(20),
      I1 => O21(18),
      O => \pwm_out[14]_INST_0_i_103_n_0\
    );
\pwm_out[14]_INST_0_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(19),
      I1 => O21(17),
      O => \pwm_out[14]_INST_0_i_104_n_0\
    );
\pwm_out[14]_INST_0_i_105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(18),
      I1 => O21(16),
      O => \pwm_out[14]_INST_0_i_105_n_0\
    );
\pwm_out[14]_INST_0_i_106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(17),
      I1 => O21(15),
      O => \pwm_out[14]_INST_0_i_106_n_0\
    );
\pwm_out[14]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(22),
      I1 => effective_value1,
      I2 => \^counter_reg[24]_0\(1),
      I3 => effective_value0(22),
      I4 => effective_value(23),
      I5 => duty_cycle(23),
      O => \pwm_out[14]_INST_0_i_11_n_0\
    );
\pwm_out[14]_INST_0_i_111\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(16),
      I1 => O21(14),
      O => \pwm_out[14]_INST_0_i_111_n_0\
    );
\pwm_out[14]_INST_0_i_112\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(15),
      I1 => O21(13),
      O => \pwm_out[14]_INST_0_i_112_n_0\
    );
\pwm_out[14]_INST_0_i_113\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(14),
      I1 => O21(12),
      O => \pwm_out[14]_INST_0_i_113_n_0\
    );
\pwm_out[14]_INST_0_i_114\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(13),
      I1 => O21(11),
      O => \pwm_out[14]_INST_0_i_114_n_0\
    );
\pwm_out[14]_INST_0_i_117\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[14]_INST_0_i_162_n_0\,
      CO(3) => \pwm_out[14]_INST_0_i_117_n_0\,
      CO(2) => \pwm_out[14]_INST_0_i_117_n_1\,
      CO(1) => \pwm_out[14]_INST_0_i_117_n_2\,
      CO(0) => \pwm_out[14]_INST_0_i_117_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[14]_INST_0_i_163_n_0\,
      DI(2) => \pwm_out[14]_INST_0_i_164_n_0\,
      DI(1) => \pwm_out[14]_INST_0_i_165_n_0\,
      DI(0) => \pwm_out[14]_INST_0_i_166_n_0\,
      O(3 downto 0) => \NLW_pwm_out[14]_INST_0_i_117_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[14]_INST_0_i_167_n_0\,
      S(2) => \pwm_out[14]_INST_0_i_168_n_0\,
      S(1) => \pwm_out[14]_INST_0_i_169_n_0\,
      S(0) => \pwm_out[14]_INST_0_i_170_n_0\
    );
\pwm_out[14]_INST_0_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[24]_0\(1),
      I1 => period(22),
      I2 => period(23),
      I3 => \^counter_reg[24]_0\(2),
      O => \pwm_out[14]_INST_0_i_118_n_0\
    );
\pwm_out[14]_INST_0_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[20]_0\(3),
      I1 => period(20),
      I2 => period(21),
      I3 => \^counter_reg[24]_0\(0),
      O => \pwm_out[14]_INST_0_i_119_n_0\
    );
\pwm_out[14]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(20),
      I1 => effective_value1,
      I2 => \^counter_reg[20]_0\(3),
      I3 => effective_value0(20),
      I4 => effective_value(21),
      I5 => duty_cycle(21),
      O => \pwm_out[14]_INST_0_i_12_n_0\
    );
\pwm_out[14]_INST_0_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[20]_0\(1),
      I1 => period(18),
      I2 => period(19),
      I3 => \^counter_reg[20]_0\(2),
      O => \pwm_out[14]_INST_0_i_120_n_0\
    );
\pwm_out[14]_INST_0_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[16]_0\(3),
      I1 => period(16),
      I2 => period(17),
      I3 => \^counter_reg[20]_0\(0),
      O => \pwm_out[14]_INST_0_i_121_n_0\
    );
\pwm_out[14]_INST_0_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[24]_0\(1),
      I1 => period(22),
      I2 => \^counter_reg[24]_0\(2),
      I3 => period(23),
      O => \pwm_out[14]_INST_0_i_122_n_0\
    );
\pwm_out[14]_INST_0_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[20]_0\(3),
      I1 => period(20),
      I2 => \^counter_reg[24]_0\(0),
      I3 => period(21),
      O => \pwm_out[14]_INST_0_i_123_n_0\
    );
\pwm_out[14]_INST_0_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[20]_0\(1),
      I1 => period(18),
      I2 => \^counter_reg[20]_0\(2),
      I3 => period(19),
      O => \pwm_out[14]_INST_0_i_124_n_0\
    );
\pwm_out[14]_INST_0_i_125\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[16]_0\(3),
      I1 => period(16),
      I2 => \^counter_reg[20]_0\(0),
      I3 => period(17),
      O => \pwm_out[14]_INST_0_i_125_n_0\
    );
\pwm_out[14]_INST_0_i_128\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[14]_INST_0_i_132_n_0\,
      CO(3) => \pwm_out[14]_INST_0_i_128_n_0\,
      CO(2) => \pwm_out[14]_INST_0_i_128_n_1\,
      CO(1) => \pwm_out[14]_INST_0_i_128_n_2\,
      CO(0) => \pwm_out[14]_INST_0_i_128_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^counter_reg[8]_0\(2 downto 0),
      DI(0) => \^o\(2),
      O(3 downto 0) => effective_value0(7 downto 4),
      S(3 downto 0) => \pwm_out[14]_INST_0_i_84_0\(3 downto 0)
    );
\pwm_out[14]_INST_0_i_129\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(7),
      I1 => \^counter_reg[8]_0\(2),
      I2 => effective_value1,
      O => effective_value(7)
    );
\pwm_out[14]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(18),
      I1 => effective_value1,
      I2 => \^counter_reg[20]_0\(1),
      I3 => effective_value0(18),
      I4 => effective_value(19),
      I5 => duty_cycle(19),
      O => \pwm_out[14]_INST_0_i_13_n_0\
    );
\pwm_out[14]_INST_0_i_130\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[14]_INST_0_i_130_n_0\,
      CO(2) => \pwm_out[14]_INST_0_i_130_n_1\,
      CO(1) => \pwm_out[14]_INST_0_i_130_n_2\,
      CO(0) => \pwm_out[14]_INST_0_i_130_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(4 downto 1),
      O(3 downto 1) => \^o\(2 downto 0),
      O(0) => \NLW_pwm_out[14]_INST_0_i_130_O_UNCONNECTED\(0),
      S(3) => \pwm_out[14]_INST_0_i_183_n_0\,
      S(2) => \pwm_out[14]_INST_0_i_184_n_0\,
      S(1) => \pwm_out[14]_INST_0_i_185_n_0\,
      S(0) => \pwm_out[14]_INST_0_i_186_n_0\
    );
\pwm_out[14]_INST_0_i_131\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(5),
      I1 => \^counter_reg[8]_0\(0),
      I2 => effective_value1,
      O => effective_value(5)
    );
\pwm_out[14]_INST_0_i_132\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[14]_INST_0_i_132_n_0\,
      CO(2) => \pwm_out[14]_INST_0_i_132_n_1\,
      CO(1) => \pwm_out[14]_INST_0_i_132_n_2\,
      CO(0) => \pwm_out[14]_INST_0_i_132_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^o\(1 downto 0),
      DI(1) => \pwm_out[14]_INST_0_i_187_n_0\,
      DI(0) => counter_reg(0),
      O(3 downto 0) => effective_value0(3 downto 0),
      S(3 downto 2) => \pwm_out[14]_INST_0_i_82_2\(1 downto 0),
      S(1) => \pwm_out[14]_INST_0_i_190_n_0\,
      S(0) => \pwm_out[14]_INST_0_i_191_n_0\
    );
\pwm_out[14]_INST_0_i_133\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(3),
      I1 => \^o\(1),
      I2 => effective_value1,
      O => effective_value(3)
    );
\pwm_out[14]_INST_0_i_134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA3C"
    )
        port map (
      I0 => effective_value0(1),
      I1 => counter_reg(1),
      I2 => phase(0),
      I3 => effective_value1,
      O => effective_value(1)
    );
\pwm_out[14]_INST_0_i_135\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[8]_0\(2),
      I2 => effective_value0(7),
      I3 => duty_cycle(7),
      O => \pwm_out[14]_INST_0_i_135_n_0\
    );
\pwm_out[14]_INST_0_i_136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[8]_0\(0),
      I2 => effective_value0(5),
      I3 => duty_cycle(5),
      O => \pwm_out[14]_INST_0_i_136_n_0\
    );
\pwm_out[14]_INST_0_i_137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^o\(1),
      I2 => effective_value0(3),
      I3 => duty_cycle(3),
      O => \pwm_out[14]_INST_0_i_137_n_0\
    );
\pwm_out[14]_INST_0_i_138\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE1441EB"
    )
        port map (
      I0 => effective_value1,
      I1 => phase(0),
      I2 => counter_reg(1),
      I3 => effective_value0(1),
      I4 => duty_cycle(1),
      O => \pwm_out[14]_INST_0_i_138_n_0\
    );
\pwm_out[14]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(16),
      I1 => effective_value1,
      I2 => \^counter_reg[16]_0\(3),
      I3 => effective_value0(16),
      I4 => effective_value(17),
      I5 => duty_cycle(17),
      O => \pwm_out[14]_INST_0_i_14_n_0\
    );
\pwm_out[14]_INST_0_i_143\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(12),
      I1 => O21(10),
      O => \pwm_out[14]_INST_0_i_143_n_0\
    );
\pwm_out[14]_INST_0_i_144\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(11),
      I1 => O21(9),
      O => \pwm_out[14]_INST_0_i_144_n_0\
    );
\pwm_out[14]_INST_0_i_145\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(10),
      I1 => O21(8),
      O => \pwm_out[14]_INST_0_i_145_n_0\
    );
\pwm_out[14]_INST_0_i_146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(9),
      I1 => O21(7),
      O => \pwm_out[14]_INST_0_i_146_n_0\
    );
\pwm_out[14]_INST_0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(22),
      I1 => effective_value0(22),
      I2 => \^counter_reg[24]_0\(1),
      I3 => effective_value1,
      I4 => \pwm_out[14]_INST_0_i_48_n_0\,
      O => \pwm_out[14]_INST_0_i_15_n_0\
    );
\pwm_out[14]_INST_0_i_151\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(8),
      I1 => O21(6),
      O => \pwm_out[14]_INST_0_i_151_n_0\
    );
\pwm_out[14]_INST_0_i_152\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(7),
      I1 => O21(5),
      O => \pwm_out[14]_INST_0_i_152_n_0\
    );
\pwm_out[14]_INST_0_i_153\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(6),
      I1 => O21(4),
      O => \pwm_out[14]_INST_0_i_153_n_0\
    );
\pwm_out[14]_INST_0_i_154\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(5),
      I1 => O21(3),
      O => \pwm_out[14]_INST_0_i_154_n_0\
    );
\pwm_out[14]_INST_0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(20),
      I1 => effective_value0(20),
      I2 => \^counter_reg[20]_0\(3),
      I3 => effective_value1,
      I4 => \pwm_out[14]_INST_0_i_49_n_0\,
      O => \pwm_out[14]_INST_0_i_16_n_0\
    );
\pwm_out[14]_INST_0_i_162\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[14]_INST_0_i_162_n_0\,
      CO(2) => \pwm_out[14]_INST_0_i_162_n_1\,
      CO(1) => \pwm_out[14]_INST_0_i_162_n_2\,
      CO(0) => \pwm_out[14]_INST_0_i_162_n_3\,
      CYINIT => '1',
      DI(3) => \pwm_out[14]_INST_0_i_204_n_0\,
      DI(2) => \pwm_out[14]_INST_0_i_205_n_0\,
      DI(1) => \pwm_out[14]_INST_0_i_206_n_0\,
      DI(0) => \pwm_out[14]_INST_0_i_207_n_0\,
      O(3 downto 0) => \NLW_pwm_out[14]_INST_0_i_162_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[14]_INST_0_i_208_n_0\,
      S(2) => \pwm_out[14]_INST_0_i_209_n_0\,
      S(1) => \pwm_out[14]_INST_0_i_210_n_0\,
      S(0) => \pwm_out[14]_INST_0_i_211_n_0\
    );
\pwm_out[14]_INST_0_i_163\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[16]_0\(1),
      I1 => period(14),
      I2 => period(15),
      I3 => \^counter_reg[16]_0\(2),
      O => \pwm_out[14]_INST_0_i_163_n_0\
    );
\pwm_out[14]_INST_0_i_164\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[12]_0\(3),
      I1 => period(12),
      I2 => period(13),
      I3 => \^counter_reg[16]_0\(0),
      O => \pwm_out[14]_INST_0_i_164_n_0\
    );
\pwm_out[14]_INST_0_i_165\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[12]_0\(1),
      I1 => period(10),
      I2 => period(11),
      I3 => \^counter_reg[12]_0\(2),
      O => \pwm_out[14]_INST_0_i_165_n_0\
    );
\pwm_out[14]_INST_0_i_166\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[8]_0\(3),
      I1 => period(8),
      I2 => period(9),
      I3 => \^counter_reg[12]_0\(0),
      O => \pwm_out[14]_INST_0_i_166_n_0\
    );
\pwm_out[14]_INST_0_i_167\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[16]_0\(1),
      I1 => period(14),
      I2 => \^counter_reg[16]_0\(2),
      I3 => period(15),
      O => \pwm_out[14]_INST_0_i_167_n_0\
    );
\pwm_out[14]_INST_0_i_168\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[12]_0\(3),
      I1 => period(12),
      I2 => \^counter_reg[16]_0\(0),
      I3 => period(13),
      O => \pwm_out[14]_INST_0_i_168_n_0\
    );
\pwm_out[14]_INST_0_i_169\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[12]_0\(1),
      I1 => period(10),
      I2 => \^counter_reg[12]_0\(2),
      I3 => period(11),
      O => \pwm_out[14]_INST_0_i_169_n_0\
    );
\pwm_out[14]_INST_0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(18),
      I1 => effective_value0(18),
      I2 => \^counter_reg[20]_0\(1),
      I3 => effective_value1,
      I4 => \pwm_out[14]_INST_0_i_50_n_0\,
      O => \pwm_out[14]_INST_0_i_17_n_0\
    );
\pwm_out[14]_INST_0_i_170\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[8]_0\(3),
      I1 => period(8),
      I2 => \^counter_reg[12]_0\(0),
      I3 => period(9),
      O => \pwm_out[14]_INST_0_i_170_n_0\
    );
\pwm_out[14]_INST_0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(16),
      I1 => effective_value0(16),
      I2 => \^counter_reg[16]_0\(3),
      I3 => effective_value1,
      I4 => \pwm_out[14]_INST_0_i_51_n_0\,
      O => \pwm_out[14]_INST_0_i_18_n_0\
    );
\pwm_out[14]_INST_0_i_183\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(4),
      I1 => O21(2),
      O => \pwm_out[14]_INST_0_i_183_n_0\
    );
\pwm_out[14]_INST_0_i_184\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(3),
      I1 => O21(1),
      O => \pwm_out[14]_INST_0_i_184_n_0\
    );
\pwm_out[14]_INST_0_i_185\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(2),
      I1 => O21(0),
      O => \pwm_out[14]_INST_0_i_185_n_0\
    );
\pwm_out[14]_INST_0_i_186\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(1),
      I1 => phase(0),
      O => \pwm_out[14]_INST_0_i_186_n_0\
    );
\pwm_out[14]_INST_0_i_187\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(1),
      I1 => phase(0),
      O => \pwm_out[14]_INST_0_i_187_n_0\
    );
\pwm_out[14]_INST_0_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[14]_INST_0_i_22_n_0\,
      CO(3 downto 1) => \NLW_pwm_out[14]_INST_0_i_19_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \pwm_out[14]_INST_0_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => counter_reg(29),
      O(3 downto 2) => \NLW_pwm_out[14]_INST_0_i_19_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^counter_reg[29]_0\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \pwm_out[14]_INST_0_i_52_n_0\,
      S(0) => \pwm_out[14]_INST_0_i_53_n_0\
    );
\pwm_out[14]_INST_0_i_190\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => phase(0),
      I1 => counter_reg(1),
      I2 => period(1),
      O => \pwm_out[14]_INST_0_i_190_n_0\
    );
\pwm_out[14]_INST_0_i_191\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(0),
      I1 => period(0),
      O => \pwm_out[14]_INST_0_i_191_n_0\
    );
\pwm_out[14]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AFF0022000A0022"
    )
        port map (
      I0 => duty_cycle(30),
      I1 => \^counter_reg[29]_0\(1),
      I2 => effective_value0(30),
      I3 => duty_cycle(31),
      I4 => effective_value1,
      I5 => effective_value0(31),
      O => \pwm_out[14]_INST_0_i_2_n_0\
    );
\pwm_out[14]_INST_0_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[14]_INST_0_i_24_n_0\,
      CO(3) => \NLW_pwm_out[14]_INST_0_i_20_CO_UNCONNECTED\(3),
      CO(2) => \pwm_out[14]_INST_0_i_20_n_1\,
      CO(1) => \pwm_out[14]_INST_0_i_20_n_2\,
      CO(0) => \pwm_out[14]_INST_0_i_20_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => \^counter_reg[29]_0\(1 downto 0),
      DI(0) => \^counter_reg[28]_0\(3),
      O(3 downto 0) => effective_value0(31 downto 28),
      S(3 downto 0) => \pwm_out[14]_INST_0_i_7_0\(3 downto 0)
    );
\pwm_out[14]_INST_0_i_204\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[8]_0\(1),
      I1 => period(6),
      I2 => period(7),
      I3 => \^counter_reg[8]_0\(2),
      O => \pwm_out[14]_INST_0_i_204_n_0\
    );
\pwm_out[14]_INST_0_i_205\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o\(2),
      I1 => period(4),
      I2 => period(5),
      I3 => \^counter_reg[8]_0\(0),
      O => \pwm_out[14]_INST_0_i_205_n_0\
    );
\pwm_out[14]_INST_0_i_206\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o\(0),
      I1 => period(2),
      I2 => period(3),
      I3 => \^o\(1),
      O => \pwm_out[14]_INST_0_i_206_n_0\
    );
\pwm_out[14]_INST_0_i_207\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"022F2F02"
    )
        port map (
      I0 => counter_reg(0),
      I1 => period(0),
      I2 => period(1),
      I3 => counter_reg(1),
      I4 => phase(0),
      O => \pwm_out[14]_INST_0_i_207_n_0\
    );
\pwm_out[14]_INST_0_i_208\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[8]_0\(1),
      I1 => period(6),
      I2 => \^counter_reg[8]_0\(2),
      I3 => period(7),
      O => \pwm_out[14]_INST_0_i_208_n_0\
    );
\pwm_out[14]_INST_0_i_209\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o\(2),
      I1 => period(4),
      I2 => \^counter_reg[8]_0\(0),
      I3 => period(5),
      O => \pwm_out[14]_INST_0_i_209_n_0\
    );
\pwm_out[14]_INST_0_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[14]_INST_0_i_58_n_0\,
      CO(3) => effective_value1,
      CO(2) => \pwm_out[14]_INST_0_i_21_n_1\,
      CO(1) => \pwm_out[14]_INST_0_i_21_n_2\,
      CO(0) => \pwm_out[14]_INST_0_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[14]_INST_0_i_82_0\(0),
      DI(2) => \pwm_out[14]_INST_0_i_60_n_0\,
      DI(1) => \pwm_out[14]_INST_0_i_61_n_0\,
      DI(0) => \pwm_out[14]_INST_0_i_62_n_0\,
      O(3 downto 0) => \NLW_pwm_out[14]_INST_0_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[14]_INST_0_i_82_1\(0),
      S(2) => \pwm_out[14]_INST_0_i_64_n_0\,
      S(1) => \pwm_out[14]_INST_0_i_65_n_0\,
      S(0) => \pwm_out[14]_INST_0_i_66_n_0\
    );
\pwm_out[14]_INST_0_i_210\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o\(0),
      I1 => period(2),
      I2 => \^o\(1),
      I3 => period(3),
      O => \pwm_out[14]_INST_0_i_210_n_0\
    );
\pwm_out[14]_INST_0_i_211\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09909009"
    )
        port map (
      I0 => counter_reg(0),
      I1 => period(0),
      I2 => counter_reg(1),
      I3 => phase(0),
      I4 => period(1),
      O => \pwm_out[14]_INST_0_i_211_n_0\
    );
\pwm_out[14]_INST_0_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[14]_INST_0_i_26_n_0\,
      CO(3) => \pwm_out[14]_INST_0_i_22_n_0\,
      CO(2) => \pwm_out[14]_INST_0_i_22_n_1\,
      CO(1) => \pwm_out[14]_INST_0_i_22_n_2\,
      CO(0) => \pwm_out[14]_INST_0_i_22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(28 downto 25),
      O(3 downto 0) => \^counter_reg[28]_0\(3 downto 0),
      S(3) => \pwm_out[14]_INST_0_i_67_n_0\,
      S(2) => \pwm_out[14]_INST_0_i_68_n_0\,
      S(1) => \pwm_out[14]_INST_0_i_69_n_0\,
      S(0) => \pwm_out[14]_INST_0_i_70_n_0\
    );
\pwm_out[14]_INST_0_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(29),
      I1 => \^counter_reg[29]_0\(0),
      I2 => effective_value1,
      O => effective_value(29)
    );
\pwm_out[14]_INST_0_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[14]_INST_0_i_40_n_0\,
      CO(3) => \pwm_out[14]_INST_0_i_24_n_0\,
      CO(2) => \pwm_out[14]_INST_0_i_24_n_1\,
      CO(1) => \pwm_out[14]_INST_0_i_24_n_2\,
      CO(0) => \pwm_out[14]_INST_0_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^counter_reg[28]_0\(2 downto 0),
      DI(0) => \^counter_reg[24]_0\(3),
      O(3 downto 0) => effective_value0(27 downto 24),
      S(3 downto 0) => \pwm_out[14]_INST_0_i_9_0\(3 downto 0)
    );
\pwm_out[14]_INST_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(27),
      I1 => \^counter_reg[28]_0\(2),
      I2 => effective_value1,
      O => effective_value(27)
    );
\pwm_out[14]_INST_0_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[14]_INST_0_i_42_n_0\,
      CO(3) => \pwm_out[14]_INST_0_i_26_n_0\,
      CO(2) => \pwm_out[14]_INST_0_i_26_n_1\,
      CO(1) => \pwm_out[14]_INST_0_i_26_n_2\,
      CO(0) => \pwm_out[14]_INST_0_i_26_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(24 downto 21),
      O(3 downto 0) => \^counter_reg[24]_0\(3 downto 0),
      S(3) => \pwm_out[14]_INST_0_i_75_n_0\,
      S(2) => \pwm_out[14]_INST_0_i_76_n_0\,
      S(1) => \pwm_out[14]_INST_0_i_77_n_0\,
      S(0) => \pwm_out[14]_INST_0_i_78_n_0\
    );
\pwm_out[14]_INST_0_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(25),
      I1 => \^counter_reg[28]_0\(0),
      I2 => effective_value1,
      O => effective_value(25)
    );
\pwm_out[14]_INST_0_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[29]_0\(0),
      I2 => effective_value0(29),
      I3 => duty_cycle(29),
      O => \pwm_out[14]_INST_0_i_28_n_0\
    );
\pwm_out[14]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[28]_0\(2),
      I2 => effective_value0(27),
      I3 => duty_cycle(27),
      O => \pwm_out[14]_INST_0_i_29_n_0\
    );
\pwm_out[14]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(28),
      I1 => effective_value1,
      I2 => \^counter_reg[28]_0\(3),
      I3 => effective_value0(28),
      I4 => effective_value(29),
      I5 => duty_cycle(29),
      O => \pwm_out[14]_INST_0_i_3_n_0\
    );
\pwm_out[14]_INST_0_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[28]_0\(0),
      I2 => effective_value0(25),
      I3 => duty_cycle(25),
      O => \pwm_out[14]_INST_0_i_30_n_0\
    );
\pwm_out[14]_INST_0_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[14]_INST_0_i_31_n_0\,
      CO(2) => \pwm_out[14]_INST_0_i_31_n_1\,
      CO(1) => \pwm_out[14]_INST_0_i_31_n_2\,
      CO(0) => \pwm_out[14]_INST_0_i_31_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[14]_INST_0_i_79_n_0\,
      DI(2) => \pwm_out[14]_INST_0_i_80_n_0\,
      DI(1) => \pwm_out[14]_INST_0_i_81_n_0\,
      DI(0) => \pwm_out[14]_INST_0_i_82_n_0\,
      O(3 downto 0) => \NLW_pwm_out[14]_INST_0_i_31_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[14]_INST_0_i_83_n_0\,
      S(2) => \pwm_out[14]_INST_0_i_84_n_0\,
      S(1) => \pwm_out[14]_INST_0_i_85_n_0\,
      S(0) => \pwm_out[14]_INST_0_i_86_n_0\
    );
\pwm_out[14]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(14),
      I1 => effective_value1,
      I2 => \^counter_reg[16]_0\(1),
      I3 => effective_value0(14),
      I4 => effective_value(15),
      I5 => duty_cycle(15),
      O => \pwm_out[14]_INST_0_i_32_n_0\
    );
\pwm_out[14]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(12),
      I1 => effective_value1,
      I2 => \^counter_reg[12]_0\(3),
      I3 => effective_value0(12),
      I4 => effective_value(13),
      I5 => duty_cycle(13),
      O => \pwm_out[14]_INST_0_i_33_n_0\
    );
\pwm_out[14]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(10),
      I1 => effective_value1,
      I2 => \^counter_reg[12]_0\(1),
      I3 => effective_value0(10),
      I4 => effective_value(11),
      I5 => duty_cycle(11),
      O => \pwm_out[14]_INST_0_i_34_n_0\
    );
\pwm_out[14]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(8),
      I1 => effective_value1,
      I2 => \^counter_reg[8]_0\(3),
      I3 => effective_value0(8),
      I4 => effective_value(9),
      I5 => duty_cycle(9),
      O => \pwm_out[14]_INST_0_i_35_n_0\
    );
\pwm_out[14]_INST_0_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(14),
      I1 => effective_value0(14),
      I2 => \^counter_reg[16]_0\(1),
      I3 => effective_value1,
      I4 => \pwm_out[14]_INST_0_i_95_n_0\,
      O => \pwm_out[14]_INST_0_i_36_n_0\
    );
\pwm_out[14]_INST_0_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(12),
      I1 => effective_value0(12),
      I2 => \^counter_reg[12]_0\(3),
      I3 => effective_value1,
      I4 => \pwm_out[14]_INST_0_i_96_n_0\,
      O => \pwm_out[14]_INST_0_i_37_n_0\
    );
\pwm_out[14]_INST_0_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(10),
      I1 => effective_value0(10),
      I2 => \^counter_reg[12]_0\(1),
      I3 => effective_value1,
      I4 => \pwm_out[14]_INST_0_i_97_n_0\,
      O => \pwm_out[14]_INST_0_i_38_n_0\
    );
\pwm_out[14]_INST_0_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(8),
      I1 => effective_value0(8),
      I2 => \^counter_reg[8]_0\(3),
      I3 => effective_value1,
      I4 => \pwm_out[14]_INST_0_i_98_n_0\,
      O => \pwm_out[14]_INST_0_i_39_n_0\
    );
\pwm_out[14]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(26),
      I1 => effective_value1,
      I2 => \^counter_reg[28]_0\(1),
      I3 => effective_value0(26),
      I4 => effective_value(27),
      I5 => duty_cycle(27),
      O => \pwm_out[14]_INST_0_i_4_n_0\
    );
\pwm_out[14]_INST_0_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[14]_INST_0_i_44_n_0\,
      CO(3) => \pwm_out[14]_INST_0_i_40_n_0\,
      CO(2) => \pwm_out[14]_INST_0_i_40_n_1\,
      CO(1) => \pwm_out[14]_INST_0_i_40_n_2\,
      CO(0) => \pwm_out[14]_INST_0_i_40_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^counter_reg[24]_0\(2 downto 0),
      DI(0) => \^counter_reg[20]_0\(3),
      O(3 downto 0) => effective_value0(23 downto 20),
      S(3 downto 0) => \pwm_out[14]_INST_0_i_16_0\(3 downto 0)
    );
\pwm_out[14]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(23),
      I1 => \^counter_reg[24]_0\(2),
      I2 => effective_value1,
      O => effective_value(23)
    );
\pwm_out[14]_INST_0_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[14]_INST_0_i_46_n_0\,
      CO(3) => \pwm_out[14]_INST_0_i_42_n_0\,
      CO(2) => \pwm_out[14]_INST_0_i_42_n_1\,
      CO(1) => \pwm_out[14]_INST_0_i_42_n_2\,
      CO(0) => \pwm_out[14]_INST_0_i_42_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(20 downto 17),
      O(3 downto 0) => \^counter_reg[20]_0\(3 downto 0),
      S(3) => \pwm_out[14]_INST_0_i_103_n_0\,
      S(2) => \pwm_out[14]_INST_0_i_104_n_0\,
      S(1) => \pwm_out[14]_INST_0_i_105_n_0\,
      S(0) => \pwm_out[14]_INST_0_i_106_n_0\
    );
\pwm_out[14]_INST_0_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(21),
      I1 => \^counter_reg[24]_0\(0),
      I2 => effective_value1,
      O => effective_value(21)
    );
\pwm_out[14]_INST_0_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[14]_INST_0_i_87_n_0\,
      CO(3) => \pwm_out[14]_INST_0_i_44_n_0\,
      CO(2) => \pwm_out[14]_INST_0_i_44_n_1\,
      CO(1) => \pwm_out[14]_INST_0_i_44_n_2\,
      CO(0) => \pwm_out[14]_INST_0_i_44_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^counter_reg[20]_0\(2 downto 0),
      DI(0) => \^counter_reg[16]_0\(3),
      O(3 downto 0) => effective_value0(19 downto 16),
      S(3 downto 0) => \pwm_out[14]_INST_0_i_18_0\(3 downto 0)
    );
\pwm_out[14]_INST_0_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(19),
      I1 => \^counter_reg[20]_0\(2),
      I2 => effective_value1,
      O => effective_value(19)
    );
\pwm_out[14]_INST_0_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[14]_INST_0_i_89_n_0\,
      CO(3) => \pwm_out[14]_INST_0_i_46_n_0\,
      CO(2) => \pwm_out[14]_INST_0_i_46_n_1\,
      CO(1) => \pwm_out[14]_INST_0_i_46_n_2\,
      CO(0) => \pwm_out[14]_INST_0_i_46_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(16 downto 13),
      O(3 downto 0) => \^counter_reg[16]_0\(3 downto 0),
      S(3) => \pwm_out[14]_INST_0_i_111_n_0\,
      S(2) => \pwm_out[14]_INST_0_i_112_n_0\,
      S(1) => \pwm_out[14]_INST_0_i_113_n_0\,
      S(0) => \pwm_out[14]_INST_0_i_114_n_0\
    );
\pwm_out[14]_INST_0_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(17),
      I1 => \^counter_reg[20]_0\(0),
      I2 => effective_value1,
      O => effective_value(17)
    );
\pwm_out[14]_INST_0_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[24]_0\(2),
      I2 => effective_value0(23),
      I3 => duty_cycle(23),
      O => \pwm_out[14]_INST_0_i_48_n_0\
    );
\pwm_out[14]_INST_0_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[24]_0\(0),
      I2 => effective_value0(21),
      I3 => duty_cycle(21),
      O => \pwm_out[14]_INST_0_i_49_n_0\
    );
\pwm_out[14]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(24),
      I1 => effective_value1,
      I2 => \^counter_reg[24]_0\(3),
      I3 => effective_value0(24),
      I4 => effective_value(25),
      I5 => duty_cycle(25),
      O => \pwm_out[14]_INST_0_i_5_n_0\
    );
\pwm_out[14]_INST_0_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[20]_0\(2),
      I2 => effective_value0(19),
      I3 => duty_cycle(19),
      O => \pwm_out[14]_INST_0_i_50_n_0\
    );
\pwm_out[14]_INST_0_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[20]_0\(0),
      I2 => effective_value0(17),
      I3 => duty_cycle(17),
      O => \pwm_out[14]_INST_0_i_51_n_0\
    );
\pwm_out[14]_INST_0_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(30),
      I1 => O21(28),
      O => \pwm_out[14]_INST_0_i_52_n_0\
    );
\pwm_out[14]_INST_0_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(29),
      I1 => O21(27),
      O => \pwm_out[14]_INST_0_i_53_n_0\
    );
\pwm_out[14]_INST_0_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[14]_INST_0_i_117_n_0\,
      CO(3) => \pwm_out[14]_INST_0_i_58_n_0\,
      CO(2) => \pwm_out[14]_INST_0_i_58_n_1\,
      CO(1) => \pwm_out[14]_INST_0_i_58_n_2\,
      CO(0) => \pwm_out[14]_INST_0_i_58_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[14]_INST_0_i_118_n_0\,
      DI(2) => \pwm_out[14]_INST_0_i_119_n_0\,
      DI(1) => \pwm_out[14]_INST_0_i_120_n_0\,
      DI(0) => \pwm_out[14]_INST_0_i_121_n_0\,
      O(3 downto 0) => \NLW_pwm_out[14]_INST_0_i_58_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[14]_INST_0_i_122_n_0\,
      S(2) => \pwm_out[14]_INST_0_i_123_n_0\,
      S(1) => \pwm_out[14]_INST_0_i_124_n_0\,
      S(0) => \pwm_out[14]_INST_0_i_125_n_0\
    );
\pwm_out[14]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9900000000A599A5"
    )
        port map (
      I0 => duty_cycle(30),
      I1 => effective_value0(30),
      I2 => \^counter_reg[29]_0\(1),
      I3 => effective_value1,
      I4 => effective_value0(31),
      I5 => duty_cycle(31),
      O => \pwm_out[14]_INST_0_i_6_n_0\
    );
\pwm_out[14]_INST_0_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[28]_0\(3),
      I1 => period(28),
      I2 => period(29),
      I3 => \^counter_reg[29]_0\(0),
      O => \pwm_out[14]_INST_0_i_60_n_0\
    );
\pwm_out[14]_INST_0_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[28]_0\(1),
      I1 => period(26),
      I2 => period(27),
      I3 => \^counter_reg[28]_0\(2),
      O => \pwm_out[14]_INST_0_i_61_n_0\
    );
\pwm_out[14]_INST_0_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[24]_0\(3),
      I1 => period(24),
      I2 => period(25),
      I3 => \^counter_reg[28]_0\(0),
      O => \pwm_out[14]_INST_0_i_62_n_0\
    );
\pwm_out[14]_INST_0_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[28]_0\(3),
      I1 => period(28),
      I2 => \^counter_reg[29]_0\(0),
      I3 => period(29),
      O => \pwm_out[14]_INST_0_i_64_n_0\
    );
\pwm_out[14]_INST_0_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[28]_0\(1),
      I1 => period(26),
      I2 => \^counter_reg[28]_0\(2),
      I3 => period(27),
      O => \pwm_out[14]_INST_0_i_65_n_0\
    );
\pwm_out[14]_INST_0_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[24]_0\(3),
      I1 => period(24),
      I2 => \^counter_reg[28]_0\(0),
      I3 => period(25),
      O => \pwm_out[14]_INST_0_i_66_n_0\
    );
\pwm_out[14]_INST_0_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(28),
      I1 => O21(26),
      O => \pwm_out[14]_INST_0_i_67_n_0\
    );
\pwm_out[14]_INST_0_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(27),
      I1 => O21(25),
      O => \pwm_out[14]_INST_0_i_68_n_0\
    );
\pwm_out[14]_INST_0_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(26),
      I1 => O21(24),
      O => \pwm_out[14]_INST_0_i_69_n_0\
    );
\pwm_out[14]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(28),
      I1 => effective_value0(28),
      I2 => \^counter_reg[28]_0\(3),
      I3 => effective_value1,
      I4 => \pwm_out[14]_INST_0_i_28_n_0\,
      O => \pwm_out[14]_INST_0_i_7_n_0\
    );
\pwm_out[14]_INST_0_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(25),
      I1 => O21(23),
      O => \pwm_out[14]_INST_0_i_70_n_0\
    );
\pwm_out[14]_INST_0_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(24),
      I1 => O21(22),
      O => \pwm_out[14]_INST_0_i_75_n_0\
    );
\pwm_out[14]_INST_0_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(23),
      I1 => O21(21),
      O => \pwm_out[14]_INST_0_i_76_n_0\
    );
\pwm_out[14]_INST_0_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(22),
      I1 => O21(20),
      O => \pwm_out[14]_INST_0_i_77_n_0\
    );
\pwm_out[14]_INST_0_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(21),
      I1 => O21(19),
      O => \pwm_out[14]_INST_0_i_78_n_0\
    );
\pwm_out[14]_INST_0_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(6),
      I1 => effective_value1,
      I2 => \^counter_reg[8]_0\(1),
      I3 => effective_value0(6),
      I4 => effective_value(7),
      I5 => duty_cycle(7),
      O => \pwm_out[14]_INST_0_i_79_n_0\
    );
\pwm_out[14]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(26),
      I1 => effective_value0(26),
      I2 => \^counter_reg[28]_0\(1),
      I3 => effective_value1,
      I4 => \pwm_out[14]_INST_0_i_29_n_0\,
      O => \pwm_out[14]_INST_0_i_8_n_0\
    );
\pwm_out[14]_INST_0_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(4),
      I1 => effective_value1,
      I2 => \^o\(2),
      I3 => effective_value0(4),
      I4 => effective_value(5),
      I5 => duty_cycle(5),
      O => \pwm_out[14]_INST_0_i_80_n_0\
    );
\pwm_out[14]_INST_0_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(2),
      I1 => effective_value1,
      I2 => \^o\(0),
      I3 => effective_value0(2),
      I4 => effective_value(3),
      I5 => duty_cycle(3),
      O => \pwm_out[14]_INST_0_i_81_n_0\
    );
\pwm_out[14]_INST_0_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(0),
      I1 => effective_value1,
      I2 => counter_reg(0),
      I3 => effective_value0(0),
      I4 => effective_value(1),
      I5 => duty_cycle(1),
      O => \pwm_out[14]_INST_0_i_82_n_0\
    );
\pwm_out[14]_INST_0_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(6),
      I1 => effective_value0(6),
      I2 => \^counter_reg[8]_0\(1),
      I3 => effective_value1,
      I4 => \pwm_out[14]_INST_0_i_135_n_0\,
      O => \pwm_out[14]_INST_0_i_83_n_0\
    );
\pwm_out[14]_INST_0_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(4),
      I1 => effective_value0(4),
      I2 => \^o\(2),
      I3 => effective_value1,
      I4 => \pwm_out[14]_INST_0_i_136_n_0\,
      O => \pwm_out[14]_INST_0_i_84_n_0\
    );
\pwm_out[14]_INST_0_i_85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(2),
      I1 => effective_value0(2),
      I2 => \^o\(0),
      I3 => effective_value1,
      I4 => \pwm_out[14]_INST_0_i_137_n_0\,
      O => \pwm_out[14]_INST_0_i_85_n_0\
    );
\pwm_out[14]_INST_0_i_86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(0),
      I1 => effective_value0(0),
      I2 => counter_reg(0),
      I3 => effective_value1,
      I4 => \pwm_out[14]_INST_0_i_138_n_0\,
      O => \pwm_out[14]_INST_0_i_86_n_0\
    );
\pwm_out[14]_INST_0_i_87\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[14]_INST_0_i_91_n_0\,
      CO(3) => \pwm_out[14]_INST_0_i_87_n_0\,
      CO(2) => \pwm_out[14]_INST_0_i_87_n_1\,
      CO(1) => \pwm_out[14]_INST_0_i_87_n_2\,
      CO(0) => \pwm_out[14]_INST_0_i_87_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^counter_reg[16]_0\(2 downto 0),
      DI(0) => \^counter_reg[12]_0\(3),
      O(3 downto 0) => effective_value0(15 downto 12),
      S(3 downto 0) => \pwm_out[14]_INST_0_i_37_0\(3 downto 0)
    );
\pwm_out[14]_INST_0_i_88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(15),
      I1 => \^counter_reg[16]_0\(2),
      I2 => effective_value1,
      O => effective_value(15)
    );
\pwm_out[14]_INST_0_i_89\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[14]_INST_0_i_93_n_0\,
      CO(3) => \pwm_out[14]_INST_0_i_89_n_0\,
      CO(2) => \pwm_out[14]_INST_0_i_89_n_1\,
      CO(1) => \pwm_out[14]_INST_0_i_89_n_2\,
      CO(0) => \pwm_out[14]_INST_0_i_89_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(12 downto 9),
      O(3 downto 0) => \^counter_reg[12]_0\(3 downto 0),
      S(3) => \pwm_out[14]_INST_0_i_143_n_0\,
      S(2) => \pwm_out[14]_INST_0_i_144_n_0\,
      S(1) => \pwm_out[14]_INST_0_i_145_n_0\,
      S(0) => \pwm_out[14]_INST_0_i_146_n_0\
    );
\pwm_out[14]_INST_0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(24),
      I1 => effective_value0(24),
      I2 => \^counter_reg[24]_0\(3),
      I3 => effective_value1,
      I4 => \pwm_out[14]_INST_0_i_30_n_0\,
      O => \pwm_out[14]_INST_0_i_9_n_0\
    );
\pwm_out[14]_INST_0_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(13),
      I1 => \^counter_reg[16]_0\(0),
      I2 => effective_value1,
      O => effective_value(13)
    );
\pwm_out[14]_INST_0_i_91\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[14]_INST_0_i_128_n_0\,
      CO(3) => \pwm_out[14]_INST_0_i_91_n_0\,
      CO(2) => \pwm_out[14]_INST_0_i_91_n_1\,
      CO(1) => \pwm_out[14]_INST_0_i_91_n_2\,
      CO(0) => \pwm_out[14]_INST_0_i_91_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^counter_reg[12]_0\(2 downto 0),
      DI(0) => \^counter_reg[8]_0\(3),
      O(3 downto 0) => effective_value0(11 downto 8),
      S(3 downto 0) => \pwm_out[14]_INST_0_i_39_0\(3 downto 0)
    );
\pwm_out[14]_INST_0_i_92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(11),
      I1 => \^counter_reg[12]_0\(2),
      I2 => effective_value1,
      O => effective_value(11)
    );
\pwm_out[14]_INST_0_i_93\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[14]_INST_0_i_130_n_0\,
      CO(3) => \pwm_out[14]_INST_0_i_93_n_0\,
      CO(2) => \pwm_out[14]_INST_0_i_93_n_1\,
      CO(1) => \pwm_out[14]_INST_0_i_93_n_2\,
      CO(0) => \pwm_out[14]_INST_0_i_93_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(8 downto 5),
      O(3 downto 0) => \^counter_reg[8]_0\(3 downto 0),
      S(3) => \pwm_out[14]_INST_0_i_151_n_0\,
      S(2) => \pwm_out[14]_INST_0_i_152_n_0\,
      S(1) => \pwm_out[14]_INST_0_i_153_n_0\,
      S(0) => \pwm_out[14]_INST_0_i_154_n_0\
    );
\pwm_out[14]_INST_0_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(9),
      I1 => \^counter_reg[12]_0\(0),
      I2 => effective_value1,
      O => effective_value(9)
    );
\pwm_out[14]_INST_0_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[16]_0\(2),
      I2 => effective_value0(15),
      I3 => duty_cycle(15),
      O => \pwm_out[14]_INST_0_i_95_n_0\
    );
\pwm_out[14]_INST_0_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[16]_0\(0),
      I2 => effective_value0(13),
      I3 => duty_cycle(13),
      O => \pwm_out[14]_INST_0_i_96_n_0\
    );
\pwm_out[14]_INST_0_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[12]_0\(2),
      I2 => effective_value0(11),
      I3 => duty_cycle(11),
      O => \pwm_out[14]_INST_0_i_97_n_0\
    );
\pwm_out[14]_INST_0_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[12]_0\(0),
      I2 => effective_value0(9),
      I3 => duty_cycle(9),
      O => \pwm_out[14]_INST_0_i_98_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sodar19_pwm_top_0_1_pwm_generator_5 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[29]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pwm_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    period : in STD_LOGIC_VECTOR ( 27 downto 0 );
    minusOp_30 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O22 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    duty_cycle : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pwm_out[15]_INST_0_i_8_0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    phase : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[15]_INST_0_i_82_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[15]_INST_0_i_82_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[15]_INST_0_i_7_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[15]_INST_0_i_7_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sodar19_pwm_top_0_1_pwm_generator_5 : entity is "pwm_generator";
end sodar19_pwm_top_0_1_pwm_generator_5;

architecture STRUCTURE of sodar19_pwm_top_0_1_pwm_generator_5 is
  signal \^o\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal clear : STD_LOGIC;
  signal \counter[0]_i_10__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_11__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_12__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_14__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_15__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_16__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_17__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_18__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_19__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_20__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_21__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_26__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_27__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_28__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_29__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_30__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_31__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_32__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_33__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_47__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_48__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_49__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_50__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_51__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_52__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_53__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_54__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_6__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_7__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_8__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_9__14_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter_reg[0]_i_13__14_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__14_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__14_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__14_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__14_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__14_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__14_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__14_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__14_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__14_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__14_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__14_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__14_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__14_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__14_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__14_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__14_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__14_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__14_n_7\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__14_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__14_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__14_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__14_n_3\ : STD_LOGIC;
  signal \^counter_reg[11]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[12]_i_1__14_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__14_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__14_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__14_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__14_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__14_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__14_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__14_n_7\ : STD_LOGIC;
  signal \^counter_reg[15]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[16]_i_1__14_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__14_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__14_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__14_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__14_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__14_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__14_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__14_n_7\ : STD_LOGIC;
  signal \^counter_reg[19]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[20]_i_1__14_n_0\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__14_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__14_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__14_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__14_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__14_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__14_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__14_n_7\ : STD_LOGIC;
  signal \^counter_reg[23]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[24]_i_1__14_n_0\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__14_n_1\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__14_n_2\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__14_n_3\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__14_n_4\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__14_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__14_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__14_n_7\ : STD_LOGIC;
  signal \^counter_reg[27]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[28]_i_1__14_n_1\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__14_n_2\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__14_n_3\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__14_n_4\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__14_n_5\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__14_n_6\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__14_n_7\ : STD_LOGIC;
  signal \^counter_reg[29]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_reg[4]_i_1__14_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__14_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__14_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__14_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__14_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__14_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__14_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__14_n_7\ : STD_LOGIC;
  signal \^counter_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[8]_i_1__14_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__14_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__14_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__14_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__14_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__14_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__14_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__14_n_7\ : STD_LOGIC;
  signal effective_value : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal effective_value0 : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal effective_value1 : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_10_n_1\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_10_n_2\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_10_n_3\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_113_n_1\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_113_n_2\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_113_n_3\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_115_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_121_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_123_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_123_n_1\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_123_n_2\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_123_n_3\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_127_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_127_n_1\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_127_n_2\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_127_n_3\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_131_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_132_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_133_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_134_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_137_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_143_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_144_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_145_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_146_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_158_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_158_n_1\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_158_n_2\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_158_n_3\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_159_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_160_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_161_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_162_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_163_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_164_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_165_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_166_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_171_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_172_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_173_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_174_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_179_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_180_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_181_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_182_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_199_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_19_n_2\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_19_n_3\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_200_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_201_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_202_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_203_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_204_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_205_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_206_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_20_n_1\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_20_n_2\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_20_n_3\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_21_n_1\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_21_n_2\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_21_n_3\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_23_n_1\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_23_n_2\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_23_n_3\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_30_n_1\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_30_n_2\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_30_n_3\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_39_n_1\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_39_n_2\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_39_n_3\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_43_n_1\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_43_n_2\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_43_n_3\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_58_n_1\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_58_n_2\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_58_n_3\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_83_n_1\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_83_n_2\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_83_n_3\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_87_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_87_n_1\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_87_n_2\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_87_n_3\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_91_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_92_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_94_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_n_1\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_n_2\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_n_3\ : STD_LOGIC;
  signal \NLW_counter_reg[0]_i_13__14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_1__14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_25__14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_3__14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[28]_i_1__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[15]_INST_0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[15]_INST_0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[15]_INST_0_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[15]_INST_0_i_113_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[15]_INST_0_i_158_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[15]_INST_0_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pwm_out[15]_INST_0_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[15]_INST_0_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[15]_INST_0_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[15]_INST_0_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[15]_INST_0_i_58_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pwm_out[15]_INST_0_i_125\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \pwm_out[15]_INST_0_i_126\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \pwm_out[15]_INST_0_i_129\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \pwm_out[15]_INST_0_i_130\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \pwm_out[15]_INST_0_i_131\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \pwm_out[15]_INST_0_i_132\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \pwm_out[15]_INST_0_i_133\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \pwm_out[15]_INST_0_i_134\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \pwm_out[15]_INST_0_i_22\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \pwm_out[15]_INST_0_i_25\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \pwm_out[15]_INST_0_i_26\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \pwm_out[15]_INST_0_i_27\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \pwm_out[15]_INST_0_i_28\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \pwm_out[15]_INST_0_i_29\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \pwm_out[15]_INST_0_i_41\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \pwm_out[15]_INST_0_i_42\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \pwm_out[15]_INST_0_i_45\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \pwm_out[15]_INST_0_i_46\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \pwm_out[15]_INST_0_i_47\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \pwm_out[15]_INST_0_i_48\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \pwm_out[15]_INST_0_i_49\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \pwm_out[15]_INST_0_i_50\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \pwm_out[15]_INST_0_i_85\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \pwm_out[15]_INST_0_i_86\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \pwm_out[15]_INST_0_i_89\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \pwm_out[15]_INST_0_i_90\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \pwm_out[15]_INST_0_i_91\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \pwm_out[15]_INST_0_i_92\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \pwm_out[15]_INST_0_i_93\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \pwm_out[15]_INST_0_i_94\ : label is "soft_lutpair93";
begin
  O(3 downto 0) <= \^o\(3 downto 0);
  \counter_reg[11]_0\(3 downto 0) <= \^counter_reg[11]_0\(3 downto 0);
  \counter_reg[15]_0\(3 downto 0) <= \^counter_reg[15]_0\(3 downto 0);
  \counter_reg[19]_0\(3 downto 0) <= \^counter_reg[19]_0\(3 downto 0);
  \counter_reg[23]_0\(3 downto 0) <= \^counter_reg[23]_0\(3 downto 0);
  \counter_reg[27]_0\(3 downto 0) <= \^counter_reg[27]_0\(3 downto 0);
  \counter_reg[29]_0\(2 downto 0) <= \^counter_reg[29]_0\(2 downto 0);
  \counter_reg[7]_0\(3 downto 0) <= \^counter_reg[7]_0\(3 downto 0);
\counter[0]_i_10__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(26),
      I1 => minusOp_30(25),
      I2 => counter_reg(27),
      I3 => minusOp_30(26),
      O => \counter[0]_i_10__14_n_0\
    );
\counter[0]_i_11__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(24),
      I1 => minusOp_30(23),
      I2 => counter_reg(25),
      I3 => minusOp_30(24),
      O => \counter[0]_i_11__14_n_0\
    );
\counter[0]_i_12__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_12__14_n_0\
    );
\counter[0]_i_14__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(22),
      I1 => minusOp_30(21),
      I2 => minusOp_30(22),
      I3 => counter_reg(23),
      O => \counter[0]_i_14__14_n_0\
    );
\counter[0]_i_15__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(20),
      I1 => minusOp_30(19),
      I2 => minusOp_30(20),
      I3 => counter_reg(21),
      O => \counter[0]_i_15__14_n_0\
    );
\counter[0]_i_16__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(18),
      I1 => minusOp_30(17),
      I2 => minusOp_30(18),
      I3 => counter_reg(19),
      O => \counter[0]_i_16__14_n_0\
    );
\counter[0]_i_17__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(16),
      I1 => minusOp_30(15),
      I2 => minusOp_30(16),
      I3 => counter_reg(17),
      O => \counter[0]_i_17__14_n_0\
    );
\counter[0]_i_18__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(22),
      I1 => minusOp_30(21),
      I2 => counter_reg(23),
      I3 => minusOp_30(22),
      O => \counter[0]_i_18__14_n_0\
    );
\counter[0]_i_19__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(20),
      I1 => minusOp_30(19),
      I2 => counter_reg(21),
      I3 => minusOp_30(20),
      O => \counter[0]_i_19__14_n_0\
    );
\counter[0]_i_20__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(18),
      I1 => minusOp_30(17),
      I2 => counter_reg(19),
      I3 => minusOp_30(18),
      O => \counter[0]_i_20__14_n_0\
    );
\counter[0]_i_21__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(16),
      I1 => minusOp_30(15),
      I2 => counter_reg(17),
      I3 => minusOp_30(16),
      O => \counter[0]_i_21__14_n_0\
    );
\counter[0]_i_26__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(14),
      I1 => minusOp_30(13),
      I2 => minusOp_30(14),
      I3 => counter_reg(15),
      O => \counter[0]_i_26__14_n_0\
    );
\counter[0]_i_27__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(12),
      I1 => minusOp_30(11),
      I2 => minusOp_30(12),
      I3 => counter_reg(13),
      O => \counter[0]_i_27__14_n_0\
    );
\counter[0]_i_28__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(10),
      I1 => minusOp_30(9),
      I2 => minusOp_30(10),
      I3 => counter_reg(11),
      O => \counter[0]_i_28__14_n_0\
    );
\counter[0]_i_29__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(8),
      I1 => minusOp_30(7),
      I2 => minusOp_30(8),
      I3 => counter_reg(9),
      O => \counter[0]_i_29__14_n_0\
    );
\counter[0]_i_30__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(14),
      I1 => minusOp_30(13),
      I2 => counter_reg(15),
      I3 => minusOp_30(14),
      O => \counter[0]_i_30__14_n_0\
    );
\counter[0]_i_31__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(12),
      I1 => minusOp_30(11),
      I2 => counter_reg(13),
      I3 => minusOp_30(12),
      O => \counter[0]_i_31__14_n_0\
    );
\counter[0]_i_32__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(10),
      I1 => minusOp_30(9),
      I2 => counter_reg(11),
      I3 => minusOp_30(10),
      O => \counter[0]_i_32__14_n_0\
    );
\counter[0]_i_33__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(8),
      I1 => minusOp_30(7),
      I2 => counter_reg(9),
      I3 => minusOp_30(8),
      O => \counter[0]_i_33__14_n_0\
    );
\counter[0]_i_47__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(6),
      I1 => minusOp_30(5),
      I2 => minusOp_30(6),
      I3 => counter_reg(7),
      O => \counter[0]_i_47__14_n_0\
    );
\counter[0]_i_48__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(4),
      I1 => minusOp_30(3),
      I2 => minusOp_30(4),
      I3 => counter_reg(5),
      O => \counter[0]_i_48__14_n_0\
    );
\counter[0]_i_49__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(2),
      I1 => minusOp_30(1),
      I2 => minusOp_30(2),
      I3 => counter_reg(3),
      O => \counter[0]_i_49__14_n_0\
    );
\counter[0]_i_4__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(30),
      I1 => minusOp_30(29),
      I2 => minusOp_30(30),
      I3 => counter_reg(31),
      O => \counter[0]_i_4__14_n_0\
    );
\counter[0]_i_50__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => period(0),
      I1 => counter_reg(0),
      I2 => minusOp_30(0),
      I3 => counter_reg(1),
      O => \counter[0]_i_50__14_n_0\
    );
\counter[0]_i_51__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(6),
      I1 => minusOp_30(5),
      I2 => counter_reg(7),
      I3 => minusOp_30(6),
      O => \counter[0]_i_51__14_n_0\
    );
\counter[0]_i_52__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(4),
      I1 => minusOp_30(3),
      I2 => counter_reg(5),
      I3 => minusOp_30(4),
      O => \counter[0]_i_52__14_n_0\
    );
\counter[0]_i_53__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(2),
      I1 => minusOp_30(1),
      I2 => counter_reg(3),
      I3 => minusOp_30(2),
      O => \counter[0]_i_53__14_n_0\
    );
\counter[0]_i_54__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => counter_reg(0),
      I1 => period(0),
      I2 => counter_reg(1),
      I3 => minusOp_30(0),
      O => \counter[0]_i_54__6_n_0\
    );
\counter[0]_i_5__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(28),
      I1 => minusOp_30(27),
      I2 => minusOp_30(28),
      I3 => counter_reg(29),
      O => \counter[0]_i_5__14_n_0\
    );
\counter[0]_i_6__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(26),
      I1 => minusOp_30(25),
      I2 => minusOp_30(26),
      I3 => counter_reg(27),
      O => \counter[0]_i_6__14_n_0\
    );
\counter[0]_i_7__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(24),
      I1 => minusOp_30(23),
      I2 => minusOp_30(24),
      I3 => counter_reg(25),
      O => \counter[0]_i_7__14_n_0\
    );
\counter[0]_i_8__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(30),
      I1 => minusOp_30(29),
      I2 => counter_reg(31),
      I3 => minusOp_30(30),
      O => \counter[0]_i_8__14_n_0\
    );
\counter[0]_i_9__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(28),
      I1 => minusOp_30(27),
      I2 => counter_reg(29),
      I3 => minusOp_30(28),
      O => \counter[0]_i_9__14_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__14_n_7\,
      Q => counter_reg(0),
      R => clear
    );
\counter_reg[0]_i_13__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_25__14_n_0\,
      CO(3) => \counter_reg[0]_i_13__14_n_0\,
      CO(2) => \counter_reg[0]_i_13__14_n_1\,
      CO(1) => \counter_reg[0]_i_13__14_n_2\,
      CO(0) => \counter_reg[0]_i_13__14_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_26__14_n_0\,
      DI(2) => \counter[0]_i_27__14_n_0\,
      DI(1) => \counter[0]_i_28__14_n_0\,
      DI(0) => \counter[0]_i_29__14_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_13__14_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_30__14_n_0\,
      S(2) => \counter[0]_i_31__14_n_0\,
      S(1) => \counter[0]_i_32__14_n_0\,
      S(0) => \counter[0]_i_33__14_n_0\
    );
\counter_reg[0]_i_1__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_3__14_n_0\,
      CO(3) => clear,
      CO(2) => \counter_reg[0]_i_1__14_n_1\,
      CO(1) => \counter_reg[0]_i_1__14_n_2\,
      CO(0) => \counter_reg[0]_i_1__14_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_4__14_n_0\,
      DI(2) => \counter[0]_i_5__14_n_0\,
      DI(1) => \counter[0]_i_6__14_n_0\,
      DI(0) => \counter[0]_i_7__14_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_1__14_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_8__14_n_0\,
      S(2) => \counter[0]_i_9__14_n_0\,
      S(1) => \counter[0]_i_10__14_n_0\,
      S(0) => \counter[0]_i_11__14_n_0\
    );
\counter_reg[0]_i_25__14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_25__14_n_0\,
      CO(2) => \counter_reg[0]_i_25__14_n_1\,
      CO(1) => \counter_reg[0]_i_25__14_n_2\,
      CO(0) => \counter_reg[0]_i_25__14_n_3\,
      CYINIT => '1',
      DI(3) => \counter[0]_i_47__14_n_0\,
      DI(2) => \counter[0]_i_48__14_n_0\,
      DI(1) => \counter[0]_i_49__14_n_0\,
      DI(0) => \counter[0]_i_50__14_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_25__14_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_51__14_n_0\,
      S(2) => \counter[0]_i_52__14_n_0\,
      S(1) => \counter[0]_i_53__14_n_0\,
      S(0) => \counter[0]_i_54__6_n_0\
    );
\counter_reg[0]_i_2__14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_2__14_n_0\,
      CO(2) => \counter_reg[0]_i_2__14_n_1\,
      CO(1) => \counter_reg[0]_i_2__14_n_2\,
      CO(0) => \counter_reg[0]_i_2__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_reg[0]_i_2__14_n_4\,
      O(2) => \counter_reg[0]_i_2__14_n_5\,
      O(1) => \counter_reg[0]_i_2__14_n_6\,
      O(0) => \counter_reg[0]_i_2__14_n_7\,
      S(3 downto 1) => counter_reg(3 downto 1),
      S(0) => \counter[0]_i_12__14_n_0\
    );
\counter_reg[0]_i_3__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_13__14_n_0\,
      CO(3) => \counter_reg[0]_i_3__14_n_0\,
      CO(2) => \counter_reg[0]_i_3__14_n_1\,
      CO(1) => \counter_reg[0]_i_3__14_n_2\,
      CO(0) => \counter_reg[0]_i_3__14_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_14__14_n_0\,
      DI(2) => \counter[0]_i_15__14_n_0\,
      DI(1) => \counter[0]_i_16__14_n_0\,
      DI(0) => \counter[0]_i_17__14_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_3__14_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_18__14_n_0\,
      S(2) => \counter[0]_i_19__14_n_0\,
      S(1) => \counter[0]_i_20__14_n_0\,
      S(0) => \counter[0]_i_21__14_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__14_n_5\,
      Q => counter_reg(10),
      R => clear
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__14_n_4\,
      Q => counter_reg(11),
      R => clear
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__14_n_7\,
      Q => counter_reg(12),
      R => clear
    );
\counter_reg[12]_i_1__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1__14_n_0\,
      CO(3) => \counter_reg[12]_i_1__14_n_0\,
      CO(2) => \counter_reg[12]_i_1__14_n_1\,
      CO(1) => \counter_reg[12]_i_1__14_n_2\,
      CO(0) => \counter_reg[12]_i_1__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_1__14_n_4\,
      O(2) => \counter_reg[12]_i_1__14_n_5\,
      O(1) => \counter_reg[12]_i_1__14_n_6\,
      O(0) => \counter_reg[12]_i_1__14_n_7\,
      S(3 downto 0) => counter_reg(15 downto 12)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__14_n_6\,
      Q => counter_reg(13),
      R => clear
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__14_n_5\,
      Q => counter_reg(14),
      R => clear
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__14_n_4\,
      Q => counter_reg(15),
      R => clear
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__14_n_7\,
      Q => counter_reg(16),
      R => clear
    );
\counter_reg[16]_i_1__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_1__14_n_0\,
      CO(3) => \counter_reg[16]_i_1__14_n_0\,
      CO(2) => \counter_reg[16]_i_1__14_n_1\,
      CO(1) => \counter_reg[16]_i_1__14_n_2\,
      CO(0) => \counter_reg[16]_i_1__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_1__14_n_4\,
      O(2) => \counter_reg[16]_i_1__14_n_5\,
      O(1) => \counter_reg[16]_i_1__14_n_6\,
      O(0) => \counter_reg[16]_i_1__14_n_7\,
      S(3 downto 0) => counter_reg(19 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__14_n_6\,
      Q => counter_reg(17),
      R => clear
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__14_n_5\,
      Q => counter_reg(18),
      R => clear
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__14_n_4\,
      Q => counter_reg(19),
      R => clear
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__14_n_6\,
      Q => counter_reg(1),
      R => clear
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__14_n_7\,
      Q => counter_reg(20),
      R => clear
    );
\counter_reg[20]_i_1__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_1__14_n_0\,
      CO(3) => \counter_reg[20]_i_1__14_n_0\,
      CO(2) => \counter_reg[20]_i_1__14_n_1\,
      CO(1) => \counter_reg[20]_i_1__14_n_2\,
      CO(0) => \counter_reg[20]_i_1__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_1__14_n_4\,
      O(2) => \counter_reg[20]_i_1__14_n_5\,
      O(1) => \counter_reg[20]_i_1__14_n_6\,
      O(0) => \counter_reg[20]_i_1__14_n_7\,
      S(3 downto 0) => counter_reg(23 downto 20)
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__14_n_6\,
      Q => counter_reg(21),
      R => clear
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__14_n_5\,
      Q => counter_reg(22),
      R => clear
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__14_n_4\,
      Q => counter_reg(23),
      R => clear
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__14_n_7\,
      Q => counter_reg(24),
      R => clear
    );
\counter_reg[24]_i_1__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[20]_i_1__14_n_0\,
      CO(3) => \counter_reg[24]_i_1__14_n_0\,
      CO(2) => \counter_reg[24]_i_1__14_n_1\,
      CO(1) => \counter_reg[24]_i_1__14_n_2\,
      CO(0) => \counter_reg[24]_i_1__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[24]_i_1__14_n_4\,
      O(2) => \counter_reg[24]_i_1__14_n_5\,
      O(1) => \counter_reg[24]_i_1__14_n_6\,
      O(0) => \counter_reg[24]_i_1__14_n_7\,
      S(3 downto 0) => counter_reg(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__14_n_6\,
      Q => counter_reg(25),
      R => clear
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__14_n_5\,
      Q => counter_reg(26),
      R => clear
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__14_n_4\,
      Q => counter_reg(27),
      R => clear
    );
\counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__14_n_7\,
      Q => counter_reg(28),
      R => clear
    );
\counter_reg[28]_i_1__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[24]_i_1__14_n_0\,
      CO(3) => \NLW_counter_reg[28]_i_1__14_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[28]_i_1__14_n_1\,
      CO(1) => \counter_reg[28]_i_1__14_n_2\,
      CO(0) => \counter_reg[28]_i_1__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[28]_i_1__14_n_4\,
      O(2) => \counter_reg[28]_i_1__14_n_5\,
      O(1) => \counter_reg[28]_i_1__14_n_6\,
      O(0) => \counter_reg[28]_i_1__14_n_7\,
      S(3 downto 0) => counter_reg(31 downto 28)
    );
\counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__14_n_6\,
      Q => counter_reg(29),
      R => clear
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__14_n_5\,
      Q => counter_reg(2),
      R => clear
    );
\counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__14_n_5\,
      Q => counter_reg(30),
      R => clear
    );
\counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__14_n_4\,
      Q => counter_reg(31),
      R => clear
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__14_n_4\,
      Q => counter_reg(3),
      R => clear
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__14_n_7\,
      Q => counter_reg(4),
      R => clear
    );
\counter_reg[4]_i_1__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_2__14_n_0\,
      CO(3) => \counter_reg[4]_i_1__14_n_0\,
      CO(2) => \counter_reg[4]_i_1__14_n_1\,
      CO(1) => \counter_reg[4]_i_1__14_n_2\,
      CO(0) => \counter_reg[4]_i_1__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_1__14_n_4\,
      O(2) => \counter_reg[4]_i_1__14_n_5\,
      O(1) => \counter_reg[4]_i_1__14_n_6\,
      O(0) => \counter_reg[4]_i_1__14_n_7\,
      S(3 downto 0) => counter_reg(7 downto 4)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__14_n_6\,
      Q => counter_reg(5),
      R => clear
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__14_n_5\,
      Q => counter_reg(6),
      R => clear
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__14_n_4\,
      Q => counter_reg(7),
      R => clear
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__14_n_7\,
      Q => counter_reg(8),
      R => clear
    );
\counter_reg[8]_i_1__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1__14_n_0\,
      CO(3) => \counter_reg[8]_i_1__14_n_0\,
      CO(2) => \counter_reg[8]_i_1__14_n_1\,
      CO(1) => \counter_reg[8]_i_1__14_n_2\,
      CO(0) => \counter_reg[8]_i_1__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_1__14_n_4\,
      O(2) => \counter_reg[8]_i_1__14_n_5\,
      O(1) => \counter_reg[8]_i_1__14_n_6\,
      O(0) => \counter_reg[8]_i_1__14_n_7\,
      S(3 downto 0) => counter_reg(11 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__14_n_6\,
      Q => counter_reg(9),
      R => clear
    );
\pwm_out[15]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[15]_INST_0_i_1_n_0\,
      CO(3) => pwm_out(0),
      CO(2) => \pwm_out[15]_INST_0_n_1\,
      CO(1) => \pwm_out[15]_INST_0_n_2\,
      CO(0) => \pwm_out[15]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[15]_INST_0_i_2_n_0\,
      DI(2) => \pwm_out[15]_INST_0_i_3_n_0\,
      DI(1) => \pwm_out[15]_INST_0_i_4_n_0\,
      DI(0) => \pwm_out[15]_INST_0_i_5_n_0\,
      O(3 downto 0) => \NLW_pwm_out[15]_INST_0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[15]_INST_0_i_6_n_0\,
      S(2) => \pwm_out[15]_INST_0_i_7_n_0\,
      S(1) => \pwm_out[15]_INST_0_i_8_n_0\,
      S(0) => \pwm_out[15]_INST_0_i_9_n_0\
    );
\pwm_out[15]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[15]_INST_0_i_10_n_0\,
      CO(3) => \pwm_out[15]_INST_0_i_1_n_0\,
      CO(2) => \pwm_out[15]_INST_0_i_1_n_1\,
      CO(1) => \pwm_out[15]_INST_0_i_1_n_2\,
      CO(0) => \pwm_out[15]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[15]_INST_0_i_11_n_0\,
      DI(2) => \pwm_out[15]_INST_0_i_12_n_0\,
      DI(1) => \pwm_out[15]_INST_0_i_13_n_0\,
      DI(0) => \pwm_out[15]_INST_0_i_14_n_0\,
      O(3 downto 0) => \NLW_pwm_out[15]_INST_0_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[15]_INST_0_i_15_n_0\,
      S(2) => \pwm_out[15]_INST_0_i_16_n_0\,
      S(1) => \pwm_out[15]_INST_0_i_17_n_0\,
      S(0) => \pwm_out[15]_INST_0_i_18_n_0\
    );
\pwm_out[15]_INST_0_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[15]_INST_0_i_30_n_0\,
      CO(3) => \pwm_out[15]_INST_0_i_10_n_0\,
      CO(2) => \pwm_out[15]_INST_0_i_10_n_1\,
      CO(1) => \pwm_out[15]_INST_0_i_10_n_2\,
      CO(0) => \pwm_out[15]_INST_0_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[15]_INST_0_i_31_n_0\,
      DI(2) => \pwm_out[15]_INST_0_i_32_n_0\,
      DI(1) => \pwm_out[15]_INST_0_i_33_n_0\,
      DI(0) => \pwm_out[15]_INST_0_i_34_n_0\,
      O(3 downto 0) => \NLW_pwm_out[15]_INST_0_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[15]_INST_0_i_35_n_0\,
      S(2) => \pwm_out[15]_INST_0_i_36_n_0\,
      S(1) => \pwm_out[15]_INST_0_i_37_n_0\,
      S(0) => \pwm_out[15]_INST_0_i_38_n_0\
    );
\pwm_out[15]_INST_0_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(19),
      I1 => O22(18),
      O => \pwm_out[15]_INST_0_i_103_n_0\
    );
\pwm_out[15]_INST_0_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(18),
      I1 => O22(17),
      O => \pwm_out[15]_INST_0_i_104_n_0\
    );
\pwm_out[15]_INST_0_i_105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(17),
      I1 => O22(16),
      O => \pwm_out[15]_INST_0_i_105_n_0\
    );
\pwm_out[15]_INST_0_i_106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(16),
      I1 => O22(15),
      O => \pwm_out[15]_INST_0_i_106_n_0\
    );
\pwm_out[15]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(22),
      I1 => effective_value1,
      I2 => \^counter_reg[23]_0\(2),
      I3 => \pwm_out[15]_INST_0_i_8_0\(22),
      I4 => effective_value(23),
      I5 => duty_cycle(23),
      O => \pwm_out[15]_INST_0_i_11_n_0\
    );
\pwm_out[15]_INST_0_i_113\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[15]_INST_0_i_158_n_0\,
      CO(3) => \pwm_out[15]_INST_0_i_113_n_0\,
      CO(2) => \pwm_out[15]_INST_0_i_113_n_1\,
      CO(1) => \pwm_out[15]_INST_0_i_113_n_2\,
      CO(0) => \pwm_out[15]_INST_0_i_113_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[15]_INST_0_i_159_n_0\,
      DI(2) => \pwm_out[15]_INST_0_i_160_n_0\,
      DI(1) => \pwm_out[15]_INST_0_i_161_n_0\,
      DI(0) => \pwm_out[15]_INST_0_i_162_n_0\,
      O(3 downto 0) => \NLW_pwm_out[15]_INST_0_i_113_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[15]_INST_0_i_163_n_0\,
      S(2) => \pwm_out[15]_INST_0_i_164_n_0\,
      S(1) => \pwm_out[15]_INST_0_i_165_n_0\,
      S(0) => \pwm_out[15]_INST_0_i_166_n_0\
    );
\pwm_out[15]_INST_0_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[23]_0\(2),
      I1 => period(22),
      I2 => period(23),
      I3 => \^counter_reg[23]_0\(3),
      O => \pwm_out[15]_INST_0_i_114_n_0\
    );
\pwm_out[15]_INST_0_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[23]_0\(0),
      I1 => period(20),
      I2 => period(21),
      I3 => \^counter_reg[23]_0\(1),
      O => \pwm_out[15]_INST_0_i_115_n_0\
    );
\pwm_out[15]_INST_0_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[19]_0\(2),
      I1 => period(18),
      I2 => period(19),
      I3 => \^counter_reg[19]_0\(3),
      O => \pwm_out[15]_INST_0_i_116_n_0\
    );
\pwm_out[15]_INST_0_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[19]_0\(0),
      I1 => period(16),
      I2 => period(17),
      I3 => \^counter_reg[19]_0\(1),
      O => \pwm_out[15]_INST_0_i_117_n_0\
    );
\pwm_out[15]_INST_0_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[23]_0\(2),
      I1 => period(22),
      I2 => \^counter_reg[23]_0\(3),
      I3 => period(23),
      O => \pwm_out[15]_INST_0_i_118_n_0\
    );
\pwm_out[15]_INST_0_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[23]_0\(0),
      I1 => period(20),
      I2 => \^counter_reg[23]_0\(1),
      I3 => period(21),
      O => \pwm_out[15]_INST_0_i_119_n_0\
    );
\pwm_out[15]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(20),
      I1 => effective_value1,
      I2 => \^counter_reg[23]_0\(0),
      I3 => \pwm_out[15]_INST_0_i_8_0\(20),
      I4 => effective_value(21),
      I5 => duty_cycle(21),
      O => \pwm_out[15]_INST_0_i_12_n_0\
    );
\pwm_out[15]_INST_0_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[19]_0\(2),
      I1 => period(18),
      I2 => \^counter_reg[19]_0\(3),
      I3 => period(19),
      O => \pwm_out[15]_INST_0_i_120_n_0\
    );
\pwm_out[15]_INST_0_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[19]_0\(0),
      I1 => period(16),
      I2 => \^counter_reg[19]_0\(1),
      I3 => period(17),
      O => \pwm_out[15]_INST_0_i_121_n_0\
    );
\pwm_out[15]_INST_0_i_123\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[15]_INST_0_i_127_n_0\,
      CO(3) => \pwm_out[15]_INST_0_i_123_n_0\,
      CO(2) => \pwm_out[15]_INST_0_i_123_n_1\,
      CO(1) => \pwm_out[15]_INST_0_i_123_n_2\,
      CO(0) => \pwm_out[15]_INST_0_i_123_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(7 downto 4),
      O(3 downto 0) => \^counter_reg[7]_0\(3 downto 0),
      S(3) => \pwm_out[15]_INST_0_i_171_n_0\,
      S(2) => \pwm_out[15]_INST_0_i_172_n_0\,
      S(1) => \pwm_out[15]_INST_0_i_173_n_0\,
      S(0) => \pwm_out[15]_INST_0_i_174_n_0\
    );
\pwm_out[15]_INST_0_i_125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[15]_INST_0_i_8_0\(7),
      I1 => \^counter_reg[7]_0\(3),
      I2 => effective_value1,
      O => effective_value(7)
    );
\pwm_out[15]_INST_0_i_126\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[15]_INST_0_i_8_0\(5),
      I1 => \^counter_reg[7]_0\(1),
      I2 => effective_value1,
      O => effective_value(5)
    );
\pwm_out[15]_INST_0_i_127\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[15]_INST_0_i_127_n_0\,
      CO(2) => \pwm_out[15]_INST_0_i_127_n_1\,
      CO(1) => \pwm_out[15]_INST_0_i_127_n_2\,
      CO(0) => \pwm_out[15]_INST_0_i_127_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(3 downto 0),
      O(3 downto 0) => \^o\(3 downto 0),
      S(3) => \pwm_out[15]_INST_0_i_179_n_0\,
      S(2) => \pwm_out[15]_INST_0_i_180_n_0\,
      S(1) => \pwm_out[15]_INST_0_i_181_n_0\,
      S(0) => \pwm_out[15]_INST_0_i_182_n_0\
    );
\pwm_out[15]_INST_0_i_129\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[15]_INST_0_i_8_0\(3),
      I1 => \^o\(3),
      I2 => effective_value1,
      O => effective_value(3)
    );
\pwm_out[15]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(18),
      I1 => effective_value1,
      I2 => \^counter_reg[19]_0\(2),
      I3 => \pwm_out[15]_INST_0_i_8_0\(18),
      I4 => effective_value(19),
      I5 => duty_cycle(19),
      O => \pwm_out[15]_INST_0_i_13_n_0\
    );
\pwm_out[15]_INST_0_i_130\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[15]_INST_0_i_8_0\(1),
      I1 => \^o\(1),
      I2 => effective_value1,
      O => effective_value(1)
    );
\pwm_out[15]_INST_0_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[7]_0\(3),
      I2 => \pwm_out[15]_INST_0_i_8_0\(7),
      I3 => duty_cycle(7),
      O => \pwm_out[15]_INST_0_i_131_n_0\
    );
\pwm_out[15]_INST_0_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[7]_0\(1),
      I2 => \pwm_out[15]_INST_0_i_8_0\(5),
      I3 => duty_cycle(5),
      O => \pwm_out[15]_INST_0_i_132_n_0\
    );
\pwm_out[15]_INST_0_i_133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^o\(3),
      I2 => \pwm_out[15]_INST_0_i_8_0\(3),
      I3 => duty_cycle(3),
      O => \pwm_out[15]_INST_0_i_133_n_0\
    );
\pwm_out[15]_INST_0_i_134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^o\(1),
      I2 => \pwm_out[15]_INST_0_i_8_0\(1),
      I3 => duty_cycle(1),
      O => \pwm_out[15]_INST_0_i_134_n_0\
    );
\pwm_out[15]_INST_0_i_135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(15),
      I1 => O22(14),
      O => \pwm_out[15]_INST_0_i_135_n_0\
    );
\pwm_out[15]_INST_0_i_136\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(14),
      I1 => O22(13),
      O => \pwm_out[15]_INST_0_i_136_n_0\
    );
\pwm_out[15]_INST_0_i_137\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(13),
      I1 => O22(12),
      O => \pwm_out[15]_INST_0_i_137_n_0\
    );
\pwm_out[15]_INST_0_i_138\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(12),
      I1 => O22(11),
      O => \pwm_out[15]_INST_0_i_138_n_0\
    );
\pwm_out[15]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(16),
      I1 => effective_value1,
      I2 => \^counter_reg[19]_0\(0),
      I3 => \pwm_out[15]_INST_0_i_8_0\(16),
      I4 => effective_value(17),
      I5 => duty_cycle(17),
      O => \pwm_out[15]_INST_0_i_14_n_0\
    );
\pwm_out[15]_INST_0_i_143\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(11),
      I1 => O22(10),
      O => \pwm_out[15]_INST_0_i_143_n_0\
    );
\pwm_out[15]_INST_0_i_144\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(10),
      I1 => O22(9),
      O => \pwm_out[15]_INST_0_i_144_n_0\
    );
\pwm_out[15]_INST_0_i_145\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(9),
      I1 => O22(8),
      O => \pwm_out[15]_INST_0_i_145_n_0\
    );
\pwm_out[15]_INST_0_i_146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(8),
      I1 => O22(7),
      O => \pwm_out[15]_INST_0_i_146_n_0\
    );
\pwm_out[15]_INST_0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(22),
      I1 => \pwm_out[15]_INST_0_i_8_0\(22),
      I2 => \^counter_reg[23]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[15]_INST_0_i_47_n_0\,
      O => \pwm_out[15]_INST_0_i_15_n_0\
    );
\pwm_out[15]_INST_0_i_158\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[15]_INST_0_i_158_n_0\,
      CO(2) => \pwm_out[15]_INST_0_i_158_n_1\,
      CO(1) => \pwm_out[15]_INST_0_i_158_n_2\,
      CO(0) => \pwm_out[15]_INST_0_i_158_n_3\,
      CYINIT => '1',
      DI(3) => \pwm_out[15]_INST_0_i_199_n_0\,
      DI(2) => \pwm_out[15]_INST_0_i_200_n_0\,
      DI(1) => \pwm_out[15]_INST_0_i_201_n_0\,
      DI(0) => \pwm_out[15]_INST_0_i_202_n_0\,
      O(3 downto 0) => \NLW_pwm_out[15]_INST_0_i_158_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[15]_INST_0_i_203_n_0\,
      S(2) => \pwm_out[15]_INST_0_i_204_n_0\,
      S(1) => \pwm_out[15]_INST_0_i_205_n_0\,
      S(0) => \pwm_out[15]_INST_0_i_206_n_0\
    );
\pwm_out[15]_INST_0_i_159\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[15]_0\(2),
      I1 => period(14),
      I2 => period(15),
      I3 => \^counter_reg[15]_0\(3),
      O => \pwm_out[15]_INST_0_i_159_n_0\
    );
\pwm_out[15]_INST_0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(20),
      I1 => \pwm_out[15]_INST_0_i_8_0\(20),
      I2 => \^counter_reg[23]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[15]_INST_0_i_48_n_0\,
      O => \pwm_out[15]_INST_0_i_16_n_0\
    );
\pwm_out[15]_INST_0_i_160\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[15]_0\(0),
      I1 => period(12),
      I2 => period(13),
      I3 => \^counter_reg[15]_0\(1),
      O => \pwm_out[15]_INST_0_i_160_n_0\
    );
\pwm_out[15]_INST_0_i_161\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[11]_0\(2),
      I1 => period(10),
      I2 => period(11),
      I3 => \^counter_reg[11]_0\(3),
      O => \pwm_out[15]_INST_0_i_161_n_0\
    );
\pwm_out[15]_INST_0_i_162\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[11]_0\(0),
      I1 => period(8),
      I2 => period(9),
      I3 => \^counter_reg[11]_0\(1),
      O => \pwm_out[15]_INST_0_i_162_n_0\
    );
\pwm_out[15]_INST_0_i_163\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[15]_0\(2),
      I1 => period(14),
      I2 => \^counter_reg[15]_0\(3),
      I3 => period(15),
      O => \pwm_out[15]_INST_0_i_163_n_0\
    );
\pwm_out[15]_INST_0_i_164\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[15]_0\(0),
      I1 => period(12),
      I2 => \^counter_reg[15]_0\(1),
      I3 => period(13),
      O => \pwm_out[15]_INST_0_i_164_n_0\
    );
\pwm_out[15]_INST_0_i_165\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[11]_0\(2),
      I1 => period(10),
      I2 => \^counter_reg[11]_0\(3),
      I3 => period(11),
      O => \pwm_out[15]_INST_0_i_165_n_0\
    );
\pwm_out[15]_INST_0_i_166\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[11]_0\(0),
      I1 => period(8),
      I2 => \^counter_reg[11]_0\(1),
      I3 => period(9),
      O => \pwm_out[15]_INST_0_i_166_n_0\
    );
\pwm_out[15]_INST_0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(18),
      I1 => \pwm_out[15]_INST_0_i_8_0\(18),
      I2 => \^counter_reg[19]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[15]_INST_0_i_49_n_0\,
      O => \pwm_out[15]_INST_0_i_17_n_0\
    );
\pwm_out[15]_INST_0_i_171\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(7),
      I1 => O22(6),
      O => \pwm_out[15]_INST_0_i_171_n_0\
    );
\pwm_out[15]_INST_0_i_172\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(6),
      I1 => O22(5),
      O => \pwm_out[15]_INST_0_i_172_n_0\
    );
\pwm_out[15]_INST_0_i_173\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(5),
      I1 => O22(4),
      O => \pwm_out[15]_INST_0_i_173_n_0\
    );
\pwm_out[15]_INST_0_i_174\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(4),
      I1 => O22(3),
      O => \pwm_out[15]_INST_0_i_174_n_0\
    );
\pwm_out[15]_INST_0_i_179\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(3),
      I1 => O22(2),
      O => \pwm_out[15]_INST_0_i_179_n_0\
    );
\pwm_out[15]_INST_0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(16),
      I1 => \pwm_out[15]_INST_0_i_8_0\(16),
      I2 => \^counter_reg[19]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[15]_INST_0_i_50_n_0\,
      O => \pwm_out[15]_INST_0_i_18_n_0\
    );
\pwm_out[15]_INST_0_i_180\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(2),
      I1 => O22(1),
      O => \pwm_out[15]_INST_0_i_180_n_0\
    );
\pwm_out[15]_INST_0_i_181\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(1),
      I1 => O22(0),
      O => \pwm_out[15]_INST_0_i_181_n_0\
    );
\pwm_out[15]_INST_0_i_182\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(0),
      I1 => phase(0),
      O => \pwm_out[15]_INST_0_i_182_n_0\
    );
\pwm_out[15]_INST_0_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[15]_INST_0_i_23_n_0\,
      CO(3 downto 2) => \NLW_pwm_out[15]_INST_0_i_19_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pwm_out[15]_INST_0_i_19_n_2\,
      CO(0) => \pwm_out[15]_INST_0_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => counter_reg(29 downto 28),
      O(3) => \NLW_pwm_out[15]_INST_0_i_19_O_UNCONNECTED\(3),
      O(2 downto 0) => \^counter_reg[29]_0\(2 downto 0),
      S(3) => '0',
      S(2) => \pwm_out[15]_INST_0_i_51_n_0\,
      S(1) => \pwm_out[15]_INST_0_i_52_n_0\,
      S(0) => \pwm_out[15]_INST_0_i_53_n_0\
    );
\pwm_out[15]_INST_0_i_199\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => period(6),
      I2 => period(7),
      I3 => \^counter_reg[7]_0\(3),
      O => \pwm_out[15]_INST_0_i_199_n_0\
    );
\pwm_out[15]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AFF0022000A0022"
    )
        port map (
      I0 => duty_cycle(30),
      I1 => \^counter_reg[29]_0\(2),
      I2 => effective_value0(30),
      I3 => duty_cycle(31),
      I4 => effective_value1,
      I5 => effective_value0(31),
      O => \pwm_out[15]_INST_0_i_2_n_0\
    );
\pwm_out[15]_INST_0_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[15]_INST_0_i_7_0\(0),
      CO(3) => \NLW_pwm_out[15]_INST_0_i_20_CO_UNCONNECTED\(3),
      CO(2) => \pwm_out[15]_INST_0_i_20_n_1\,
      CO(1) => \pwm_out[15]_INST_0_i_20_n_2\,
      CO(0) => \pwm_out[15]_INST_0_i_20_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^counter_reg[29]_0\(2 downto 0),
      O(3 downto 0) => effective_value0(31 downto 28),
      S(3 downto 0) => \pwm_out[15]_INST_0_i_7_1\(3 downto 0)
    );
\pwm_out[15]_INST_0_i_200\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[7]_0\(0),
      I1 => period(4),
      I2 => period(5),
      I3 => \^counter_reg[7]_0\(1),
      O => \pwm_out[15]_INST_0_i_200_n_0\
    );
\pwm_out[15]_INST_0_i_201\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o\(2),
      I1 => period(2),
      I2 => period(3),
      I3 => \^o\(3),
      O => \pwm_out[15]_INST_0_i_201_n_0\
    );
\pwm_out[15]_INST_0_i_202\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o\(0),
      I1 => period(0),
      I2 => period(1),
      I3 => \^o\(1),
      O => \pwm_out[15]_INST_0_i_202_n_0\
    );
\pwm_out[15]_INST_0_i_203\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => period(6),
      I2 => \^counter_reg[7]_0\(3),
      I3 => period(7),
      O => \pwm_out[15]_INST_0_i_203_n_0\
    );
\pwm_out[15]_INST_0_i_204\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[7]_0\(0),
      I1 => period(4),
      I2 => \^counter_reg[7]_0\(1),
      I3 => period(5),
      O => \pwm_out[15]_INST_0_i_204_n_0\
    );
\pwm_out[15]_INST_0_i_205\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o\(2),
      I1 => period(2),
      I2 => \^o\(3),
      I3 => period(3),
      O => \pwm_out[15]_INST_0_i_205_n_0\
    );
\pwm_out[15]_INST_0_i_206\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o\(0),
      I1 => period(0),
      I2 => \^o\(1),
      I3 => period(1),
      O => \pwm_out[15]_INST_0_i_206_n_0\
    );
\pwm_out[15]_INST_0_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[15]_INST_0_i_58_n_0\,
      CO(3) => effective_value1,
      CO(2) => \pwm_out[15]_INST_0_i_21_n_1\,
      CO(1) => \pwm_out[15]_INST_0_i_21_n_2\,
      CO(0) => \pwm_out[15]_INST_0_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \pwm_out[15]_INST_0_i_82_0\(1 downto 0),
      DI(1) => \pwm_out[15]_INST_0_i_61_n_0\,
      DI(0) => \pwm_out[15]_INST_0_i_62_n_0\,
      O(3 downto 0) => \NLW_pwm_out[15]_INST_0_i_21_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \pwm_out[15]_INST_0_i_82_1\(1 downto 0),
      S(1) => \pwm_out[15]_INST_0_i_65_n_0\,
      S(0) => \pwm_out[15]_INST_0_i_66_n_0\
    );
\pwm_out[15]_INST_0_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(29),
      I1 => \^counter_reg[29]_0\(1),
      I2 => effective_value1,
      O => effective_value(29)
    );
\pwm_out[15]_INST_0_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[15]_INST_0_i_39_n_0\,
      CO(3) => \pwm_out[15]_INST_0_i_23_n_0\,
      CO(2) => \pwm_out[15]_INST_0_i_23_n_1\,
      CO(1) => \pwm_out[15]_INST_0_i_23_n_2\,
      CO(0) => \pwm_out[15]_INST_0_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(27 downto 24),
      O(3 downto 0) => \^counter_reg[27]_0\(3 downto 0),
      S(3) => \pwm_out[15]_INST_0_i_67_n_0\,
      S(2) => \pwm_out[15]_INST_0_i_68_n_0\,
      S(1) => \pwm_out[15]_INST_0_i_69_n_0\,
      S(0) => \pwm_out[15]_INST_0_i_70_n_0\
    );
\pwm_out[15]_INST_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[15]_INST_0_i_8_0\(27),
      I1 => \^counter_reg[27]_0\(3),
      I2 => effective_value1,
      O => effective_value(27)
    );
\pwm_out[15]_INST_0_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[15]_INST_0_i_8_0\(25),
      I1 => \^counter_reg[27]_0\(1),
      I2 => effective_value1,
      O => effective_value(25)
    );
\pwm_out[15]_INST_0_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[29]_0\(1),
      I2 => effective_value0(29),
      I3 => duty_cycle(29),
      O => \pwm_out[15]_INST_0_i_27_n_0\
    );
\pwm_out[15]_INST_0_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[27]_0\(3),
      I2 => \pwm_out[15]_INST_0_i_8_0\(27),
      I3 => duty_cycle(27),
      O => \pwm_out[15]_INST_0_i_28_n_0\
    );
\pwm_out[15]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[27]_0\(1),
      I2 => \pwm_out[15]_INST_0_i_8_0\(25),
      I3 => duty_cycle(25),
      O => \pwm_out[15]_INST_0_i_29_n_0\
    );
\pwm_out[15]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(28),
      I1 => effective_value1,
      I2 => \^counter_reg[29]_0\(0),
      I3 => effective_value0(28),
      I4 => effective_value(29),
      I5 => duty_cycle(29),
      O => \pwm_out[15]_INST_0_i_3_n_0\
    );
\pwm_out[15]_INST_0_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[15]_INST_0_i_30_n_0\,
      CO(2) => \pwm_out[15]_INST_0_i_30_n_1\,
      CO(1) => \pwm_out[15]_INST_0_i_30_n_2\,
      CO(0) => \pwm_out[15]_INST_0_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[15]_INST_0_i_75_n_0\,
      DI(2) => \pwm_out[15]_INST_0_i_76_n_0\,
      DI(1) => \pwm_out[15]_INST_0_i_77_n_0\,
      DI(0) => \pwm_out[15]_INST_0_i_78_n_0\,
      O(3 downto 0) => \NLW_pwm_out[15]_INST_0_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[15]_INST_0_i_79_n_0\,
      S(2) => \pwm_out[15]_INST_0_i_80_n_0\,
      S(1) => \pwm_out[15]_INST_0_i_81_n_0\,
      S(0) => \pwm_out[15]_INST_0_i_82_n_0\
    );
\pwm_out[15]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(14),
      I1 => effective_value1,
      I2 => \^counter_reg[15]_0\(2),
      I3 => \pwm_out[15]_INST_0_i_8_0\(14),
      I4 => effective_value(15),
      I5 => duty_cycle(15),
      O => \pwm_out[15]_INST_0_i_31_n_0\
    );
\pwm_out[15]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(12),
      I1 => effective_value1,
      I2 => \^counter_reg[15]_0\(0),
      I3 => \pwm_out[15]_INST_0_i_8_0\(12),
      I4 => effective_value(13),
      I5 => duty_cycle(13),
      O => \pwm_out[15]_INST_0_i_32_n_0\
    );
\pwm_out[15]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(10),
      I1 => effective_value1,
      I2 => \^counter_reg[11]_0\(2),
      I3 => \pwm_out[15]_INST_0_i_8_0\(10),
      I4 => effective_value(11),
      I5 => duty_cycle(11),
      O => \pwm_out[15]_INST_0_i_33_n_0\
    );
\pwm_out[15]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(8),
      I1 => effective_value1,
      I2 => \^counter_reg[11]_0\(0),
      I3 => \pwm_out[15]_INST_0_i_8_0\(8),
      I4 => effective_value(9),
      I5 => duty_cycle(9),
      O => \pwm_out[15]_INST_0_i_34_n_0\
    );
\pwm_out[15]_INST_0_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(14),
      I1 => \pwm_out[15]_INST_0_i_8_0\(14),
      I2 => \^counter_reg[15]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[15]_INST_0_i_91_n_0\,
      O => \pwm_out[15]_INST_0_i_35_n_0\
    );
\pwm_out[15]_INST_0_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(12),
      I1 => \pwm_out[15]_INST_0_i_8_0\(12),
      I2 => \^counter_reg[15]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[15]_INST_0_i_92_n_0\,
      O => \pwm_out[15]_INST_0_i_36_n_0\
    );
\pwm_out[15]_INST_0_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(10),
      I1 => \pwm_out[15]_INST_0_i_8_0\(10),
      I2 => \^counter_reg[11]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[15]_INST_0_i_93_n_0\,
      O => \pwm_out[15]_INST_0_i_37_n_0\
    );
\pwm_out[15]_INST_0_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(8),
      I1 => \pwm_out[15]_INST_0_i_8_0\(8),
      I2 => \^counter_reg[11]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[15]_INST_0_i_94_n_0\,
      O => \pwm_out[15]_INST_0_i_38_n_0\
    );
\pwm_out[15]_INST_0_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[15]_INST_0_i_43_n_0\,
      CO(3) => \pwm_out[15]_INST_0_i_39_n_0\,
      CO(2) => \pwm_out[15]_INST_0_i_39_n_1\,
      CO(1) => \pwm_out[15]_INST_0_i_39_n_2\,
      CO(0) => \pwm_out[15]_INST_0_i_39_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(23 downto 20),
      O(3 downto 0) => \^counter_reg[23]_0\(3 downto 0),
      S(3) => \pwm_out[15]_INST_0_i_95_n_0\,
      S(2) => \pwm_out[15]_INST_0_i_96_n_0\,
      S(1) => \pwm_out[15]_INST_0_i_97_n_0\,
      S(0) => \pwm_out[15]_INST_0_i_98_n_0\
    );
\pwm_out[15]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(26),
      I1 => effective_value1,
      I2 => \^counter_reg[27]_0\(2),
      I3 => \pwm_out[15]_INST_0_i_8_0\(26),
      I4 => effective_value(27),
      I5 => duty_cycle(27),
      O => \pwm_out[15]_INST_0_i_4_n_0\
    );
\pwm_out[15]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[15]_INST_0_i_8_0\(23),
      I1 => \^counter_reg[23]_0\(3),
      I2 => effective_value1,
      O => effective_value(23)
    );
\pwm_out[15]_INST_0_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[15]_INST_0_i_8_0\(21),
      I1 => \^counter_reg[23]_0\(1),
      I2 => effective_value1,
      O => effective_value(21)
    );
\pwm_out[15]_INST_0_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[15]_INST_0_i_83_n_0\,
      CO(3) => \pwm_out[15]_INST_0_i_43_n_0\,
      CO(2) => \pwm_out[15]_INST_0_i_43_n_1\,
      CO(1) => \pwm_out[15]_INST_0_i_43_n_2\,
      CO(0) => \pwm_out[15]_INST_0_i_43_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(19 downto 16),
      O(3 downto 0) => \^counter_reg[19]_0\(3 downto 0),
      S(3) => \pwm_out[15]_INST_0_i_103_n_0\,
      S(2) => \pwm_out[15]_INST_0_i_104_n_0\,
      S(1) => \pwm_out[15]_INST_0_i_105_n_0\,
      S(0) => \pwm_out[15]_INST_0_i_106_n_0\
    );
\pwm_out[15]_INST_0_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[15]_INST_0_i_8_0\(19),
      I1 => \^counter_reg[19]_0\(3),
      I2 => effective_value1,
      O => effective_value(19)
    );
\pwm_out[15]_INST_0_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[15]_INST_0_i_8_0\(17),
      I1 => \^counter_reg[19]_0\(1),
      I2 => effective_value1,
      O => effective_value(17)
    );
\pwm_out[15]_INST_0_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[23]_0\(3),
      I2 => \pwm_out[15]_INST_0_i_8_0\(23),
      I3 => duty_cycle(23),
      O => \pwm_out[15]_INST_0_i_47_n_0\
    );
\pwm_out[15]_INST_0_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[23]_0\(1),
      I2 => \pwm_out[15]_INST_0_i_8_0\(21),
      I3 => duty_cycle(21),
      O => \pwm_out[15]_INST_0_i_48_n_0\
    );
\pwm_out[15]_INST_0_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[19]_0\(3),
      I2 => \pwm_out[15]_INST_0_i_8_0\(19),
      I3 => duty_cycle(19),
      O => \pwm_out[15]_INST_0_i_49_n_0\
    );
\pwm_out[15]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(24),
      I1 => effective_value1,
      I2 => \^counter_reg[27]_0\(0),
      I3 => \pwm_out[15]_INST_0_i_8_0\(24),
      I4 => effective_value(25),
      I5 => duty_cycle(25),
      O => \pwm_out[15]_INST_0_i_5_n_0\
    );
\pwm_out[15]_INST_0_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[19]_0\(1),
      I2 => \pwm_out[15]_INST_0_i_8_0\(17),
      I3 => duty_cycle(17),
      O => \pwm_out[15]_INST_0_i_50_n_0\
    );
\pwm_out[15]_INST_0_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(30),
      I1 => O22(29),
      O => \pwm_out[15]_INST_0_i_51_n_0\
    );
\pwm_out[15]_INST_0_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(29),
      I1 => O22(28),
      O => \pwm_out[15]_INST_0_i_52_n_0\
    );
\pwm_out[15]_INST_0_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(28),
      I1 => O22(27),
      O => \pwm_out[15]_INST_0_i_53_n_0\
    );
\pwm_out[15]_INST_0_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[15]_INST_0_i_113_n_0\,
      CO(3) => \pwm_out[15]_INST_0_i_58_n_0\,
      CO(2) => \pwm_out[15]_INST_0_i_58_n_1\,
      CO(1) => \pwm_out[15]_INST_0_i_58_n_2\,
      CO(0) => \pwm_out[15]_INST_0_i_58_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[15]_INST_0_i_114_n_0\,
      DI(2) => \pwm_out[15]_INST_0_i_115_n_0\,
      DI(1) => \pwm_out[15]_INST_0_i_116_n_0\,
      DI(0) => \pwm_out[15]_INST_0_i_117_n_0\,
      O(3 downto 0) => \NLW_pwm_out[15]_INST_0_i_58_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[15]_INST_0_i_118_n_0\,
      S(2) => \pwm_out[15]_INST_0_i_119_n_0\,
      S(1) => \pwm_out[15]_INST_0_i_120_n_0\,
      S(0) => \pwm_out[15]_INST_0_i_121_n_0\
    );
\pwm_out[15]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9900000000A599A5"
    )
        port map (
      I0 => duty_cycle(30),
      I1 => effective_value0(30),
      I2 => \^counter_reg[29]_0\(2),
      I3 => effective_value1,
      I4 => effective_value0(31),
      I5 => duty_cycle(31),
      O => \pwm_out[15]_INST_0_i_6_n_0\
    );
\pwm_out[15]_INST_0_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[27]_0\(2),
      I1 => period(26),
      I2 => period(27),
      I3 => \^counter_reg[27]_0\(3),
      O => \pwm_out[15]_INST_0_i_61_n_0\
    );
\pwm_out[15]_INST_0_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[27]_0\(0),
      I1 => period(24),
      I2 => period(25),
      I3 => \^counter_reg[27]_0\(1),
      O => \pwm_out[15]_INST_0_i_62_n_0\
    );
\pwm_out[15]_INST_0_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[27]_0\(2),
      I1 => period(26),
      I2 => \^counter_reg[27]_0\(3),
      I3 => period(27),
      O => \pwm_out[15]_INST_0_i_65_n_0\
    );
\pwm_out[15]_INST_0_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[27]_0\(0),
      I1 => period(24),
      I2 => \^counter_reg[27]_0\(1),
      I3 => period(25),
      O => \pwm_out[15]_INST_0_i_66_n_0\
    );
\pwm_out[15]_INST_0_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(27),
      I1 => O22(26),
      O => \pwm_out[15]_INST_0_i_67_n_0\
    );
\pwm_out[15]_INST_0_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(26),
      I1 => O22(25),
      O => \pwm_out[15]_INST_0_i_68_n_0\
    );
\pwm_out[15]_INST_0_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(25),
      I1 => O22(24),
      O => \pwm_out[15]_INST_0_i_69_n_0\
    );
\pwm_out[15]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(28),
      I1 => effective_value0(28),
      I2 => \^counter_reg[29]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[15]_INST_0_i_27_n_0\,
      O => \pwm_out[15]_INST_0_i_7_n_0\
    );
\pwm_out[15]_INST_0_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(24),
      I1 => O22(23),
      O => \pwm_out[15]_INST_0_i_70_n_0\
    );
\pwm_out[15]_INST_0_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(6),
      I1 => effective_value1,
      I2 => \^counter_reg[7]_0\(2),
      I3 => \pwm_out[15]_INST_0_i_8_0\(6),
      I4 => effective_value(7),
      I5 => duty_cycle(7),
      O => \pwm_out[15]_INST_0_i_75_n_0\
    );
\pwm_out[15]_INST_0_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(4),
      I1 => effective_value1,
      I2 => \^counter_reg[7]_0\(0),
      I3 => \pwm_out[15]_INST_0_i_8_0\(4),
      I4 => effective_value(5),
      I5 => duty_cycle(5),
      O => \pwm_out[15]_INST_0_i_76_n_0\
    );
\pwm_out[15]_INST_0_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(2),
      I1 => effective_value1,
      I2 => \^o\(2),
      I3 => \pwm_out[15]_INST_0_i_8_0\(2),
      I4 => effective_value(3),
      I5 => duty_cycle(3),
      O => \pwm_out[15]_INST_0_i_77_n_0\
    );
\pwm_out[15]_INST_0_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(0),
      I1 => effective_value1,
      I2 => \^o\(0),
      I3 => \pwm_out[15]_INST_0_i_8_0\(0),
      I4 => effective_value(1),
      I5 => duty_cycle(1),
      O => \pwm_out[15]_INST_0_i_78_n_0\
    );
\pwm_out[15]_INST_0_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(6),
      I1 => \pwm_out[15]_INST_0_i_8_0\(6),
      I2 => \^counter_reg[7]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[15]_INST_0_i_131_n_0\,
      O => \pwm_out[15]_INST_0_i_79_n_0\
    );
\pwm_out[15]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(26),
      I1 => \pwm_out[15]_INST_0_i_8_0\(26),
      I2 => \^counter_reg[27]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[15]_INST_0_i_28_n_0\,
      O => \pwm_out[15]_INST_0_i_8_n_0\
    );
\pwm_out[15]_INST_0_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(4),
      I1 => \pwm_out[15]_INST_0_i_8_0\(4),
      I2 => \^counter_reg[7]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[15]_INST_0_i_132_n_0\,
      O => \pwm_out[15]_INST_0_i_80_n_0\
    );
\pwm_out[15]_INST_0_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(2),
      I1 => \pwm_out[15]_INST_0_i_8_0\(2),
      I2 => \^o\(2),
      I3 => effective_value1,
      I4 => \pwm_out[15]_INST_0_i_133_n_0\,
      O => \pwm_out[15]_INST_0_i_81_n_0\
    );
\pwm_out[15]_INST_0_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(0),
      I1 => \pwm_out[15]_INST_0_i_8_0\(0),
      I2 => \^o\(0),
      I3 => effective_value1,
      I4 => \pwm_out[15]_INST_0_i_134_n_0\,
      O => \pwm_out[15]_INST_0_i_82_n_0\
    );
\pwm_out[15]_INST_0_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[15]_INST_0_i_87_n_0\,
      CO(3) => \pwm_out[15]_INST_0_i_83_n_0\,
      CO(2) => \pwm_out[15]_INST_0_i_83_n_1\,
      CO(1) => \pwm_out[15]_INST_0_i_83_n_2\,
      CO(0) => \pwm_out[15]_INST_0_i_83_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(15 downto 12),
      O(3 downto 0) => \^counter_reg[15]_0\(3 downto 0),
      S(3) => \pwm_out[15]_INST_0_i_135_n_0\,
      S(2) => \pwm_out[15]_INST_0_i_136_n_0\,
      S(1) => \pwm_out[15]_INST_0_i_137_n_0\,
      S(0) => \pwm_out[15]_INST_0_i_138_n_0\
    );
\pwm_out[15]_INST_0_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[15]_INST_0_i_8_0\(15),
      I1 => \^counter_reg[15]_0\(3),
      I2 => effective_value1,
      O => effective_value(15)
    );
\pwm_out[15]_INST_0_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[15]_INST_0_i_8_0\(13),
      I1 => \^counter_reg[15]_0\(1),
      I2 => effective_value1,
      O => effective_value(13)
    );
\pwm_out[15]_INST_0_i_87\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[15]_INST_0_i_123_n_0\,
      CO(3) => \pwm_out[15]_INST_0_i_87_n_0\,
      CO(2) => \pwm_out[15]_INST_0_i_87_n_1\,
      CO(1) => \pwm_out[15]_INST_0_i_87_n_2\,
      CO(0) => \pwm_out[15]_INST_0_i_87_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(11 downto 8),
      O(3 downto 0) => \^counter_reg[11]_0\(3 downto 0),
      S(3) => \pwm_out[15]_INST_0_i_143_n_0\,
      S(2) => \pwm_out[15]_INST_0_i_144_n_0\,
      S(1) => \pwm_out[15]_INST_0_i_145_n_0\,
      S(0) => \pwm_out[15]_INST_0_i_146_n_0\
    );
\pwm_out[15]_INST_0_i_89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[15]_INST_0_i_8_0\(11),
      I1 => \^counter_reg[11]_0\(3),
      I2 => effective_value1,
      O => effective_value(11)
    );
\pwm_out[15]_INST_0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(24),
      I1 => \pwm_out[15]_INST_0_i_8_0\(24),
      I2 => \^counter_reg[27]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[15]_INST_0_i_29_n_0\,
      O => \pwm_out[15]_INST_0_i_9_n_0\
    );
\pwm_out[15]_INST_0_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[15]_INST_0_i_8_0\(9),
      I1 => \^counter_reg[11]_0\(1),
      I2 => effective_value1,
      O => effective_value(9)
    );
\pwm_out[15]_INST_0_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[15]_0\(3),
      I2 => \pwm_out[15]_INST_0_i_8_0\(15),
      I3 => duty_cycle(15),
      O => \pwm_out[15]_INST_0_i_91_n_0\
    );
\pwm_out[15]_INST_0_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[15]_0\(1),
      I2 => \pwm_out[15]_INST_0_i_8_0\(13),
      I3 => duty_cycle(13),
      O => \pwm_out[15]_INST_0_i_92_n_0\
    );
\pwm_out[15]_INST_0_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[11]_0\(3),
      I2 => \pwm_out[15]_INST_0_i_8_0\(11),
      I3 => duty_cycle(11),
      O => \pwm_out[15]_INST_0_i_93_n_0\
    );
\pwm_out[15]_INST_0_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[11]_0\(1),
      I2 => \pwm_out[15]_INST_0_i_8_0\(9),
      I3 => duty_cycle(9),
      O => \pwm_out[15]_INST_0_i_94_n_0\
    );
\pwm_out[15]_INST_0_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(23),
      I1 => O22(22),
      O => \pwm_out[15]_INST_0_i_95_n_0\
    );
\pwm_out[15]_INST_0_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(22),
      I1 => O22(21),
      O => \pwm_out[15]_INST_0_i_96_n_0\
    );
\pwm_out[15]_INST_0_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(21),
      I1 => O22(20),
      O => \pwm_out[15]_INST_0_i_97_n_0\
    );
\pwm_out[15]_INST_0_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(20),
      I1 => O22(19),
      O => \pwm_out[15]_INST_0_i_98_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sodar19_pwm_top_0_1_pwm_generator_6 is
  port (
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[29]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pwm_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    phase : in STD_LOGIC_VECTOR ( 26 downto 0 );
    period : in STD_LOGIC_VECTOR ( 27 downto 0 );
    duty_cycle : in STD_LOGIC_VECTOR ( 31 downto 0 );
    minusOp_31 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \pwm_out[16]_INST_0_i_76_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[16]_INST_0_i_76_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[16]_INST_0_i_80_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pwm_out[16]_INST_0_i_38_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[16]_INST_0_i_36_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[16]_INST_0_i_18_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[16]_INST_0_i_16_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[16]_INST_0_i_9_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[16]_INST_0_i_7_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sodar19_pwm_top_0_1_pwm_generator_6 : entity is "pwm_generator";
end sodar19_pwm_top_0_1_pwm_generator_6;

architecture STRUCTURE of sodar19_pwm_top_0_1_pwm_generator_6 is
  signal \^o\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal clear : STD_LOGIC;
  signal \counter[0]_i_10__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_11__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_12__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_14__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_15__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_16__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_17__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_18__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_19__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_20__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_21__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_26__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_27__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_28__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_29__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_30__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_31__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_32__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_33__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_47__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_48__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_49__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_50__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_51__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_52__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_53__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_54__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_6__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_7__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_8__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_9__15_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter_reg[0]_i_13__15_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__15_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__15_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__15_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__15_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__15_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__15_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__15_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__15_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__15_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__15_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__15_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__15_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__15_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__15_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__15_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__15_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__15_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__15_n_7\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__15_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__15_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__15_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__15_n_3\ : STD_LOGIC;
  signal \^counter_reg[11]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[12]_i_1__15_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__15_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__15_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__15_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__15_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__15_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__15_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__15_n_7\ : STD_LOGIC;
  signal \^counter_reg[15]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[16]_i_1__15_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__15_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__15_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__15_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__15_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__15_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__15_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__15_n_7\ : STD_LOGIC;
  signal \^counter_reg[19]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[20]_i_1__15_n_0\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__15_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__15_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__15_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__15_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__15_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__15_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__15_n_7\ : STD_LOGIC;
  signal \^counter_reg[23]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[24]_i_1__15_n_0\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__15_n_1\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__15_n_2\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__15_n_3\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__15_n_4\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__15_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__15_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__15_n_7\ : STD_LOGIC;
  signal \^counter_reg[27]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[28]_i_1__15_n_1\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__15_n_2\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__15_n_3\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__15_n_4\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__15_n_5\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__15_n_6\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__15_n_7\ : STD_LOGIC;
  signal \^counter_reg[29]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_reg[4]_i_1__15_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__15_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__15_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__15_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__15_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__15_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__15_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__15_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__15_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__15_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__15_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__15_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__15_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__15_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__15_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__15_n_7\ : STD_LOGIC;
  signal effective_value : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal effective_value0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal effective_value1 : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_10_n_1\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_10_n_2\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_10_n_3\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_111_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_111_n_1\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_111_n_2\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_111_n_3\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_115_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_120_n_1\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_120_n_2\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_120_n_3\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_121_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_121_n_1\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_121_n_2\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_121_n_3\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_124_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_124_n_1\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_124_n_2\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_124_n_3\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_127_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_128_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_129_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_130_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_131_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_132_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_133_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_134_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_141_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_142_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_147_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_147_n_1\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_147_n_2\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_147_n_3\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_148_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_149_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_150_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_151_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_152_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_153_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_154_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_155_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_156_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_157_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_158_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_159_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_160_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_164_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_165_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_166_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_167_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_168_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_169_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_170_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_171_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_172_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_173_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_174_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_175_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_176_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_19_n_2\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_19_n_3\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_20_n_1\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_20_n_2\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_20_n_3\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_21_n_1\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_21_n_2\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_21_n_3\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_23_n_1\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_23_n_2\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_23_n_3\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_24_n_1\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_24_n_2\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_24_n_3\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_30_n_1\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_30_n_2\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_30_n_3\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_39_n_1\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_39_n_2\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_39_n_3\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_40_n_1\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_40_n_2\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_40_n_3\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_43_n_1\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_43_n_2\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_43_n_3\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_44_n_1\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_44_n_2\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_44_n_3\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_58_n_1\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_58_n_2\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_58_n_3\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_83_n_1\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_83_n_2\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_83_n_3\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_84_n_1\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_84_n_2\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_84_n_3\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_87_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_87_n_1\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_87_n_2\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_87_n_3\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_88_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_88_n_1\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_88_n_2\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_88_n_3\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_91_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_92_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_94_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_n_1\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_n_2\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_n_3\ : STD_LOGIC;
  signal \NLW_counter_reg[0]_i_13__15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_1__15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_25__15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_3__15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[28]_i_1__15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[16]_INST_0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[16]_INST_0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[16]_INST_0_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[16]_INST_0_i_111_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[16]_INST_0_i_120_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_pwm_out[16]_INST_0_i_147_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[16]_INST_0_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pwm_out[16]_INST_0_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[16]_INST_0_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[16]_INST_0_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[16]_INST_0_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[16]_INST_0_i_58_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pwm_out[16]_INST_0_i_122\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \pwm_out[16]_INST_0_i_125\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \pwm_out[16]_INST_0_i_126\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \pwm_out[16]_INST_0_i_127\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \pwm_out[16]_INST_0_i_129\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \pwm_out[16]_INST_0_i_130\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \pwm_out[16]_INST_0_i_22\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \pwm_out[16]_INST_0_i_25\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \pwm_out[16]_INST_0_i_26\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \pwm_out[16]_INST_0_i_27\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \pwm_out[16]_INST_0_i_28\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \pwm_out[16]_INST_0_i_29\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \pwm_out[16]_INST_0_i_41\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \pwm_out[16]_INST_0_i_42\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \pwm_out[16]_INST_0_i_45\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \pwm_out[16]_INST_0_i_46\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \pwm_out[16]_INST_0_i_47\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \pwm_out[16]_INST_0_i_48\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \pwm_out[16]_INST_0_i_49\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \pwm_out[16]_INST_0_i_50\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \pwm_out[16]_INST_0_i_85\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \pwm_out[16]_INST_0_i_86\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \pwm_out[16]_INST_0_i_89\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \pwm_out[16]_INST_0_i_90\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \pwm_out[16]_INST_0_i_91\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \pwm_out[16]_INST_0_i_92\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \pwm_out[16]_INST_0_i_93\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \pwm_out[16]_INST_0_i_94\ : label is "soft_lutpair107";
begin
  O(2 downto 0) <= \^o\(2 downto 0);
  \counter_reg[11]_0\(3 downto 0) <= \^counter_reg[11]_0\(3 downto 0);
  \counter_reg[15]_0\(3 downto 0) <= \^counter_reg[15]_0\(3 downto 0);
  \counter_reg[19]_0\(3 downto 0) <= \^counter_reg[19]_0\(3 downto 0);
  \counter_reg[23]_0\(3 downto 0) <= \^counter_reg[23]_0\(3 downto 0);
  \counter_reg[27]_0\(3 downto 0) <= \^counter_reg[27]_0\(3 downto 0);
  \counter_reg[29]_0\(2 downto 0) <= \^counter_reg[29]_0\(2 downto 0);
\counter[0]_i_10__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(26),
      I1 => minusOp_31(25),
      I2 => counter_reg(27),
      I3 => minusOp_31(26),
      O => \counter[0]_i_10__15_n_0\
    );
\counter[0]_i_11__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(24),
      I1 => minusOp_31(23),
      I2 => counter_reg(25),
      I3 => minusOp_31(24),
      O => \counter[0]_i_11__15_n_0\
    );
\counter[0]_i_12__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_12__15_n_0\
    );
\counter[0]_i_14__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(22),
      I1 => minusOp_31(21),
      I2 => minusOp_31(22),
      I3 => counter_reg(23),
      O => \counter[0]_i_14__15_n_0\
    );
\counter[0]_i_15__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(20),
      I1 => minusOp_31(19),
      I2 => minusOp_31(20),
      I3 => counter_reg(21),
      O => \counter[0]_i_15__15_n_0\
    );
\counter[0]_i_16__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(18),
      I1 => minusOp_31(17),
      I2 => minusOp_31(18),
      I3 => counter_reg(19),
      O => \counter[0]_i_16__15_n_0\
    );
\counter[0]_i_17__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(16),
      I1 => minusOp_31(15),
      I2 => minusOp_31(16),
      I3 => counter_reg(17),
      O => \counter[0]_i_17__15_n_0\
    );
\counter[0]_i_18__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(22),
      I1 => minusOp_31(21),
      I2 => counter_reg(23),
      I3 => minusOp_31(22),
      O => \counter[0]_i_18__15_n_0\
    );
\counter[0]_i_19__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(20),
      I1 => minusOp_31(19),
      I2 => counter_reg(21),
      I3 => minusOp_31(20),
      O => \counter[0]_i_19__15_n_0\
    );
\counter[0]_i_20__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(18),
      I1 => minusOp_31(17),
      I2 => counter_reg(19),
      I3 => minusOp_31(18),
      O => \counter[0]_i_20__15_n_0\
    );
\counter[0]_i_21__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(16),
      I1 => minusOp_31(15),
      I2 => counter_reg(17),
      I3 => minusOp_31(16),
      O => \counter[0]_i_21__15_n_0\
    );
\counter[0]_i_26__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(14),
      I1 => minusOp_31(13),
      I2 => minusOp_31(14),
      I3 => counter_reg(15),
      O => \counter[0]_i_26__15_n_0\
    );
\counter[0]_i_27__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(12),
      I1 => minusOp_31(11),
      I2 => minusOp_31(12),
      I3 => counter_reg(13),
      O => \counter[0]_i_27__15_n_0\
    );
\counter[0]_i_28__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(10),
      I1 => minusOp_31(9),
      I2 => minusOp_31(10),
      I3 => counter_reg(11),
      O => \counter[0]_i_28__15_n_0\
    );
\counter[0]_i_29__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(8),
      I1 => minusOp_31(7),
      I2 => minusOp_31(8),
      I3 => counter_reg(9),
      O => \counter[0]_i_29__15_n_0\
    );
\counter[0]_i_30__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(14),
      I1 => minusOp_31(13),
      I2 => counter_reg(15),
      I3 => minusOp_31(14),
      O => \counter[0]_i_30__15_n_0\
    );
\counter[0]_i_31__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(12),
      I1 => minusOp_31(11),
      I2 => counter_reg(13),
      I3 => minusOp_31(12),
      O => \counter[0]_i_31__15_n_0\
    );
\counter[0]_i_32__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(10),
      I1 => minusOp_31(9),
      I2 => counter_reg(11),
      I3 => minusOp_31(10),
      O => \counter[0]_i_32__15_n_0\
    );
\counter[0]_i_33__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(8),
      I1 => minusOp_31(7),
      I2 => counter_reg(9),
      I3 => minusOp_31(8),
      O => \counter[0]_i_33__15_n_0\
    );
\counter[0]_i_47__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(6),
      I1 => minusOp_31(5),
      I2 => minusOp_31(6),
      I3 => counter_reg(7),
      O => \counter[0]_i_47__15_n_0\
    );
\counter[0]_i_48__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(4),
      I1 => minusOp_31(3),
      I2 => minusOp_31(4),
      I3 => counter_reg(5),
      O => \counter[0]_i_48__15_n_0\
    );
\counter[0]_i_49__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(2),
      I1 => minusOp_31(1),
      I2 => minusOp_31(2),
      I3 => counter_reg(3),
      O => \counter[0]_i_49__15_n_0\
    );
\counter[0]_i_4__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(30),
      I1 => minusOp_31(29),
      I2 => minusOp_31(30),
      I3 => counter_reg(31),
      O => \counter[0]_i_4__15_n_0\
    );
\counter[0]_i_50__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => period(0),
      I1 => counter_reg(0),
      I2 => minusOp_31(0),
      I3 => counter_reg(1),
      O => \counter[0]_i_50__15_n_0\
    );
\counter[0]_i_51__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(6),
      I1 => minusOp_31(5),
      I2 => counter_reg(7),
      I3 => minusOp_31(6),
      O => \counter[0]_i_51__15_n_0\
    );
\counter[0]_i_52__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(4),
      I1 => minusOp_31(3),
      I2 => counter_reg(5),
      I3 => minusOp_31(4),
      O => \counter[0]_i_52__15_n_0\
    );
\counter[0]_i_53__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(2),
      I1 => minusOp_31(1),
      I2 => counter_reg(3),
      I3 => minusOp_31(2),
      O => \counter[0]_i_53__15_n_0\
    );
\counter[0]_i_54__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => counter_reg(1),
      I1 => minusOp_31(0),
      I2 => period(0),
      I3 => counter_reg(0),
      O => \counter[0]_i_54__16_n_0\
    );
\counter[0]_i_5__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(28),
      I1 => minusOp_31(27),
      I2 => minusOp_31(28),
      I3 => counter_reg(29),
      O => \counter[0]_i_5__15_n_0\
    );
\counter[0]_i_6__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(26),
      I1 => minusOp_31(25),
      I2 => minusOp_31(26),
      I3 => counter_reg(27),
      O => \counter[0]_i_6__15_n_0\
    );
\counter[0]_i_7__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(24),
      I1 => minusOp_31(23),
      I2 => minusOp_31(24),
      I3 => counter_reg(25),
      O => \counter[0]_i_7__15_n_0\
    );
\counter[0]_i_8__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(30),
      I1 => minusOp_31(29),
      I2 => counter_reg(31),
      I3 => minusOp_31(30),
      O => \counter[0]_i_8__15_n_0\
    );
\counter[0]_i_9__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(28),
      I1 => minusOp_31(27),
      I2 => counter_reg(29),
      I3 => minusOp_31(28),
      O => \counter[0]_i_9__15_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__15_n_7\,
      Q => counter_reg(0),
      R => clear
    );
\counter_reg[0]_i_13__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_25__15_n_0\,
      CO(3) => \counter_reg[0]_i_13__15_n_0\,
      CO(2) => \counter_reg[0]_i_13__15_n_1\,
      CO(1) => \counter_reg[0]_i_13__15_n_2\,
      CO(0) => \counter_reg[0]_i_13__15_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_26__15_n_0\,
      DI(2) => \counter[0]_i_27__15_n_0\,
      DI(1) => \counter[0]_i_28__15_n_0\,
      DI(0) => \counter[0]_i_29__15_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_13__15_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_30__15_n_0\,
      S(2) => \counter[0]_i_31__15_n_0\,
      S(1) => \counter[0]_i_32__15_n_0\,
      S(0) => \counter[0]_i_33__15_n_0\
    );
\counter_reg[0]_i_1__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_3__15_n_0\,
      CO(3) => clear,
      CO(2) => \counter_reg[0]_i_1__15_n_1\,
      CO(1) => \counter_reg[0]_i_1__15_n_2\,
      CO(0) => \counter_reg[0]_i_1__15_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_4__15_n_0\,
      DI(2) => \counter[0]_i_5__15_n_0\,
      DI(1) => \counter[0]_i_6__15_n_0\,
      DI(0) => \counter[0]_i_7__15_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_1__15_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_8__15_n_0\,
      S(2) => \counter[0]_i_9__15_n_0\,
      S(1) => \counter[0]_i_10__15_n_0\,
      S(0) => \counter[0]_i_11__15_n_0\
    );
\counter_reg[0]_i_25__15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_25__15_n_0\,
      CO(2) => \counter_reg[0]_i_25__15_n_1\,
      CO(1) => \counter_reg[0]_i_25__15_n_2\,
      CO(0) => \counter_reg[0]_i_25__15_n_3\,
      CYINIT => '1',
      DI(3) => \counter[0]_i_47__15_n_0\,
      DI(2) => \counter[0]_i_48__15_n_0\,
      DI(1) => \counter[0]_i_49__15_n_0\,
      DI(0) => \counter[0]_i_50__15_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_25__15_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_51__15_n_0\,
      S(2) => \counter[0]_i_52__15_n_0\,
      S(1) => \counter[0]_i_53__15_n_0\,
      S(0) => \counter[0]_i_54__16_n_0\
    );
\counter_reg[0]_i_2__15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_2__15_n_0\,
      CO(2) => \counter_reg[0]_i_2__15_n_1\,
      CO(1) => \counter_reg[0]_i_2__15_n_2\,
      CO(0) => \counter_reg[0]_i_2__15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_reg[0]_i_2__15_n_4\,
      O(2) => \counter_reg[0]_i_2__15_n_5\,
      O(1) => \counter_reg[0]_i_2__15_n_6\,
      O(0) => \counter_reg[0]_i_2__15_n_7\,
      S(3 downto 1) => counter_reg(3 downto 1),
      S(0) => \counter[0]_i_12__15_n_0\
    );
\counter_reg[0]_i_3__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_13__15_n_0\,
      CO(3) => \counter_reg[0]_i_3__15_n_0\,
      CO(2) => \counter_reg[0]_i_3__15_n_1\,
      CO(1) => \counter_reg[0]_i_3__15_n_2\,
      CO(0) => \counter_reg[0]_i_3__15_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_14__15_n_0\,
      DI(2) => \counter[0]_i_15__15_n_0\,
      DI(1) => \counter[0]_i_16__15_n_0\,
      DI(0) => \counter[0]_i_17__15_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_3__15_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_18__15_n_0\,
      S(2) => \counter[0]_i_19__15_n_0\,
      S(1) => \counter[0]_i_20__15_n_0\,
      S(0) => \counter[0]_i_21__15_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__15_n_5\,
      Q => counter_reg(10),
      R => clear
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__15_n_4\,
      Q => counter_reg(11),
      R => clear
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__15_n_7\,
      Q => counter_reg(12),
      R => clear
    );
\counter_reg[12]_i_1__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1__15_n_0\,
      CO(3) => \counter_reg[12]_i_1__15_n_0\,
      CO(2) => \counter_reg[12]_i_1__15_n_1\,
      CO(1) => \counter_reg[12]_i_1__15_n_2\,
      CO(0) => \counter_reg[12]_i_1__15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_1__15_n_4\,
      O(2) => \counter_reg[12]_i_1__15_n_5\,
      O(1) => \counter_reg[12]_i_1__15_n_6\,
      O(0) => \counter_reg[12]_i_1__15_n_7\,
      S(3 downto 0) => counter_reg(15 downto 12)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__15_n_6\,
      Q => counter_reg(13),
      R => clear
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__15_n_5\,
      Q => counter_reg(14),
      R => clear
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__15_n_4\,
      Q => counter_reg(15),
      R => clear
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__15_n_7\,
      Q => counter_reg(16),
      R => clear
    );
\counter_reg[16]_i_1__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_1__15_n_0\,
      CO(3) => \counter_reg[16]_i_1__15_n_0\,
      CO(2) => \counter_reg[16]_i_1__15_n_1\,
      CO(1) => \counter_reg[16]_i_1__15_n_2\,
      CO(0) => \counter_reg[16]_i_1__15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_1__15_n_4\,
      O(2) => \counter_reg[16]_i_1__15_n_5\,
      O(1) => \counter_reg[16]_i_1__15_n_6\,
      O(0) => \counter_reg[16]_i_1__15_n_7\,
      S(3 downto 0) => counter_reg(19 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__15_n_6\,
      Q => counter_reg(17),
      R => clear
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__15_n_5\,
      Q => counter_reg(18),
      R => clear
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__15_n_4\,
      Q => counter_reg(19),
      R => clear
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__15_n_6\,
      Q => counter_reg(1),
      R => clear
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__15_n_7\,
      Q => counter_reg(20),
      R => clear
    );
\counter_reg[20]_i_1__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_1__15_n_0\,
      CO(3) => \counter_reg[20]_i_1__15_n_0\,
      CO(2) => \counter_reg[20]_i_1__15_n_1\,
      CO(1) => \counter_reg[20]_i_1__15_n_2\,
      CO(0) => \counter_reg[20]_i_1__15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_1__15_n_4\,
      O(2) => \counter_reg[20]_i_1__15_n_5\,
      O(1) => \counter_reg[20]_i_1__15_n_6\,
      O(0) => \counter_reg[20]_i_1__15_n_7\,
      S(3 downto 0) => counter_reg(23 downto 20)
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__15_n_6\,
      Q => counter_reg(21),
      R => clear
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__15_n_5\,
      Q => counter_reg(22),
      R => clear
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__15_n_4\,
      Q => counter_reg(23),
      R => clear
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__15_n_7\,
      Q => counter_reg(24),
      R => clear
    );
\counter_reg[24]_i_1__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[20]_i_1__15_n_0\,
      CO(3) => \counter_reg[24]_i_1__15_n_0\,
      CO(2) => \counter_reg[24]_i_1__15_n_1\,
      CO(1) => \counter_reg[24]_i_1__15_n_2\,
      CO(0) => \counter_reg[24]_i_1__15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[24]_i_1__15_n_4\,
      O(2) => \counter_reg[24]_i_1__15_n_5\,
      O(1) => \counter_reg[24]_i_1__15_n_6\,
      O(0) => \counter_reg[24]_i_1__15_n_7\,
      S(3 downto 0) => counter_reg(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__15_n_6\,
      Q => counter_reg(25),
      R => clear
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__15_n_5\,
      Q => counter_reg(26),
      R => clear
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__15_n_4\,
      Q => counter_reg(27),
      R => clear
    );
\counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__15_n_7\,
      Q => counter_reg(28),
      R => clear
    );
\counter_reg[28]_i_1__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[24]_i_1__15_n_0\,
      CO(3) => \NLW_counter_reg[28]_i_1__15_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[28]_i_1__15_n_1\,
      CO(1) => \counter_reg[28]_i_1__15_n_2\,
      CO(0) => \counter_reg[28]_i_1__15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[28]_i_1__15_n_4\,
      O(2) => \counter_reg[28]_i_1__15_n_5\,
      O(1) => \counter_reg[28]_i_1__15_n_6\,
      O(0) => \counter_reg[28]_i_1__15_n_7\,
      S(3 downto 0) => counter_reg(31 downto 28)
    );
\counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__15_n_6\,
      Q => counter_reg(29),
      R => clear
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__15_n_5\,
      Q => counter_reg(2),
      R => clear
    );
\counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__15_n_5\,
      Q => counter_reg(30),
      R => clear
    );
\counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__15_n_4\,
      Q => counter_reg(31),
      R => clear
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__15_n_4\,
      Q => counter_reg(3),
      R => clear
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__15_n_7\,
      Q => counter_reg(4),
      R => clear
    );
\counter_reg[4]_i_1__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_2__15_n_0\,
      CO(3) => \counter_reg[4]_i_1__15_n_0\,
      CO(2) => \counter_reg[4]_i_1__15_n_1\,
      CO(1) => \counter_reg[4]_i_1__15_n_2\,
      CO(0) => \counter_reg[4]_i_1__15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_1__15_n_4\,
      O(2) => \counter_reg[4]_i_1__15_n_5\,
      O(1) => \counter_reg[4]_i_1__15_n_6\,
      O(0) => \counter_reg[4]_i_1__15_n_7\,
      S(3 downto 0) => counter_reg(7 downto 4)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__15_n_6\,
      Q => counter_reg(5),
      R => clear
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__15_n_5\,
      Q => counter_reg(6),
      R => clear
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__15_n_4\,
      Q => counter_reg(7),
      R => clear
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__15_n_7\,
      Q => counter_reg(8),
      R => clear
    );
\counter_reg[8]_i_1__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1__15_n_0\,
      CO(3) => \counter_reg[8]_i_1__15_n_0\,
      CO(2) => \counter_reg[8]_i_1__15_n_1\,
      CO(1) => \counter_reg[8]_i_1__15_n_2\,
      CO(0) => \counter_reg[8]_i_1__15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_1__15_n_4\,
      O(2) => \counter_reg[8]_i_1__15_n_5\,
      O(1) => \counter_reg[8]_i_1__15_n_6\,
      O(0) => \counter_reg[8]_i_1__15_n_7\,
      S(3 downto 0) => counter_reg(11 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__15_n_6\,
      Q => counter_reg(9),
      R => clear
    );
\pwm_out[16]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[16]_INST_0_i_1_n_0\,
      CO(3) => pwm_out(0),
      CO(2) => \pwm_out[16]_INST_0_n_1\,
      CO(1) => \pwm_out[16]_INST_0_n_2\,
      CO(0) => \pwm_out[16]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[16]_INST_0_i_2_n_0\,
      DI(2) => \pwm_out[16]_INST_0_i_3_n_0\,
      DI(1) => \pwm_out[16]_INST_0_i_4_n_0\,
      DI(0) => \pwm_out[16]_INST_0_i_5_n_0\,
      O(3 downto 0) => \NLW_pwm_out[16]_INST_0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[16]_INST_0_i_6_n_0\,
      S(2) => \pwm_out[16]_INST_0_i_7_n_0\,
      S(1) => \pwm_out[16]_INST_0_i_8_n_0\,
      S(0) => \pwm_out[16]_INST_0_i_9_n_0\
    );
\pwm_out[16]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[16]_INST_0_i_10_n_0\,
      CO(3) => \pwm_out[16]_INST_0_i_1_n_0\,
      CO(2) => \pwm_out[16]_INST_0_i_1_n_1\,
      CO(1) => \pwm_out[16]_INST_0_i_1_n_2\,
      CO(0) => \pwm_out[16]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[16]_INST_0_i_11_n_0\,
      DI(2) => \pwm_out[16]_INST_0_i_12_n_0\,
      DI(1) => \pwm_out[16]_INST_0_i_13_n_0\,
      DI(0) => \pwm_out[16]_INST_0_i_14_n_0\,
      O(3 downto 0) => \NLW_pwm_out[16]_INST_0_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[16]_INST_0_i_15_n_0\,
      S(2) => \pwm_out[16]_INST_0_i_16_n_0\,
      S(1) => \pwm_out[16]_INST_0_i_17_n_0\,
      S(0) => \pwm_out[16]_INST_0_i_18_n_0\
    );
\pwm_out[16]_INST_0_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[16]_INST_0_i_30_n_0\,
      CO(3) => \pwm_out[16]_INST_0_i_10_n_0\,
      CO(2) => \pwm_out[16]_INST_0_i_10_n_1\,
      CO(1) => \pwm_out[16]_INST_0_i_10_n_2\,
      CO(0) => \pwm_out[16]_INST_0_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[16]_INST_0_i_31_n_0\,
      DI(2) => \pwm_out[16]_INST_0_i_32_n_0\,
      DI(1) => \pwm_out[16]_INST_0_i_33_n_0\,
      DI(0) => \pwm_out[16]_INST_0_i_34_n_0\,
      O(3 downto 0) => \NLW_pwm_out[16]_INST_0_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[16]_INST_0_i_35_n_0\,
      S(2) => \pwm_out[16]_INST_0_i_36_n_0\,
      S(1) => \pwm_out[16]_INST_0_i_37_n_0\,
      S(0) => \pwm_out[16]_INST_0_i_38_n_0\
    );
\pwm_out[16]_INST_0_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(19),
      I1 => phase(15),
      O => \pwm_out[16]_INST_0_i_103_n_0\
    );
\pwm_out[16]_INST_0_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(18),
      I1 => phase(14),
      O => \pwm_out[16]_INST_0_i_104_n_0\
    );
\pwm_out[16]_INST_0_i_105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(17),
      I1 => phase(13),
      O => \pwm_out[16]_INST_0_i_105_n_0\
    );
\pwm_out[16]_INST_0_i_106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(16),
      I1 => phase(12),
      O => \pwm_out[16]_INST_0_i_106_n_0\
    );
\pwm_out[16]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(22),
      I1 => effective_value1,
      I2 => \^counter_reg[23]_0\(2),
      I3 => effective_value0(22),
      I4 => effective_value(23),
      I5 => duty_cycle(23),
      O => \pwm_out[16]_INST_0_i_11_n_0\
    );
\pwm_out[16]_INST_0_i_111\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[16]_INST_0_i_147_n_0\,
      CO(3) => \pwm_out[16]_INST_0_i_111_n_0\,
      CO(2) => \pwm_out[16]_INST_0_i_111_n_1\,
      CO(1) => \pwm_out[16]_INST_0_i_111_n_2\,
      CO(0) => \pwm_out[16]_INST_0_i_111_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[16]_INST_0_i_148_n_0\,
      DI(2) => \pwm_out[16]_INST_0_i_149_n_0\,
      DI(1) => \pwm_out[16]_INST_0_i_150_n_0\,
      DI(0) => \pwm_out[16]_INST_0_i_151_n_0\,
      O(3 downto 0) => \NLW_pwm_out[16]_INST_0_i_111_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[16]_INST_0_i_152_n_0\,
      S(2) => \pwm_out[16]_INST_0_i_153_n_0\,
      S(1) => \pwm_out[16]_INST_0_i_154_n_0\,
      S(0) => \pwm_out[16]_INST_0_i_155_n_0\
    );
\pwm_out[16]_INST_0_i_112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[23]_0\(2),
      I1 => period(22),
      I2 => period(23),
      I3 => \^counter_reg[23]_0\(3),
      O => \pwm_out[16]_INST_0_i_112_n_0\
    );
\pwm_out[16]_INST_0_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[23]_0\(0),
      I1 => period(20),
      I2 => period(21),
      I3 => \^counter_reg[23]_0\(1),
      O => \pwm_out[16]_INST_0_i_113_n_0\
    );
\pwm_out[16]_INST_0_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[19]_0\(2),
      I1 => period(18),
      I2 => period(19),
      I3 => \^counter_reg[19]_0\(3),
      O => \pwm_out[16]_INST_0_i_114_n_0\
    );
\pwm_out[16]_INST_0_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[19]_0\(0),
      I1 => period(16),
      I2 => period(17),
      I3 => \^counter_reg[19]_0\(1),
      O => \pwm_out[16]_INST_0_i_115_n_0\
    );
\pwm_out[16]_INST_0_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[23]_0\(2),
      I1 => period(22),
      I2 => \^counter_reg[23]_0\(3),
      I3 => period(23),
      O => \pwm_out[16]_INST_0_i_116_n_0\
    );
\pwm_out[16]_INST_0_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[23]_0\(0),
      I1 => period(20),
      I2 => \^counter_reg[23]_0\(1),
      I3 => period(21),
      O => \pwm_out[16]_INST_0_i_117_n_0\
    );
\pwm_out[16]_INST_0_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[19]_0\(2),
      I1 => period(18),
      I2 => \^counter_reg[19]_0\(3),
      I3 => period(19),
      O => \pwm_out[16]_INST_0_i_118_n_0\
    );
\pwm_out[16]_INST_0_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[19]_0\(0),
      I1 => period(16),
      I2 => \^counter_reg[19]_0\(1),
      I3 => period(17),
      O => \pwm_out[16]_INST_0_i_119_n_0\
    );
\pwm_out[16]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(20),
      I1 => effective_value1,
      I2 => \^counter_reg[23]_0\(0),
      I3 => effective_value0(20),
      I4 => effective_value(21),
      I5 => duty_cycle(21),
      O => \pwm_out[16]_INST_0_i_12_n_0\
    );
\pwm_out[16]_INST_0_i_120\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[16]_INST_0_i_120_n_0\,
      CO(2) => \pwm_out[16]_INST_0_i_120_n_1\,
      CO(1) => \pwm_out[16]_INST_0_i_120_n_2\,
      CO(0) => \pwm_out[16]_INST_0_i_120_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(7 downto 4),
      O(3 downto 1) => \^o\(2 downto 0),
      O(0) => \NLW_pwm_out[16]_INST_0_i_120_O_UNCONNECTED\(0),
      S(3) => \pwm_out[16]_INST_0_i_156_n_0\,
      S(2) => \pwm_out[16]_INST_0_i_157_n_0\,
      S(1) => \pwm_out[16]_INST_0_i_158_n_0\,
      S(0) => \pwm_out[16]_INST_0_i_159_n_0\
    );
\pwm_out[16]_INST_0_i_121\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[16]_INST_0_i_124_n_0\,
      CO(3) => \pwm_out[16]_INST_0_i_121_n_0\,
      CO(2) => \pwm_out[16]_INST_0_i_121_n_1\,
      CO(1) => \pwm_out[16]_INST_0_i_121_n_2\,
      CO(0) => \pwm_out[16]_INST_0_i_121_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^o\(2 downto 0),
      DI(0) => \pwm_out[16]_INST_0_i_160_n_0\,
      O(3 downto 0) => effective_value0(7 downto 4),
      S(3 downto 1) => \pwm_out[16]_INST_0_i_80_0\(2 downto 0),
      S(0) => \pwm_out[16]_INST_0_i_164_n_0\
    );
\pwm_out[16]_INST_0_i_122\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(7),
      I1 => \^o\(2),
      I2 => effective_value1,
      O => effective_value(7)
    );
\pwm_out[16]_INST_0_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA3C"
    )
        port map (
      I0 => effective_value0(4),
      I1 => counter_reg(4),
      I2 => phase(0),
      I3 => effective_value1,
      O => effective_value(4)
    );
\pwm_out[16]_INST_0_i_124\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[16]_INST_0_i_124_n_0\,
      CO(2) => \pwm_out[16]_INST_0_i_124_n_1\,
      CO(1) => \pwm_out[16]_INST_0_i_124_n_2\,
      CO(0) => \pwm_out[16]_INST_0_i_124_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => counter_reg(3 downto 0),
      O(3 downto 0) => effective_value0(3 downto 0),
      S(3) => \pwm_out[16]_INST_0_i_165_n_0\,
      S(2) => \pwm_out[16]_INST_0_i_166_n_0\,
      S(1) => \pwm_out[16]_INST_0_i_167_n_0\,
      S(0) => \pwm_out[16]_INST_0_i_168_n_0\
    );
\pwm_out[16]_INST_0_i_125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(3),
      I1 => counter_reg(3),
      I2 => effective_value1,
      O => effective_value(3)
    );
\pwm_out[16]_INST_0_i_126\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(1),
      I1 => counter_reg(1),
      I2 => effective_value1,
      O => effective_value(1)
    );
\pwm_out[16]_INST_0_i_127\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^o\(2),
      I2 => effective_value0(7),
      I3 => duty_cycle(7),
      O => \pwm_out[16]_INST_0_i_127_n_0\
    );
\pwm_out[16]_INST_0_i_128\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^o\(0),
      I2 => effective_value0(5),
      I3 => duty_cycle(5),
      O => \pwm_out[16]_INST_0_i_128_n_0\
    );
\pwm_out[16]_INST_0_i_129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => counter_reg(3),
      I2 => effective_value0(3),
      I3 => duty_cycle(3),
      O => \pwm_out[16]_INST_0_i_129_n_0\
    );
\pwm_out[16]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(18),
      I1 => effective_value1,
      I2 => \^counter_reg[19]_0\(2),
      I3 => effective_value0(18),
      I4 => effective_value(19),
      I5 => duty_cycle(19),
      O => \pwm_out[16]_INST_0_i_13_n_0\
    );
\pwm_out[16]_INST_0_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => counter_reg(1),
      I2 => effective_value0(1),
      I3 => duty_cycle(1),
      O => \pwm_out[16]_INST_0_i_130_n_0\
    );
\pwm_out[16]_INST_0_i_131\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(15),
      I1 => phase(11),
      O => \pwm_out[16]_INST_0_i_131_n_0\
    );
\pwm_out[16]_INST_0_i_132\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(14),
      I1 => phase(10),
      O => \pwm_out[16]_INST_0_i_132_n_0\
    );
\pwm_out[16]_INST_0_i_133\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(13),
      I1 => phase(9),
      O => \pwm_out[16]_INST_0_i_133_n_0\
    );
\pwm_out[16]_INST_0_i_134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(12),
      I1 => phase(8),
      O => \pwm_out[16]_INST_0_i_134_n_0\
    );
\pwm_out[16]_INST_0_i_139\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(11),
      I1 => phase(7),
      O => \pwm_out[16]_INST_0_i_139_n_0\
    );
\pwm_out[16]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(16),
      I1 => effective_value1,
      I2 => \^counter_reg[19]_0\(0),
      I3 => effective_value0(16),
      I4 => effective_value(17),
      I5 => duty_cycle(17),
      O => \pwm_out[16]_INST_0_i_14_n_0\
    );
\pwm_out[16]_INST_0_i_140\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(10),
      I1 => phase(6),
      O => \pwm_out[16]_INST_0_i_140_n_0\
    );
\pwm_out[16]_INST_0_i_141\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(9),
      I1 => phase(5),
      O => \pwm_out[16]_INST_0_i_141_n_0\
    );
\pwm_out[16]_INST_0_i_142\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(8),
      I1 => phase(4),
      O => \pwm_out[16]_INST_0_i_142_n_0\
    );
\pwm_out[16]_INST_0_i_147\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[16]_INST_0_i_147_n_0\,
      CO(2) => \pwm_out[16]_INST_0_i_147_n_1\,
      CO(1) => \pwm_out[16]_INST_0_i_147_n_2\,
      CO(0) => \pwm_out[16]_INST_0_i_147_n_3\,
      CYINIT => '1',
      DI(3) => \pwm_out[16]_INST_0_i_169_n_0\,
      DI(2) => \pwm_out[16]_INST_0_i_170_n_0\,
      DI(1) => \pwm_out[16]_INST_0_i_171_n_0\,
      DI(0) => \pwm_out[16]_INST_0_i_172_n_0\,
      O(3 downto 0) => \NLW_pwm_out[16]_INST_0_i_147_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[16]_INST_0_i_173_n_0\,
      S(2) => \pwm_out[16]_INST_0_i_174_n_0\,
      S(1) => \pwm_out[16]_INST_0_i_175_n_0\,
      S(0) => \pwm_out[16]_INST_0_i_176_n_0\
    );
\pwm_out[16]_INST_0_i_148\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[15]_0\(2),
      I1 => period(14),
      I2 => period(15),
      I3 => \^counter_reg[15]_0\(3),
      O => \pwm_out[16]_INST_0_i_148_n_0\
    );
\pwm_out[16]_INST_0_i_149\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[15]_0\(0),
      I1 => period(12),
      I2 => period(13),
      I3 => \^counter_reg[15]_0\(1),
      O => \pwm_out[16]_INST_0_i_149_n_0\
    );
\pwm_out[16]_INST_0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(22),
      I1 => effective_value0(22),
      I2 => \^counter_reg[23]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[16]_INST_0_i_47_n_0\,
      O => \pwm_out[16]_INST_0_i_15_n_0\
    );
\pwm_out[16]_INST_0_i_150\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[11]_0\(2),
      I1 => period(10),
      I2 => period(11),
      I3 => \^counter_reg[11]_0\(3),
      O => \pwm_out[16]_INST_0_i_150_n_0\
    );
\pwm_out[16]_INST_0_i_151\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[11]_0\(0),
      I1 => period(8),
      I2 => period(9),
      I3 => \^counter_reg[11]_0\(1),
      O => \pwm_out[16]_INST_0_i_151_n_0\
    );
\pwm_out[16]_INST_0_i_152\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[15]_0\(2),
      I1 => period(14),
      I2 => \^counter_reg[15]_0\(3),
      I3 => period(15),
      O => \pwm_out[16]_INST_0_i_152_n_0\
    );
\pwm_out[16]_INST_0_i_153\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[15]_0\(0),
      I1 => period(12),
      I2 => \^counter_reg[15]_0\(1),
      I3 => period(13),
      O => \pwm_out[16]_INST_0_i_153_n_0\
    );
\pwm_out[16]_INST_0_i_154\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[11]_0\(2),
      I1 => period(10),
      I2 => \^counter_reg[11]_0\(3),
      I3 => period(11),
      O => \pwm_out[16]_INST_0_i_154_n_0\
    );
\pwm_out[16]_INST_0_i_155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[11]_0\(0),
      I1 => period(8),
      I2 => \^counter_reg[11]_0\(1),
      I3 => period(9),
      O => \pwm_out[16]_INST_0_i_155_n_0\
    );
\pwm_out[16]_INST_0_i_156\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(7),
      I1 => phase(3),
      O => \pwm_out[16]_INST_0_i_156_n_0\
    );
\pwm_out[16]_INST_0_i_157\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(6),
      I1 => phase(2),
      O => \pwm_out[16]_INST_0_i_157_n_0\
    );
\pwm_out[16]_INST_0_i_158\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(5),
      I1 => phase(1),
      O => \pwm_out[16]_INST_0_i_158_n_0\
    );
\pwm_out[16]_INST_0_i_159\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(4),
      I1 => phase(0),
      O => \pwm_out[16]_INST_0_i_159_n_0\
    );
\pwm_out[16]_INST_0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(20),
      I1 => effective_value0(20),
      I2 => \^counter_reg[23]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[16]_INST_0_i_48_n_0\,
      O => \pwm_out[16]_INST_0_i_16_n_0\
    );
\pwm_out[16]_INST_0_i_160\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(4),
      I1 => phase(0),
      O => \pwm_out[16]_INST_0_i_160_n_0\
    );
\pwm_out[16]_INST_0_i_164\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => phase(0),
      I1 => counter_reg(4),
      I2 => period(4),
      O => \pwm_out[16]_INST_0_i_164_n_0\
    );
\pwm_out[16]_INST_0_i_165\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(3),
      I1 => period(3),
      O => \pwm_out[16]_INST_0_i_165_n_0\
    );
\pwm_out[16]_INST_0_i_166\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(2),
      I1 => period(2),
      O => \pwm_out[16]_INST_0_i_166_n_0\
    );
\pwm_out[16]_INST_0_i_167\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(1),
      I1 => period(1),
      O => \pwm_out[16]_INST_0_i_167_n_0\
    );
\pwm_out[16]_INST_0_i_168\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(0),
      I1 => period(0),
      O => \pwm_out[16]_INST_0_i_168_n_0\
    );
\pwm_out[16]_INST_0_i_169\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o\(1),
      I1 => period(6),
      I2 => period(7),
      I3 => \^o\(2),
      O => \pwm_out[16]_INST_0_i_169_n_0\
    );
\pwm_out[16]_INST_0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(18),
      I1 => effective_value0(18),
      I2 => \^counter_reg[19]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[16]_INST_0_i_49_n_0\,
      O => \pwm_out[16]_INST_0_i_17_n_0\
    );
\pwm_out[16]_INST_0_i_170\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06FF0006"
    )
        port map (
      I0 => phase(0),
      I1 => counter_reg(4),
      I2 => period(4),
      I3 => period(5),
      I4 => \^o\(0),
      O => \pwm_out[16]_INST_0_i_170_n_0\
    );
\pwm_out[16]_INST_0_i_171\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(2),
      I1 => period(2),
      I2 => period(3),
      I3 => counter_reg(3),
      O => \pwm_out[16]_INST_0_i_171_n_0\
    );
\pwm_out[16]_INST_0_i_172\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(0),
      I1 => period(0),
      I2 => period(1),
      I3 => counter_reg(1),
      O => \pwm_out[16]_INST_0_i_172_n_0\
    );
\pwm_out[16]_INST_0_i_173\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o\(1),
      I1 => period(6),
      I2 => \^o\(2),
      I3 => period(7),
      O => \pwm_out[16]_INST_0_i_173_n_0\
    );
\pwm_out[16]_INST_0_i_174\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69000069"
    )
        port map (
      I0 => counter_reg(4),
      I1 => phase(0),
      I2 => period(4),
      I3 => \^o\(0),
      I4 => period(5),
      O => \pwm_out[16]_INST_0_i_174_n_0\
    );
\pwm_out[16]_INST_0_i_175\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(2),
      I1 => period(2),
      I2 => counter_reg(3),
      I3 => period(3),
      O => \pwm_out[16]_INST_0_i_175_n_0\
    );
\pwm_out[16]_INST_0_i_176\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(0),
      I1 => period(0),
      I2 => counter_reg(1),
      I3 => period(1),
      O => \pwm_out[16]_INST_0_i_176_n_0\
    );
\pwm_out[16]_INST_0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(16),
      I1 => effective_value0(16),
      I2 => \^counter_reg[19]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[16]_INST_0_i_50_n_0\,
      O => \pwm_out[16]_INST_0_i_18_n_0\
    );
\pwm_out[16]_INST_0_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[16]_INST_0_i_23_n_0\,
      CO(3 downto 2) => \NLW_pwm_out[16]_INST_0_i_19_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pwm_out[16]_INST_0_i_19_n_2\,
      CO(0) => \pwm_out[16]_INST_0_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => counter_reg(29 downto 28),
      O(3) => \NLW_pwm_out[16]_INST_0_i_19_O_UNCONNECTED\(3),
      O(2 downto 0) => \^counter_reg[29]_0\(2 downto 0),
      S(3) => '0',
      S(2) => \pwm_out[16]_INST_0_i_51_n_0\,
      S(1) => \pwm_out[16]_INST_0_i_52_n_0\,
      S(0) => \pwm_out[16]_INST_0_i_53_n_0\
    );
\pwm_out[16]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AFF0022000A0022"
    )
        port map (
      I0 => duty_cycle(30),
      I1 => \^counter_reg[29]_0\(2),
      I2 => effective_value0(30),
      I3 => duty_cycle(31),
      I4 => effective_value1,
      I5 => effective_value0(31),
      O => \pwm_out[16]_INST_0_i_2_n_0\
    );
\pwm_out[16]_INST_0_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[16]_INST_0_i_24_n_0\,
      CO(3) => \NLW_pwm_out[16]_INST_0_i_20_CO_UNCONNECTED\(3),
      CO(2) => \pwm_out[16]_INST_0_i_20_n_1\,
      CO(1) => \pwm_out[16]_INST_0_i_20_n_2\,
      CO(0) => \pwm_out[16]_INST_0_i_20_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^counter_reg[29]_0\(2 downto 0),
      O(3 downto 0) => effective_value0(31 downto 28),
      S(3 downto 0) => \pwm_out[16]_INST_0_i_7_0\(3 downto 0)
    );
\pwm_out[16]_INST_0_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[16]_INST_0_i_58_n_0\,
      CO(3) => effective_value1,
      CO(2) => \pwm_out[16]_INST_0_i_21_n_1\,
      CO(1) => \pwm_out[16]_INST_0_i_21_n_2\,
      CO(0) => \pwm_out[16]_INST_0_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \pwm_out[16]_INST_0_i_76_0\(1 downto 0),
      DI(1) => \pwm_out[16]_INST_0_i_61_n_0\,
      DI(0) => \pwm_out[16]_INST_0_i_62_n_0\,
      O(3 downto 0) => \NLW_pwm_out[16]_INST_0_i_21_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \pwm_out[16]_INST_0_i_76_1\(1 downto 0),
      S(1) => \pwm_out[16]_INST_0_i_65_n_0\,
      S(0) => \pwm_out[16]_INST_0_i_66_n_0\
    );
\pwm_out[16]_INST_0_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(29),
      I1 => \^counter_reg[29]_0\(1),
      I2 => effective_value1,
      O => effective_value(29)
    );
\pwm_out[16]_INST_0_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[16]_INST_0_i_39_n_0\,
      CO(3) => \pwm_out[16]_INST_0_i_23_n_0\,
      CO(2) => \pwm_out[16]_INST_0_i_23_n_1\,
      CO(1) => \pwm_out[16]_INST_0_i_23_n_2\,
      CO(0) => \pwm_out[16]_INST_0_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(27 downto 24),
      O(3 downto 0) => \^counter_reg[27]_0\(3 downto 0),
      S(3) => \pwm_out[16]_INST_0_i_67_n_0\,
      S(2) => \pwm_out[16]_INST_0_i_68_n_0\,
      S(1) => \pwm_out[16]_INST_0_i_69_n_0\,
      S(0) => \pwm_out[16]_INST_0_i_70_n_0\
    );
\pwm_out[16]_INST_0_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[16]_INST_0_i_40_n_0\,
      CO(3) => \pwm_out[16]_INST_0_i_24_n_0\,
      CO(2) => \pwm_out[16]_INST_0_i_24_n_1\,
      CO(1) => \pwm_out[16]_INST_0_i_24_n_2\,
      CO(0) => \pwm_out[16]_INST_0_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^counter_reg[27]_0\(3 downto 0),
      O(3 downto 0) => effective_value0(27 downto 24),
      S(3 downto 0) => \pwm_out[16]_INST_0_i_9_0\(3 downto 0)
    );
\pwm_out[16]_INST_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(27),
      I1 => \^counter_reg[27]_0\(3),
      I2 => effective_value1,
      O => effective_value(27)
    );
\pwm_out[16]_INST_0_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(25),
      I1 => \^counter_reg[27]_0\(1),
      I2 => effective_value1,
      O => effective_value(25)
    );
\pwm_out[16]_INST_0_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[29]_0\(1),
      I2 => effective_value0(29),
      I3 => duty_cycle(29),
      O => \pwm_out[16]_INST_0_i_27_n_0\
    );
\pwm_out[16]_INST_0_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[27]_0\(3),
      I2 => effective_value0(27),
      I3 => duty_cycle(27),
      O => \pwm_out[16]_INST_0_i_28_n_0\
    );
\pwm_out[16]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[27]_0\(1),
      I2 => effective_value0(25),
      I3 => duty_cycle(25),
      O => \pwm_out[16]_INST_0_i_29_n_0\
    );
\pwm_out[16]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(28),
      I1 => effective_value1,
      I2 => \^counter_reg[29]_0\(0),
      I3 => effective_value0(28),
      I4 => effective_value(29),
      I5 => duty_cycle(29),
      O => \pwm_out[16]_INST_0_i_3_n_0\
    );
\pwm_out[16]_INST_0_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[16]_INST_0_i_30_n_0\,
      CO(2) => \pwm_out[16]_INST_0_i_30_n_1\,
      CO(1) => \pwm_out[16]_INST_0_i_30_n_2\,
      CO(0) => \pwm_out[16]_INST_0_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[16]_INST_0_i_75_n_0\,
      DI(2) => \pwm_out[16]_INST_0_i_76_n_0\,
      DI(1) => \pwm_out[16]_INST_0_i_77_n_0\,
      DI(0) => \pwm_out[16]_INST_0_i_78_n_0\,
      O(3 downto 0) => \NLW_pwm_out[16]_INST_0_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[16]_INST_0_i_79_n_0\,
      S(2) => \pwm_out[16]_INST_0_i_80_n_0\,
      S(1) => \pwm_out[16]_INST_0_i_81_n_0\,
      S(0) => \pwm_out[16]_INST_0_i_82_n_0\
    );
\pwm_out[16]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(14),
      I1 => effective_value1,
      I2 => \^counter_reg[15]_0\(2),
      I3 => effective_value0(14),
      I4 => effective_value(15),
      I5 => duty_cycle(15),
      O => \pwm_out[16]_INST_0_i_31_n_0\
    );
\pwm_out[16]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(12),
      I1 => effective_value1,
      I2 => \^counter_reg[15]_0\(0),
      I3 => effective_value0(12),
      I4 => effective_value(13),
      I5 => duty_cycle(13),
      O => \pwm_out[16]_INST_0_i_32_n_0\
    );
\pwm_out[16]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(10),
      I1 => effective_value1,
      I2 => \^counter_reg[11]_0\(2),
      I3 => effective_value0(10),
      I4 => effective_value(11),
      I5 => duty_cycle(11),
      O => \pwm_out[16]_INST_0_i_33_n_0\
    );
\pwm_out[16]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(8),
      I1 => effective_value1,
      I2 => \^counter_reg[11]_0\(0),
      I3 => effective_value0(8),
      I4 => effective_value(9),
      I5 => duty_cycle(9),
      O => \pwm_out[16]_INST_0_i_34_n_0\
    );
\pwm_out[16]_INST_0_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(14),
      I1 => effective_value0(14),
      I2 => \^counter_reg[15]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[16]_INST_0_i_91_n_0\,
      O => \pwm_out[16]_INST_0_i_35_n_0\
    );
\pwm_out[16]_INST_0_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(12),
      I1 => effective_value0(12),
      I2 => \^counter_reg[15]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[16]_INST_0_i_92_n_0\,
      O => \pwm_out[16]_INST_0_i_36_n_0\
    );
\pwm_out[16]_INST_0_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(10),
      I1 => effective_value0(10),
      I2 => \^counter_reg[11]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[16]_INST_0_i_93_n_0\,
      O => \pwm_out[16]_INST_0_i_37_n_0\
    );
\pwm_out[16]_INST_0_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(8),
      I1 => effective_value0(8),
      I2 => \^counter_reg[11]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[16]_INST_0_i_94_n_0\,
      O => \pwm_out[16]_INST_0_i_38_n_0\
    );
\pwm_out[16]_INST_0_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[16]_INST_0_i_43_n_0\,
      CO(3) => \pwm_out[16]_INST_0_i_39_n_0\,
      CO(2) => \pwm_out[16]_INST_0_i_39_n_1\,
      CO(1) => \pwm_out[16]_INST_0_i_39_n_2\,
      CO(0) => \pwm_out[16]_INST_0_i_39_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(23 downto 20),
      O(3 downto 0) => \^counter_reg[23]_0\(3 downto 0),
      S(3) => \pwm_out[16]_INST_0_i_95_n_0\,
      S(2) => \pwm_out[16]_INST_0_i_96_n_0\,
      S(1) => \pwm_out[16]_INST_0_i_97_n_0\,
      S(0) => \pwm_out[16]_INST_0_i_98_n_0\
    );
\pwm_out[16]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(26),
      I1 => effective_value1,
      I2 => \^counter_reg[27]_0\(2),
      I3 => effective_value0(26),
      I4 => effective_value(27),
      I5 => duty_cycle(27),
      O => \pwm_out[16]_INST_0_i_4_n_0\
    );
\pwm_out[16]_INST_0_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[16]_INST_0_i_44_n_0\,
      CO(3) => \pwm_out[16]_INST_0_i_40_n_0\,
      CO(2) => \pwm_out[16]_INST_0_i_40_n_1\,
      CO(1) => \pwm_out[16]_INST_0_i_40_n_2\,
      CO(0) => \pwm_out[16]_INST_0_i_40_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^counter_reg[23]_0\(3 downto 0),
      O(3 downto 0) => effective_value0(23 downto 20),
      S(3 downto 0) => \pwm_out[16]_INST_0_i_16_0\(3 downto 0)
    );
\pwm_out[16]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(23),
      I1 => \^counter_reg[23]_0\(3),
      I2 => effective_value1,
      O => effective_value(23)
    );
\pwm_out[16]_INST_0_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(21),
      I1 => \^counter_reg[23]_0\(1),
      I2 => effective_value1,
      O => effective_value(21)
    );
\pwm_out[16]_INST_0_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[16]_INST_0_i_83_n_0\,
      CO(3) => \pwm_out[16]_INST_0_i_43_n_0\,
      CO(2) => \pwm_out[16]_INST_0_i_43_n_1\,
      CO(1) => \pwm_out[16]_INST_0_i_43_n_2\,
      CO(0) => \pwm_out[16]_INST_0_i_43_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(19 downto 16),
      O(3 downto 0) => \^counter_reg[19]_0\(3 downto 0),
      S(3) => \pwm_out[16]_INST_0_i_103_n_0\,
      S(2) => \pwm_out[16]_INST_0_i_104_n_0\,
      S(1) => \pwm_out[16]_INST_0_i_105_n_0\,
      S(0) => \pwm_out[16]_INST_0_i_106_n_0\
    );
\pwm_out[16]_INST_0_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[16]_INST_0_i_84_n_0\,
      CO(3) => \pwm_out[16]_INST_0_i_44_n_0\,
      CO(2) => \pwm_out[16]_INST_0_i_44_n_1\,
      CO(1) => \pwm_out[16]_INST_0_i_44_n_2\,
      CO(0) => \pwm_out[16]_INST_0_i_44_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^counter_reg[19]_0\(3 downto 0),
      O(3 downto 0) => effective_value0(19 downto 16),
      S(3 downto 0) => \pwm_out[16]_INST_0_i_18_0\(3 downto 0)
    );
\pwm_out[16]_INST_0_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(19),
      I1 => \^counter_reg[19]_0\(3),
      I2 => effective_value1,
      O => effective_value(19)
    );
\pwm_out[16]_INST_0_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(17),
      I1 => \^counter_reg[19]_0\(1),
      I2 => effective_value1,
      O => effective_value(17)
    );
\pwm_out[16]_INST_0_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[23]_0\(3),
      I2 => effective_value0(23),
      I3 => duty_cycle(23),
      O => \pwm_out[16]_INST_0_i_47_n_0\
    );
\pwm_out[16]_INST_0_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[23]_0\(1),
      I2 => effective_value0(21),
      I3 => duty_cycle(21),
      O => \pwm_out[16]_INST_0_i_48_n_0\
    );
\pwm_out[16]_INST_0_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[19]_0\(3),
      I2 => effective_value0(19),
      I3 => duty_cycle(19),
      O => \pwm_out[16]_INST_0_i_49_n_0\
    );
\pwm_out[16]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(24),
      I1 => effective_value1,
      I2 => \^counter_reg[27]_0\(0),
      I3 => effective_value0(24),
      I4 => effective_value(25),
      I5 => duty_cycle(25),
      O => \pwm_out[16]_INST_0_i_5_n_0\
    );
\pwm_out[16]_INST_0_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[19]_0\(1),
      I2 => effective_value0(17),
      I3 => duty_cycle(17),
      O => \pwm_out[16]_INST_0_i_50_n_0\
    );
\pwm_out[16]_INST_0_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(30),
      I1 => phase(26),
      O => \pwm_out[16]_INST_0_i_51_n_0\
    );
\pwm_out[16]_INST_0_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(29),
      I1 => phase(25),
      O => \pwm_out[16]_INST_0_i_52_n_0\
    );
\pwm_out[16]_INST_0_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(28),
      I1 => phase(24),
      O => \pwm_out[16]_INST_0_i_53_n_0\
    );
\pwm_out[16]_INST_0_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[16]_INST_0_i_111_n_0\,
      CO(3) => \pwm_out[16]_INST_0_i_58_n_0\,
      CO(2) => \pwm_out[16]_INST_0_i_58_n_1\,
      CO(1) => \pwm_out[16]_INST_0_i_58_n_2\,
      CO(0) => \pwm_out[16]_INST_0_i_58_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[16]_INST_0_i_112_n_0\,
      DI(2) => \pwm_out[16]_INST_0_i_113_n_0\,
      DI(1) => \pwm_out[16]_INST_0_i_114_n_0\,
      DI(0) => \pwm_out[16]_INST_0_i_115_n_0\,
      O(3 downto 0) => \NLW_pwm_out[16]_INST_0_i_58_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[16]_INST_0_i_116_n_0\,
      S(2) => \pwm_out[16]_INST_0_i_117_n_0\,
      S(1) => \pwm_out[16]_INST_0_i_118_n_0\,
      S(0) => \pwm_out[16]_INST_0_i_119_n_0\
    );
\pwm_out[16]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9900000000A599A5"
    )
        port map (
      I0 => duty_cycle(30),
      I1 => effective_value0(30),
      I2 => \^counter_reg[29]_0\(2),
      I3 => effective_value1,
      I4 => effective_value0(31),
      I5 => duty_cycle(31),
      O => \pwm_out[16]_INST_0_i_6_n_0\
    );
\pwm_out[16]_INST_0_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[27]_0\(2),
      I1 => period(26),
      I2 => period(27),
      I3 => \^counter_reg[27]_0\(3),
      O => \pwm_out[16]_INST_0_i_61_n_0\
    );
\pwm_out[16]_INST_0_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[27]_0\(0),
      I1 => period(24),
      I2 => period(25),
      I3 => \^counter_reg[27]_0\(1),
      O => \pwm_out[16]_INST_0_i_62_n_0\
    );
\pwm_out[16]_INST_0_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[27]_0\(2),
      I1 => period(26),
      I2 => \^counter_reg[27]_0\(3),
      I3 => period(27),
      O => \pwm_out[16]_INST_0_i_65_n_0\
    );
\pwm_out[16]_INST_0_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[27]_0\(0),
      I1 => period(24),
      I2 => \^counter_reg[27]_0\(1),
      I3 => period(25),
      O => \pwm_out[16]_INST_0_i_66_n_0\
    );
\pwm_out[16]_INST_0_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(27),
      I1 => phase(23),
      O => \pwm_out[16]_INST_0_i_67_n_0\
    );
\pwm_out[16]_INST_0_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(26),
      I1 => phase(22),
      O => \pwm_out[16]_INST_0_i_68_n_0\
    );
\pwm_out[16]_INST_0_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(25),
      I1 => phase(21),
      O => \pwm_out[16]_INST_0_i_69_n_0\
    );
\pwm_out[16]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(28),
      I1 => effective_value0(28),
      I2 => \^counter_reg[29]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[16]_INST_0_i_27_n_0\,
      O => \pwm_out[16]_INST_0_i_7_n_0\
    );
\pwm_out[16]_INST_0_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(24),
      I1 => phase(20),
      O => \pwm_out[16]_INST_0_i_70_n_0\
    );
\pwm_out[16]_INST_0_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(6),
      I1 => effective_value1,
      I2 => \^o\(1),
      I3 => effective_value0(6),
      I4 => effective_value(7),
      I5 => duty_cycle(7),
      O => \pwm_out[16]_INST_0_i_75_n_0\
    );
\pwm_out[16]_INST_0_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F22FF02020022"
    )
        port map (
      I0 => duty_cycle(4),
      I1 => effective_value(4),
      I2 => effective_value0(5),
      I3 => \^o\(0),
      I4 => effective_value1,
      I5 => duty_cycle(5),
      O => \pwm_out[16]_INST_0_i_76_n_0\
    );
\pwm_out[16]_INST_0_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(2),
      I1 => effective_value1,
      I2 => counter_reg(2),
      I3 => effective_value0(2),
      I4 => effective_value(3),
      I5 => duty_cycle(3),
      O => \pwm_out[16]_INST_0_i_77_n_0\
    );
\pwm_out[16]_INST_0_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(0),
      I1 => effective_value1,
      I2 => counter_reg(0),
      I3 => effective_value0(0),
      I4 => effective_value(1),
      I5 => duty_cycle(1),
      O => \pwm_out[16]_INST_0_i_78_n_0\
    );
\pwm_out[16]_INST_0_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(6),
      I1 => effective_value0(6),
      I2 => \^o\(1),
      I3 => effective_value1,
      I4 => \pwm_out[16]_INST_0_i_127_n_0\,
      O => \pwm_out[16]_INST_0_i_79_n_0\
    );
\pwm_out[16]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(26),
      I1 => effective_value0(26),
      I2 => \^counter_reg[27]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[16]_INST_0_i_28_n_0\,
      O => \pwm_out[16]_INST_0_i_8_n_0\
    );
\pwm_out[16]_INST_0_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99995AA500000000"
    )
        port map (
      I0 => duty_cycle(4),
      I1 => effective_value0(4),
      I2 => counter_reg(4),
      I3 => phase(0),
      I4 => effective_value1,
      I5 => \pwm_out[16]_INST_0_i_128_n_0\,
      O => \pwm_out[16]_INST_0_i_80_n_0\
    );
\pwm_out[16]_INST_0_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(2),
      I1 => effective_value0(2),
      I2 => counter_reg(2),
      I3 => effective_value1,
      I4 => \pwm_out[16]_INST_0_i_129_n_0\,
      O => \pwm_out[16]_INST_0_i_81_n_0\
    );
\pwm_out[16]_INST_0_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(0),
      I1 => effective_value0(0),
      I2 => counter_reg(0),
      I3 => effective_value1,
      I4 => \pwm_out[16]_INST_0_i_130_n_0\,
      O => \pwm_out[16]_INST_0_i_82_n_0\
    );
\pwm_out[16]_INST_0_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[16]_INST_0_i_87_n_0\,
      CO(3) => \pwm_out[16]_INST_0_i_83_n_0\,
      CO(2) => \pwm_out[16]_INST_0_i_83_n_1\,
      CO(1) => \pwm_out[16]_INST_0_i_83_n_2\,
      CO(0) => \pwm_out[16]_INST_0_i_83_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(15 downto 12),
      O(3 downto 0) => \^counter_reg[15]_0\(3 downto 0),
      S(3) => \pwm_out[16]_INST_0_i_131_n_0\,
      S(2) => \pwm_out[16]_INST_0_i_132_n_0\,
      S(1) => \pwm_out[16]_INST_0_i_133_n_0\,
      S(0) => \pwm_out[16]_INST_0_i_134_n_0\
    );
\pwm_out[16]_INST_0_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[16]_INST_0_i_88_n_0\,
      CO(3) => \pwm_out[16]_INST_0_i_84_n_0\,
      CO(2) => \pwm_out[16]_INST_0_i_84_n_1\,
      CO(1) => \pwm_out[16]_INST_0_i_84_n_2\,
      CO(0) => \pwm_out[16]_INST_0_i_84_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^counter_reg[15]_0\(3 downto 0),
      O(3 downto 0) => effective_value0(15 downto 12),
      S(3 downto 0) => \pwm_out[16]_INST_0_i_36_0\(3 downto 0)
    );
\pwm_out[16]_INST_0_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(15),
      I1 => \^counter_reg[15]_0\(3),
      I2 => effective_value1,
      O => effective_value(15)
    );
\pwm_out[16]_INST_0_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(13),
      I1 => \^counter_reg[15]_0\(1),
      I2 => effective_value1,
      O => effective_value(13)
    );
\pwm_out[16]_INST_0_i_87\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[16]_INST_0_i_120_n_0\,
      CO(3) => \pwm_out[16]_INST_0_i_87_n_0\,
      CO(2) => \pwm_out[16]_INST_0_i_87_n_1\,
      CO(1) => \pwm_out[16]_INST_0_i_87_n_2\,
      CO(0) => \pwm_out[16]_INST_0_i_87_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(11 downto 8),
      O(3 downto 0) => \^counter_reg[11]_0\(3 downto 0),
      S(3) => \pwm_out[16]_INST_0_i_139_n_0\,
      S(2) => \pwm_out[16]_INST_0_i_140_n_0\,
      S(1) => \pwm_out[16]_INST_0_i_141_n_0\,
      S(0) => \pwm_out[16]_INST_0_i_142_n_0\
    );
\pwm_out[16]_INST_0_i_88\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[16]_INST_0_i_121_n_0\,
      CO(3) => \pwm_out[16]_INST_0_i_88_n_0\,
      CO(2) => \pwm_out[16]_INST_0_i_88_n_1\,
      CO(1) => \pwm_out[16]_INST_0_i_88_n_2\,
      CO(0) => \pwm_out[16]_INST_0_i_88_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^counter_reg[11]_0\(3 downto 0),
      O(3 downto 0) => effective_value0(11 downto 8),
      S(3 downto 0) => \pwm_out[16]_INST_0_i_38_0\(3 downto 0)
    );
\pwm_out[16]_INST_0_i_89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(11),
      I1 => \^counter_reg[11]_0\(3),
      I2 => effective_value1,
      O => effective_value(11)
    );
\pwm_out[16]_INST_0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(24),
      I1 => effective_value0(24),
      I2 => \^counter_reg[27]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[16]_INST_0_i_29_n_0\,
      O => \pwm_out[16]_INST_0_i_9_n_0\
    );
\pwm_out[16]_INST_0_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(9),
      I1 => \^counter_reg[11]_0\(1),
      I2 => effective_value1,
      O => effective_value(9)
    );
\pwm_out[16]_INST_0_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[15]_0\(3),
      I2 => effective_value0(15),
      I3 => duty_cycle(15),
      O => \pwm_out[16]_INST_0_i_91_n_0\
    );
\pwm_out[16]_INST_0_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[15]_0\(1),
      I2 => effective_value0(13),
      I3 => duty_cycle(13),
      O => \pwm_out[16]_INST_0_i_92_n_0\
    );
\pwm_out[16]_INST_0_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[11]_0\(3),
      I2 => effective_value0(11),
      I3 => duty_cycle(11),
      O => \pwm_out[16]_INST_0_i_93_n_0\
    );
\pwm_out[16]_INST_0_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[11]_0\(1),
      I2 => effective_value0(9),
      I3 => duty_cycle(9),
      O => \pwm_out[16]_INST_0_i_94_n_0\
    );
\pwm_out[16]_INST_0_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(23),
      I1 => phase(19),
      O => \pwm_out[16]_INST_0_i_95_n_0\
    );
\pwm_out[16]_INST_0_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(22),
      I1 => phase(18),
      O => \pwm_out[16]_INST_0_i_96_n_0\
    );
\pwm_out[16]_INST_0_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(21),
      I1 => phase(17),
      O => \pwm_out[16]_INST_0_i_97_n_0\
    );
\pwm_out[16]_INST_0_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(20),
      I1 => phase(16),
      O => \pwm_out[16]_INST_0_i_98_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sodar19_pwm_top_0_1_pwm_generator_7 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[29]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pwm_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    period : in STD_LOGIC_VECTOR ( 27 downto 0 );
    minusOp_32 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O23 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    duty_cycle : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pwm_out[17]_INST_0_i_8_0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    phase : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \pwm_out[17]_INST_0_i_82_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[17]_INST_0_i_82_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[17]_INST_0_i_7_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[17]_INST_0_i_7_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sodar19_pwm_top_0_1_pwm_generator_7 : entity is "pwm_generator";
end sodar19_pwm_top_0_1_pwm_generator_7;

architecture STRUCTURE of sodar19_pwm_top_0_1_pwm_generator_7 is
  signal \^o\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal clear : STD_LOGIC;
  signal \counter[0]_i_10__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_11__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_12__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_14__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_15__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_16__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_17__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_18__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_19__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_20__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_21__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_26__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_27__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_28__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_29__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_30__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_31__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_32__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_33__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_47__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_48__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_49__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_50__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_51__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_52__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_53__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_54__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_6__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_7__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_8__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_9__16_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter_reg[0]_i_13__16_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__16_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__16_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__16_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__16_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__16_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__16_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__16_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__16_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__16_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__16_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__16_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__16_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__16_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__16_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__16_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__16_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__16_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__16_n_7\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__16_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__16_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__16_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__16_n_3\ : STD_LOGIC;
  signal \^counter_reg[11]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[12]_i_1__16_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__16_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__16_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__16_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__16_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__16_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__16_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__16_n_7\ : STD_LOGIC;
  signal \^counter_reg[15]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[16]_i_1__16_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__16_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__16_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__16_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__16_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__16_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__16_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__16_n_7\ : STD_LOGIC;
  signal \^counter_reg[19]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[20]_i_1__16_n_0\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__16_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__16_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__16_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__16_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__16_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__16_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__16_n_7\ : STD_LOGIC;
  signal \^counter_reg[23]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[24]_i_1__16_n_0\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__16_n_1\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__16_n_2\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__16_n_3\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__16_n_4\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__16_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__16_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__16_n_7\ : STD_LOGIC;
  signal \^counter_reg[27]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[28]_i_1__16_n_1\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__16_n_2\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__16_n_3\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__16_n_4\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__16_n_5\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__16_n_6\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__16_n_7\ : STD_LOGIC;
  signal \^counter_reg[29]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_reg[4]_i_1__16_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__16_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__16_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__16_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__16_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__16_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__16_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__16_n_7\ : STD_LOGIC;
  signal \^counter_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[8]_i_1__16_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__16_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__16_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__16_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__16_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__16_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__16_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__16_n_7\ : STD_LOGIC;
  signal effective_value : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal effective_value0 : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal effective_value1 : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_10_n_1\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_10_n_2\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_10_n_3\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_112_n_1\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_112_n_2\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_112_n_3\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_115_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_122_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_122_n_1\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_122_n_2\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_122_n_3\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_126_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_126_n_1\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_126_n_2\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_126_n_3\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_130_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_131_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_132_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_133_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_134_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_137_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_142_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_143_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_144_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_145_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_157_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_157_n_1\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_157_n_2\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_157_n_3\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_158_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_159_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_160_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_161_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_162_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_163_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_164_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_165_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_174_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_175_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_176_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_177_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_182_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_183_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_184_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_185_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_19_n_2\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_19_n_3\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_20_n_1\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_20_n_2\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_20_n_3\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_210_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_211_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_212_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_213_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_214_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_215_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_216_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_217_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_21_n_1\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_21_n_2\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_21_n_3\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_23_n_1\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_23_n_2\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_23_n_3\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_30_n_1\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_30_n_2\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_30_n_3\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_39_n_1\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_39_n_2\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_39_n_3\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_43_n_1\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_43_n_2\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_43_n_3\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_58_n_1\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_58_n_2\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_58_n_3\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_83_n_1\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_83_n_2\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_83_n_3\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_87_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_87_n_1\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_87_n_2\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_87_n_3\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_91_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_92_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_94_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_n_1\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_n_2\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_n_3\ : STD_LOGIC;
  signal \NLW_counter_reg[0]_i_13__16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_1__16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_25__16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_3__16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[28]_i_1__16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[17]_INST_0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[17]_INST_0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[17]_INST_0_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[17]_INST_0_i_112_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[17]_INST_0_i_157_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[17]_INST_0_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pwm_out[17]_INST_0_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[17]_INST_0_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[17]_INST_0_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[17]_INST_0_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[17]_INST_0_i_58_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pwm_out[17]_INST_0_i_124\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \pwm_out[17]_INST_0_i_125\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \pwm_out[17]_INST_0_i_128\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \pwm_out[17]_INST_0_i_129\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \pwm_out[17]_INST_0_i_130\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \pwm_out[17]_INST_0_i_131\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \pwm_out[17]_INST_0_i_132\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \pwm_out[17]_INST_0_i_133\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \pwm_out[17]_INST_0_i_22\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \pwm_out[17]_INST_0_i_25\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \pwm_out[17]_INST_0_i_26\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \pwm_out[17]_INST_0_i_27\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \pwm_out[17]_INST_0_i_28\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \pwm_out[17]_INST_0_i_29\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \pwm_out[17]_INST_0_i_41\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \pwm_out[17]_INST_0_i_42\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \pwm_out[17]_INST_0_i_45\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \pwm_out[17]_INST_0_i_46\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \pwm_out[17]_INST_0_i_47\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \pwm_out[17]_INST_0_i_48\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \pwm_out[17]_INST_0_i_49\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \pwm_out[17]_INST_0_i_50\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \pwm_out[17]_INST_0_i_85\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \pwm_out[17]_INST_0_i_86\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \pwm_out[17]_INST_0_i_89\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \pwm_out[17]_INST_0_i_90\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \pwm_out[17]_INST_0_i_91\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \pwm_out[17]_INST_0_i_92\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \pwm_out[17]_INST_0_i_93\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \pwm_out[17]_INST_0_i_94\ : label is "soft_lutpair122";
begin
  O(3 downto 0) <= \^o\(3 downto 0);
  \counter_reg[11]_0\(3 downto 0) <= \^counter_reg[11]_0\(3 downto 0);
  \counter_reg[15]_0\(3 downto 0) <= \^counter_reg[15]_0\(3 downto 0);
  \counter_reg[19]_0\(3 downto 0) <= \^counter_reg[19]_0\(3 downto 0);
  \counter_reg[23]_0\(3 downto 0) <= \^counter_reg[23]_0\(3 downto 0);
  \counter_reg[27]_0\(3 downto 0) <= \^counter_reg[27]_0\(3 downto 0);
  \counter_reg[29]_0\(2 downto 0) <= \^counter_reg[29]_0\(2 downto 0);
  \counter_reg[7]_0\(3 downto 0) <= \^counter_reg[7]_0\(3 downto 0);
\counter[0]_i_10__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(26),
      I1 => minusOp_32(25),
      I2 => counter_reg(27),
      I3 => minusOp_32(26),
      O => \counter[0]_i_10__16_n_0\
    );
\counter[0]_i_11__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(24),
      I1 => minusOp_32(23),
      I2 => counter_reg(25),
      I3 => minusOp_32(24),
      O => \counter[0]_i_11__16_n_0\
    );
\counter[0]_i_12__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_12__16_n_0\
    );
\counter[0]_i_14__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(22),
      I1 => minusOp_32(21),
      I2 => minusOp_32(22),
      I3 => counter_reg(23),
      O => \counter[0]_i_14__16_n_0\
    );
\counter[0]_i_15__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(20),
      I1 => minusOp_32(19),
      I2 => minusOp_32(20),
      I3 => counter_reg(21),
      O => \counter[0]_i_15__16_n_0\
    );
\counter[0]_i_16__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(18),
      I1 => minusOp_32(17),
      I2 => minusOp_32(18),
      I3 => counter_reg(19),
      O => \counter[0]_i_16__16_n_0\
    );
\counter[0]_i_17__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(16),
      I1 => minusOp_32(15),
      I2 => minusOp_32(16),
      I3 => counter_reg(17),
      O => \counter[0]_i_17__16_n_0\
    );
\counter[0]_i_18__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(22),
      I1 => minusOp_32(21),
      I2 => counter_reg(23),
      I3 => minusOp_32(22),
      O => \counter[0]_i_18__16_n_0\
    );
\counter[0]_i_19__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(20),
      I1 => minusOp_32(19),
      I2 => counter_reg(21),
      I3 => minusOp_32(20),
      O => \counter[0]_i_19__16_n_0\
    );
\counter[0]_i_20__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(18),
      I1 => minusOp_32(17),
      I2 => counter_reg(19),
      I3 => minusOp_32(18),
      O => \counter[0]_i_20__16_n_0\
    );
\counter[0]_i_21__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(16),
      I1 => minusOp_32(15),
      I2 => counter_reg(17),
      I3 => minusOp_32(16),
      O => \counter[0]_i_21__16_n_0\
    );
\counter[0]_i_26__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(14),
      I1 => minusOp_32(13),
      I2 => minusOp_32(14),
      I3 => counter_reg(15),
      O => \counter[0]_i_26__16_n_0\
    );
\counter[0]_i_27__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(12),
      I1 => minusOp_32(11),
      I2 => minusOp_32(12),
      I3 => counter_reg(13),
      O => \counter[0]_i_27__16_n_0\
    );
\counter[0]_i_28__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(10),
      I1 => minusOp_32(9),
      I2 => minusOp_32(10),
      I3 => counter_reg(11),
      O => \counter[0]_i_28__16_n_0\
    );
\counter[0]_i_29__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(8),
      I1 => minusOp_32(7),
      I2 => minusOp_32(8),
      I3 => counter_reg(9),
      O => \counter[0]_i_29__16_n_0\
    );
\counter[0]_i_30__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(14),
      I1 => minusOp_32(13),
      I2 => counter_reg(15),
      I3 => minusOp_32(14),
      O => \counter[0]_i_30__16_n_0\
    );
\counter[0]_i_31__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(12),
      I1 => minusOp_32(11),
      I2 => counter_reg(13),
      I3 => minusOp_32(12),
      O => \counter[0]_i_31__16_n_0\
    );
\counter[0]_i_32__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(10),
      I1 => minusOp_32(9),
      I2 => counter_reg(11),
      I3 => minusOp_32(10),
      O => \counter[0]_i_32__16_n_0\
    );
\counter[0]_i_33__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(8),
      I1 => minusOp_32(7),
      I2 => counter_reg(9),
      I3 => minusOp_32(8),
      O => \counter[0]_i_33__16_n_0\
    );
\counter[0]_i_47__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(6),
      I1 => minusOp_32(5),
      I2 => minusOp_32(6),
      I3 => counter_reg(7),
      O => \counter[0]_i_47__16_n_0\
    );
\counter[0]_i_48__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(4),
      I1 => minusOp_32(3),
      I2 => minusOp_32(4),
      I3 => counter_reg(5),
      O => \counter[0]_i_48__16_n_0\
    );
\counter[0]_i_49__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(2),
      I1 => minusOp_32(1),
      I2 => minusOp_32(2),
      I3 => counter_reg(3),
      O => \counter[0]_i_49__16_n_0\
    );
\counter[0]_i_4__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(30),
      I1 => minusOp_32(29),
      I2 => minusOp_32(30),
      I3 => counter_reg(31),
      O => \counter[0]_i_4__16_n_0\
    );
\counter[0]_i_50__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => period(0),
      I1 => counter_reg(0),
      I2 => minusOp_32(0),
      I3 => counter_reg(1),
      O => \counter[0]_i_50__16_n_0\
    );
\counter[0]_i_51__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(6),
      I1 => minusOp_32(5),
      I2 => counter_reg(7),
      I3 => minusOp_32(6),
      O => \counter[0]_i_51__16_n_0\
    );
\counter[0]_i_52__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(4),
      I1 => minusOp_32(3),
      I2 => counter_reg(5),
      I3 => minusOp_32(4),
      O => \counter[0]_i_52__16_n_0\
    );
\counter[0]_i_53__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(2),
      I1 => minusOp_32(1),
      I2 => counter_reg(3),
      I3 => minusOp_32(2),
      O => \counter[0]_i_53__16_n_0\
    );
\counter[0]_i_54__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => counter_reg(0),
      I1 => period(0),
      I2 => counter_reg(1),
      I3 => minusOp_32(0),
      O => \counter[0]_i_54__7_n_0\
    );
\counter[0]_i_5__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(28),
      I1 => minusOp_32(27),
      I2 => minusOp_32(28),
      I3 => counter_reg(29),
      O => \counter[0]_i_5__16_n_0\
    );
\counter[0]_i_6__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(26),
      I1 => minusOp_32(25),
      I2 => minusOp_32(26),
      I3 => counter_reg(27),
      O => \counter[0]_i_6__16_n_0\
    );
\counter[0]_i_7__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(24),
      I1 => minusOp_32(23),
      I2 => minusOp_32(24),
      I3 => counter_reg(25),
      O => \counter[0]_i_7__16_n_0\
    );
\counter[0]_i_8__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(30),
      I1 => minusOp_32(29),
      I2 => counter_reg(31),
      I3 => minusOp_32(30),
      O => \counter[0]_i_8__16_n_0\
    );
\counter[0]_i_9__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(28),
      I1 => minusOp_32(27),
      I2 => counter_reg(29),
      I3 => minusOp_32(28),
      O => \counter[0]_i_9__16_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__16_n_7\,
      Q => counter_reg(0),
      R => clear
    );
\counter_reg[0]_i_13__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_25__16_n_0\,
      CO(3) => \counter_reg[0]_i_13__16_n_0\,
      CO(2) => \counter_reg[0]_i_13__16_n_1\,
      CO(1) => \counter_reg[0]_i_13__16_n_2\,
      CO(0) => \counter_reg[0]_i_13__16_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_26__16_n_0\,
      DI(2) => \counter[0]_i_27__16_n_0\,
      DI(1) => \counter[0]_i_28__16_n_0\,
      DI(0) => \counter[0]_i_29__16_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_13__16_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_30__16_n_0\,
      S(2) => \counter[0]_i_31__16_n_0\,
      S(1) => \counter[0]_i_32__16_n_0\,
      S(0) => \counter[0]_i_33__16_n_0\
    );
\counter_reg[0]_i_1__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_3__16_n_0\,
      CO(3) => clear,
      CO(2) => \counter_reg[0]_i_1__16_n_1\,
      CO(1) => \counter_reg[0]_i_1__16_n_2\,
      CO(0) => \counter_reg[0]_i_1__16_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_4__16_n_0\,
      DI(2) => \counter[0]_i_5__16_n_0\,
      DI(1) => \counter[0]_i_6__16_n_0\,
      DI(0) => \counter[0]_i_7__16_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_1__16_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_8__16_n_0\,
      S(2) => \counter[0]_i_9__16_n_0\,
      S(1) => \counter[0]_i_10__16_n_0\,
      S(0) => \counter[0]_i_11__16_n_0\
    );
\counter_reg[0]_i_25__16\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_25__16_n_0\,
      CO(2) => \counter_reg[0]_i_25__16_n_1\,
      CO(1) => \counter_reg[0]_i_25__16_n_2\,
      CO(0) => \counter_reg[0]_i_25__16_n_3\,
      CYINIT => '1',
      DI(3) => \counter[0]_i_47__16_n_0\,
      DI(2) => \counter[0]_i_48__16_n_0\,
      DI(1) => \counter[0]_i_49__16_n_0\,
      DI(0) => \counter[0]_i_50__16_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_25__16_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_51__16_n_0\,
      S(2) => \counter[0]_i_52__16_n_0\,
      S(1) => \counter[0]_i_53__16_n_0\,
      S(0) => \counter[0]_i_54__7_n_0\
    );
\counter_reg[0]_i_2__16\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_2__16_n_0\,
      CO(2) => \counter_reg[0]_i_2__16_n_1\,
      CO(1) => \counter_reg[0]_i_2__16_n_2\,
      CO(0) => \counter_reg[0]_i_2__16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_reg[0]_i_2__16_n_4\,
      O(2) => \counter_reg[0]_i_2__16_n_5\,
      O(1) => \counter_reg[0]_i_2__16_n_6\,
      O(0) => \counter_reg[0]_i_2__16_n_7\,
      S(3 downto 1) => counter_reg(3 downto 1),
      S(0) => \counter[0]_i_12__16_n_0\
    );
\counter_reg[0]_i_3__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_13__16_n_0\,
      CO(3) => \counter_reg[0]_i_3__16_n_0\,
      CO(2) => \counter_reg[0]_i_3__16_n_1\,
      CO(1) => \counter_reg[0]_i_3__16_n_2\,
      CO(0) => \counter_reg[0]_i_3__16_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_14__16_n_0\,
      DI(2) => \counter[0]_i_15__16_n_0\,
      DI(1) => \counter[0]_i_16__16_n_0\,
      DI(0) => \counter[0]_i_17__16_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_3__16_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_18__16_n_0\,
      S(2) => \counter[0]_i_19__16_n_0\,
      S(1) => \counter[0]_i_20__16_n_0\,
      S(0) => \counter[0]_i_21__16_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__16_n_5\,
      Q => counter_reg(10),
      R => clear
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__16_n_4\,
      Q => counter_reg(11),
      R => clear
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__16_n_7\,
      Q => counter_reg(12),
      R => clear
    );
\counter_reg[12]_i_1__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1__16_n_0\,
      CO(3) => \counter_reg[12]_i_1__16_n_0\,
      CO(2) => \counter_reg[12]_i_1__16_n_1\,
      CO(1) => \counter_reg[12]_i_1__16_n_2\,
      CO(0) => \counter_reg[12]_i_1__16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_1__16_n_4\,
      O(2) => \counter_reg[12]_i_1__16_n_5\,
      O(1) => \counter_reg[12]_i_1__16_n_6\,
      O(0) => \counter_reg[12]_i_1__16_n_7\,
      S(3 downto 0) => counter_reg(15 downto 12)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__16_n_6\,
      Q => counter_reg(13),
      R => clear
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__16_n_5\,
      Q => counter_reg(14),
      R => clear
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__16_n_4\,
      Q => counter_reg(15),
      R => clear
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__16_n_7\,
      Q => counter_reg(16),
      R => clear
    );
\counter_reg[16]_i_1__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_1__16_n_0\,
      CO(3) => \counter_reg[16]_i_1__16_n_0\,
      CO(2) => \counter_reg[16]_i_1__16_n_1\,
      CO(1) => \counter_reg[16]_i_1__16_n_2\,
      CO(0) => \counter_reg[16]_i_1__16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_1__16_n_4\,
      O(2) => \counter_reg[16]_i_1__16_n_5\,
      O(1) => \counter_reg[16]_i_1__16_n_6\,
      O(0) => \counter_reg[16]_i_1__16_n_7\,
      S(3 downto 0) => counter_reg(19 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__16_n_6\,
      Q => counter_reg(17),
      R => clear
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__16_n_5\,
      Q => counter_reg(18),
      R => clear
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__16_n_4\,
      Q => counter_reg(19),
      R => clear
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__16_n_6\,
      Q => counter_reg(1),
      R => clear
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__16_n_7\,
      Q => counter_reg(20),
      R => clear
    );
\counter_reg[20]_i_1__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_1__16_n_0\,
      CO(3) => \counter_reg[20]_i_1__16_n_0\,
      CO(2) => \counter_reg[20]_i_1__16_n_1\,
      CO(1) => \counter_reg[20]_i_1__16_n_2\,
      CO(0) => \counter_reg[20]_i_1__16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_1__16_n_4\,
      O(2) => \counter_reg[20]_i_1__16_n_5\,
      O(1) => \counter_reg[20]_i_1__16_n_6\,
      O(0) => \counter_reg[20]_i_1__16_n_7\,
      S(3 downto 0) => counter_reg(23 downto 20)
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__16_n_6\,
      Q => counter_reg(21),
      R => clear
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__16_n_5\,
      Q => counter_reg(22),
      R => clear
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__16_n_4\,
      Q => counter_reg(23),
      R => clear
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__16_n_7\,
      Q => counter_reg(24),
      R => clear
    );
\counter_reg[24]_i_1__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[20]_i_1__16_n_0\,
      CO(3) => \counter_reg[24]_i_1__16_n_0\,
      CO(2) => \counter_reg[24]_i_1__16_n_1\,
      CO(1) => \counter_reg[24]_i_1__16_n_2\,
      CO(0) => \counter_reg[24]_i_1__16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[24]_i_1__16_n_4\,
      O(2) => \counter_reg[24]_i_1__16_n_5\,
      O(1) => \counter_reg[24]_i_1__16_n_6\,
      O(0) => \counter_reg[24]_i_1__16_n_7\,
      S(3 downto 0) => counter_reg(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__16_n_6\,
      Q => counter_reg(25),
      R => clear
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__16_n_5\,
      Q => counter_reg(26),
      R => clear
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__16_n_4\,
      Q => counter_reg(27),
      R => clear
    );
\counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__16_n_7\,
      Q => counter_reg(28),
      R => clear
    );
\counter_reg[28]_i_1__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[24]_i_1__16_n_0\,
      CO(3) => \NLW_counter_reg[28]_i_1__16_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[28]_i_1__16_n_1\,
      CO(1) => \counter_reg[28]_i_1__16_n_2\,
      CO(0) => \counter_reg[28]_i_1__16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[28]_i_1__16_n_4\,
      O(2) => \counter_reg[28]_i_1__16_n_5\,
      O(1) => \counter_reg[28]_i_1__16_n_6\,
      O(0) => \counter_reg[28]_i_1__16_n_7\,
      S(3 downto 0) => counter_reg(31 downto 28)
    );
\counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__16_n_6\,
      Q => counter_reg(29),
      R => clear
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__16_n_5\,
      Q => counter_reg(2),
      R => clear
    );
\counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__16_n_5\,
      Q => counter_reg(30),
      R => clear
    );
\counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__16_n_4\,
      Q => counter_reg(31),
      R => clear
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__16_n_4\,
      Q => counter_reg(3),
      R => clear
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__16_n_7\,
      Q => counter_reg(4),
      R => clear
    );
\counter_reg[4]_i_1__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_2__16_n_0\,
      CO(3) => \counter_reg[4]_i_1__16_n_0\,
      CO(2) => \counter_reg[4]_i_1__16_n_1\,
      CO(1) => \counter_reg[4]_i_1__16_n_2\,
      CO(0) => \counter_reg[4]_i_1__16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_1__16_n_4\,
      O(2) => \counter_reg[4]_i_1__16_n_5\,
      O(1) => \counter_reg[4]_i_1__16_n_6\,
      O(0) => \counter_reg[4]_i_1__16_n_7\,
      S(3 downto 0) => counter_reg(7 downto 4)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__16_n_6\,
      Q => counter_reg(5),
      R => clear
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__16_n_5\,
      Q => counter_reg(6),
      R => clear
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__16_n_4\,
      Q => counter_reg(7),
      R => clear
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__16_n_7\,
      Q => counter_reg(8),
      R => clear
    );
\counter_reg[8]_i_1__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1__16_n_0\,
      CO(3) => \counter_reg[8]_i_1__16_n_0\,
      CO(2) => \counter_reg[8]_i_1__16_n_1\,
      CO(1) => \counter_reg[8]_i_1__16_n_2\,
      CO(0) => \counter_reg[8]_i_1__16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_1__16_n_4\,
      O(2) => \counter_reg[8]_i_1__16_n_5\,
      O(1) => \counter_reg[8]_i_1__16_n_6\,
      O(0) => \counter_reg[8]_i_1__16_n_7\,
      S(3 downto 0) => counter_reg(11 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__16_n_6\,
      Q => counter_reg(9),
      R => clear
    );
\pwm_out[17]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[17]_INST_0_i_1_n_0\,
      CO(3) => pwm_out(0),
      CO(2) => \pwm_out[17]_INST_0_n_1\,
      CO(1) => \pwm_out[17]_INST_0_n_2\,
      CO(0) => \pwm_out[17]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[17]_INST_0_i_2_n_0\,
      DI(2) => \pwm_out[17]_INST_0_i_3_n_0\,
      DI(1) => \pwm_out[17]_INST_0_i_4_n_0\,
      DI(0) => \pwm_out[17]_INST_0_i_5_n_0\,
      O(3 downto 0) => \NLW_pwm_out[17]_INST_0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[17]_INST_0_i_6_n_0\,
      S(2) => \pwm_out[17]_INST_0_i_7_n_0\,
      S(1) => \pwm_out[17]_INST_0_i_8_n_0\,
      S(0) => \pwm_out[17]_INST_0_i_9_n_0\
    );
\pwm_out[17]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[17]_INST_0_i_10_n_0\,
      CO(3) => \pwm_out[17]_INST_0_i_1_n_0\,
      CO(2) => \pwm_out[17]_INST_0_i_1_n_1\,
      CO(1) => \pwm_out[17]_INST_0_i_1_n_2\,
      CO(0) => \pwm_out[17]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[17]_INST_0_i_11_n_0\,
      DI(2) => \pwm_out[17]_INST_0_i_12_n_0\,
      DI(1) => \pwm_out[17]_INST_0_i_13_n_0\,
      DI(0) => \pwm_out[17]_INST_0_i_14_n_0\,
      O(3 downto 0) => \NLW_pwm_out[17]_INST_0_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[17]_INST_0_i_15_n_0\,
      S(2) => \pwm_out[17]_INST_0_i_16_n_0\,
      S(1) => \pwm_out[17]_INST_0_i_17_n_0\,
      S(0) => \pwm_out[17]_INST_0_i_18_n_0\
    );
\pwm_out[17]_INST_0_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[17]_INST_0_i_30_n_0\,
      CO(3) => \pwm_out[17]_INST_0_i_10_n_0\,
      CO(2) => \pwm_out[17]_INST_0_i_10_n_1\,
      CO(1) => \pwm_out[17]_INST_0_i_10_n_2\,
      CO(0) => \pwm_out[17]_INST_0_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[17]_INST_0_i_31_n_0\,
      DI(2) => \pwm_out[17]_INST_0_i_32_n_0\,
      DI(1) => \pwm_out[17]_INST_0_i_33_n_0\,
      DI(0) => \pwm_out[17]_INST_0_i_34_n_0\,
      O(3 downto 0) => \NLW_pwm_out[17]_INST_0_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[17]_INST_0_i_35_n_0\,
      S(2) => \pwm_out[17]_INST_0_i_36_n_0\,
      S(1) => \pwm_out[17]_INST_0_i_37_n_0\,
      S(0) => \pwm_out[17]_INST_0_i_38_n_0\
    );
\pwm_out[17]_INST_0_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(19),
      I1 => O23(14),
      O => \pwm_out[17]_INST_0_i_103_n_0\
    );
\pwm_out[17]_INST_0_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(18),
      I1 => O23(13),
      O => \pwm_out[17]_INST_0_i_104_n_0\
    );
\pwm_out[17]_INST_0_i_105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(17),
      I1 => O23(12),
      O => \pwm_out[17]_INST_0_i_105_n_0\
    );
\pwm_out[17]_INST_0_i_106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(16),
      I1 => O23(11),
      O => \pwm_out[17]_INST_0_i_106_n_0\
    );
\pwm_out[17]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(22),
      I1 => effective_value1,
      I2 => \^counter_reg[23]_0\(2),
      I3 => \pwm_out[17]_INST_0_i_8_0\(22),
      I4 => effective_value(23),
      I5 => duty_cycle(23),
      O => \pwm_out[17]_INST_0_i_11_n_0\
    );
\pwm_out[17]_INST_0_i_112\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[17]_INST_0_i_157_n_0\,
      CO(3) => \pwm_out[17]_INST_0_i_112_n_0\,
      CO(2) => \pwm_out[17]_INST_0_i_112_n_1\,
      CO(1) => \pwm_out[17]_INST_0_i_112_n_2\,
      CO(0) => \pwm_out[17]_INST_0_i_112_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[17]_INST_0_i_158_n_0\,
      DI(2) => \pwm_out[17]_INST_0_i_159_n_0\,
      DI(1) => \pwm_out[17]_INST_0_i_160_n_0\,
      DI(0) => \pwm_out[17]_INST_0_i_161_n_0\,
      O(3 downto 0) => \NLW_pwm_out[17]_INST_0_i_112_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[17]_INST_0_i_162_n_0\,
      S(2) => \pwm_out[17]_INST_0_i_163_n_0\,
      S(1) => \pwm_out[17]_INST_0_i_164_n_0\,
      S(0) => \pwm_out[17]_INST_0_i_165_n_0\
    );
\pwm_out[17]_INST_0_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[23]_0\(2),
      I1 => period(22),
      I2 => period(23),
      I3 => \^counter_reg[23]_0\(3),
      O => \pwm_out[17]_INST_0_i_113_n_0\
    );
\pwm_out[17]_INST_0_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[23]_0\(0),
      I1 => period(20),
      I2 => period(21),
      I3 => \^counter_reg[23]_0\(1),
      O => \pwm_out[17]_INST_0_i_114_n_0\
    );
\pwm_out[17]_INST_0_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[19]_0\(2),
      I1 => period(18),
      I2 => period(19),
      I3 => \^counter_reg[19]_0\(3),
      O => \pwm_out[17]_INST_0_i_115_n_0\
    );
\pwm_out[17]_INST_0_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[19]_0\(0),
      I1 => period(16),
      I2 => period(17),
      I3 => \^counter_reg[19]_0\(1),
      O => \pwm_out[17]_INST_0_i_116_n_0\
    );
\pwm_out[17]_INST_0_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[23]_0\(2),
      I1 => period(22),
      I2 => \^counter_reg[23]_0\(3),
      I3 => period(23),
      O => \pwm_out[17]_INST_0_i_117_n_0\
    );
\pwm_out[17]_INST_0_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[23]_0\(0),
      I1 => period(20),
      I2 => \^counter_reg[23]_0\(1),
      I3 => period(21),
      O => \pwm_out[17]_INST_0_i_118_n_0\
    );
\pwm_out[17]_INST_0_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[19]_0\(2),
      I1 => period(18),
      I2 => \^counter_reg[19]_0\(3),
      I3 => period(19),
      O => \pwm_out[17]_INST_0_i_119_n_0\
    );
\pwm_out[17]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(20),
      I1 => effective_value1,
      I2 => \^counter_reg[23]_0\(0),
      I3 => \pwm_out[17]_INST_0_i_8_0\(20),
      I4 => effective_value(21),
      I5 => duty_cycle(21),
      O => \pwm_out[17]_INST_0_i_12_n_0\
    );
\pwm_out[17]_INST_0_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[19]_0\(0),
      I1 => period(16),
      I2 => \^counter_reg[19]_0\(1),
      I3 => period(17),
      O => \pwm_out[17]_INST_0_i_120_n_0\
    );
\pwm_out[17]_INST_0_i_122\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[17]_INST_0_i_126_n_0\,
      CO(3) => \pwm_out[17]_INST_0_i_122_n_0\,
      CO(2) => \pwm_out[17]_INST_0_i_122_n_1\,
      CO(1) => \pwm_out[17]_INST_0_i_122_n_2\,
      CO(0) => \pwm_out[17]_INST_0_i_122_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(7 downto 4),
      O(3 downto 0) => \^counter_reg[7]_0\(3 downto 0),
      S(3) => \pwm_out[17]_INST_0_i_174_n_0\,
      S(2) => \pwm_out[17]_INST_0_i_175_n_0\,
      S(1) => \pwm_out[17]_INST_0_i_176_n_0\,
      S(0) => \pwm_out[17]_INST_0_i_177_n_0\
    );
\pwm_out[17]_INST_0_i_124\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[17]_INST_0_i_8_0\(7),
      I1 => \^counter_reg[7]_0\(3),
      I2 => effective_value1,
      O => effective_value(7)
    );
\pwm_out[17]_INST_0_i_125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[17]_INST_0_i_8_0\(5),
      I1 => \^counter_reg[7]_0\(1),
      I2 => effective_value1,
      O => effective_value(5)
    );
\pwm_out[17]_INST_0_i_126\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[17]_INST_0_i_126_n_0\,
      CO(2) => \pwm_out[17]_INST_0_i_126_n_1\,
      CO(1) => \pwm_out[17]_INST_0_i_126_n_2\,
      CO(0) => \pwm_out[17]_INST_0_i_126_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(3 downto 0),
      O(3 downto 0) => \^o\(3 downto 0),
      S(3) => \pwm_out[17]_INST_0_i_182_n_0\,
      S(2) => \pwm_out[17]_INST_0_i_183_n_0\,
      S(1) => \pwm_out[17]_INST_0_i_184_n_0\,
      S(0) => \pwm_out[17]_INST_0_i_185_n_0\
    );
\pwm_out[17]_INST_0_i_128\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[17]_INST_0_i_8_0\(3),
      I1 => \^o\(3),
      I2 => effective_value1,
      O => effective_value(3)
    );
\pwm_out[17]_INST_0_i_129\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[17]_INST_0_i_8_0\(1),
      I1 => \^o\(1),
      I2 => effective_value1,
      O => effective_value(1)
    );
\pwm_out[17]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(18),
      I1 => effective_value1,
      I2 => \^counter_reg[19]_0\(2),
      I3 => \pwm_out[17]_INST_0_i_8_0\(18),
      I4 => effective_value(19),
      I5 => duty_cycle(19),
      O => \pwm_out[17]_INST_0_i_13_n_0\
    );
\pwm_out[17]_INST_0_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[7]_0\(3),
      I2 => \pwm_out[17]_INST_0_i_8_0\(7),
      I3 => duty_cycle(7),
      O => \pwm_out[17]_INST_0_i_130_n_0\
    );
\pwm_out[17]_INST_0_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[7]_0\(1),
      I2 => \pwm_out[17]_INST_0_i_8_0\(5),
      I3 => duty_cycle(5),
      O => \pwm_out[17]_INST_0_i_131_n_0\
    );
\pwm_out[17]_INST_0_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^o\(3),
      I2 => \pwm_out[17]_INST_0_i_8_0\(3),
      I3 => duty_cycle(3),
      O => \pwm_out[17]_INST_0_i_132_n_0\
    );
\pwm_out[17]_INST_0_i_133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^o\(1),
      I2 => \pwm_out[17]_INST_0_i_8_0\(1),
      I3 => duty_cycle(1),
      O => \pwm_out[17]_INST_0_i_133_n_0\
    );
\pwm_out[17]_INST_0_i_134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(15),
      I1 => O23(10),
      O => \pwm_out[17]_INST_0_i_134_n_0\
    );
\pwm_out[17]_INST_0_i_135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(14),
      I1 => O23(9),
      O => \pwm_out[17]_INST_0_i_135_n_0\
    );
\pwm_out[17]_INST_0_i_136\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(13),
      I1 => O23(8),
      O => \pwm_out[17]_INST_0_i_136_n_0\
    );
\pwm_out[17]_INST_0_i_137\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(12),
      I1 => O23(7),
      O => \pwm_out[17]_INST_0_i_137_n_0\
    );
\pwm_out[17]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(16),
      I1 => effective_value1,
      I2 => \^counter_reg[19]_0\(0),
      I3 => \pwm_out[17]_INST_0_i_8_0\(16),
      I4 => effective_value(17),
      I5 => duty_cycle(17),
      O => \pwm_out[17]_INST_0_i_14_n_0\
    );
\pwm_out[17]_INST_0_i_142\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(11),
      I1 => O23(6),
      O => \pwm_out[17]_INST_0_i_142_n_0\
    );
\pwm_out[17]_INST_0_i_143\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(10),
      I1 => O23(5),
      O => \pwm_out[17]_INST_0_i_143_n_0\
    );
\pwm_out[17]_INST_0_i_144\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(9),
      I1 => O23(4),
      O => \pwm_out[17]_INST_0_i_144_n_0\
    );
\pwm_out[17]_INST_0_i_145\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(8),
      I1 => O23(3),
      O => \pwm_out[17]_INST_0_i_145_n_0\
    );
\pwm_out[17]_INST_0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(22),
      I1 => \pwm_out[17]_INST_0_i_8_0\(22),
      I2 => \^counter_reg[23]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[17]_INST_0_i_47_n_0\,
      O => \pwm_out[17]_INST_0_i_15_n_0\
    );
\pwm_out[17]_INST_0_i_157\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[17]_INST_0_i_157_n_0\,
      CO(2) => \pwm_out[17]_INST_0_i_157_n_1\,
      CO(1) => \pwm_out[17]_INST_0_i_157_n_2\,
      CO(0) => \pwm_out[17]_INST_0_i_157_n_3\,
      CYINIT => '1',
      DI(3) => \pwm_out[17]_INST_0_i_210_n_0\,
      DI(2) => \pwm_out[17]_INST_0_i_211_n_0\,
      DI(1) => \pwm_out[17]_INST_0_i_212_n_0\,
      DI(0) => \pwm_out[17]_INST_0_i_213_n_0\,
      O(3 downto 0) => \NLW_pwm_out[17]_INST_0_i_157_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[17]_INST_0_i_214_n_0\,
      S(2) => \pwm_out[17]_INST_0_i_215_n_0\,
      S(1) => \pwm_out[17]_INST_0_i_216_n_0\,
      S(0) => \pwm_out[17]_INST_0_i_217_n_0\
    );
\pwm_out[17]_INST_0_i_158\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[15]_0\(2),
      I1 => period(14),
      I2 => period(15),
      I3 => \^counter_reg[15]_0\(3),
      O => \pwm_out[17]_INST_0_i_158_n_0\
    );
\pwm_out[17]_INST_0_i_159\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[15]_0\(0),
      I1 => period(12),
      I2 => period(13),
      I3 => \^counter_reg[15]_0\(1),
      O => \pwm_out[17]_INST_0_i_159_n_0\
    );
\pwm_out[17]_INST_0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(20),
      I1 => \pwm_out[17]_INST_0_i_8_0\(20),
      I2 => \^counter_reg[23]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[17]_INST_0_i_48_n_0\,
      O => \pwm_out[17]_INST_0_i_16_n_0\
    );
\pwm_out[17]_INST_0_i_160\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[11]_0\(2),
      I1 => period(10),
      I2 => period(11),
      I3 => \^counter_reg[11]_0\(3),
      O => \pwm_out[17]_INST_0_i_160_n_0\
    );
\pwm_out[17]_INST_0_i_161\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[11]_0\(0),
      I1 => period(8),
      I2 => period(9),
      I3 => \^counter_reg[11]_0\(1),
      O => \pwm_out[17]_INST_0_i_161_n_0\
    );
\pwm_out[17]_INST_0_i_162\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[15]_0\(2),
      I1 => period(14),
      I2 => \^counter_reg[15]_0\(3),
      I3 => period(15),
      O => \pwm_out[17]_INST_0_i_162_n_0\
    );
\pwm_out[17]_INST_0_i_163\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[15]_0\(0),
      I1 => period(12),
      I2 => \^counter_reg[15]_0\(1),
      I3 => period(13),
      O => \pwm_out[17]_INST_0_i_163_n_0\
    );
\pwm_out[17]_INST_0_i_164\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[11]_0\(2),
      I1 => period(10),
      I2 => \^counter_reg[11]_0\(3),
      I3 => period(11),
      O => \pwm_out[17]_INST_0_i_164_n_0\
    );
\pwm_out[17]_INST_0_i_165\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[11]_0\(0),
      I1 => period(8),
      I2 => \^counter_reg[11]_0\(1),
      I3 => period(9),
      O => \pwm_out[17]_INST_0_i_165_n_0\
    );
\pwm_out[17]_INST_0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(18),
      I1 => \pwm_out[17]_INST_0_i_8_0\(18),
      I2 => \^counter_reg[19]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[17]_INST_0_i_49_n_0\,
      O => \pwm_out[17]_INST_0_i_17_n_0\
    );
\pwm_out[17]_INST_0_i_174\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(7),
      I1 => O23(2),
      O => \pwm_out[17]_INST_0_i_174_n_0\
    );
\pwm_out[17]_INST_0_i_175\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(6),
      I1 => O23(1),
      O => \pwm_out[17]_INST_0_i_175_n_0\
    );
\pwm_out[17]_INST_0_i_176\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(5),
      I1 => O23(0),
      O => \pwm_out[17]_INST_0_i_176_n_0\
    );
\pwm_out[17]_INST_0_i_177\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => counter_reg(4),
      I1 => phase(0),
      I2 => phase(4),
      O => \pwm_out[17]_INST_0_i_177_n_0\
    );
\pwm_out[17]_INST_0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(16),
      I1 => \pwm_out[17]_INST_0_i_8_0\(16),
      I2 => \^counter_reg[19]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[17]_INST_0_i_50_n_0\,
      O => \pwm_out[17]_INST_0_i_18_n_0\
    );
\pwm_out[17]_INST_0_i_182\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(3),
      I1 => phase(3),
      O => \pwm_out[17]_INST_0_i_182_n_0\
    );
\pwm_out[17]_INST_0_i_183\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(2),
      I1 => phase(2),
      O => \pwm_out[17]_INST_0_i_183_n_0\
    );
\pwm_out[17]_INST_0_i_184\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(1),
      I1 => phase(1),
      O => \pwm_out[17]_INST_0_i_184_n_0\
    );
\pwm_out[17]_INST_0_i_185\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(0),
      I1 => phase(0),
      O => \pwm_out[17]_INST_0_i_185_n_0\
    );
\pwm_out[17]_INST_0_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[17]_INST_0_i_23_n_0\,
      CO(3 downto 2) => \NLW_pwm_out[17]_INST_0_i_19_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pwm_out[17]_INST_0_i_19_n_2\,
      CO(0) => \pwm_out[17]_INST_0_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => counter_reg(29 downto 28),
      O(3) => \NLW_pwm_out[17]_INST_0_i_19_O_UNCONNECTED\(3),
      O(2 downto 0) => \^counter_reg[29]_0\(2 downto 0),
      S(3) => '0',
      S(2) => \pwm_out[17]_INST_0_i_51_n_0\,
      S(1) => \pwm_out[17]_INST_0_i_52_n_0\,
      S(0) => \pwm_out[17]_INST_0_i_53_n_0\
    );
\pwm_out[17]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AFF0022000A0022"
    )
        port map (
      I0 => duty_cycle(30),
      I1 => \^counter_reg[29]_0\(2),
      I2 => effective_value0(30),
      I3 => duty_cycle(31),
      I4 => effective_value1,
      I5 => effective_value0(31),
      O => \pwm_out[17]_INST_0_i_2_n_0\
    );
\pwm_out[17]_INST_0_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[17]_INST_0_i_7_0\(0),
      CO(3) => \NLW_pwm_out[17]_INST_0_i_20_CO_UNCONNECTED\(3),
      CO(2) => \pwm_out[17]_INST_0_i_20_n_1\,
      CO(1) => \pwm_out[17]_INST_0_i_20_n_2\,
      CO(0) => \pwm_out[17]_INST_0_i_20_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^counter_reg[29]_0\(2 downto 0),
      O(3 downto 0) => effective_value0(31 downto 28),
      S(3 downto 0) => \pwm_out[17]_INST_0_i_7_1\(3 downto 0)
    );
\pwm_out[17]_INST_0_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[17]_INST_0_i_58_n_0\,
      CO(3) => effective_value1,
      CO(2) => \pwm_out[17]_INST_0_i_21_n_1\,
      CO(1) => \pwm_out[17]_INST_0_i_21_n_2\,
      CO(0) => \pwm_out[17]_INST_0_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \pwm_out[17]_INST_0_i_82_0\(1 downto 0),
      DI(1) => \pwm_out[17]_INST_0_i_61_n_0\,
      DI(0) => \pwm_out[17]_INST_0_i_62_n_0\,
      O(3 downto 0) => \NLW_pwm_out[17]_INST_0_i_21_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \pwm_out[17]_INST_0_i_82_1\(1 downto 0),
      S(1) => \pwm_out[17]_INST_0_i_65_n_0\,
      S(0) => \pwm_out[17]_INST_0_i_66_n_0\
    );
\pwm_out[17]_INST_0_i_210\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => period(6),
      I2 => period(7),
      I3 => \^counter_reg[7]_0\(3),
      O => \pwm_out[17]_INST_0_i_210_n_0\
    );
\pwm_out[17]_INST_0_i_211\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[7]_0\(0),
      I1 => period(4),
      I2 => period(5),
      I3 => \^counter_reg[7]_0\(1),
      O => \pwm_out[17]_INST_0_i_211_n_0\
    );
\pwm_out[17]_INST_0_i_212\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o\(2),
      I1 => period(2),
      I2 => period(3),
      I3 => \^o\(3),
      O => \pwm_out[17]_INST_0_i_212_n_0\
    );
\pwm_out[17]_INST_0_i_213\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o\(0),
      I1 => period(0),
      I2 => period(1),
      I3 => \^o\(1),
      O => \pwm_out[17]_INST_0_i_213_n_0\
    );
\pwm_out[17]_INST_0_i_214\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => period(6),
      I2 => \^counter_reg[7]_0\(3),
      I3 => period(7),
      O => \pwm_out[17]_INST_0_i_214_n_0\
    );
\pwm_out[17]_INST_0_i_215\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[7]_0\(0),
      I1 => period(4),
      I2 => \^counter_reg[7]_0\(1),
      I3 => period(5),
      O => \pwm_out[17]_INST_0_i_215_n_0\
    );
\pwm_out[17]_INST_0_i_216\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o\(2),
      I1 => period(2),
      I2 => \^o\(3),
      I3 => period(3),
      O => \pwm_out[17]_INST_0_i_216_n_0\
    );
\pwm_out[17]_INST_0_i_217\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o\(0),
      I1 => period(0),
      I2 => \^o\(1),
      I3 => period(1),
      O => \pwm_out[17]_INST_0_i_217_n_0\
    );
\pwm_out[17]_INST_0_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(29),
      I1 => \^counter_reg[29]_0\(1),
      I2 => effective_value1,
      O => effective_value(29)
    );
\pwm_out[17]_INST_0_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[17]_INST_0_i_39_n_0\,
      CO(3) => \pwm_out[17]_INST_0_i_23_n_0\,
      CO(2) => \pwm_out[17]_INST_0_i_23_n_1\,
      CO(1) => \pwm_out[17]_INST_0_i_23_n_2\,
      CO(0) => \pwm_out[17]_INST_0_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(27 downto 24),
      O(3 downto 0) => \^counter_reg[27]_0\(3 downto 0),
      S(3) => \pwm_out[17]_INST_0_i_67_n_0\,
      S(2) => \pwm_out[17]_INST_0_i_68_n_0\,
      S(1) => \pwm_out[17]_INST_0_i_69_n_0\,
      S(0) => \pwm_out[17]_INST_0_i_70_n_0\
    );
\pwm_out[17]_INST_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[17]_INST_0_i_8_0\(27),
      I1 => \^counter_reg[27]_0\(3),
      I2 => effective_value1,
      O => effective_value(27)
    );
\pwm_out[17]_INST_0_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[17]_INST_0_i_8_0\(25),
      I1 => \^counter_reg[27]_0\(1),
      I2 => effective_value1,
      O => effective_value(25)
    );
\pwm_out[17]_INST_0_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[29]_0\(1),
      I2 => effective_value0(29),
      I3 => duty_cycle(29),
      O => \pwm_out[17]_INST_0_i_27_n_0\
    );
\pwm_out[17]_INST_0_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[27]_0\(3),
      I2 => \pwm_out[17]_INST_0_i_8_0\(27),
      I3 => duty_cycle(27),
      O => \pwm_out[17]_INST_0_i_28_n_0\
    );
\pwm_out[17]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[27]_0\(1),
      I2 => \pwm_out[17]_INST_0_i_8_0\(25),
      I3 => duty_cycle(25),
      O => \pwm_out[17]_INST_0_i_29_n_0\
    );
\pwm_out[17]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(28),
      I1 => effective_value1,
      I2 => \^counter_reg[29]_0\(0),
      I3 => effective_value0(28),
      I4 => effective_value(29),
      I5 => duty_cycle(29),
      O => \pwm_out[17]_INST_0_i_3_n_0\
    );
\pwm_out[17]_INST_0_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[17]_INST_0_i_30_n_0\,
      CO(2) => \pwm_out[17]_INST_0_i_30_n_1\,
      CO(1) => \pwm_out[17]_INST_0_i_30_n_2\,
      CO(0) => \pwm_out[17]_INST_0_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[17]_INST_0_i_75_n_0\,
      DI(2) => \pwm_out[17]_INST_0_i_76_n_0\,
      DI(1) => \pwm_out[17]_INST_0_i_77_n_0\,
      DI(0) => \pwm_out[17]_INST_0_i_78_n_0\,
      O(3 downto 0) => \NLW_pwm_out[17]_INST_0_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[17]_INST_0_i_79_n_0\,
      S(2) => \pwm_out[17]_INST_0_i_80_n_0\,
      S(1) => \pwm_out[17]_INST_0_i_81_n_0\,
      S(0) => \pwm_out[17]_INST_0_i_82_n_0\
    );
\pwm_out[17]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(14),
      I1 => effective_value1,
      I2 => \^counter_reg[15]_0\(2),
      I3 => \pwm_out[17]_INST_0_i_8_0\(14),
      I4 => effective_value(15),
      I5 => duty_cycle(15),
      O => \pwm_out[17]_INST_0_i_31_n_0\
    );
\pwm_out[17]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(12),
      I1 => effective_value1,
      I2 => \^counter_reg[15]_0\(0),
      I3 => \pwm_out[17]_INST_0_i_8_0\(12),
      I4 => effective_value(13),
      I5 => duty_cycle(13),
      O => \pwm_out[17]_INST_0_i_32_n_0\
    );
\pwm_out[17]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(10),
      I1 => effective_value1,
      I2 => \^counter_reg[11]_0\(2),
      I3 => \pwm_out[17]_INST_0_i_8_0\(10),
      I4 => effective_value(11),
      I5 => duty_cycle(11),
      O => \pwm_out[17]_INST_0_i_33_n_0\
    );
\pwm_out[17]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(8),
      I1 => effective_value1,
      I2 => \^counter_reg[11]_0\(0),
      I3 => \pwm_out[17]_INST_0_i_8_0\(8),
      I4 => effective_value(9),
      I5 => duty_cycle(9),
      O => \pwm_out[17]_INST_0_i_34_n_0\
    );
\pwm_out[17]_INST_0_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(14),
      I1 => \pwm_out[17]_INST_0_i_8_0\(14),
      I2 => \^counter_reg[15]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[17]_INST_0_i_91_n_0\,
      O => \pwm_out[17]_INST_0_i_35_n_0\
    );
\pwm_out[17]_INST_0_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(12),
      I1 => \pwm_out[17]_INST_0_i_8_0\(12),
      I2 => \^counter_reg[15]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[17]_INST_0_i_92_n_0\,
      O => \pwm_out[17]_INST_0_i_36_n_0\
    );
\pwm_out[17]_INST_0_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(10),
      I1 => \pwm_out[17]_INST_0_i_8_0\(10),
      I2 => \^counter_reg[11]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[17]_INST_0_i_93_n_0\,
      O => \pwm_out[17]_INST_0_i_37_n_0\
    );
\pwm_out[17]_INST_0_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(8),
      I1 => \pwm_out[17]_INST_0_i_8_0\(8),
      I2 => \^counter_reg[11]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[17]_INST_0_i_94_n_0\,
      O => \pwm_out[17]_INST_0_i_38_n_0\
    );
\pwm_out[17]_INST_0_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[17]_INST_0_i_43_n_0\,
      CO(3) => \pwm_out[17]_INST_0_i_39_n_0\,
      CO(2) => \pwm_out[17]_INST_0_i_39_n_1\,
      CO(1) => \pwm_out[17]_INST_0_i_39_n_2\,
      CO(0) => \pwm_out[17]_INST_0_i_39_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(23 downto 20),
      O(3 downto 0) => \^counter_reg[23]_0\(3 downto 0),
      S(3) => \pwm_out[17]_INST_0_i_95_n_0\,
      S(2) => \pwm_out[17]_INST_0_i_96_n_0\,
      S(1) => \pwm_out[17]_INST_0_i_97_n_0\,
      S(0) => \pwm_out[17]_INST_0_i_98_n_0\
    );
\pwm_out[17]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(26),
      I1 => effective_value1,
      I2 => \^counter_reg[27]_0\(2),
      I3 => \pwm_out[17]_INST_0_i_8_0\(26),
      I4 => effective_value(27),
      I5 => duty_cycle(27),
      O => \pwm_out[17]_INST_0_i_4_n_0\
    );
\pwm_out[17]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[17]_INST_0_i_8_0\(23),
      I1 => \^counter_reg[23]_0\(3),
      I2 => effective_value1,
      O => effective_value(23)
    );
\pwm_out[17]_INST_0_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[17]_INST_0_i_8_0\(21),
      I1 => \^counter_reg[23]_0\(1),
      I2 => effective_value1,
      O => effective_value(21)
    );
\pwm_out[17]_INST_0_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[17]_INST_0_i_83_n_0\,
      CO(3) => \pwm_out[17]_INST_0_i_43_n_0\,
      CO(2) => \pwm_out[17]_INST_0_i_43_n_1\,
      CO(1) => \pwm_out[17]_INST_0_i_43_n_2\,
      CO(0) => \pwm_out[17]_INST_0_i_43_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(19 downto 16),
      O(3 downto 0) => \^counter_reg[19]_0\(3 downto 0),
      S(3) => \pwm_out[17]_INST_0_i_103_n_0\,
      S(2) => \pwm_out[17]_INST_0_i_104_n_0\,
      S(1) => \pwm_out[17]_INST_0_i_105_n_0\,
      S(0) => \pwm_out[17]_INST_0_i_106_n_0\
    );
\pwm_out[17]_INST_0_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[17]_INST_0_i_8_0\(19),
      I1 => \^counter_reg[19]_0\(3),
      I2 => effective_value1,
      O => effective_value(19)
    );
\pwm_out[17]_INST_0_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[17]_INST_0_i_8_0\(17),
      I1 => \^counter_reg[19]_0\(1),
      I2 => effective_value1,
      O => effective_value(17)
    );
\pwm_out[17]_INST_0_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[23]_0\(3),
      I2 => \pwm_out[17]_INST_0_i_8_0\(23),
      I3 => duty_cycle(23),
      O => \pwm_out[17]_INST_0_i_47_n_0\
    );
\pwm_out[17]_INST_0_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[23]_0\(1),
      I2 => \pwm_out[17]_INST_0_i_8_0\(21),
      I3 => duty_cycle(21),
      O => \pwm_out[17]_INST_0_i_48_n_0\
    );
\pwm_out[17]_INST_0_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[19]_0\(3),
      I2 => \pwm_out[17]_INST_0_i_8_0\(19),
      I3 => duty_cycle(19),
      O => \pwm_out[17]_INST_0_i_49_n_0\
    );
\pwm_out[17]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(24),
      I1 => effective_value1,
      I2 => \^counter_reg[27]_0\(0),
      I3 => \pwm_out[17]_INST_0_i_8_0\(24),
      I4 => effective_value(25),
      I5 => duty_cycle(25),
      O => \pwm_out[17]_INST_0_i_5_n_0\
    );
\pwm_out[17]_INST_0_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[19]_0\(1),
      I2 => \pwm_out[17]_INST_0_i_8_0\(17),
      I3 => duty_cycle(17),
      O => \pwm_out[17]_INST_0_i_50_n_0\
    );
\pwm_out[17]_INST_0_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(30),
      I1 => O23(25),
      O => \pwm_out[17]_INST_0_i_51_n_0\
    );
\pwm_out[17]_INST_0_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(29),
      I1 => O23(24),
      O => \pwm_out[17]_INST_0_i_52_n_0\
    );
\pwm_out[17]_INST_0_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(28),
      I1 => O23(23),
      O => \pwm_out[17]_INST_0_i_53_n_0\
    );
\pwm_out[17]_INST_0_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[17]_INST_0_i_112_n_0\,
      CO(3) => \pwm_out[17]_INST_0_i_58_n_0\,
      CO(2) => \pwm_out[17]_INST_0_i_58_n_1\,
      CO(1) => \pwm_out[17]_INST_0_i_58_n_2\,
      CO(0) => \pwm_out[17]_INST_0_i_58_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[17]_INST_0_i_113_n_0\,
      DI(2) => \pwm_out[17]_INST_0_i_114_n_0\,
      DI(1) => \pwm_out[17]_INST_0_i_115_n_0\,
      DI(0) => \pwm_out[17]_INST_0_i_116_n_0\,
      O(3 downto 0) => \NLW_pwm_out[17]_INST_0_i_58_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[17]_INST_0_i_117_n_0\,
      S(2) => \pwm_out[17]_INST_0_i_118_n_0\,
      S(1) => \pwm_out[17]_INST_0_i_119_n_0\,
      S(0) => \pwm_out[17]_INST_0_i_120_n_0\
    );
\pwm_out[17]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9900000000A599A5"
    )
        port map (
      I0 => duty_cycle(30),
      I1 => effective_value0(30),
      I2 => \^counter_reg[29]_0\(2),
      I3 => effective_value1,
      I4 => effective_value0(31),
      I5 => duty_cycle(31),
      O => \pwm_out[17]_INST_0_i_6_n_0\
    );
\pwm_out[17]_INST_0_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[27]_0\(2),
      I1 => period(26),
      I2 => period(27),
      I3 => \^counter_reg[27]_0\(3),
      O => \pwm_out[17]_INST_0_i_61_n_0\
    );
\pwm_out[17]_INST_0_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[27]_0\(0),
      I1 => period(24),
      I2 => period(25),
      I3 => \^counter_reg[27]_0\(1),
      O => \pwm_out[17]_INST_0_i_62_n_0\
    );
\pwm_out[17]_INST_0_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[27]_0\(2),
      I1 => period(26),
      I2 => \^counter_reg[27]_0\(3),
      I3 => period(27),
      O => \pwm_out[17]_INST_0_i_65_n_0\
    );
\pwm_out[17]_INST_0_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[27]_0\(0),
      I1 => period(24),
      I2 => \^counter_reg[27]_0\(1),
      I3 => period(25),
      O => \pwm_out[17]_INST_0_i_66_n_0\
    );
\pwm_out[17]_INST_0_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(27),
      I1 => O23(22),
      O => \pwm_out[17]_INST_0_i_67_n_0\
    );
\pwm_out[17]_INST_0_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(26),
      I1 => O23(21),
      O => \pwm_out[17]_INST_0_i_68_n_0\
    );
\pwm_out[17]_INST_0_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(25),
      I1 => O23(20),
      O => \pwm_out[17]_INST_0_i_69_n_0\
    );
\pwm_out[17]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(28),
      I1 => effective_value0(28),
      I2 => \^counter_reg[29]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[17]_INST_0_i_27_n_0\,
      O => \pwm_out[17]_INST_0_i_7_n_0\
    );
\pwm_out[17]_INST_0_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(24),
      I1 => O23(19),
      O => \pwm_out[17]_INST_0_i_70_n_0\
    );
\pwm_out[17]_INST_0_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(6),
      I1 => effective_value1,
      I2 => \^counter_reg[7]_0\(2),
      I3 => \pwm_out[17]_INST_0_i_8_0\(6),
      I4 => effective_value(7),
      I5 => duty_cycle(7),
      O => \pwm_out[17]_INST_0_i_75_n_0\
    );
\pwm_out[17]_INST_0_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(4),
      I1 => effective_value1,
      I2 => \^counter_reg[7]_0\(0),
      I3 => \pwm_out[17]_INST_0_i_8_0\(4),
      I4 => effective_value(5),
      I5 => duty_cycle(5),
      O => \pwm_out[17]_INST_0_i_76_n_0\
    );
\pwm_out[17]_INST_0_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(2),
      I1 => effective_value1,
      I2 => \^o\(2),
      I3 => \pwm_out[17]_INST_0_i_8_0\(2),
      I4 => effective_value(3),
      I5 => duty_cycle(3),
      O => \pwm_out[17]_INST_0_i_77_n_0\
    );
\pwm_out[17]_INST_0_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(0),
      I1 => effective_value1,
      I2 => \^o\(0),
      I3 => \pwm_out[17]_INST_0_i_8_0\(0),
      I4 => effective_value(1),
      I5 => duty_cycle(1),
      O => \pwm_out[17]_INST_0_i_78_n_0\
    );
\pwm_out[17]_INST_0_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(6),
      I1 => \pwm_out[17]_INST_0_i_8_0\(6),
      I2 => \^counter_reg[7]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[17]_INST_0_i_130_n_0\,
      O => \pwm_out[17]_INST_0_i_79_n_0\
    );
\pwm_out[17]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(26),
      I1 => \pwm_out[17]_INST_0_i_8_0\(26),
      I2 => \^counter_reg[27]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[17]_INST_0_i_28_n_0\,
      O => \pwm_out[17]_INST_0_i_8_n_0\
    );
\pwm_out[17]_INST_0_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(4),
      I1 => \pwm_out[17]_INST_0_i_8_0\(4),
      I2 => \^counter_reg[7]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[17]_INST_0_i_131_n_0\,
      O => \pwm_out[17]_INST_0_i_80_n_0\
    );
\pwm_out[17]_INST_0_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(2),
      I1 => \pwm_out[17]_INST_0_i_8_0\(2),
      I2 => \^o\(2),
      I3 => effective_value1,
      I4 => \pwm_out[17]_INST_0_i_132_n_0\,
      O => \pwm_out[17]_INST_0_i_81_n_0\
    );
\pwm_out[17]_INST_0_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(0),
      I1 => \pwm_out[17]_INST_0_i_8_0\(0),
      I2 => \^o\(0),
      I3 => effective_value1,
      I4 => \pwm_out[17]_INST_0_i_133_n_0\,
      O => \pwm_out[17]_INST_0_i_82_n_0\
    );
\pwm_out[17]_INST_0_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[17]_INST_0_i_87_n_0\,
      CO(3) => \pwm_out[17]_INST_0_i_83_n_0\,
      CO(2) => \pwm_out[17]_INST_0_i_83_n_1\,
      CO(1) => \pwm_out[17]_INST_0_i_83_n_2\,
      CO(0) => \pwm_out[17]_INST_0_i_83_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(15 downto 12),
      O(3 downto 0) => \^counter_reg[15]_0\(3 downto 0),
      S(3) => \pwm_out[17]_INST_0_i_134_n_0\,
      S(2) => \pwm_out[17]_INST_0_i_135_n_0\,
      S(1) => \pwm_out[17]_INST_0_i_136_n_0\,
      S(0) => \pwm_out[17]_INST_0_i_137_n_0\
    );
\pwm_out[17]_INST_0_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[17]_INST_0_i_8_0\(15),
      I1 => \^counter_reg[15]_0\(3),
      I2 => effective_value1,
      O => effective_value(15)
    );
\pwm_out[17]_INST_0_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[17]_INST_0_i_8_0\(13),
      I1 => \^counter_reg[15]_0\(1),
      I2 => effective_value1,
      O => effective_value(13)
    );
\pwm_out[17]_INST_0_i_87\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[17]_INST_0_i_122_n_0\,
      CO(3) => \pwm_out[17]_INST_0_i_87_n_0\,
      CO(2) => \pwm_out[17]_INST_0_i_87_n_1\,
      CO(1) => \pwm_out[17]_INST_0_i_87_n_2\,
      CO(0) => \pwm_out[17]_INST_0_i_87_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(11 downto 8),
      O(3 downto 0) => \^counter_reg[11]_0\(3 downto 0),
      S(3) => \pwm_out[17]_INST_0_i_142_n_0\,
      S(2) => \pwm_out[17]_INST_0_i_143_n_0\,
      S(1) => \pwm_out[17]_INST_0_i_144_n_0\,
      S(0) => \pwm_out[17]_INST_0_i_145_n_0\
    );
\pwm_out[17]_INST_0_i_89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[17]_INST_0_i_8_0\(11),
      I1 => \^counter_reg[11]_0\(3),
      I2 => effective_value1,
      O => effective_value(11)
    );
\pwm_out[17]_INST_0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(24),
      I1 => \pwm_out[17]_INST_0_i_8_0\(24),
      I2 => \^counter_reg[27]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[17]_INST_0_i_29_n_0\,
      O => \pwm_out[17]_INST_0_i_9_n_0\
    );
\pwm_out[17]_INST_0_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[17]_INST_0_i_8_0\(9),
      I1 => \^counter_reg[11]_0\(1),
      I2 => effective_value1,
      O => effective_value(9)
    );
\pwm_out[17]_INST_0_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[15]_0\(3),
      I2 => \pwm_out[17]_INST_0_i_8_0\(15),
      I3 => duty_cycle(15),
      O => \pwm_out[17]_INST_0_i_91_n_0\
    );
\pwm_out[17]_INST_0_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[15]_0\(1),
      I2 => \pwm_out[17]_INST_0_i_8_0\(13),
      I3 => duty_cycle(13),
      O => \pwm_out[17]_INST_0_i_92_n_0\
    );
\pwm_out[17]_INST_0_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[11]_0\(3),
      I2 => \pwm_out[17]_INST_0_i_8_0\(11),
      I3 => duty_cycle(11),
      O => \pwm_out[17]_INST_0_i_93_n_0\
    );
\pwm_out[17]_INST_0_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[11]_0\(1),
      I2 => \pwm_out[17]_INST_0_i_8_0\(9),
      I3 => duty_cycle(9),
      O => \pwm_out[17]_INST_0_i_94_n_0\
    );
\pwm_out[17]_INST_0_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(23),
      I1 => O23(18),
      O => \pwm_out[17]_INST_0_i_95_n_0\
    );
\pwm_out[17]_INST_0_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(22),
      I1 => O23(17),
      O => \pwm_out[17]_INST_0_i_96_n_0\
    );
\pwm_out[17]_INST_0_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(21),
      I1 => O23(16),
      O => \pwm_out[17]_INST_0_i_97_n_0\
    );
\pwm_out[17]_INST_0_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(20),
      I1 => O23(15),
      O => \pwm_out[17]_INST_0_i_98_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sodar19_pwm_top_0_1_pwm_generator_8 is
  port (
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[20]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[24]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[28]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[29]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pwm_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    period : in STD_LOGIC_VECTOR ( 29 downto 0 );
    phase : in STD_LOGIC_VECTOR ( 3 downto 0 );
    duty_cycle : in STD_LOGIC_VECTOR ( 31 downto 0 );
    minusOp_33 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O24 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \pwm_out[18]_INST_0_i_129_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[18]_INST_0_i_82_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[18]_INST_0_i_82_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[18]_INST_0_i_82_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[18]_INST_0_i_84_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[18]_INST_0_i_39_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[18]_INST_0_i_37_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[18]_INST_0_i_18_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[18]_INST_0_i_16_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[18]_INST_0_i_9_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[18]_INST_0_i_7_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sodar19_pwm_top_0_1_pwm_generator_8 : entity is "pwm_generator";
end sodar19_pwm_top_0_1_pwm_generator_8;

architecture STRUCTURE of sodar19_pwm_top_0_1_pwm_generator_8 is
  signal \^o\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal clear : STD_LOGIC;
  signal \counter[0]_i_10__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_11__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_12__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_14__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_15__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_16__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_17__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_18__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_19__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_20__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_21__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_26__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_27__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_28__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_29__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_30__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_31__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_32__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_33__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_47__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_48__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_49__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_50__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_51__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_52__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_53__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_54__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_6__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_7__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_8__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_9__17_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter_reg[0]_i_13__17_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__17_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__17_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__17_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__17_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__17_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__17_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__17_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__17_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__17_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__17_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__17_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__17_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__17_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__17_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__17_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__17_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__17_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__17_n_7\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__17_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__17_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__17_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__17_n_3\ : STD_LOGIC;
  signal \^counter_reg[12]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[12]_i_1__17_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__17_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__17_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__17_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__17_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__17_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__17_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__17_n_7\ : STD_LOGIC;
  signal \^counter_reg[16]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[16]_i_1__17_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__17_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__17_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__17_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__17_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__17_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__17_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__17_n_7\ : STD_LOGIC;
  signal \^counter_reg[20]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[20]_i_1__17_n_0\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__17_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__17_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__17_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__17_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__17_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__17_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__17_n_7\ : STD_LOGIC;
  signal \^counter_reg[24]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[24]_i_1__17_n_0\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__17_n_1\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__17_n_2\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__17_n_3\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__17_n_4\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__17_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__17_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__17_n_7\ : STD_LOGIC;
  signal \^counter_reg[28]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[28]_i_1__17_n_1\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__17_n_2\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__17_n_3\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__17_n_4\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__17_n_5\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__17_n_6\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__17_n_7\ : STD_LOGIC;
  signal \^counter_reg[29]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \counter_reg[4]_i_1__17_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__17_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__17_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__17_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__17_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__17_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__17_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__17_n_7\ : STD_LOGIC;
  signal \^counter_reg[8]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[8]_i_1__17_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__17_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__17_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__17_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__17_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__17_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__17_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__17_n_7\ : STD_LOGIC;
  signal effective_value : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal effective_value0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal effective_value1 : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_10_n_1\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_10_n_2\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_10_n_3\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_111_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_116_n_1\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_116_n_2\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_116_n_3\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_121_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_122_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_123_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_124_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_127_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_127_n_1\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_127_n_2\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_127_n_3\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_129_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_129_n_1\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_129_n_2\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_129_n_3\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_131_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_131_n_1\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_131_n_2\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_131_n_3\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_134_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_137_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_142_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_143_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_144_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_145_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_150_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_151_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_152_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_153_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_161_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_161_n_1\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_161_n_2\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_161_n_3\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_162_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_163_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_164_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_165_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_166_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_167_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_168_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_169_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_190_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_191_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_192_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_193_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_194_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_197_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_198_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_19_n_3\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_20_n_1\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_20_n_2\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_20_n_3\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_219_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_21_n_1\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_21_n_2\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_21_n_3\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_220_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_221_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_222_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_223_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_224_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_225_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_226_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_22_n_1\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_22_n_2\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_22_n_3\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_24_n_1\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_24_n_2\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_24_n_3\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_26_n_1\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_26_n_2\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_26_n_3\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_31_n_1\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_31_n_2\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_31_n_3\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_40_n_1\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_40_n_2\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_40_n_3\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_42_n_1\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_42_n_2\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_42_n_3\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_44_n_1\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_44_n_2\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_44_n_3\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_46_n_1\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_46_n_2\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_46_n_3\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_58_n_1\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_58_n_2\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_58_n_3\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_85_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_86_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_87_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_87_n_1\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_87_n_2\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_87_n_3\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_89_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_89_n_1\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_89_n_2\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_89_n_3\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_91_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_91_n_1\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_91_n_2\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_91_n_3\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_93_n_1\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_93_n_2\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_93_n_3\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_n_1\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_n_2\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_n_3\ : STD_LOGIC;
  signal \NLW_counter_reg[0]_i_13__17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_1__17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_25__17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_3__17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[28]_i_1__17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[18]_INST_0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[18]_INST_0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[18]_INST_0_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[18]_INST_0_i_116_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[18]_INST_0_i_129_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_pwm_out[18]_INST_0_i_161_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[18]_INST_0_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_pwm_out[18]_INST_0_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pwm_out[18]_INST_0_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[18]_INST_0_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[18]_INST_0_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[18]_INST_0_i_58_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pwm_out[18]_INST_0_i_128\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \pwm_out[18]_INST_0_i_130\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \pwm_out[18]_INST_0_i_132\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \pwm_out[18]_INST_0_i_133\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \pwm_out[18]_INST_0_i_134\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \pwm_out[18]_INST_0_i_135\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \pwm_out[18]_INST_0_i_136\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \pwm_out[18]_INST_0_i_137\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \pwm_out[18]_INST_0_i_23\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \pwm_out[18]_INST_0_i_25\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \pwm_out[18]_INST_0_i_27\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \pwm_out[18]_INST_0_i_28\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \pwm_out[18]_INST_0_i_29\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \pwm_out[18]_INST_0_i_30\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \pwm_out[18]_INST_0_i_41\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \pwm_out[18]_INST_0_i_43\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \pwm_out[18]_INST_0_i_45\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \pwm_out[18]_INST_0_i_47\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \pwm_out[18]_INST_0_i_48\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \pwm_out[18]_INST_0_i_49\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \pwm_out[18]_INST_0_i_50\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \pwm_out[18]_INST_0_i_51\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \pwm_out[18]_INST_0_i_88\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \pwm_out[18]_INST_0_i_90\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \pwm_out[18]_INST_0_i_92\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \pwm_out[18]_INST_0_i_94\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \pwm_out[18]_INST_0_i_95\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \pwm_out[18]_INST_0_i_96\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \pwm_out[18]_INST_0_i_97\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \pwm_out[18]_INST_0_i_98\ : label is "soft_lutpair137";
begin
  O(2 downto 0) <= \^o\(2 downto 0);
  \counter_reg[12]_0\(3 downto 0) <= \^counter_reg[12]_0\(3 downto 0);
  \counter_reg[16]_0\(3 downto 0) <= \^counter_reg[16]_0\(3 downto 0);
  \counter_reg[20]_0\(3 downto 0) <= \^counter_reg[20]_0\(3 downto 0);
  \counter_reg[24]_0\(3 downto 0) <= \^counter_reg[24]_0\(3 downto 0);
  \counter_reg[28]_0\(3 downto 0) <= \^counter_reg[28]_0\(3 downto 0);
  \counter_reg[29]_0\(1 downto 0) <= \^counter_reg[29]_0\(1 downto 0);
  \counter_reg[8]_0\(3 downto 0) <= \^counter_reg[8]_0\(3 downto 0);
\counter[0]_i_10__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(26),
      I1 => minusOp_33(25),
      I2 => counter_reg(27),
      I3 => minusOp_33(26),
      O => \counter[0]_i_10__17_n_0\
    );
\counter[0]_i_11__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(24),
      I1 => minusOp_33(23),
      I2 => counter_reg(25),
      I3 => minusOp_33(24),
      O => \counter[0]_i_11__17_n_0\
    );
\counter[0]_i_12__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_12__17_n_0\
    );
\counter[0]_i_14__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(22),
      I1 => minusOp_33(21),
      I2 => minusOp_33(22),
      I3 => counter_reg(23),
      O => \counter[0]_i_14__17_n_0\
    );
\counter[0]_i_15__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(20),
      I1 => minusOp_33(19),
      I2 => minusOp_33(20),
      I3 => counter_reg(21),
      O => \counter[0]_i_15__17_n_0\
    );
\counter[0]_i_16__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(18),
      I1 => minusOp_33(17),
      I2 => minusOp_33(18),
      I3 => counter_reg(19),
      O => \counter[0]_i_16__17_n_0\
    );
\counter[0]_i_17__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(16),
      I1 => minusOp_33(15),
      I2 => minusOp_33(16),
      I3 => counter_reg(17),
      O => \counter[0]_i_17__17_n_0\
    );
\counter[0]_i_18__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(22),
      I1 => minusOp_33(21),
      I2 => counter_reg(23),
      I3 => minusOp_33(22),
      O => \counter[0]_i_18__17_n_0\
    );
\counter[0]_i_19__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(20),
      I1 => minusOp_33(19),
      I2 => counter_reg(21),
      I3 => minusOp_33(20),
      O => \counter[0]_i_19__17_n_0\
    );
\counter[0]_i_20__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(18),
      I1 => minusOp_33(17),
      I2 => counter_reg(19),
      I3 => minusOp_33(18),
      O => \counter[0]_i_20__17_n_0\
    );
\counter[0]_i_21__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(16),
      I1 => minusOp_33(15),
      I2 => counter_reg(17),
      I3 => minusOp_33(16),
      O => \counter[0]_i_21__17_n_0\
    );
\counter[0]_i_26__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(14),
      I1 => minusOp_33(13),
      I2 => minusOp_33(14),
      I3 => counter_reg(15),
      O => \counter[0]_i_26__17_n_0\
    );
\counter[0]_i_27__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(12),
      I1 => minusOp_33(11),
      I2 => minusOp_33(12),
      I3 => counter_reg(13),
      O => \counter[0]_i_27__17_n_0\
    );
\counter[0]_i_28__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(10),
      I1 => minusOp_33(9),
      I2 => minusOp_33(10),
      I3 => counter_reg(11),
      O => \counter[0]_i_28__17_n_0\
    );
\counter[0]_i_29__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(8),
      I1 => minusOp_33(7),
      I2 => minusOp_33(8),
      I3 => counter_reg(9),
      O => \counter[0]_i_29__17_n_0\
    );
\counter[0]_i_30__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(14),
      I1 => minusOp_33(13),
      I2 => counter_reg(15),
      I3 => minusOp_33(14),
      O => \counter[0]_i_30__17_n_0\
    );
\counter[0]_i_31__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(12),
      I1 => minusOp_33(11),
      I2 => counter_reg(13),
      I3 => minusOp_33(12),
      O => \counter[0]_i_31__17_n_0\
    );
\counter[0]_i_32__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(10),
      I1 => minusOp_33(9),
      I2 => counter_reg(11),
      I3 => minusOp_33(10),
      O => \counter[0]_i_32__17_n_0\
    );
\counter[0]_i_33__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(8),
      I1 => minusOp_33(7),
      I2 => counter_reg(9),
      I3 => minusOp_33(8),
      O => \counter[0]_i_33__17_n_0\
    );
\counter[0]_i_47__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(6),
      I1 => minusOp_33(5),
      I2 => minusOp_33(6),
      I3 => counter_reg(7),
      O => \counter[0]_i_47__17_n_0\
    );
\counter[0]_i_48__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(4),
      I1 => minusOp_33(3),
      I2 => minusOp_33(4),
      I3 => counter_reg(5),
      O => \counter[0]_i_48__17_n_0\
    );
\counter[0]_i_49__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(2),
      I1 => minusOp_33(1),
      I2 => minusOp_33(2),
      I3 => counter_reg(3),
      O => \counter[0]_i_49__17_n_0\
    );
\counter[0]_i_4__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(30),
      I1 => minusOp_33(29),
      I2 => minusOp_33(30),
      I3 => counter_reg(31),
      O => \counter[0]_i_4__17_n_0\
    );
\counter[0]_i_50__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => period(0),
      I1 => counter_reg(0),
      I2 => minusOp_33(0),
      I3 => counter_reg(1),
      O => \counter[0]_i_50__17_n_0\
    );
\counter[0]_i_51__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(6),
      I1 => minusOp_33(5),
      I2 => counter_reg(7),
      I3 => minusOp_33(6),
      O => \counter[0]_i_51__17_n_0\
    );
\counter[0]_i_52__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(4),
      I1 => minusOp_33(3),
      I2 => counter_reg(5),
      I3 => minusOp_33(4),
      O => \counter[0]_i_52__17_n_0\
    );
\counter[0]_i_53__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(2),
      I1 => minusOp_33(1),
      I2 => counter_reg(3),
      I3 => minusOp_33(2),
      O => \counter[0]_i_53__17_n_0\
    );
\counter[0]_i_54__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => counter_reg(1),
      I1 => minusOp_33(0),
      I2 => period(0),
      I3 => counter_reg(0),
      O => \counter[0]_i_54__17_n_0\
    );
\counter[0]_i_5__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(28),
      I1 => minusOp_33(27),
      I2 => minusOp_33(28),
      I3 => counter_reg(29),
      O => \counter[0]_i_5__17_n_0\
    );
\counter[0]_i_6__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(26),
      I1 => minusOp_33(25),
      I2 => minusOp_33(26),
      I3 => counter_reg(27),
      O => \counter[0]_i_6__17_n_0\
    );
\counter[0]_i_7__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(24),
      I1 => minusOp_33(23),
      I2 => minusOp_33(24),
      I3 => counter_reg(25),
      O => \counter[0]_i_7__17_n_0\
    );
\counter[0]_i_8__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(30),
      I1 => minusOp_33(29),
      I2 => counter_reg(31),
      I3 => minusOp_33(30),
      O => \counter[0]_i_8__17_n_0\
    );
\counter[0]_i_9__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(28),
      I1 => minusOp_33(27),
      I2 => counter_reg(29),
      I3 => minusOp_33(28),
      O => \counter[0]_i_9__17_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__17_n_7\,
      Q => counter_reg(0),
      R => clear
    );
\counter_reg[0]_i_13__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_25__17_n_0\,
      CO(3) => \counter_reg[0]_i_13__17_n_0\,
      CO(2) => \counter_reg[0]_i_13__17_n_1\,
      CO(1) => \counter_reg[0]_i_13__17_n_2\,
      CO(0) => \counter_reg[0]_i_13__17_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_26__17_n_0\,
      DI(2) => \counter[0]_i_27__17_n_0\,
      DI(1) => \counter[0]_i_28__17_n_0\,
      DI(0) => \counter[0]_i_29__17_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_13__17_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_30__17_n_0\,
      S(2) => \counter[0]_i_31__17_n_0\,
      S(1) => \counter[0]_i_32__17_n_0\,
      S(0) => \counter[0]_i_33__17_n_0\
    );
\counter_reg[0]_i_1__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_3__17_n_0\,
      CO(3) => clear,
      CO(2) => \counter_reg[0]_i_1__17_n_1\,
      CO(1) => \counter_reg[0]_i_1__17_n_2\,
      CO(0) => \counter_reg[0]_i_1__17_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_4__17_n_0\,
      DI(2) => \counter[0]_i_5__17_n_0\,
      DI(1) => \counter[0]_i_6__17_n_0\,
      DI(0) => \counter[0]_i_7__17_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_1__17_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_8__17_n_0\,
      S(2) => \counter[0]_i_9__17_n_0\,
      S(1) => \counter[0]_i_10__17_n_0\,
      S(0) => \counter[0]_i_11__17_n_0\
    );
\counter_reg[0]_i_25__17\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_25__17_n_0\,
      CO(2) => \counter_reg[0]_i_25__17_n_1\,
      CO(1) => \counter_reg[0]_i_25__17_n_2\,
      CO(0) => \counter_reg[0]_i_25__17_n_3\,
      CYINIT => '1',
      DI(3) => \counter[0]_i_47__17_n_0\,
      DI(2) => \counter[0]_i_48__17_n_0\,
      DI(1) => \counter[0]_i_49__17_n_0\,
      DI(0) => \counter[0]_i_50__17_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_25__17_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_51__17_n_0\,
      S(2) => \counter[0]_i_52__17_n_0\,
      S(1) => \counter[0]_i_53__17_n_0\,
      S(0) => \counter[0]_i_54__17_n_0\
    );
\counter_reg[0]_i_2__17\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_2__17_n_0\,
      CO(2) => \counter_reg[0]_i_2__17_n_1\,
      CO(1) => \counter_reg[0]_i_2__17_n_2\,
      CO(0) => \counter_reg[0]_i_2__17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_reg[0]_i_2__17_n_4\,
      O(2) => \counter_reg[0]_i_2__17_n_5\,
      O(1) => \counter_reg[0]_i_2__17_n_6\,
      O(0) => \counter_reg[0]_i_2__17_n_7\,
      S(3 downto 1) => counter_reg(3 downto 1),
      S(0) => \counter[0]_i_12__17_n_0\
    );
\counter_reg[0]_i_3__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_13__17_n_0\,
      CO(3) => \counter_reg[0]_i_3__17_n_0\,
      CO(2) => \counter_reg[0]_i_3__17_n_1\,
      CO(1) => \counter_reg[0]_i_3__17_n_2\,
      CO(0) => \counter_reg[0]_i_3__17_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_14__17_n_0\,
      DI(2) => \counter[0]_i_15__17_n_0\,
      DI(1) => \counter[0]_i_16__17_n_0\,
      DI(0) => \counter[0]_i_17__17_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_3__17_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_18__17_n_0\,
      S(2) => \counter[0]_i_19__17_n_0\,
      S(1) => \counter[0]_i_20__17_n_0\,
      S(0) => \counter[0]_i_21__17_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__17_n_5\,
      Q => counter_reg(10),
      R => clear
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__17_n_4\,
      Q => counter_reg(11),
      R => clear
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__17_n_7\,
      Q => counter_reg(12),
      R => clear
    );
\counter_reg[12]_i_1__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1__17_n_0\,
      CO(3) => \counter_reg[12]_i_1__17_n_0\,
      CO(2) => \counter_reg[12]_i_1__17_n_1\,
      CO(1) => \counter_reg[12]_i_1__17_n_2\,
      CO(0) => \counter_reg[12]_i_1__17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_1__17_n_4\,
      O(2) => \counter_reg[12]_i_1__17_n_5\,
      O(1) => \counter_reg[12]_i_1__17_n_6\,
      O(0) => \counter_reg[12]_i_1__17_n_7\,
      S(3 downto 0) => counter_reg(15 downto 12)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__17_n_6\,
      Q => counter_reg(13),
      R => clear
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__17_n_5\,
      Q => counter_reg(14),
      R => clear
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__17_n_4\,
      Q => counter_reg(15),
      R => clear
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__17_n_7\,
      Q => counter_reg(16),
      R => clear
    );
\counter_reg[16]_i_1__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_1__17_n_0\,
      CO(3) => \counter_reg[16]_i_1__17_n_0\,
      CO(2) => \counter_reg[16]_i_1__17_n_1\,
      CO(1) => \counter_reg[16]_i_1__17_n_2\,
      CO(0) => \counter_reg[16]_i_1__17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_1__17_n_4\,
      O(2) => \counter_reg[16]_i_1__17_n_5\,
      O(1) => \counter_reg[16]_i_1__17_n_6\,
      O(0) => \counter_reg[16]_i_1__17_n_7\,
      S(3 downto 0) => counter_reg(19 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__17_n_6\,
      Q => counter_reg(17),
      R => clear
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__17_n_5\,
      Q => counter_reg(18),
      R => clear
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__17_n_4\,
      Q => counter_reg(19),
      R => clear
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__17_n_6\,
      Q => counter_reg(1),
      R => clear
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__17_n_7\,
      Q => counter_reg(20),
      R => clear
    );
\counter_reg[20]_i_1__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_1__17_n_0\,
      CO(3) => \counter_reg[20]_i_1__17_n_0\,
      CO(2) => \counter_reg[20]_i_1__17_n_1\,
      CO(1) => \counter_reg[20]_i_1__17_n_2\,
      CO(0) => \counter_reg[20]_i_1__17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_1__17_n_4\,
      O(2) => \counter_reg[20]_i_1__17_n_5\,
      O(1) => \counter_reg[20]_i_1__17_n_6\,
      O(0) => \counter_reg[20]_i_1__17_n_7\,
      S(3 downto 0) => counter_reg(23 downto 20)
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__17_n_6\,
      Q => counter_reg(21),
      R => clear
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__17_n_5\,
      Q => counter_reg(22),
      R => clear
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__17_n_4\,
      Q => counter_reg(23),
      R => clear
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__17_n_7\,
      Q => counter_reg(24),
      R => clear
    );
\counter_reg[24]_i_1__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[20]_i_1__17_n_0\,
      CO(3) => \counter_reg[24]_i_1__17_n_0\,
      CO(2) => \counter_reg[24]_i_1__17_n_1\,
      CO(1) => \counter_reg[24]_i_1__17_n_2\,
      CO(0) => \counter_reg[24]_i_1__17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[24]_i_1__17_n_4\,
      O(2) => \counter_reg[24]_i_1__17_n_5\,
      O(1) => \counter_reg[24]_i_1__17_n_6\,
      O(0) => \counter_reg[24]_i_1__17_n_7\,
      S(3 downto 0) => counter_reg(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__17_n_6\,
      Q => counter_reg(25),
      R => clear
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__17_n_5\,
      Q => counter_reg(26),
      R => clear
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__17_n_4\,
      Q => counter_reg(27),
      R => clear
    );
\counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__17_n_7\,
      Q => counter_reg(28),
      R => clear
    );
\counter_reg[28]_i_1__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[24]_i_1__17_n_0\,
      CO(3) => \NLW_counter_reg[28]_i_1__17_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[28]_i_1__17_n_1\,
      CO(1) => \counter_reg[28]_i_1__17_n_2\,
      CO(0) => \counter_reg[28]_i_1__17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[28]_i_1__17_n_4\,
      O(2) => \counter_reg[28]_i_1__17_n_5\,
      O(1) => \counter_reg[28]_i_1__17_n_6\,
      O(0) => \counter_reg[28]_i_1__17_n_7\,
      S(3 downto 0) => counter_reg(31 downto 28)
    );
\counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__17_n_6\,
      Q => counter_reg(29),
      R => clear
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__17_n_5\,
      Q => counter_reg(2),
      R => clear
    );
\counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__17_n_5\,
      Q => counter_reg(30),
      R => clear
    );
\counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__17_n_4\,
      Q => counter_reg(31),
      R => clear
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__17_n_4\,
      Q => counter_reg(3),
      R => clear
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__17_n_7\,
      Q => counter_reg(4),
      R => clear
    );
\counter_reg[4]_i_1__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_2__17_n_0\,
      CO(3) => \counter_reg[4]_i_1__17_n_0\,
      CO(2) => \counter_reg[4]_i_1__17_n_1\,
      CO(1) => \counter_reg[4]_i_1__17_n_2\,
      CO(0) => \counter_reg[4]_i_1__17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_1__17_n_4\,
      O(2) => \counter_reg[4]_i_1__17_n_5\,
      O(1) => \counter_reg[4]_i_1__17_n_6\,
      O(0) => \counter_reg[4]_i_1__17_n_7\,
      S(3 downto 0) => counter_reg(7 downto 4)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__17_n_6\,
      Q => counter_reg(5),
      R => clear
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__17_n_5\,
      Q => counter_reg(6),
      R => clear
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__17_n_4\,
      Q => counter_reg(7),
      R => clear
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__17_n_7\,
      Q => counter_reg(8),
      R => clear
    );
\counter_reg[8]_i_1__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1__17_n_0\,
      CO(3) => \counter_reg[8]_i_1__17_n_0\,
      CO(2) => \counter_reg[8]_i_1__17_n_1\,
      CO(1) => \counter_reg[8]_i_1__17_n_2\,
      CO(0) => \counter_reg[8]_i_1__17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_1__17_n_4\,
      O(2) => \counter_reg[8]_i_1__17_n_5\,
      O(1) => \counter_reg[8]_i_1__17_n_6\,
      O(0) => \counter_reg[8]_i_1__17_n_7\,
      S(3 downto 0) => counter_reg(11 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__17_n_6\,
      Q => counter_reg(9),
      R => clear
    );
\pwm_out[18]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[18]_INST_0_i_1_n_0\,
      CO(3) => pwm_out(0),
      CO(2) => \pwm_out[18]_INST_0_n_1\,
      CO(1) => \pwm_out[18]_INST_0_n_2\,
      CO(0) => \pwm_out[18]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[18]_INST_0_i_2_n_0\,
      DI(2) => \pwm_out[18]_INST_0_i_3_n_0\,
      DI(1) => \pwm_out[18]_INST_0_i_4_n_0\,
      DI(0) => \pwm_out[18]_INST_0_i_5_n_0\,
      O(3 downto 0) => \NLW_pwm_out[18]_INST_0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[18]_INST_0_i_6_n_0\,
      S(2) => \pwm_out[18]_INST_0_i_7_n_0\,
      S(1) => \pwm_out[18]_INST_0_i_8_n_0\,
      S(0) => \pwm_out[18]_INST_0_i_9_n_0\
    );
\pwm_out[18]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[18]_INST_0_i_10_n_0\,
      CO(3) => \pwm_out[18]_INST_0_i_1_n_0\,
      CO(2) => \pwm_out[18]_INST_0_i_1_n_1\,
      CO(1) => \pwm_out[18]_INST_0_i_1_n_2\,
      CO(0) => \pwm_out[18]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[18]_INST_0_i_11_n_0\,
      DI(2) => \pwm_out[18]_INST_0_i_12_n_0\,
      DI(1) => \pwm_out[18]_INST_0_i_13_n_0\,
      DI(0) => \pwm_out[18]_INST_0_i_14_n_0\,
      O(3 downto 0) => \NLW_pwm_out[18]_INST_0_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[18]_INST_0_i_15_n_0\,
      S(2) => \pwm_out[18]_INST_0_i_16_n_0\,
      S(1) => \pwm_out[18]_INST_0_i_17_n_0\,
      S(0) => \pwm_out[18]_INST_0_i_18_n_0\
    );
\pwm_out[18]_INST_0_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[18]_INST_0_i_31_n_0\,
      CO(3) => \pwm_out[18]_INST_0_i_10_n_0\,
      CO(2) => \pwm_out[18]_INST_0_i_10_n_1\,
      CO(1) => \pwm_out[18]_INST_0_i_10_n_2\,
      CO(0) => \pwm_out[18]_INST_0_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[18]_INST_0_i_32_n_0\,
      DI(2) => \pwm_out[18]_INST_0_i_33_n_0\,
      DI(1) => \pwm_out[18]_INST_0_i_34_n_0\,
      DI(0) => \pwm_out[18]_INST_0_i_35_n_0\,
      O(3 downto 0) => \NLW_pwm_out[18]_INST_0_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[18]_INST_0_i_36_n_0\,
      S(2) => \pwm_out[18]_INST_0_i_37_n_0\,
      S(1) => \pwm_out[18]_INST_0_i_38_n_0\,
      S(0) => \pwm_out[18]_INST_0_i_39_n_0\
    );
\pwm_out[18]_INST_0_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(20),
      I1 => O24(15),
      O => \pwm_out[18]_INST_0_i_103_n_0\
    );
\pwm_out[18]_INST_0_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(19),
      I1 => O24(14),
      O => \pwm_out[18]_INST_0_i_104_n_0\
    );
\pwm_out[18]_INST_0_i_105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(18),
      I1 => O24(13),
      O => \pwm_out[18]_INST_0_i_105_n_0\
    );
\pwm_out[18]_INST_0_i_106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(17),
      I1 => O24(12),
      O => \pwm_out[18]_INST_0_i_106_n_0\
    );
\pwm_out[18]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(22),
      I1 => effective_value1,
      I2 => \^counter_reg[24]_0\(1),
      I3 => effective_value0(22),
      I4 => effective_value(23),
      I5 => duty_cycle(23),
      O => \pwm_out[18]_INST_0_i_11_n_0\
    );
\pwm_out[18]_INST_0_i_111\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(16),
      I1 => O24(11),
      O => \pwm_out[18]_INST_0_i_111_n_0\
    );
\pwm_out[18]_INST_0_i_112\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(15),
      I1 => O24(10),
      O => \pwm_out[18]_INST_0_i_112_n_0\
    );
\pwm_out[18]_INST_0_i_113\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(14),
      I1 => O24(9),
      O => \pwm_out[18]_INST_0_i_113_n_0\
    );
\pwm_out[18]_INST_0_i_114\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(13),
      I1 => O24(8),
      O => \pwm_out[18]_INST_0_i_114_n_0\
    );
\pwm_out[18]_INST_0_i_116\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[18]_INST_0_i_161_n_0\,
      CO(3) => \pwm_out[18]_INST_0_i_116_n_0\,
      CO(2) => \pwm_out[18]_INST_0_i_116_n_1\,
      CO(1) => \pwm_out[18]_INST_0_i_116_n_2\,
      CO(0) => \pwm_out[18]_INST_0_i_116_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[18]_INST_0_i_162_n_0\,
      DI(2) => \pwm_out[18]_INST_0_i_163_n_0\,
      DI(1) => \pwm_out[18]_INST_0_i_164_n_0\,
      DI(0) => \pwm_out[18]_INST_0_i_165_n_0\,
      O(3 downto 0) => \NLW_pwm_out[18]_INST_0_i_116_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[18]_INST_0_i_166_n_0\,
      S(2) => \pwm_out[18]_INST_0_i_167_n_0\,
      S(1) => \pwm_out[18]_INST_0_i_168_n_0\,
      S(0) => \pwm_out[18]_INST_0_i_169_n_0\
    );
\pwm_out[18]_INST_0_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[24]_0\(1),
      I1 => period(22),
      I2 => period(23),
      I3 => \^counter_reg[24]_0\(2),
      O => \pwm_out[18]_INST_0_i_117_n_0\
    );
\pwm_out[18]_INST_0_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[20]_0\(3),
      I1 => period(20),
      I2 => period(21),
      I3 => \^counter_reg[24]_0\(0),
      O => \pwm_out[18]_INST_0_i_118_n_0\
    );
\pwm_out[18]_INST_0_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[20]_0\(1),
      I1 => period(18),
      I2 => period(19),
      I3 => \^counter_reg[20]_0\(2),
      O => \pwm_out[18]_INST_0_i_119_n_0\
    );
\pwm_out[18]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(20),
      I1 => effective_value1,
      I2 => \^counter_reg[20]_0\(3),
      I3 => effective_value0(20),
      I4 => effective_value(21),
      I5 => duty_cycle(21),
      O => \pwm_out[18]_INST_0_i_12_n_0\
    );
\pwm_out[18]_INST_0_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[16]_0\(3),
      I1 => period(16),
      I2 => period(17),
      I3 => \^counter_reg[20]_0\(0),
      O => \pwm_out[18]_INST_0_i_120_n_0\
    );
\pwm_out[18]_INST_0_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[24]_0\(1),
      I1 => period(22),
      I2 => \^counter_reg[24]_0\(2),
      I3 => period(23),
      O => \pwm_out[18]_INST_0_i_121_n_0\
    );
\pwm_out[18]_INST_0_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[20]_0\(3),
      I1 => period(20),
      I2 => \^counter_reg[24]_0\(0),
      I3 => period(21),
      O => \pwm_out[18]_INST_0_i_122_n_0\
    );
\pwm_out[18]_INST_0_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[20]_0\(1),
      I1 => period(18),
      I2 => \^counter_reg[20]_0\(2),
      I3 => period(19),
      O => \pwm_out[18]_INST_0_i_123_n_0\
    );
\pwm_out[18]_INST_0_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[16]_0\(3),
      I1 => period(16),
      I2 => \^counter_reg[20]_0\(0),
      I3 => period(17),
      O => \pwm_out[18]_INST_0_i_124_n_0\
    );
\pwm_out[18]_INST_0_i_127\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[18]_INST_0_i_131_n_0\,
      CO(3) => \pwm_out[18]_INST_0_i_127_n_0\,
      CO(2) => \pwm_out[18]_INST_0_i_127_n_1\,
      CO(1) => \pwm_out[18]_INST_0_i_127_n_2\,
      CO(0) => \pwm_out[18]_INST_0_i_127_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^counter_reg[8]_0\(2 downto 0),
      DI(0) => \^o\(2),
      O(3 downto 0) => effective_value0(7 downto 4),
      S(3 downto 0) => \pwm_out[18]_INST_0_i_84_0\(3 downto 0)
    );
\pwm_out[18]_INST_0_i_128\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(7),
      I1 => \^counter_reg[8]_0\(2),
      I2 => effective_value1,
      O => effective_value(7)
    );
\pwm_out[18]_INST_0_i_129\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[18]_INST_0_i_129_n_0\,
      CO(2) => \pwm_out[18]_INST_0_i_129_n_1\,
      CO(1) => \pwm_out[18]_INST_0_i_129_n_2\,
      CO(0) => \pwm_out[18]_INST_0_i_129_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(4 downto 1),
      O(3 downto 1) => \^o\(2 downto 0),
      O(0) => \NLW_pwm_out[18]_INST_0_i_129_O_UNCONNECTED\(0),
      S(3) => \pwm_out[18]_INST_0_i_190_n_0\,
      S(2) => \pwm_out[18]_INST_0_i_191_n_0\,
      S(1) => \pwm_out[18]_INST_0_i_192_n_0\,
      S(0) => \pwm_out[18]_INST_0_i_193_n_0\
    );
\pwm_out[18]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(18),
      I1 => effective_value1,
      I2 => \^counter_reg[20]_0\(1),
      I3 => effective_value0(18),
      I4 => effective_value(19),
      I5 => duty_cycle(19),
      O => \pwm_out[18]_INST_0_i_13_n_0\
    );
\pwm_out[18]_INST_0_i_130\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(5),
      I1 => \^counter_reg[8]_0\(0),
      I2 => effective_value1,
      O => effective_value(5)
    );
\pwm_out[18]_INST_0_i_131\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[18]_INST_0_i_131_n_0\,
      CO(2) => \pwm_out[18]_INST_0_i_131_n_1\,
      CO(1) => \pwm_out[18]_INST_0_i_131_n_2\,
      CO(0) => \pwm_out[18]_INST_0_i_131_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^o\(1 downto 0),
      DI(1) => \pwm_out[18]_INST_0_i_194_n_0\,
      DI(0) => counter_reg(0),
      O(3 downto 0) => effective_value0(3 downto 0),
      S(3 downto 2) => \pwm_out[18]_INST_0_i_82_2\(1 downto 0),
      S(1) => \pwm_out[18]_INST_0_i_197_n_0\,
      S(0) => \pwm_out[18]_INST_0_i_198_n_0\
    );
\pwm_out[18]_INST_0_i_132\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(3),
      I1 => \^o\(1),
      I2 => effective_value1,
      O => effective_value(3)
    );
\pwm_out[18]_INST_0_i_133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA3C"
    )
        port map (
      I0 => effective_value0(1),
      I1 => counter_reg(1),
      I2 => phase(0),
      I3 => effective_value1,
      O => effective_value(1)
    );
\pwm_out[18]_INST_0_i_134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[8]_0\(2),
      I2 => effective_value0(7),
      I3 => duty_cycle(7),
      O => \pwm_out[18]_INST_0_i_134_n_0\
    );
\pwm_out[18]_INST_0_i_135\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[8]_0\(0),
      I2 => effective_value0(5),
      I3 => duty_cycle(5),
      O => \pwm_out[18]_INST_0_i_135_n_0\
    );
\pwm_out[18]_INST_0_i_136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^o\(1),
      I2 => effective_value0(3),
      I3 => duty_cycle(3),
      O => \pwm_out[18]_INST_0_i_136_n_0\
    );
\pwm_out[18]_INST_0_i_137\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE1441EB"
    )
        port map (
      I0 => effective_value1,
      I1 => phase(0),
      I2 => counter_reg(1),
      I3 => effective_value0(1),
      I4 => duty_cycle(1),
      O => \pwm_out[18]_INST_0_i_137_n_0\
    );
\pwm_out[18]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(16),
      I1 => effective_value1,
      I2 => \^counter_reg[16]_0\(3),
      I3 => effective_value0(16),
      I4 => effective_value(17),
      I5 => duty_cycle(17),
      O => \pwm_out[18]_INST_0_i_14_n_0\
    );
\pwm_out[18]_INST_0_i_142\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(12),
      I1 => O24(7),
      O => \pwm_out[18]_INST_0_i_142_n_0\
    );
\pwm_out[18]_INST_0_i_143\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(11),
      I1 => O24(6),
      O => \pwm_out[18]_INST_0_i_143_n_0\
    );
\pwm_out[18]_INST_0_i_144\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(10),
      I1 => O24(5),
      O => \pwm_out[18]_INST_0_i_144_n_0\
    );
\pwm_out[18]_INST_0_i_145\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(9),
      I1 => O24(4),
      O => \pwm_out[18]_INST_0_i_145_n_0\
    );
\pwm_out[18]_INST_0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(22),
      I1 => effective_value0(22),
      I2 => \^counter_reg[24]_0\(1),
      I3 => effective_value1,
      I4 => \pwm_out[18]_INST_0_i_48_n_0\,
      O => \pwm_out[18]_INST_0_i_15_n_0\
    );
\pwm_out[18]_INST_0_i_150\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(8),
      I1 => O24(3),
      O => \pwm_out[18]_INST_0_i_150_n_0\
    );
\pwm_out[18]_INST_0_i_151\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(7),
      I1 => O24(2),
      O => \pwm_out[18]_INST_0_i_151_n_0\
    );
\pwm_out[18]_INST_0_i_152\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(6),
      I1 => O24(1),
      O => \pwm_out[18]_INST_0_i_152_n_0\
    );
\pwm_out[18]_INST_0_i_153\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(5),
      I1 => O24(0),
      O => \pwm_out[18]_INST_0_i_153_n_0\
    );
\pwm_out[18]_INST_0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(20),
      I1 => effective_value0(20),
      I2 => \^counter_reg[20]_0\(3),
      I3 => effective_value1,
      I4 => \pwm_out[18]_INST_0_i_49_n_0\,
      O => \pwm_out[18]_INST_0_i_16_n_0\
    );
\pwm_out[18]_INST_0_i_161\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[18]_INST_0_i_161_n_0\,
      CO(2) => \pwm_out[18]_INST_0_i_161_n_1\,
      CO(1) => \pwm_out[18]_INST_0_i_161_n_2\,
      CO(0) => \pwm_out[18]_INST_0_i_161_n_3\,
      CYINIT => '1',
      DI(3) => \pwm_out[18]_INST_0_i_219_n_0\,
      DI(2) => \pwm_out[18]_INST_0_i_220_n_0\,
      DI(1) => \pwm_out[18]_INST_0_i_221_n_0\,
      DI(0) => \pwm_out[18]_INST_0_i_222_n_0\,
      O(3 downto 0) => \NLW_pwm_out[18]_INST_0_i_161_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[18]_INST_0_i_223_n_0\,
      S(2) => \pwm_out[18]_INST_0_i_224_n_0\,
      S(1) => \pwm_out[18]_INST_0_i_225_n_0\,
      S(0) => \pwm_out[18]_INST_0_i_226_n_0\
    );
\pwm_out[18]_INST_0_i_162\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[16]_0\(1),
      I1 => period(14),
      I2 => period(15),
      I3 => \^counter_reg[16]_0\(2),
      O => \pwm_out[18]_INST_0_i_162_n_0\
    );
\pwm_out[18]_INST_0_i_163\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[12]_0\(3),
      I1 => period(12),
      I2 => period(13),
      I3 => \^counter_reg[16]_0\(0),
      O => \pwm_out[18]_INST_0_i_163_n_0\
    );
\pwm_out[18]_INST_0_i_164\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[12]_0\(1),
      I1 => period(10),
      I2 => period(11),
      I3 => \^counter_reg[12]_0\(2),
      O => \pwm_out[18]_INST_0_i_164_n_0\
    );
\pwm_out[18]_INST_0_i_165\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[8]_0\(3),
      I1 => period(8),
      I2 => period(9),
      I3 => \^counter_reg[12]_0\(0),
      O => \pwm_out[18]_INST_0_i_165_n_0\
    );
\pwm_out[18]_INST_0_i_166\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[16]_0\(1),
      I1 => period(14),
      I2 => \^counter_reg[16]_0\(2),
      I3 => period(15),
      O => \pwm_out[18]_INST_0_i_166_n_0\
    );
\pwm_out[18]_INST_0_i_167\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[12]_0\(3),
      I1 => period(12),
      I2 => \^counter_reg[16]_0\(0),
      I3 => period(13),
      O => \pwm_out[18]_INST_0_i_167_n_0\
    );
\pwm_out[18]_INST_0_i_168\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[12]_0\(1),
      I1 => period(10),
      I2 => \^counter_reg[12]_0\(2),
      I3 => period(11),
      O => \pwm_out[18]_INST_0_i_168_n_0\
    );
\pwm_out[18]_INST_0_i_169\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[8]_0\(3),
      I1 => period(8),
      I2 => \^counter_reg[12]_0\(0),
      I3 => period(9),
      O => \pwm_out[18]_INST_0_i_169_n_0\
    );
\pwm_out[18]_INST_0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(18),
      I1 => effective_value0(18),
      I2 => \^counter_reg[20]_0\(1),
      I3 => effective_value1,
      I4 => \pwm_out[18]_INST_0_i_50_n_0\,
      O => \pwm_out[18]_INST_0_i_17_n_0\
    );
\pwm_out[18]_INST_0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(16),
      I1 => effective_value0(16),
      I2 => \^counter_reg[16]_0\(3),
      I3 => effective_value1,
      I4 => \pwm_out[18]_INST_0_i_51_n_0\,
      O => \pwm_out[18]_INST_0_i_18_n_0\
    );
\pwm_out[18]_INST_0_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[18]_INST_0_i_22_n_0\,
      CO(3 downto 1) => \NLW_pwm_out[18]_INST_0_i_19_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \pwm_out[18]_INST_0_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => counter_reg(29),
      O(3 downto 2) => \NLW_pwm_out[18]_INST_0_i_19_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^counter_reg[29]_0\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \pwm_out[18]_INST_0_i_52_n_0\,
      S(0) => \pwm_out[18]_INST_0_i_53_n_0\
    );
\pwm_out[18]_INST_0_i_190\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => counter_reg(4),
      I1 => \pwm_out[18]_INST_0_i_129_0\(0),
      I2 => phase(3),
      O => \pwm_out[18]_INST_0_i_190_n_0\
    );
\pwm_out[18]_INST_0_i_191\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(3),
      I1 => phase(2),
      O => \pwm_out[18]_INST_0_i_191_n_0\
    );
\pwm_out[18]_INST_0_i_192\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(2),
      I1 => phase(1),
      O => \pwm_out[18]_INST_0_i_192_n_0\
    );
\pwm_out[18]_INST_0_i_193\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(1),
      I1 => phase(0),
      O => \pwm_out[18]_INST_0_i_193_n_0\
    );
\pwm_out[18]_INST_0_i_194\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(1),
      I1 => phase(0),
      O => \pwm_out[18]_INST_0_i_194_n_0\
    );
\pwm_out[18]_INST_0_i_197\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => phase(0),
      I1 => counter_reg(1),
      I2 => period(1),
      O => \pwm_out[18]_INST_0_i_197_n_0\
    );
\pwm_out[18]_INST_0_i_198\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(0),
      I1 => period(0),
      O => \pwm_out[18]_INST_0_i_198_n_0\
    );
\pwm_out[18]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AFF0022000A0022"
    )
        port map (
      I0 => duty_cycle(30),
      I1 => \^counter_reg[29]_0\(1),
      I2 => effective_value0(30),
      I3 => duty_cycle(31),
      I4 => effective_value1,
      I5 => effective_value0(31),
      O => \pwm_out[18]_INST_0_i_2_n_0\
    );
\pwm_out[18]_INST_0_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[18]_INST_0_i_24_n_0\,
      CO(3) => \NLW_pwm_out[18]_INST_0_i_20_CO_UNCONNECTED\(3),
      CO(2) => \pwm_out[18]_INST_0_i_20_n_1\,
      CO(1) => \pwm_out[18]_INST_0_i_20_n_2\,
      CO(0) => \pwm_out[18]_INST_0_i_20_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => \^counter_reg[29]_0\(1 downto 0),
      DI(0) => \^counter_reg[28]_0\(3),
      O(3 downto 0) => effective_value0(31 downto 28),
      S(3 downto 0) => \pwm_out[18]_INST_0_i_7_0\(3 downto 0)
    );
\pwm_out[18]_INST_0_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[18]_INST_0_i_58_n_0\,
      CO(3) => effective_value1,
      CO(2) => \pwm_out[18]_INST_0_i_21_n_1\,
      CO(1) => \pwm_out[18]_INST_0_i_21_n_2\,
      CO(0) => \pwm_out[18]_INST_0_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[18]_INST_0_i_82_0\(0),
      DI(2) => \pwm_out[18]_INST_0_i_60_n_0\,
      DI(1) => \pwm_out[18]_INST_0_i_61_n_0\,
      DI(0) => \pwm_out[18]_INST_0_i_62_n_0\,
      O(3 downto 0) => \NLW_pwm_out[18]_INST_0_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[18]_INST_0_i_82_1\(0),
      S(2) => \pwm_out[18]_INST_0_i_64_n_0\,
      S(1) => \pwm_out[18]_INST_0_i_65_n_0\,
      S(0) => \pwm_out[18]_INST_0_i_66_n_0\
    );
\pwm_out[18]_INST_0_i_219\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[8]_0\(1),
      I1 => period(6),
      I2 => period(7),
      I3 => \^counter_reg[8]_0\(2),
      O => \pwm_out[18]_INST_0_i_219_n_0\
    );
\pwm_out[18]_INST_0_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[18]_INST_0_i_26_n_0\,
      CO(3) => \pwm_out[18]_INST_0_i_22_n_0\,
      CO(2) => \pwm_out[18]_INST_0_i_22_n_1\,
      CO(1) => \pwm_out[18]_INST_0_i_22_n_2\,
      CO(0) => \pwm_out[18]_INST_0_i_22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(28 downto 25),
      O(3 downto 0) => \^counter_reg[28]_0\(3 downto 0),
      S(3) => \pwm_out[18]_INST_0_i_67_n_0\,
      S(2) => \pwm_out[18]_INST_0_i_68_n_0\,
      S(1) => \pwm_out[18]_INST_0_i_69_n_0\,
      S(0) => \pwm_out[18]_INST_0_i_70_n_0\
    );
\pwm_out[18]_INST_0_i_220\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o\(2),
      I1 => period(4),
      I2 => period(5),
      I3 => \^counter_reg[8]_0\(0),
      O => \pwm_out[18]_INST_0_i_220_n_0\
    );
\pwm_out[18]_INST_0_i_221\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o\(0),
      I1 => period(2),
      I2 => period(3),
      I3 => \^o\(1),
      O => \pwm_out[18]_INST_0_i_221_n_0\
    );
\pwm_out[18]_INST_0_i_222\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"022F2F02"
    )
        port map (
      I0 => counter_reg(0),
      I1 => period(0),
      I2 => period(1),
      I3 => counter_reg(1),
      I4 => phase(0),
      O => \pwm_out[18]_INST_0_i_222_n_0\
    );
\pwm_out[18]_INST_0_i_223\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[8]_0\(1),
      I1 => period(6),
      I2 => \^counter_reg[8]_0\(2),
      I3 => period(7),
      O => \pwm_out[18]_INST_0_i_223_n_0\
    );
\pwm_out[18]_INST_0_i_224\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o\(2),
      I1 => period(4),
      I2 => \^counter_reg[8]_0\(0),
      I3 => period(5),
      O => \pwm_out[18]_INST_0_i_224_n_0\
    );
\pwm_out[18]_INST_0_i_225\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o\(0),
      I1 => period(2),
      I2 => \^o\(1),
      I3 => period(3),
      O => \pwm_out[18]_INST_0_i_225_n_0\
    );
\pwm_out[18]_INST_0_i_226\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09909009"
    )
        port map (
      I0 => counter_reg(0),
      I1 => period(0),
      I2 => counter_reg(1),
      I3 => phase(0),
      I4 => period(1),
      O => \pwm_out[18]_INST_0_i_226_n_0\
    );
\pwm_out[18]_INST_0_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(29),
      I1 => \^counter_reg[29]_0\(0),
      I2 => effective_value1,
      O => effective_value(29)
    );
\pwm_out[18]_INST_0_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[18]_INST_0_i_40_n_0\,
      CO(3) => \pwm_out[18]_INST_0_i_24_n_0\,
      CO(2) => \pwm_out[18]_INST_0_i_24_n_1\,
      CO(1) => \pwm_out[18]_INST_0_i_24_n_2\,
      CO(0) => \pwm_out[18]_INST_0_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^counter_reg[28]_0\(2 downto 0),
      DI(0) => \^counter_reg[24]_0\(3),
      O(3 downto 0) => effective_value0(27 downto 24),
      S(3 downto 0) => \pwm_out[18]_INST_0_i_9_0\(3 downto 0)
    );
\pwm_out[18]_INST_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(27),
      I1 => \^counter_reg[28]_0\(2),
      I2 => effective_value1,
      O => effective_value(27)
    );
\pwm_out[18]_INST_0_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[18]_INST_0_i_42_n_0\,
      CO(3) => \pwm_out[18]_INST_0_i_26_n_0\,
      CO(2) => \pwm_out[18]_INST_0_i_26_n_1\,
      CO(1) => \pwm_out[18]_INST_0_i_26_n_2\,
      CO(0) => \pwm_out[18]_INST_0_i_26_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(24 downto 21),
      O(3 downto 0) => \^counter_reg[24]_0\(3 downto 0),
      S(3) => \pwm_out[18]_INST_0_i_75_n_0\,
      S(2) => \pwm_out[18]_INST_0_i_76_n_0\,
      S(1) => \pwm_out[18]_INST_0_i_77_n_0\,
      S(0) => \pwm_out[18]_INST_0_i_78_n_0\
    );
\pwm_out[18]_INST_0_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(25),
      I1 => \^counter_reg[28]_0\(0),
      I2 => effective_value1,
      O => effective_value(25)
    );
\pwm_out[18]_INST_0_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[29]_0\(0),
      I2 => effective_value0(29),
      I3 => duty_cycle(29),
      O => \pwm_out[18]_INST_0_i_28_n_0\
    );
\pwm_out[18]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[28]_0\(2),
      I2 => effective_value0(27),
      I3 => duty_cycle(27),
      O => \pwm_out[18]_INST_0_i_29_n_0\
    );
\pwm_out[18]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(28),
      I1 => effective_value1,
      I2 => \^counter_reg[28]_0\(3),
      I3 => effective_value0(28),
      I4 => effective_value(29),
      I5 => duty_cycle(29),
      O => \pwm_out[18]_INST_0_i_3_n_0\
    );
\pwm_out[18]_INST_0_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[28]_0\(0),
      I2 => effective_value0(25),
      I3 => duty_cycle(25),
      O => \pwm_out[18]_INST_0_i_30_n_0\
    );
\pwm_out[18]_INST_0_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[18]_INST_0_i_31_n_0\,
      CO(2) => \pwm_out[18]_INST_0_i_31_n_1\,
      CO(1) => \pwm_out[18]_INST_0_i_31_n_2\,
      CO(0) => \pwm_out[18]_INST_0_i_31_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[18]_INST_0_i_79_n_0\,
      DI(2) => \pwm_out[18]_INST_0_i_80_n_0\,
      DI(1) => \pwm_out[18]_INST_0_i_81_n_0\,
      DI(0) => \pwm_out[18]_INST_0_i_82_n_0\,
      O(3 downto 0) => \NLW_pwm_out[18]_INST_0_i_31_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[18]_INST_0_i_83_n_0\,
      S(2) => \pwm_out[18]_INST_0_i_84_n_0\,
      S(1) => \pwm_out[18]_INST_0_i_85_n_0\,
      S(0) => \pwm_out[18]_INST_0_i_86_n_0\
    );
\pwm_out[18]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(14),
      I1 => effective_value1,
      I2 => \^counter_reg[16]_0\(1),
      I3 => effective_value0(14),
      I4 => effective_value(15),
      I5 => duty_cycle(15),
      O => \pwm_out[18]_INST_0_i_32_n_0\
    );
\pwm_out[18]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(12),
      I1 => effective_value1,
      I2 => \^counter_reg[12]_0\(3),
      I3 => effective_value0(12),
      I4 => effective_value(13),
      I5 => duty_cycle(13),
      O => \pwm_out[18]_INST_0_i_33_n_0\
    );
\pwm_out[18]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(10),
      I1 => effective_value1,
      I2 => \^counter_reg[12]_0\(1),
      I3 => effective_value0(10),
      I4 => effective_value(11),
      I5 => duty_cycle(11),
      O => \pwm_out[18]_INST_0_i_34_n_0\
    );
\pwm_out[18]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(8),
      I1 => effective_value1,
      I2 => \^counter_reg[8]_0\(3),
      I3 => effective_value0(8),
      I4 => effective_value(9),
      I5 => duty_cycle(9),
      O => \pwm_out[18]_INST_0_i_35_n_0\
    );
\pwm_out[18]_INST_0_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(14),
      I1 => effective_value0(14),
      I2 => \^counter_reg[16]_0\(1),
      I3 => effective_value1,
      I4 => \pwm_out[18]_INST_0_i_95_n_0\,
      O => \pwm_out[18]_INST_0_i_36_n_0\
    );
\pwm_out[18]_INST_0_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(12),
      I1 => effective_value0(12),
      I2 => \^counter_reg[12]_0\(3),
      I3 => effective_value1,
      I4 => \pwm_out[18]_INST_0_i_96_n_0\,
      O => \pwm_out[18]_INST_0_i_37_n_0\
    );
\pwm_out[18]_INST_0_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(10),
      I1 => effective_value0(10),
      I2 => \^counter_reg[12]_0\(1),
      I3 => effective_value1,
      I4 => \pwm_out[18]_INST_0_i_97_n_0\,
      O => \pwm_out[18]_INST_0_i_38_n_0\
    );
\pwm_out[18]_INST_0_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(8),
      I1 => effective_value0(8),
      I2 => \^counter_reg[8]_0\(3),
      I3 => effective_value1,
      I4 => \pwm_out[18]_INST_0_i_98_n_0\,
      O => \pwm_out[18]_INST_0_i_39_n_0\
    );
\pwm_out[18]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(26),
      I1 => effective_value1,
      I2 => \^counter_reg[28]_0\(1),
      I3 => effective_value0(26),
      I4 => effective_value(27),
      I5 => duty_cycle(27),
      O => \pwm_out[18]_INST_0_i_4_n_0\
    );
\pwm_out[18]_INST_0_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[18]_INST_0_i_44_n_0\,
      CO(3) => \pwm_out[18]_INST_0_i_40_n_0\,
      CO(2) => \pwm_out[18]_INST_0_i_40_n_1\,
      CO(1) => \pwm_out[18]_INST_0_i_40_n_2\,
      CO(0) => \pwm_out[18]_INST_0_i_40_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^counter_reg[24]_0\(2 downto 0),
      DI(0) => \^counter_reg[20]_0\(3),
      O(3 downto 0) => effective_value0(23 downto 20),
      S(3 downto 0) => \pwm_out[18]_INST_0_i_16_0\(3 downto 0)
    );
\pwm_out[18]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(23),
      I1 => \^counter_reg[24]_0\(2),
      I2 => effective_value1,
      O => effective_value(23)
    );
\pwm_out[18]_INST_0_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[18]_INST_0_i_46_n_0\,
      CO(3) => \pwm_out[18]_INST_0_i_42_n_0\,
      CO(2) => \pwm_out[18]_INST_0_i_42_n_1\,
      CO(1) => \pwm_out[18]_INST_0_i_42_n_2\,
      CO(0) => \pwm_out[18]_INST_0_i_42_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(20 downto 17),
      O(3 downto 0) => \^counter_reg[20]_0\(3 downto 0),
      S(3) => \pwm_out[18]_INST_0_i_103_n_0\,
      S(2) => \pwm_out[18]_INST_0_i_104_n_0\,
      S(1) => \pwm_out[18]_INST_0_i_105_n_0\,
      S(0) => \pwm_out[18]_INST_0_i_106_n_0\
    );
\pwm_out[18]_INST_0_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(21),
      I1 => \^counter_reg[24]_0\(0),
      I2 => effective_value1,
      O => effective_value(21)
    );
\pwm_out[18]_INST_0_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[18]_INST_0_i_87_n_0\,
      CO(3) => \pwm_out[18]_INST_0_i_44_n_0\,
      CO(2) => \pwm_out[18]_INST_0_i_44_n_1\,
      CO(1) => \pwm_out[18]_INST_0_i_44_n_2\,
      CO(0) => \pwm_out[18]_INST_0_i_44_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^counter_reg[20]_0\(2 downto 0),
      DI(0) => \^counter_reg[16]_0\(3),
      O(3 downto 0) => effective_value0(19 downto 16),
      S(3 downto 0) => \pwm_out[18]_INST_0_i_18_0\(3 downto 0)
    );
\pwm_out[18]_INST_0_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(19),
      I1 => \^counter_reg[20]_0\(2),
      I2 => effective_value1,
      O => effective_value(19)
    );
\pwm_out[18]_INST_0_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[18]_INST_0_i_89_n_0\,
      CO(3) => \pwm_out[18]_INST_0_i_46_n_0\,
      CO(2) => \pwm_out[18]_INST_0_i_46_n_1\,
      CO(1) => \pwm_out[18]_INST_0_i_46_n_2\,
      CO(0) => \pwm_out[18]_INST_0_i_46_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(16 downto 13),
      O(3 downto 0) => \^counter_reg[16]_0\(3 downto 0),
      S(3) => \pwm_out[18]_INST_0_i_111_n_0\,
      S(2) => \pwm_out[18]_INST_0_i_112_n_0\,
      S(1) => \pwm_out[18]_INST_0_i_113_n_0\,
      S(0) => \pwm_out[18]_INST_0_i_114_n_0\
    );
\pwm_out[18]_INST_0_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(17),
      I1 => \^counter_reg[20]_0\(0),
      I2 => effective_value1,
      O => effective_value(17)
    );
\pwm_out[18]_INST_0_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[24]_0\(2),
      I2 => effective_value0(23),
      I3 => duty_cycle(23),
      O => \pwm_out[18]_INST_0_i_48_n_0\
    );
\pwm_out[18]_INST_0_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[24]_0\(0),
      I2 => effective_value0(21),
      I3 => duty_cycle(21),
      O => \pwm_out[18]_INST_0_i_49_n_0\
    );
\pwm_out[18]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(24),
      I1 => effective_value1,
      I2 => \^counter_reg[24]_0\(3),
      I3 => effective_value0(24),
      I4 => effective_value(25),
      I5 => duty_cycle(25),
      O => \pwm_out[18]_INST_0_i_5_n_0\
    );
\pwm_out[18]_INST_0_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[20]_0\(2),
      I2 => effective_value0(19),
      I3 => duty_cycle(19),
      O => \pwm_out[18]_INST_0_i_50_n_0\
    );
\pwm_out[18]_INST_0_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[20]_0\(0),
      I2 => effective_value0(17),
      I3 => duty_cycle(17),
      O => \pwm_out[18]_INST_0_i_51_n_0\
    );
\pwm_out[18]_INST_0_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(30),
      I1 => O24(25),
      O => \pwm_out[18]_INST_0_i_52_n_0\
    );
\pwm_out[18]_INST_0_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(29),
      I1 => O24(24),
      O => \pwm_out[18]_INST_0_i_53_n_0\
    );
\pwm_out[18]_INST_0_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[18]_INST_0_i_116_n_0\,
      CO(3) => \pwm_out[18]_INST_0_i_58_n_0\,
      CO(2) => \pwm_out[18]_INST_0_i_58_n_1\,
      CO(1) => \pwm_out[18]_INST_0_i_58_n_2\,
      CO(0) => \pwm_out[18]_INST_0_i_58_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[18]_INST_0_i_117_n_0\,
      DI(2) => \pwm_out[18]_INST_0_i_118_n_0\,
      DI(1) => \pwm_out[18]_INST_0_i_119_n_0\,
      DI(0) => \pwm_out[18]_INST_0_i_120_n_0\,
      O(3 downto 0) => \NLW_pwm_out[18]_INST_0_i_58_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[18]_INST_0_i_121_n_0\,
      S(2) => \pwm_out[18]_INST_0_i_122_n_0\,
      S(1) => \pwm_out[18]_INST_0_i_123_n_0\,
      S(0) => \pwm_out[18]_INST_0_i_124_n_0\
    );
\pwm_out[18]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9900000000A599A5"
    )
        port map (
      I0 => duty_cycle(30),
      I1 => effective_value0(30),
      I2 => \^counter_reg[29]_0\(1),
      I3 => effective_value1,
      I4 => effective_value0(31),
      I5 => duty_cycle(31),
      O => \pwm_out[18]_INST_0_i_6_n_0\
    );
\pwm_out[18]_INST_0_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[28]_0\(3),
      I1 => period(28),
      I2 => period(29),
      I3 => \^counter_reg[29]_0\(0),
      O => \pwm_out[18]_INST_0_i_60_n_0\
    );
\pwm_out[18]_INST_0_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[28]_0\(1),
      I1 => period(26),
      I2 => period(27),
      I3 => \^counter_reg[28]_0\(2),
      O => \pwm_out[18]_INST_0_i_61_n_0\
    );
\pwm_out[18]_INST_0_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[24]_0\(3),
      I1 => period(24),
      I2 => period(25),
      I3 => \^counter_reg[28]_0\(0),
      O => \pwm_out[18]_INST_0_i_62_n_0\
    );
\pwm_out[18]_INST_0_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[28]_0\(3),
      I1 => period(28),
      I2 => \^counter_reg[29]_0\(0),
      I3 => period(29),
      O => \pwm_out[18]_INST_0_i_64_n_0\
    );
\pwm_out[18]_INST_0_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[28]_0\(1),
      I1 => period(26),
      I2 => \^counter_reg[28]_0\(2),
      I3 => period(27),
      O => \pwm_out[18]_INST_0_i_65_n_0\
    );
\pwm_out[18]_INST_0_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[24]_0\(3),
      I1 => period(24),
      I2 => \^counter_reg[28]_0\(0),
      I3 => period(25),
      O => \pwm_out[18]_INST_0_i_66_n_0\
    );
\pwm_out[18]_INST_0_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(28),
      I1 => O24(23),
      O => \pwm_out[18]_INST_0_i_67_n_0\
    );
\pwm_out[18]_INST_0_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(27),
      I1 => O24(22),
      O => \pwm_out[18]_INST_0_i_68_n_0\
    );
\pwm_out[18]_INST_0_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(26),
      I1 => O24(21),
      O => \pwm_out[18]_INST_0_i_69_n_0\
    );
\pwm_out[18]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(28),
      I1 => effective_value0(28),
      I2 => \^counter_reg[28]_0\(3),
      I3 => effective_value1,
      I4 => \pwm_out[18]_INST_0_i_28_n_0\,
      O => \pwm_out[18]_INST_0_i_7_n_0\
    );
\pwm_out[18]_INST_0_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(25),
      I1 => O24(20),
      O => \pwm_out[18]_INST_0_i_70_n_0\
    );
\pwm_out[18]_INST_0_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(24),
      I1 => O24(19),
      O => \pwm_out[18]_INST_0_i_75_n_0\
    );
\pwm_out[18]_INST_0_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(23),
      I1 => O24(18),
      O => \pwm_out[18]_INST_0_i_76_n_0\
    );
\pwm_out[18]_INST_0_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(22),
      I1 => O24(17),
      O => \pwm_out[18]_INST_0_i_77_n_0\
    );
\pwm_out[18]_INST_0_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(21),
      I1 => O24(16),
      O => \pwm_out[18]_INST_0_i_78_n_0\
    );
\pwm_out[18]_INST_0_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(6),
      I1 => effective_value1,
      I2 => \^counter_reg[8]_0\(1),
      I3 => effective_value0(6),
      I4 => effective_value(7),
      I5 => duty_cycle(7),
      O => \pwm_out[18]_INST_0_i_79_n_0\
    );
\pwm_out[18]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(26),
      I1 => effective_value0(26),
      I2 => \^counter_reg[28]_0\(1),
      I3 => effective_value1,
      I4 => \pwm_out[18]_INST_0_i_29_n_0\,
      O => \pwm_out[18]_INST_0_i_8_n_0\
    );
\pwm_out[18]_INST_0_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(4),
      I1 => effective_value1,
      I2 => \^o\(2),
      I3 => effective_value0(4),
      I4 => effective_value(5),
      I5 => duty_cycle(5),
      O => \pwm_out[18]_INST_0_i_80_n_0\
    );
\pwm_out[18]_INST_0_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(2),
      I1 => effective_value1,
      I2 => \^o\(0),
      I3 => effective_value0(2),
      I4 => effective_value(3),
      I5 => duty_cycle(3),
      O => \pwm_out[18]_INST_0_i_81_n_0\
    );
\pwm_out[18]_INST_0_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(0),
      I1 => effective_value1,
      I2 => counter_reg(0),
      I3 => effective_value0(0),
      I4 => effective_value(1),
      I5 => duty_cycle(1),
      O => \pwm_out[18]_INST_0_i_82_n_0\
    );
\pwm_out[18]_INST_0_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(6),
      I1 => effective_value0(6),
      I2 => \^counter_reg[8]_0\(1),
      I3 => effective_value1,
      I4 => \pwm_out[18]_INST_0_i_134_n_0\,
      O => \pwm_out[18]_INST_0_i_83_n_0\
    );
\pwm_out[18]_INST_0_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(4),
      I1 => effective_value0(4),
      I2 => \^o\(2),
      I3 => effective_value1,
      I4 => \pwm_out[18]_INST_0_i_135_n_0\,
      O => \pwm_out[18]_INST_0_i_84_n_0\
    );
\pwm_out[18]_INST_0_i_85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(2),
      I1 => effective_value0(2),
      I2 => \^o\(0),
      I3 => effective_value1,
      I4 => \pwm_out[18]_INST_0_i_136_n_0\,
      O => \pwm_out[18]_INST_0_i_85_n_0\
    );
\pwm_out[18]_INST_0_i_86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(0),
      I1 => effective_value0(0),
      I2 => counter_reg(0),
      I3 => effective_value1,
      I4 => \pwm_out[18]_INST_0_i_137_n_0\,
      O => \pwm_out[18]_INST_0_i_86_n_0\
    );
\pwm_out[18]_INST_0_i_87\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[18]_INST_0_i_91_n_0\,
      CO(3) => \pwm_out[18]_INST_0_i_87_n_0\,
      CO(2) => \pwm_out[18]_INST_0_i_87_n_1\,
      CO(1) => \pwm_out[18]_INST_0_i_87_n_2\,
      CO(0) => \pwm_out[18]_INST_0_i_87_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^counter_reg[16]_0\(2 downto 0),
      DI(0) => \^counter_reg[12]_0\(3),
      O(3 downto 0) => effective_value0(15 downto 12),
      S(3 downto 0) => \pwm_out[18]_INST_0_i_37_0\(3 downto 0)
    );
\pwm_out[18]_INST_0_i_88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(15),
      I1 => \^counter_reg[16]_0\(2),
      I2 => effective_value1,
      O => effective_value(15)
    );
\pwm_out[18]_INST_0_i_89\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[18]_INST_0_i_93_n_0\,
      CO(3) => \pwm_out[18]_INST_0_i_89_n_0\,
      CO(2) => \pwm_out[18]_INST_0_i_89_n_1\,
      CO(1) => \pwm_out[18]_INST_0_i_89_n_2\,
      CO(0) => \pwm_out[18]_INST_0_i_89_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(12 downto 9),
      O(3 downto 0) => \^counter_reg[12]_0\(3 downto 0),
      S(3) => \pwm_out[18]_INST_0_i_142_n_0\,
      S(2) => \pwm_out[18]_INST_0_i_143_n_0\,
      S(1) => \pwm_out[18]_INST_0_i_144_n_0\,
      S(0) => \pwm_out[18]_INST_0_i_145_n_0\
    );
\pwm_out[18]_INST_0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(24),
      I1 => effective_value0(24),
      I2 => \^counter_reg[24]_0\(3),
      I3 => effective_value1,
      I4 => \pwm_out[18]_INST_0_i_30_n_0\,
      O => \pwm_out[18]_INST_0_i_9_n_0\
    );
\pwm_out[18]_INST_0_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(13),
      I1 => \^counter_reg[16]_0\(0),
      I2 => effective_value1,
      O => effective_value(13)
    );
\pwm_out[18]_INST_0_i_91\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[18]_INST_0_i_127_n_0\,
      CO(3) => \pwm_out[18]_INST_0_i_91_n_0\,
      CO(2) => \pwm_out[18]_INST_0_i_91_n_1\,
      CO(1) => \pwm_out[18]_INST_0_i_91_n_2\,
      CO(0) => \pwm_out[18]_INST_0_i_91_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^counter_reg[12]_0\(2 downto 0),
      DI(0) => \^counter_reg[8]_0\(3),
      O(3 downto 0) => effective_value0(11 downto 8),
      S(3 downto 0) => \pwm_out[18]_INST_0_i_39_0\(3 downto 0)
    );
\pwm_out[18]_INST_0_i_92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(11),
      I1 => \^counter_reg[12]_0\(2),
      I2 => effective_value1,
      O => effective_value(11)
    );
\pwm_out[18]_INST_0_i_93\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[18]_INST_0_i_129_n_0\,
      CO(3) => \pwm_out[18]_INST_0_i_93_n_0\,
      CO(2) => \pwm_out[18]_INST_0_i_93_n_1\,
      CO(1) => \pwm_out[18]_INST_0_i_93_n_2\,
      CO(0) => \pwm_out[18]_INST_0_i_93_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(8 downto 5),
      O(3 downto 0) => \^counter_reg[8]_0\(3 downto 0),
      S(3) => \pwm_out[18]_INST_0_i_150_n_0\,
      S(2) => \pwm_out[18]_INST_0_i_151_n_0\,
      S(1) => \pwm_out[18]_INST_0_i_152_n_0\,
      S(0) => \pwm_out[18]_INST_0_i_153_n_0\
    );
\pwm_out[18]_INST_0_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(9),
      I1 => \^counter_reg[12]_0\(0),
      I2 => effective_value1,
      O => effective_value(9)
    );
\pwm_out[18]_INST_0_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[16]_0\(2),
      I2 => effective_value0(15),
      I3 => duty_cycle(15),
      O => \pwm_out[18]_INST_0_i_95_n_0\
    );
\pwm_out[18]_INST_0_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[16]_0\(0),
      I2 => effective_value0(13),
      I3 => duty_cycle(13),
      O => \pwm_out[18]_INST_0_i_96_n_0\
    );
\pwm_out[18]_INST_0_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[12]_0\(2),
      I2 => effective_value0(11),
      I3 => duty_cycle(11),
      O => \pwm_out[18]_INST_0_i_97_n_0\
    );
\pwm_out[18]_INST_0_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[12]_0\(0),
      I2 => effective_value0(9),
      I3 => duty_cycle(9),
      O => \pwm_out[18]_INST_0_i_98_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sodar19_pwm_top_0_1_pwm_generator_9 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[29]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pwm_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    period : in STD_LOGIC_VECTOR ( 27 downto 0 );
    minusOp : in STD_LOGIC_VECTOR ( 30 downto 0 );
    phase : in STD_LOGIC_VECTOR ( 30 downto 0 );
    duty_cycle : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pwm_out[1]_INST_0_i_8_0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[1]_INST_0_i_82_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[1]_INST_0_i_7_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sodar19_pwm_top_0_1_pwm_generator_9 : entity is "pwm_generator";
end sodar19_pwm_top_0_1_pwm_generator_9;

architecture STRUCTURE of sodar19_pwm_top_0_1_pwm_generator_9 is
  signal \^o\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal clear : STD_LOGIC;
  signal \counter[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_12__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_14__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_15__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_16__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_17__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_18__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_19__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_20__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_21__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_26__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_27__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_28__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_29__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_30__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_31__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_32__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_33__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_47__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_48__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_49__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_50__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_51__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_52__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_53__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_54_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_9__0_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter_reg[0]_i_13__0_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__0_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__0_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_13__0_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__0_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__0_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__0_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_25__0_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__0_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \^counter_reg[11]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \^counter_reg[15]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \^counter_reg[19]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \^counter_reg[23]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \^counter_reg[27]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \counter_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \^counter_reg[29]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \^counter_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal effective_value : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal effective_value0 : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal effective_value1 : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_10_n_1\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_10_n_2\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_10_n_3\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_111_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_111_n_1\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_111_n_2\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_111_n_3\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_115_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_120_n_1\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_120_n_2\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_120_n_3\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_124_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_124_n_1\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_124_n_2\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_124_n_3\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_128_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_129_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_130_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_131_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_132_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_133_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_134_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_141_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_142_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_143_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_148_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_148_n_1\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_148_n_2\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_148_n_3\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_149_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_150_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_151_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_152_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_153_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_154_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_155_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_156_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_157_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_158_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_159_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_160_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_165_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_166_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_167_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_168_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_173_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_174_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_175_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_176_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_177_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_178_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_179_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_180_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_19_n_2\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_19_n_3\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_20_n_1\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_20_n_2\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_20_n_3\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_21_n_1\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_21_n_2\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_21_n_3\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_23_n_1\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_23_n_2\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_23_n_3\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_30_n_1\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_30_n_2\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_30_n_3\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_39_n_1\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_39_n_2\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_39_n_3\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_43_n_1\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_43_n_2\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_43_n_3\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_58_n_1\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_58_n_2\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_58_n_3\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_83_n_1\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_83_n_2\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_83_n_3\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_87_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_87_n_1\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_87_n_2\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_87_n_3\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_91_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_92_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_94_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_n_1\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_n_2\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_n_3\ : STD_LOGIC;
  signal \NLW_counter_reg[0]_i_13__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_25__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[28]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[1]_INST_0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[1]_INST_0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[1]_INST_0_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[1]_INST_0_i_111_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[1]_INST_0_i_148_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[1]_INST_0_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pwm_out[1]_INST_0_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[1]_INST_0_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[1]_INST_0_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[1]_INST_0_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[1]_INST_0_i_58_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pwm_out[1]_INST_0_i_122\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \pwm_out[1]_INST_0_i_123\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \pwm_out[1]_INST_0_i_126\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \pwm_out[1]_INST_0_i_127\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \pwm_out[1]_INST_0_i_128\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \pwm_out[1]_INST_0_i_129\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \pwm_out[1]_INST_0_i_130\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \pwm_out[1]_INST_0_i_131\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \pwm_out[1]_INST_0_i_22\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \pwm_out[1]_INST_0_i_25\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \pwm_out[1]_INST_0_i_26\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \pwm_out[1]_INST_0_i_27\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \pwm_out[1]_INST_0_i_28\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \pwm_out[1]_INST_0_i_29\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \pwm_out[1]_INST_0_i_41\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \pwm_out[1]_INST_0_i_42\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \pwm_out[1]_INST_0_i_45\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \pwm_out[1]_INST_0_i_46\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \pwm_out[1]_INST_0_i_47\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \pwm_out[1]_INST_0_i_48\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \pwm_out[1]_INST_0_i_49\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \pwm_out[1]_INST_0_i_50\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \pwm_out[1]_INST_0_i_85\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \pwm_out[1]_INST_0_i_86\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \pwm_out[1]_INST_0_i_89\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \pwm_out[1]_INST_0_i_90\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \pwm_out[1]_INST_0_i_91\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \pwm_out[1]_INST_0_i_92\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \pwm_out[1]_INST_0_i_93\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \pwm_out[1]_INST_0_i_94\ : label is "soft_lutpair152";
begin
  O(3 downto 0) <= \^o\(3 downto 0);
  \counter_reg[11]_0\(3 downto 0) <= \^counter_reg[11]_0\(3 downto 0);
  \counter_reg[15]_0\(3 downto 0) <= \^counter_reg[15]_0\(3 downto 0);
  \counter_reg[19]_0\(3 downto 0) <= \^counter_reg[19]_0\(3 downto 0);
  \counter_reg[23]_0\(3 downto 0) <= \^counter_reg[23]_0\(3 downto 0);
  \counter_reg[27]_0\(3 downto 0) <= \^counter_reg[27]_0\(3 downto 0);
  \counter_reg[29]_0\(2 downto 0) <= \^counter_reg[29]_0\(2 downto 0);
  \counter_reg[7]_0\(3 downto 0) <= \^counter_reg[7]_0\(3 downto 0);
\counter[0]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(26),
      I1 => minusOp(25),
      I2 => counter_reg(27),
      I3 => minusOp(26),
      O => \counter[0]_i_10__0_n_0\
    );
\counter[0]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(24),
      I1 => minusOp(23),
      I2 => counter_reg(25),
      I3 => minusOp(24),
      O => \counter[0]_i_11__0_n_0\
    );
\counter[0]_i_12__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_12__0_n_0\
    );
\counter[0]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(22),
      I1 => minusOp(21),
      I2 => minusOp(22),
      I3 => counter_reg(23),
      O => \counter[0]_i_14__0_n_0\
    );
\counter[0]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(20),
      I1 => minusOp(19),
      I2 => minusOp(20),
      I3 => counter_reg(21),
      O => \counter[0]_i_15__0_n_0\
    );
\counter[0]_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(18),
      I1 => minusOp(17),
      I2 => minusOp(18),
      I3 => counter_reg(19),
      O => \counter[0]_i_16__0_n_0\
    );
\counter[0]_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(16),
      I1 => minusOp(15),
      I2 => minusOp(16),
      I3 => counter_reg(17),
      O => \counter[0]_i_17__0_n_0\
    );
\counter[0]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(22),
      I1 => minusOp(21),
      I2 => counter_reg(23),
      I3 => minusOp(22),
      O => \counter[0]_i_18__0_n_0\
    );
\counter[0]_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(20),
      I1 => minusOp(19),
      I2 => counter_reg(21),
      I3 => minusOp(20),
      O => \counter[0]_i_19__0_n_0\
    );
\counter[0]_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(18),
      I1 => minusOp(17),
      I2 => counter_reg(19),
      I3 => minusOp(18),
      O => \counter[0]_i_20__0_n_0\
    );
\counter[0]_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(16),
      I1 => minusOp(15),
      I2 => counter_reg(17),
      I3 => minusOp(16),
      O => \counter[0]_i_21__0_n_0\
    );
\counter[0]_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(14),
      I1 => minusOp(13),
      I2 => minusOp(14),
      I3 => counter_reg(15),
      O => \counter[0]_i_26__0_n_0\
    );
\counter[0]_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(12),
      I1 => minusOp(11),
      I2 => minusOp(12),
      I3 => counter_reg(13),
      O => \counter[0]_i_27__0_n_0\
    );
\counter[0]_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(10),
      I1 => minusOp(9),
      I2 => minusOp(10),
      I3 => counter_reg(11),
      O => \counter[0]_i_28__0_n_0\
    );
\counter[0]_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(8),
      I1 => minusOp(7),
      I2 => minusOp(8),
      I3 => counter_reg(9),
      O => \counter[0]_i_29__0_n_0\
    );
\counter[0]_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(14),
      I1 => minusOp(13),
      I2 => counter_reg(15),
      I3 => minusOp(14),
      O => \counter[0]_i_30__0_n_0\
    );
\counter[0]_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(12),
      I1 => minusOp(11),
      I2 => counter_reg(13),
      I3 => minusOp(12),
      O => \counter[0]_i_31__0_n_0\
    );
\counter[0]_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(10),
      I1 => minusOp(9),
      I2 => counter_reg(11),
      I3 => minusOp(10),
      O => \counter[0]_i_32__0_n_0\
    );
\counter[0]_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(8),
      I1 => minusOp(7),
      I2 => counter_reg(9),
      I3 => minusOp(8),
      O => \counter[0]_i_33__0_n_0\
    );
\counter[0]_i_47__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(6),
      I1 => minusOp(5),
      I2 => minusOp(6),
      I3 => counter_reg(7),
      O => \counter[0]_i_47__0_n_0\
    );
\counter[0]_i_48__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(4),
      I1 => minusOp(3),
      I2 => minusOp(4),
      I3 => counter_reg(5),
      O => \counter[0]_i_48__0_n_0\
    );
\counter[0]_i_49__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(2),
      I1 => minusOp(1),
      I2 => minusOp(2),
      I3 => counter_reg(3),
      O => \counter[0]_i_49__0_n_0\
    );
\counter[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(30),
      I1 => minusOp(29),
      I2 => minusOp(30),
      I3 => counter_reg(31),
      O => \counter[0]_i_4__0_n_0\
    );
\counter[0]_i_50__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => period(0),
      I1 => counter_reg(0),
      I2 => minusOp(0),
      I3 => counter_reg(1),
      O => \counter[0]_i_50__0_n_0\
    );
\counter[0]_i_51__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(6),
      I1 => minusOp(5),
      I2 => counter_reg(7),
      I3 => minusOp(6),
      O => \counter[0]_i_51__0_n_0\
    );
\counter[0]_i_52__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(4),
      I1 => minusOp(3),
      I2 => counter_reg(5),
      I3 => minusOp(4),
      O => \counter[0]_i_52__0_n_0\
    );
\counter[0]_i_53__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(2),
      I1 => minusOp(1),
      I2 => counter_reg(3),
      I3 => minusOp(2),
      O => \counter[0]_i_53__0_n_0\
    );
\counter[0]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => counter_reg(0),
      I1 => period(0),
      I2 => counter_reg(1),
      I3 => minusOp(0),
      O => \counter[0]_i_54_n_0\
    );
\counter[0]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(28),
      I1 => minusOp(27),
      I2 => minusOp(28),
      I3 => counter_reg(29),
      O => \counter[0]_i_5__0_n_0\
    );
\counter[0]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(26),
      I1 => minusOp(25),
      I2 => minusOp(26),
      I3 => counter_reg(27),
      O => \counter[0]_i_6__0_n_0\
    );
\counter[0]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_reg(24),
      I1 => minusOp(23),
      I2 => minusOp(24),
      I3 => counter_reg(25),
      O => \counter[0]_i_7__0_n_0\
    );
\counter[0]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(30),
      I1 => minusOp(29),
      I2 => counter_reg(31),
      I3 => minusOp(30),
      O => \counter[0]_i_8__0_n_0\
    );
\counter[0]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(28),
      I1 => minusOp(27),
      I2 => counter_reg(29),
      I3 => minusOp(28),
      O => \counter[0]_i_9__0_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__0_n_7\,
      Q => counter_reg(0),
      R => clear
    );
\counter_reg[0]_i_13__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_25__0_n_0\,
      CO(3) => \counter_reg[0]_i_13__0_n_0\,
      CO(2) => \counter_reg[0]_i_13__0_n_1\,
      CO(1) => \counter_reg[0]_i_13__0_n_2\,
      CO(0) => \counter_reg[0]_i_13__0_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_26__0_n_0\,
      DI(2) => \counter[0]_i_27__0_n_0\,
      DI(1) => \counter[0]_i_28__0_n_0\,
      DI(0) => \counter[0]_i_29__0_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_13__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_30__0_n_0\,
      S(2) => \counter[0]_i_31__0_n_0\,
      S(1) => \counter[0]_i_32__0_n_0\,
      S(0) => \counter[0]_i_33__0_n_0\
    );
\counter_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_3__0_n_0\,
      CO(3) => clear,
      CO(2) => \counter_reg[0]_i_1__0_n_1\,
      CO(1) => \counter_reg[0]_i_1__0_n_2\,
      CO(0) => \counter_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_4__0_n_0\,
      DI(2) => \counter[0]_i_5__0_n_0\,
      DI(1) => \counter[0]_i_6__0_n_0\,
      DI(0) => \counter[0]_i_7__0_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_1__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_8__0_n_0\,
      S(2) => \counter[0]_i_9__0_n_0\,
      S(1) => \counter[0]_i_10__0_n_0\,
      S(0) => \counter[0]_i_11__0_n_0\
    );
\counter_reg[0]_i_25__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_25__0_n_0\,
      CO(2) => \counter_reg[0]_i_25__0_n_1\,
      CO(1) => \counter_reg[0]_i_25__0_n_2\,
      CO(0) => \counter_reg[0]_i_25__0_n_3\,
      CYINIT => '1',
      DI(3) => \counter[0]_i_47__0_n_0\,
      DI(2) => \counter[0]_i_48__0_n_0\,
      DI(1) => \counter[0]_i_49__0_n_0\,
      DI(0) => \counter[0]_i_50__0_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_25__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_51__0_n_0\,
      S(2) => \counter[0]_i_52__0_n_0\,
      S(1) => \counter[0]_i_53__0_n_0\,
      S(0) => \counter[0]_i_54_n_0\
    );
\counter_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_2__0_n_0\,
      CO(2) => \counter_reg[0]_i_2__0_n_1\,
      CO(1) => \counter_reg[0]_i_2__0_n_2\,
      CO(0) => \counter_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_reg[0]_i_2__0_n_4\,
      O(2) => \counter_reg[0]_i_2__0_n_5\,
      O(1) => \counter_reg[0]_i_2__0_n_6\,
      O(0) => \counter_reg[0]_i_2__0_n_7\,
      S(3 downto 1) => counter_reg(3 downto 1),
      S(0) => \counter[0]_i_12__0_n_0\
    );
\counter_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_13__0_n_0\,
      CO(3) => \counter_reg[0]_i_3__0_n_0\,
      CO(2) => \counter_reg[0]_i_3__0_n_1\,
      CO(1) => \counter_reg[0]_i_3__0_n_2\,
      CO(0) => \counter_reg[0]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_14__0_n_0\,
      DI(2) => \counter[0]_i_15__0_n_0\,
      DI(1) => \counter[0]_i_16__0_n_0\,
      DI(0) => \counter[0]_i_17__0_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_18__0_n_0\,
      S(2) => \counter[0]_i_19__0_n_0\,
      S(1) => \counter[0]_i_20__0_n_0\,
      S(0) => \counter[0]_i_21__0_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__0_n_5\,
      Q => counter_reg(10),
      R => clear
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__0_n_4\,
      Q => counter_reg(11),
      R => clear
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__0_n_7\,
      Q => counter_reg(12),
      R => clear
    );
\counter_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1__0_n_0\,
      CO(3) => \counter_reg[12]_i_1__0_n_0\,
      CO(2) => \counter_reg[12]_i_1__0_n_1\,
      CO(1) => \counter_reg[12]_i_1__0_n_2\,
      CO(0) => \counter_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_1__0_n_4\,
      O(2) => \counter_reg[12]_i_1__0_n_5\,
      O(1) => \counter_reg[12]_i_1__0_n_6\,
      O(0) => \counter_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => counter_reg(15 downto 12)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__0_n_6\,
      Q => counter_reg(13),
      R => clear
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__0_n_5\,
      Q => counter_reg(14),
      R => clear
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[12]_i_1__0_n_4\,
      Q => counter_reg(15),
      R => clear
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__0_n_7\,
      Q => counter_reg(16),
      R => clear
    );
\counter_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_1__0_n_0\,
      CO(3) => \counter_reg[16]_i_1__0_n_0\,
      CO(2) => \counter_reg[16]_i_1__0_n_1\,
      CO(1) => \counter_reg[16]_i_1__0_n_2\,
      CO(0) => \counter_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_1__0_n_4\,
      O(2) => \counter_reg[16]_i_1__0_n_5\,
      O(1) => \counter_reg[16]_i_1__0_n_6\,
      O(0) => \counter_reg[16]_i_1__0_n_7\,
      S(3 downto 0) => counter_reg(19 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__0_n_6\,
      Q => counter_reg(17),
      R => clear
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__0_n_5\,
      Q => counter_reg(18),
      R => clear
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[16]_i_1__0_n_4\,
      Q => counter_reg(19),
      R => clear
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__0_n_6\,
      Q => counter_reg(1),
      R => clear
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__0_n_7\,
      Q => counter_reg(20),
      R => clear
    );
\counter_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_1__0_n_0\,
      CO(3) => \counter_reg[20]_i_1__0_n_0\,
      CO(2) => \counter_reg[20]_i_1__0_n_1\,
      CO(1) => \counter_reg[20]_i_1__0_n_2\,
      CO(0) => \counter_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_1__0_n_4\,
      O(2) => \counter_reg[20]_i_1__0_n_5\,
      O(1) => \counter_reg[20]_i_1__0_n_6\,
      O(0) => \counter_reg[20]_i_1__0_n_7\,
      S(3 downto 0) => counter_reg(23 downto 20)
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__0_n_6\,
      Q => counter_reg(21),
      R => clear
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__0_n_5\,
      Q => counter_reg(22),
      R => clear
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[20]_i_1__0_n_4\,
      Q => counter_reg(23),
      R => clear
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__0_n_7\,
      Q => counter_reg(24),
      R => clear
    );
\counter_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[20]_i_1__0_n_0\,
      CO(3) => \counter_reg[24]_i_1__0_n_0\,
      CO(2) => \counter_reg[24]_i_1__0_n_1\,
      CO(1) => \counter_reg[24]_i_1__0_n_2\,
      CO(0) => \counter_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[24]_i_1__0_n_4\,
      O(2) => \counter_reg[24]_i_1__0_n_5\,
      O(1) => \counter_reg[24]_i_1__0_n_6\,
      O(0) => \counter_reg[24]_i_1__0_n_7\,
      S(3 downto 0) => counter_reg(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__0_n_6\,
      Q => counter_reg(25),
      R => clear
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__0_n_5\,
      Q => counter_reg(26),
      R => clear
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[24]_i_1__0_n_4\,
      Q => counter_reg(27),
      R => clear
    );
\counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__0_n_7\,
      Q => counter_reg(28),
      R => clear
    );
\counter_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[24]_i_1__0_n_0\,
      CO(3) => \NLW_counter_reg[28]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[28]_i_1__0_n_1\,
      CO(1) => \counter_reg[28]_i_1__0_n_2\,
      CO(0) => \counter_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[28]_i_1__0_n_4\,
      O(2) => \counter_reg[28]_i_1__0_n_5\,
      O(1) => \counter_reg[28]_i_1__0_n_6\,
      O(0) => \counter_reg[28]_i_1__0_n_7\,
      S(3 downto 0) => counter_reg(31 downto 28)
    );
\counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__0_n_6\,
      Q => counter_reg(29),
      R => clear
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__0_n_5\,
      Q => counter_reg(2),
      R => clear
    );
\counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__0_n_5\,
      Q => counter_reg(30),
      R => clear
    );
\counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[28]_i_1__0_n_4\,
      Q => counter_reg(31),
      R => clear
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_i_2__0_n_4\,
      Q => counter_reg(3),
      R => clear
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__0_n_7\,
      Q => counter_reg(4),
      R => clear
    );
\counter_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_2__0_n_0\,
      CO(3) => \counter_reg[4]_i_1__0_n_0\,
      CO(2) => \counter_reg[4]_i_1__0_n_1\,
      CO(1) => \counter_reg[4]_i_1__0_n_2\,
      CO(0) => \counter_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_1__0_n_4\,
      O(2) => \counter_reg[4]_i_1__0_n_5\,
      O(1) => \counter_reg[4]_i_1__0_n_6\,
      O(0) => \counter_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => counter_reg(7 downto 4)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__0_n_6\,
      Q => counter_reg(5),
      R => clear
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__0_n_5\,
      Q => counter_reg(6),
      R => clear
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[4]_i_1__0_n_4\,
      Q => counter_reg(7),
      R => clear
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__0_n_7\,
      Q => counter_reg(8),
      R => clear
    );
\counter_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1__0_n_0\,
      CO(3) => \counter_reg[8]_i_1__0_n_0\,
      CO(2) => \counter_reg[8]_i_1__0_n_1\,
      CO(1) => \counter_reg[8]_i_1__0_n_2\,
      CO(0) => \counter_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_1__0_n_4\,
      O(2) => \counter_reg[8]_i_1__0_n_5\,
      O(1) => \counter_reg[8]_i_1__0_n_6\,
      O(0) => \counter_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => counter_reg(11 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[8]_i_1__0_n_6\,
      Q => counter_reg(9),
      R => clear
    );
\pwm_out[1]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[1]_INST_0_i_1_n_0\,
      CO(3) => pwm_out(0),
      CO(2) => \pwm_out[1]_INST_0_n_1\,
      CO(1) => \pwm_out[1]_INST_0_n_2\,
      CO(0) => \pwm_out[1]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[1]_INST_0_i_2_n_0\,
      DI(2) => \pwm_out[1]_INST_0_i_3_n_0\,
      DI(1) => \pwm_out[1]_INST_0_i_4_n_0\,
      DI(0) => \pwm_out[1]_INST_0_i_5_n_0\,
      O(3 downto 0) => \NLW_pwm_out[1]_INST_0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[1]_INST_0_i_6_n_0\,
      S(2) => \pwm_out[1]_INST_0_i_7_n_0\,
      S(1) => \pwm_out[1]_INST_0_i_8_n_0\,
      S(0) => \pwm_out[1]_INST_0_i_9_n_0\
    );
\pwm_out[1]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[1]_INST_0_i_10_n_0\,
      CO(3) => \pwm_out[1]_INST_0_i_1_n_0\,
      CO(2) => \pwm_out[1]_INST_0_i_1_n_1\,
      CO(1) => \pwm_out[1]_INST_0_i_1_n_2\,
      CO(0) => \pwm_out[1]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[1]_INST_0_i_11_n_0\,
      DI(2) => \pwm_out[1]_INST_0_i_12_n_0\,
      DI(1) => \pwm_out[1]_INST_0_i_13_n_0\,
      DI(0) => \pwm_out[1]_INST_0_i_14_n_0\,
      O(3 downto 0) => \NLW_pwm_out[1]_INST_0_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[1]_INST_0_i_15_n_0\,
      S(2) => \pwm_out[1]_INST_0_i_16_n_0\,
      S(1) => \pwm_out[1]_INST_0_i_17_n_0\,
      S(0) => \pwm_out[1]_INST_0_i_18_n_0\
    );
\pwm_out[1]_INST_0_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[1]_INST_0_i_30_n_0\,
      CO(3) => \pwm_out[1]_INST_0_i_10_n_0\,
      CO(2) => \pwm_out[1]_INST_0_i_10_n_1\,
      CO(1) => \pwm_out[1]_INST_0_i_10_n_2\,
      CO(0) => \pwm_out[1]_INST_0_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[1]_INST_0_i_31_n_0\,
      DI(2) => \pwm_out[1]_INST_0_i_32_n_0\,
      DI(1) => \pwm_out[1]_INST_0_i_33_n_0\,
      DI(0) => \pwm_out[1]_INST_0_i_34_n_0\,
      O(3 downto 0) => \NLW_pwm_out[1]_INST_0_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[1]_INST_0_i_35_n_0\,
      S(2) => \pwm_out[1]_INST_0_i_36_n_0\,
      S(1) => \pwm_out[1]_INST_0_i_37_n_0\,
      S(0) => \pwm_out[1]_INST_0_i_38_n_0\
    );
\pwm_out[1]_INST_0_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(19),
      I1 => phase(19),
      O => \pwm_out[1]_INST_0_i_103_n_0\
    );
\pwm_out[1]_INST_0_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(18),
      I1 => phase(18),
      O => \pwm_out[1]_INST_0_i_104_n_0\
    );
\pwm_out[1]_INST_0_i_105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(17),
      I1 => phase(17),
      O => \pwm_out[1]_INST_0_i_105_n_0\
    );
\pwm_out[1]_INST_0_i_106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(16),
      I1 => phase(16),
      O => \pwm_out[1]_INST_0_i_106_n_0\
    );
\pwm_out[1]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(22),
      I1 => effective_value1,
      I2 => \^counter_reg[23]_0\(2),
      I3 => \pwm_out[1]_INST_0_i_8_0\(22),
      I4 => effective_value(23),
      I5 => duty_cycle(23),
      O => \pwm_out[1]_INST_0_i_11_n_0\
    );
\pwm_out[1]_INST_0_i_111\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[1]_INST_0_i_148_n_0\,
      CO(3) => \pwm_out[1]_INST_0_i_111_n_0\,
      CO(2) => \pwm_out[1]_INST_0_i_111_n_1\,
      CO(1) => \pwm_out[1]_INST_0_i_111_n_2\,
      CO(0) => \pwm_out[1]_INST_0_i_111_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[1]_INST_0_i_149_n_0\,
      DI(2) => \pwm_out[1]_INST_0_i_150_n_0\,
      DI(1) => \pwm_out[1]_INST_0_i_151_n_0\,
      DI(0) => \pwm_out[1]_INST_0_i_152_n_0\,
      O(3 downto 0) => \NLW_pwm_out[1]_INST_0_i_111_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[1]_INST_0_i_153_n_0\,
      S(2) => \pwm_out[1]_INST_0_i_154_n_0\,
      S(1) => \pwm_out[1]_INST_0_i_155_n_0\,
      S(0) => \pwm_out[1]_INST_0_i_156_n_0\
    );
\pwm_out[1]_INST_0_i_112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[23]_0\(2),
      I1 => period(22),
      I2 => period(23),
      I3 => \^counter_reg[23]_0\(3),
      O => \pwm_out[1]_INST_0_i_112_n_0\
    );
\pwm_out[1]_INST_0_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[23]_0\(0),
      I1 => period(20),
      I2 => period(21),
      I3 => \^counter_reg[23]_0\(1),
      O => \pwm_out[1]_INST_0_i_113_n_0\
    );
\pwm_out[1]_INST_0_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[19]_0\(2),
      I1 => period(18),
      I2 => period(19),
      I3 => \^counter_reg[19]_0\(3),
      O => \pwm_out[1]_INST_0_i_114_n_0\
    );
\pwm_out[1]_INST_0_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[19]_0\(0),
      I1 => period(16),
      I2 => period(17),
      I3 => \^counter_reg[19]_0\(1),
      O => \pwm_out[1]_INST_0_i_115_n_0\
    );
\pwm_out[1]_INST_0_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[23]_0\(2),
      I1 => period(22),
      I2 => \^counter_reg[23]_0\(3),
      I3 => period(23),
      O => \pwm_out[1]_INST_0_i_116_n_0\
    );
\pwm_out[1]_INST_0_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[23]_0\(0),
      I1 => period(20),
      I2 => \^counter_reg[23]_0\(1),
      I3 => period(21),
      O => \pwm_out[1]_INST_0_i_117_n_0\
    );
\pwm_out[1]_INST_0_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[19]_0\(2),
      I1 => period(18),
      I2 => \^counter_reg[19]_0\(3),
      I3 => period(19),
      O => \pwm_out[1]_INST_0_i_118_n_0\
    );
\pwm_out[1]_INST_0_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[19]_0\(0),
      I1 => period(16),
      I2 => \^counter_reg[19]_0\(1),
      I3 => period(17),
      O => \pwm_out[1]_INST_0_i_119_n_0\
    );
\pwm_out[1]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(20),
      I1 => effective_value1,
      I2 => \^counter_reg[23]_0\(0),
      I3 => \pwm_out[1]_INST_0_i_8_0\(20),
      I4 => effective_value(21),
      I5 => duty_cycle(21),
      O => \pwm_out[1]_INST_0_i_12_n_0\
    );
\pwm_out[1]_INST_0_i_120\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[1]_INST_0_i_124_n_0\,
      CO(3) => \pwm_out[1]_INST_0_i_120_n_0\,
      CO(2) => \pwm_out[1]_INST_0_i_120_n_1\,
      CO(1) => \pwm_out[1]_INST_0_i_120_n_2\,
      CO(0) => \pwm_out[1]_INST_0_i_120_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(7 downto 4),
      O(3 downto 0) => \^counter_reg[7]_0\(3 downto 0),
      S(3) => \pwm_out[1]_INST_0_i_157_n_0\,
      S(2) => \pwm_out[1]_INST_0_i_158_n_0\,
      S(1) => \pwm_out[1]_INST_0_i_159_n_0\,
      S(0) => \pwm_out[1]_INST_0_i_160_n_0\
    );
\pwm_out[1]_INST_0_i_122\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[1]_INST_0_i_8_0\(7),
      I1 => \^counter_reg[7]_0\(3),
      I2 => effective_value1,
      O => effective_value(7)
    );
\pwm_out[1]_INST_0_i_123\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[1]_INST_0_i_8_0\(5),
      I1 => \^counter_reg[7]_0\(1),
      I2 => effective_value1,
      O => effective_value(5)
    );
\pwm_out[1]_INST_0_i_124\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[1]_INST_0_i_124_n_0\,
      CO(2) => \pwm_out[1]_INST_0_i_124_n_1\,
      CO(1) => \pwm_out[1]_INST_0_i_124_n_2\,
      CO(0) => \pwm_out[1]_INST_0_i_124_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(3 downto 0),
      O(3 downto 0) => \^o\(3 downto 0),
      S(3) => \pwm_out[1]_INST_0_i_165_n_0\,
      S(2) => \pwm_out[1]_INST_0_i_166_n_0\,
      S(1) => \pwm_out[1]_INST_0_i_167_n_0\,
      S(0) => \pwm_out[1]_INST_0_i_168_n_0\
    );
\pwm_out[1]_INST_0_i_126\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[1]_INST_0_i_8_0\(3),
      I1 => \^o\(3),
      I2 => effective_value1,
      O => effective_value(3)
    );
\pwm_out[1]_INST_0_i_127\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[1]_INST_0_i_8_0\(1),
      I1 => \^o\(1),
      I2 => effective_value1,
      O => effective_value(1)
    );
\pwm_out[1]_INST_0_i_128\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[7]_0\(3),
      I2 => \pwm_out[1]_INST_0_i_8_0\(7),
      I3 => duty_cycle(7),
      O => \pwm_out[1]_INST_0_i_128_n_0\
    );
\pwm_out[1]_INST_0_i_129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[7]_0\(1),
      I2 => \pwm_out[1]_INST_0_i_8_0\(5),
      I3 => duty_cycle(5),
      O => \pwm_out[1]_INST_0_i_129_n_0\
    );
\pwm_out[1]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(18),
      I1 => effective_value1,
      I2 => \^counter_reg[19]_0\(2),
      I3 => \pwm_out[1]_INST_0_i_8_0\(18),
      I4 => effective_value(19),
      I5 => duty_cycle(19),
      O => \pwm_out[1]_INST_0_i_13_n_0\
    );
\pwm_out[1]_INST_0_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^o\(3),
      I2 => \pwm_out[1]_INST_0_i_8_0\(3),
      I3 => duty_cycle(3),
      O => \pwm_out[1]_INST_0_i_130_n_0\
    );
\pwm_out[1]_INST_0_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^o\(1),
      I2 => \pwm_out[1]_INST_0_i_8_0\(1),
      I3 => duty_cycle(1),
      O => \pwm_out[1]_INST_0_i_131_n_0\
    );
\pwm_out[1]_INST_0_i_132\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(15),
      I1 => phase(15),
      O => \pwm_out[1]_INST_0_i_132_n_0\
    );
\pwm_out[1]_INST_0_i_133\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(14),
      I1 => phase(14),
      O => \pwm_out[1]_INST_0_i_133_n_0\
    );
\pwm_out[1]_INST_0_i_134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(13),
      I1 => phase(13),
      O => \pwm_out[1]_INST_0_i_134_n_0\
    );
\pwm_out[1]_INST_0_i_135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(12),
      I1 => phase(12),
      O => \pwm_out[1]_INST_0_i_135_n_0\
    );
\pwm_out[1]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(16),
      I1 => effective_value1,
      I2 => \^counter_reg[19]_0\(0),
      I3 => \pwm_out[1]_INST_0_i_8_0\(16),
      I4 => effective_value(17),
      I5 => duty_cycle(17),
      O => \pwm_out[1]_INST_0_i_14_n_0\
    );
\pwm_out[1]_INST_0_i_140\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(11),
      I1 => phase(11),
      O => \pwm_out[1]_INST_0_i_140_n_0\
    );
\pwm_out[1]_INST_0_i_141\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(10),
      I1 => phase(10),
      O => \pwm_out[1]_INST_0_i_141_n_0\
    );
\pwm_out[1]_INST_0_i_142\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(9),
      I1 => phase(9),
      O => \pwm_out[1]_INST_0_i_142_n_0\
    );
\pwm_out[1]_INST_0_i_143\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(8),
      I1 => phase(8),
      O => \pwm_out[1]_INST_0_i_143_n_0\
    );
\pwm_out[1]_INST_0_i_148\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[1]_INST_0_i_148_n_0\,
      CO(2) => \pwm_out[1]_INST_0_i_148_n_1\,
      CO(1) => \pwm_out[1]_INST_0_i_148_n_2\,
      CO(0) => \pwm_out[1]_INST_0_i_148_n_3\,
      CYINIT => '1',
      DI(3) => \pwm_out[1]_INST_0_i_173_n_0\,
      DI(2) => \pwm_out[1]_INST_0_i_174_n_0\,
      DI(1) => \pwm_out[1]_INST_0_i_175_n_0\,
      DI(0) => \pwm_out[1]_INST_0_i_176_n_0\,
      O(3 downto 0) => \NLW_pwm_out[1]_INST_0_i_148_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[1]_INST_0_i_177_n_0\,
      S(2) => \pwm_out[1]_INST_0_i_178_n_0\,
      S(1) => \pwm_out[1]_INST_0_i_179_n_0\,
      S(0) => \pwm_out[1]_INST_0_i_180_n_0\
    );
\pwm_out[1]_INST_0_i_149\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[15]_0\(2),
      I1 => period(14),
      I2 => period(15),
      I3 => \^counter_reg[15]_0\(3),
      O => \pwm_out[1]_INST_0_i_149_n_0\
    );
\pwm_out[1]_INST_0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(22),
      I1 => \pwm_out[1]_INST_0_i_8_0\(22),
      I2 => \^counter_reg[23]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[1]_INST_0_i_47_n_0\,
      O => \pwm_out[1]_INST_0_i_15_n_0\
    );
\pwm_out[1]_INST_0_i_150\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[15]_0\(0),
      I1 => period(12),
      I2 => period(13),
      I3 => \^counter_reg[15]_0\(1),
      O => \pwm_out[1]_INST_0_i_150_n_0\
    );
\pwm_out[1]_INST_0_i_151\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[11]_0\(2),
      I1 => period(10),
      I2 => period(11),
      I3 => \^counter_reg[11]_0\(3),
      O => \pwm_out[1]_INST_0_i_151_n_0\
    );
\pwm_out[1]_INST_0_i_152\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[11]_0\(0),
      I1 => period(8),
      I2 => period(9),
      I3 => \^counter_reg[11]_0\(1),
      O => \pwm_out[1]_INST_0_i_152_n_0\
    );
\pwm_out[1]_INST_0_i_153\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[15]_0\(2),
      I1 => period(14),
      I2 => \^counter_reg[15]_0\(3),
      I3 => period(15),
      O => \pwm_out[1]_INST_0_i_153_n_0\
    );
\pwm_out[1]_INST_0_i_154\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[15]_0\(0),
      I1 => period(12),
      I2 => \^counter_reg[15]_0\(1),
      I3 => period(13),
      O => \pwm_out[1]_INST_0_i_154_n_0\
    );
\pwm_out[1]_INST_0_i_155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[11]_0\(2),
      I1 => period(10),
      I2 => \^counter_reg[11]_0\(3),
      I3 => period(11),
      O => \pwm_out[1]_INST_0_i_155_n_0\
    );
\pwm_out[1]_INST_0_i_156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[11]_0\(0),
      I1 => period(8),
      I2 => \^counter_reg[11]_0\(1),
      I3 => period(9),
      O => \pwm_out[1]_INST_0_i_156_n_0\
    );
\pwm_out[1]_INST_0_i_157\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(7),
      I1 => phase(7),
      O => \pwm_out[1]_INST_0_i_157_n_0\
    );
\pwm_out[1]_INST_0_i_158\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(6),
      I1 => phase(6),
      O => \pwm_out[1]_INST_0_i_158_n_0\
    );
\pwm_out[1]_INST_0_i_159\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(5),
      I1 => phase(5),
      O => \pwm_out[1]_INST_0_i_159_n_0\
    );
\pwm_out[1]_INST_0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(20),
      I1 => \pwm_out[1]_INST_0_i_8_0\(20),
      I2 => \^counter_reg[23]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[1]_INST_0_i_48_n_0\,
      O => \pwm_out[1]_INST_0_i_16_n_0\
    );
\pwm_out[1]_INST_0_i_160\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(4),
      I1 => phase(4),
      O => \pwm_out[1]_INST_0_i_160_n_0\
    );
\pwm_out[1]_INST_0_i_165\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(3),
      I1 => phase(3),
      O => \pwm_out[1]_INST_0_i_165_n_0\
    );
\pwm_out[1]_INST_0_i_166\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(2),
      I1 => phase(2),
      O => \pwm_out[1]_INST_0_i_166_n_0\
    );
\pwm_out[1]_INST_0_i_167\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(1),
      I1 => phase(1),
      O => \pwm_out[1]_INST_0_i_167_n_0\
    );
\pwm_out[1]_INST_0_i_168\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(0),
      I1 => phase(0),
      O => \pwm_out[1]_INST_0_i_168_n_0\
    );
\pwm_out[1]_INST_0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(18),
      I1 => \pwm_out[1]_INST_0_i_8_0\(18),
      I2 => \^counter_reg[19]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[1]_INST_0_i_49_n_0\,
      O => \pwm_out[1]_INST_0_i_17_n_0\
    );
\pwm_out[1]_INST_0_i_173\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => period(6),
      I2 => period(7),
      I3 => \^counter_reg[7]_0\(3),
      O => \pwm_out[1]_INST_0_i_173_n_0\
    );
\pwm_out[1]_INST_0_i_174\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[7]_0\(0),
      I1 => period(4),
      I2 => period(5),
      I3 => \^counter_reg[7]_0\(1),
      O => \pwm_out[1]_INST_0_i_174_n_0\
    );
\pwm_out[1]_INST_0_i_175\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o\(2),
      I1 => period(2),
      I2 => period(3),
      I3 => \^o\(3),
      O => \pwm_out[1]_INST_0_i_175_n_0\
    );
\pwm_out[1]_INST_0_i_176\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o\(0),
      I1 => period(0),
      I2 => period(1),
      I3 => \^o\(1),
      O => \pwm_out[1]_INST_0_i_176_n_0\
    );
\pwm_out[1]_INST_0_i_177\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => period(6),
      I2 => \^counter_reg[7]_0\(3),
      I3 => period(7),
      O => \pwm_out[1]_INST_0_i_177_n_0\
    );
\pwm_out[1]_INST_0_i_178\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[7]_0\(0),
      I1 => period(4),
      I2 => \^counter_reg[7]_0\(1),
      I3 => period(5),
      O => \pwm_out[1]_INST_0_i_178_n_0\
    );
\pwm_out[1]_INST_0_i_179\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o\(2),
      I1 => period(2),
      I2 => \^o\(3),
      I3 => period(3),
      O => \pwm_out[1]_INST_0_i_179_n_0\
    );
\pwm_out[1]_INST_0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(16),
      I1 => \pwm_out[1]_INST_0_i_8_0\(16),
      I2 => \^counter_reg[19]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[1]_INST_0_i_50_n_0\,
      O => \pwm_out[1]_INST_0_i_18_n_0\
    );
\pwm_out[1]_INST_0_i_180\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o\(0),
      I1 => period(0),
      I2 => \^o\(1),
      I3 => period(1),
      O => \pwm_out[1]_INST_0_i_180_n_0\
    );
\pwm_out[1]_INST_0_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[1]_INST_0_i_23_n_0\,
      CO(3 downto 2) => \NLW_pwm_out[1]_INST_0_i_19_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pwm_out[1]_INST_0_i_19_n_2\,
      CO(0) => \pwm_out[1]_INST_0_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => counter_reg(29 downto 28),
      O(3) => \NLW_pwm_out[1]_INST_0_i_19_O_UNCONNECTED\(3),
      O(2 downto 0) => \^counter_reg[29]_0\(2 downto 0),
      S(3) => '0',
      S(2) => \pwm_out[1]_INST_0_i_51_n_0\,
      S(1) => \pwm_out[1]_INST_0_i_52_n_0\,
      S(0) => \pwm_out[1]_INST_0_i_53_n_0\
    );
\pwm_out[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AFF0022000A0022"
    )
        port map (
      I0 => duty_cycle(30),
      I1 => \^counter_reg[29]_0\(2),
      I2 => effective_value0(30),
      I3 => duty_cycle(31),
      I4 => effective_value1,
      I5 => effective_value0(31),
      O => \pwm_out[1]_INST_0_i_2_n_0\
    );
\pwm_out[1]_INST_0_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3) => \NLW_pwm_out[1]_INST_0_i_20_CO_UNCONNECTED\(3),
      CO(2) => \pwm_out[1]_INST_0_i_20_n_1\,
      CO(1) => \pwm_out[1]_INST_0_i_20_n_2\,
      CO(0) => \pwm_out[1]_INST_0_i_20_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^counter_reg[29]_0\(2 downto 0),
      O(3 downto 0) => effective_value0(31 downto 28),
      S(3 downto 0) => \pwm_out[1]_INST_0_i_7_0\(3 downto 0)
    );
\pwm_out[1]_INST_0_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[1]_INST_0_i_58_n_0\,
      CO(3) => effective_value1,
      CO(2) => \pwm_out[1]_INST_0_i_21_n_1\,
      CO(1) => \pwm_out[1]_INST_0_i_21_n_2\,
      CO(0) => \pwm_out[1]_INST_0_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => DI(1 downto 0),
      DI(1) => \pwm_out[1]_INST_0_i_61_n_0\,
      DI(0) => \pwm_out[1]_INST_0_i_62_n_0\,
      O(3 downto 0) => \NLW_pwm_out[1]_INST_0_i_21_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \pwm_out[1]_INST_0_i_82_0\(1 downto 0),
      S(1) => \pwm_out[1]_INST_0_i_65_n_0\,
      S(0) => \pwm_out[1]_INST_0_i_66_n_0\
    );
\pwm_out[1]_INST_0_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => effective_value0(29),
      I1 => \^counter_reg[29]_0\(1),
      I2 => effective_value1,
      O => effective_value(29)
    );
\pwm_out[1]_INST_0_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[1]_INST_0_i_39_n_0\,
      CO(3) => \pwm_out[1]_INST_0_i_23_n_0\,
      CO(2) => \pwm_out[1]_INST_0_i_23_n_1\,
      CO(1) => \pwm_out[1]_INST_0_i_23_n_2\,
      CO(0) => \pwm_out[1]_INST_0_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(27 downto 24),
      O(3 downto 0) => \^counter_reg[27]_0\(3 downto 0),
      S(3) => \pwm_out[1]_INST_0_i_67_n_0\,
      S(2) => \pwm_out[1]_INST_0_i_68_n_0\,
      S(1) => \pwm_out[1]_INST_0_i_69_n_0\,
      S(0) => \pwm_out[1]_INST_0_i_70_n_0\
    );
\pwm_out[1]_INST_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[1]_INST_0_i_8_0\(27),
      I1 => \^counter_reg[27]_0\(3),
      I2 => effective_value1,
      O => effective_value(27)
    );
\pwm_out[1]_INST_0_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[1]_INST_0_i_8_0\(25),
      I1 => \^counter_reg[27]_0\(1),
      I2 => effective_value1,
      O => effective_value(25)
    );
\pwm_out[1]_INST_0_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[29]_0\(1),
      I2 => effective_value0(29),
      I3 => duty_cycle(29),
      O => \pwm_out[1]_INST_0_i_27_n_0\
    );
\pwm_out[1]_INST_0_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[27]_0\(3),
      I2 => \pwm_out[1]_INST_0_i_8_0\(27),
      I3 => duty_cycle(27),
      O => \pwm_out[1]_INST_0_i_28_n_0\
    );
\pwm_out[1]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[27]_0\(1),
      I2 => \pwm_out[1]_INST_0_i_8_0\(25),
      I3 => duty_cycle(25),
      O => \pwm_out[1]_INST_0_i_29_n_0\
    );
\pwm_out[1]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(28),
      I1 => effective_value1,
      I2 => \^counter_reg[29]_0\(0),
      I3 => effective_value0(28),
      I4 => effective_value(29),
      I5 => duty_cycle(29),
      O => \pwm_out[1]_INST_0_i_3_n_0\
    );
\pwm_out[1]_INST_0_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[1]_INST_0_i_30_n_0\,
      CO(2) => \pwm_out[1]_INST_0_i_30_n_1\,
      CO(1) => \pwm_out[1]_INST_0_i_30_n_2\,
      CO(0) => \pwm_out[1]_INST_0_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[1]_INST_0_i_75_n_0\,
      DI(2) => \pwm_out[1]_INST_0_i_76_n_0\,
      DI(1) => \pwm_out[1]_INST_0_i_77_n_0\,
      DI(0) => \pwm_out[1]_INST_0_i_78_n_0\,
      O(3 downto 0) => \NLW_pwm_out[1]_INST_0_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[1]_INST_0_i_79_n_0\,
      S(2) => \pwm_out[1]_INST_0_i_80_n_0\,
      S(1) => \pwm_out[1]_INST_0_i_81_n_0\,
      S(0) => \pwm_out[1]_INST_0_i_82_n_0\
    );
\pwm_out[1]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(14),
      I1 => effective_value1,
      I2 => \^counter_reg[15]_0\(2),
      I3 => \pwm_out[1]_INST_0_i_8_0\(14),
      I4 => effective_value(15),
      I5 => duty_cycle(15),
      O => \pwm_out[1]_INST_0_i_31_n_0\
    );
\pwm_out[1]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(12),
      I1 => effective_value1,
      I2 => \^counter_reg[15]_0\(0),
      I3 => \pwm_out[1]_INST_0_i_8_0\(12),
      I4 => effective_value(13),
      I5 => duty_cycle(13),
      O => \pwm_out[1]_INST_0_i_32_n_0\
    );
\pwm_out[1]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(10),
      I1 => effective_value1,
      I2 => \^counter_reg[11]_0\(2),
      I3 => \pwm_out[1]_INST_0_i_8_0\(10),
      I4 => effective_value(11),
      I5 => duty_cycle(11),
      O => \pwm_out[1]_INST_0_i_33_n_0\
    );
\pwm_out[1]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(8),
      I1 => effective_value1,
      I2 => \^counter_reg[11]_0\(0),
      I3 => \pwm_out[1]_INST_0_i_8_0\(8),
      I4 => effective_value(9),
      I5 => duty_cycle(9),
      O => \pwm_out[1]_INST_0_i_34_n_0\
    );
\pwm_out[1]_INST_0_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(14),
      I1 => \pwm_out[1]_INST_0_i_8_0\(14),
      I2 => \^counter_reg[15]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[1]_INST_0_i_91_n_0\,
      O => \pwm_out[1]_INST_0_i_35_n_0\
    );
\pwm_out[1]_INST_0_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(12),
      I1 => \pwm_out[1]_INST_0_i_8_0\(12),
      I2 => \^counter_reg[15]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[1]_INST_0_i_92_n_0\,
      O => \pwm_out[1]_INST_0_i_36_n_0\
    );
\pwm_out[1]_INST_0_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(10),
      I1 => \pwm_out[1]_INST_0_i_8_0\(10),
      I2 => \^counter_reg[11]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[1]_INST_0_i_93_n_0\,
      O => \pwm_out[1]_INST_0_i_37_n_0\
    );
\pwm_out[1]_INST_0_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(8),
      I1 => \pwm_out[1]_INST_0_i_8_0\(8),
      I2 => \^counter_reg[11]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[1]_INST_0_i_94_n_0\,
      O => \pwm_out[1]_INST_0_i_38_n_0\
    );
\pwm_out[1]_INST_0_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[1]_INST_0_i_43_n_0\,
      CO(3) => \pwm_out[1]_INST_0_i_39_n_0\,
      CO(2) => \pwm_out[1]_INST_0_i_39_n_1\,
      CO(1) => \pwm_out[1]_INST_0_i_39_n_2\,
      CO(0) => \pwm_out[1]_INST_0_i_39_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(23 downto 20),
      O(3 downto 0) => \^counter_reg[23]_0\(3 downto 0),
      S(3) => \pwm_out[1]_INST_0_i_95_n_0\,
      S(2) => \pwm_out[1]_INST_0_i_96_n_0\,
      S(1) => \pwm_out[1]_INST_0_i_97_n_0\,
      S(0) => \pwm_out[1]_INST_0_i_98_n_0\
    );
\pwm_out[1]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(26),
      I1 => effective_value1,
      I2 => \^counter_reg[27]_0\(2),
      I3 => \pwm_out[1]_INST_0_i_8_0\(26),
      I4 => effective_value(27),
      I5 => duty_cycle(27),
      O => \pwm_out[1]_INST_0_i_4_n_0\
    );
\pwm_out[1]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[1]_INST_0_i_8_0\(23),
      I1 => \^counter_reg[23]_0\(3),
      I2 => effective_value1,
      O => effective_value(23)
    );
\pwm_out[1]_INST_0_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[1]_INST_0_i_8_0\(21),
      I1 => \^counter_reg[23]_0\(1),
      I2 => effective_value1,
      O => effective_value(21)
    );
\pwm_out[1]_INST_0_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[1]_INST_0_i_83_n_0\,
      CO(3) => \pwm_out[1]_INST_0_i_43_n_0\,
      CO(2) => \pwm_out[1]_INST_0_i_43_n_1\,
      CO(1) => \pwm_out[1]_INST_0_i_43_n_2\,
      CO(0) => \pwm_out[1]_INST_0_i_43_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(19 downto 16),
      O(3 downto 0) => \^counter_reg[19]_0\(3 downto 0),
      S(3) => \pwm_out[1]_INST_0_i_103_n_0\,
      S(2) => \pwm_out[1]_INST_0_i_104_n_0\,
      S(1) => \pwm_out[1]_INST_0_i_105_n_0\,
      S(0) => \pwm_out[1]_INST_0_i_106_n_0\
    );
\pwm_out[1]_INST_0_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[1]_INST_0_i_8_0\(19),
      I1 => \^counter_reg[19]_0\(3),
      I2 => effective_value1,
      O => effective_value(19)
    );
\pwm_out[1]_INST_0_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[1]_INST_0_i_8_0\(17),
      I1 => \^counter_reg[19]_0\(1),
      I2 => effective_value1,
      O => effective_value(17)
    );
\pwm_out[1]_INST_0_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[23]_0\(3),
      I2 => \pwm_out[1]_INST_0_i_8_0\(23),
      I3 => duty_cycle(23),
      O => \pwm_out[1]_INST_0_i_47_n_0\
    );
\pwm_out[1]_INST_0_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[23]_0\(1),
      I2 => \pwm_out[1]_INST_0_i_8_0\(21),
      I3 => duty_cycle(21),
      O => \pwm_out[1]_INST_0_i_48_n_0\
    );
\pwm_out[1]_INST_0_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[19]_0\(3),
      I2 => \pwm_out[1]_INST_0_i_8_0\(19),
      I3 => duty_cycle(19),
      O => \pwm_out[1]_INST_0_i_49_n_0\
    );
\pwm_out[1]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(24),
      I1 => effective_value1,
      I2 => \^counter_reg[27]_0\(0),
      I3 => \pwm_out[1]_INST_0_i_8_0\(24),
      I4 => effective_value(25),
      I5 => duty_cycle(25),
      O => \pwm_out[1]_INST_0_i_5_n_0\
    );
\pwm_out[1]_INST_0_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[19]_0\(1),
      I2 => \pwm_out[1]_INST_0_i_8_0\(17),
      I3 => duty_cycle(17),
      O => \pwm_out[1]_INST_0_i_50_n_0\
    );
\pwm_out[1]_INST_0_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(30),
      I1 => phase(30),
      O => \pwm_out[1]_INST_0_i_51_n_0\
    );
\pwm_out[1]_INST_0_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(29),
      I1 => phase(29),
      O => \pwm_out[1]_INST_0_i_52_n_0\
    );
\pwm_out[1]_INST_0_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(28),
      I1 => phase(28),
      O => \pwm_out[1]_INST_0_i_53_n_0\
    );
\pwm_out[1]_INST_0_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[1]_INST_0_i_111_n_0\,
      CO(3) => \pwm_out[1]_INST_0_i_58_n_0\,
      CO(2) => \pwm_out[1]_INST_0_i_58_n_1\,
      CO(1) => \pwm_out[1]_INST_0_i_58_n_2\,
      CO(0) => \pwm_out[1]_INST_0_i_58_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[1]_INST_0_i_112_n_0\,
      DI(2) => \pwm_out[1]_INST_0_i_113_n_0\,
      DI(1) => \pwm_out[1]_INST_0_i_114_n_0\,
      DI(0) => \pwm_out[1]_INST_0_i_115_n_0\,
      O(3 downto 0) => \NLW_pwm_out[1]_INST_0_i_58_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_out[1]_INST_0_i_116_n_0\,
      S(2) => \pwm_out[1]_INST_0_i_117_n_0\,
      S(1) => \pwm_out[1]_INST_0_i_118_n_0\,
      S(0) => \pwm_out[1]_INST_0_i_119_n_0\
    );
\pwm_out[1]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9900000000A599A5"
    )
        port map (
      I0 => duty_cycle(30),
      I1 => effective_value0(30),
      I2 => \^counter_reg[29]_0\(2),
      I3 => effective_value1,
      I4 => effective_value0(31),
      I5 => duty_cycle(31),
      O => \pwm_out[1]_INST_0_i_6_n_0\
    );
\pwm_out[1]_INST_0_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[27]_0\(2),
      I1 => period(26),
      I2 => period(27),
      I3 => \^counter_reg[27]_0\(3),
      O => \pwm_out[1]_INST_0_i_61_n_0\
    );
\pwm_out[1]_INST_0_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^counter_reg[27]_0\(0),
      I1 => period(24),
      I2 => period(25),
      I3 => \^counter_reg[27]_0\(1),
      O => \pwm_out[1]_INST_0_i_62_n_0\
    );
\pwm_out[1]_INST_0_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[27]_0\(2),
      I1 => period(26),
      I2 => \^counter_reg[27]_0\(3),
      I3 => period(27),
      O => \pwm_out[1]_INST_0_i_65_n_0\
    );
\pwm_out[1]_INST_0_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^counter_reg[27]_0\(0),
      I1 => period(24),
      I2 => \^counter_reg[27]_0\(1),
      I3 => period(25),
      O => \pwm_out[1]_INST_0_i_66_n_0\
    );
\pwm_out[1]_INST_0_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(27),
      I1 => phase(27),
      O => \pwm_out[1]_INST_0_i_67_n_0\
    );
\pwm_out[1]_INST_0_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(26),
      I1 => phase(26),
      O => \pwm_out[1]_INST_0_i_68_n_0\
    );
\pwm_out[1]_INST_0_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(25),
      I1 => phase(25),
      O => \pwm_out[1]_INST_0_i_69_n_0\
    );
\pwm_out[1]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(28),
      I1 => effective_value0(28),
      I2 => \^counter_reg[29]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[1]_INST_0_i_27_n_0\,
      O => \pwm_out[1]_INST_0_i_7_n_0\
    );
\pwm_out[1]_INST_0_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(24),
      I1 => phase(24),
      O => \pwm_out[1]_INST_0_i_70_n_0\
    );
\pwm_out[1]_INST_0_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(6),
      I1 => effective_value1,
      I2 => \^counter_reg[7]_0\(2),
      I3 => \pwm_out[1]_INST_0_i_8_0\(6),
      I4 => effective_value(7),
      I5 => duty_cycle(7),
      O => \pwm_out[1]_INST_0_i_75_n_0\
    );
\pwm_out[1]_INST_0_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(4),
      I1 => effective_value1,
      I2 => \^counter_reg[7]_0\(0),
      I3 => \pwm_out[1]_INST_0_i_8_0\(4),
      I4 => effective_value(5),
      I5 => duty_cycle(5),
      O => \pwm_out[1]_INST_0_i_76_n_0\
    );
\pwm_out[1]_INST_0_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(2),
      I1 => effective_value1,
      I2 => \^o\(2),
      I3 => \pwm_out[1]_INST_0_i_8_0\(2),
      I4 => effective_value(3),
      I5 => duty_cycle(3),
      O => \pwm_out[1]_INST_0_i_77_n_0\
    );
\pwm_out[1]_INST_0_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => duty_cycle(0),
      I1 => effective_value1,
      I2 => \^o\(0),
      I3 => \pwm_out[1]_INST_0_i_8_0\(0),
      I4 => effective_value(1),
      I5 => duty_cycle(1),
      O => \pwm_out[1]_INST_0_i_78_n_0\
    );
\pwm_out[1]_INST_0_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(6),
      I1 => \pwm_out[1]_INST_0_i_8_0\(6),
      I2 => \^counter_reg[7]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[1]_INST_0_i_128_n_0\,
      O => \pwm_out[1]_INST_0_i_79_n_0\
    );
\pwm_out[1]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(26),
      I1 => \pwm_out[1]_INST_0_i_8_0\(26),
      I2 => \^counter_reg[27]_0\(2),
      I3 => effective_value1,
      I4 => \pwm_out[1]_INST_0_i_28_n_0\,
      O => \pwm_out[1]_INST_0_i_8_n_0\
    );
\pwm_out[1]_INST_0_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(4),
      I1 => \pwm_out[1]_INST_0_i_8_0\(4),
      I2 => \^counter_reg[7]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[1]_INST_0_i_129_n_0\,
      O => \pwm_out[1]_INST_0_i_80_n_0\
    );
\pwm_out[1]_INST_0_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(2),
      I1 => \pwm_out[1]_INST_0_i_8_0\(2),
      I2 => \^o\(2),
      I3 => effective_value1,
      I4 => \pwm_out[1]_INST_0_i_130_n_0\,
      O => \pwm_out[1]_INST_0_i_81_n_0\
    );
\pwm_out[1]_INST_0_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(0),
      I1 => \pwm_out[1]_INST_0_i_8_0\(0),
      I2 => \^o\(0),
      I3 => effective_value1,
      I4 => \pwm_out[1]_INST_0_i_131_n_0\,
      O => \pwm_out[1]_INST_0_i_82_n_0\
    );
\pwm_out[1]_INST_0_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[1]_INST_0_i_87_n_0\,
      CO(3) => \pwm_out[1]_INST_0_i_83_n_0\,
      CO(2) => \pwm_out[1]_INST_0_i_83_n_1\,
      CO(1) => \pwm_out[1]_INST_0_i_83_n_2\,
      CO(0) => \pwm_out[1]_INST_0_i_83_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(15 downto 12),
      O(3 downto 0) => \^counter_reg[15]_0\(3 downto 0),
      S(3) => \pwm_out[1]_INST_0_i_132_n_0\,
      S(2) => \pwm_out[1]_INST_0_i_133_n_0\,
      S(1) => \pwm_out[1]_INST_0_i_134_n_0\,
      S(0) => \pwm_out[1]_INST_0_i_135_n_0\
    );
\pwm_out[1]_INST_0_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[1]_INST_0_i_8_0\(15),
      I1 => \^counter_reg[15]_0\(3),
      I2 => effective_value1,
      O => effective_value(15)
    );
\pwm_out[1]_INST_0_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[1]_INST_0_i_8_0\(13),
      I1 => \^counter_reg[15]_0\(1),
      I2 => effective_value1,
      O => effective_value(13)
    );
\pwm_out[1]_INST_0_i_87\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[1]_INST_0_i_120_n_0\,
      CO(3) => \pwm_out[1]_INST_0_i_87_n_0\,
      CO(2) => \pwm_out[1]_INST_0_i_87_n_1\,
      CO(1) => \pwm_out[1]_INST_0_i_87_n_2\,
      CO(0) => \pwm_out[1]_INST_0_i_87_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_reg(11 downto 8),
      O(3 downto 0) => \^counter_reg[11]_0\(3 downto 0),
      S(3) => \pwm_out[1]_INST_0_i_140_n_0\,
      S(2) => \pwm_out[1]_INST_0_i_141_n_0\,
      S(1) => \pwm_out[1]_INST_0_i_142_n_0\,
      S(0) => \pwm_out[1]_INST_0_i_143_n_0\
    );
\pwm_out[1]_INST_0_i_89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[1]_INST_0_i_8_0\(11),
      I1 => \^counter_reg[11]_0\(3),
      I2 => effective_value1,
      O => effective_value(11)
    );
\pwm_out[1]_INST_0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => duty_cycle(24),
      I1 => \pwm_out[1]_INST_0_i_8_0\(24),
      I2 => \^counter_reg[27]_0\(0),
      I3 => effective_value1,
      I4 => \pwm_out[1]_INST_0_i_29_n_0\,
      O => \pwm_out[1]_INST_0_i_9_n_0\
    );
\pwm_out[1]_INST_0_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pwm_out[1]_INST_0_i_8_0\(9),
      I1 => \^counter_reg[11]_0\(1),
      I2 => effective_value1,
      O => effective_value(9)
    );
\pwm_out[1]_INST_0_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[15]_0\(3),
      I2 => \pwm_out[1]_INST_0_i_8_0\(15),
      I3 => duty_cycle(15),
      O => \pwm_out[1]_INST_0_i_91_n_0\
    );
\pwm_out[1]_INST_0_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[15]_0\(1),
      I2 => \pwm_out[1]_INST_0_i_8_0\(13),
      I3 => duty_cycle(13),
      O => \pwm_out[1]_INST_0_i_92_n_0\
    );
\pwm_out[1]_INST_0_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[11]_0\(3),
      I2 => \pwm_out[1]_INST_0_i_8_0\(11),
      I3 => duty_cycle(11),
      O => \pwm_out[1]_INST_0_i_93_n_0\
    );
\pwm_out[1]_INST_0_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => effective_value1,
      I1 => \^counter_reg[11]_0\(1),
      I2 => \pwm_out[1]_INST_0_i_8_0\(9),
      I3 => duty_cycle(9),
      O => \pwm_out[1]_INST_0_i_94_n_0\
    );
\pwm_out[1]_INST_0_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(23),
      I1 => phase(23),
      O => \pwm_out[1]_INST_0_i_95_n_0\
    );
\pwm_out[1]_INST_0_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(22),
      I1 => phase(22),
      O => \pwm_out[1]_INST_0_i_96_n_0\
    );
\pwm_out[1]_INST_0_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(21),
      I1 => phase(21),
      O => \pwm_out[1]_INST_0_i_97_n_0\
    );
\pwm_out[1]_INST_0_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(20),
      I1 => phase(20),
      O => \pwm_out[1]_INST_0_i_98_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sodar19_pwm_top_0_1_pwm_top is
  port (
    pwm_out : out STD_LOGIC_VECTOR ( 18 downto 0 );
    p_0_in : out STD_LOGIC_VECTOR ( 30 downto 0 );
    p_0_in_0 : out STD_LOGIC_VECTOR ( 28 downto 0 );
    p_0_in_1 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    p_0_in_2 : out STD_LOGIC_VECTOR ( 27 downto 0 );
    p_0_in_3 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    p_0_in_4 : out STD_LOGIC_VECTOR ( 28 downto 0 );
    p_0_in_5 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    p_0_in_6 : out STD_LOGIC_VECTOR ( 26 downto 0 );
    p_0_in_7 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    p_0_in_8 : out STD_LOGIC_VECTOR ( 28 downto 0 );
    p_0_in_9 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    p_0_in_10 : out STD_LOGIC_VECTOR ( 27 downto 0 );
    p_0_in_11 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    p_0_in_12 : out STD_LOGIC_VECTOR ( 28 downto 0 );
    p_0_in_13 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    p_0_in_14 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    p_0_in_15 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    p_0_in_16 : out STD_LOGIC_VECTOR ( 28 downto 0 );
    clk : in STD_LOGIC;
    period : in STD_LOGIC_VECTOR ( 31 downto 0 );
    duty_cycle : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    minusOp : in STD_LOGIC_VECTOR ( 30 downto 0 );
    phase : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \pwm_out[1]_INST_0_i_8\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[1]_INST_0_i_82\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[1]_INST_0_i_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    minusOp_17 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \pwm_out[2]_INST_0_i_82\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[2]_INST_0_i_82_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[2]_INST_0_i_82_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[2]_INST_0_i_84\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[2]_INST_0_i_39\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[2]_INST_0_i_37\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[2]_INST_0_i_18\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[2]_INST_0_i_16\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[2]_INST_0_i_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[2]_INST_0_i_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    minusOp_18 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    compute_phase : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \pwm_out[3]_INST_0_i_8\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \pwm_out[3]_INST_0_i_82\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[3]_INST_0_i_82_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[3]_INST_0_i_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[3]_INST_0_i_7_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    minusOp_19 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \pwm_out[4]_INST_0_i_80\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[4]_INST_0_i_80_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[4]_INST_0_i_85\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[4]_INST_0_i_83\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[4]_INST_0_i_39\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[4]_INST_0_i_37\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[4]_INST_0_i_18\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[4]_INST_0_i_16\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[4]_INST_0_i_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[4]_INST_0_i_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    minusOp_20 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O13 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \pwm_out[5]_INST_0_i_8\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \pwm_out[5]_INST_0_i_82\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[5]_INST_0_i_82_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[5]_INST_0_i_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[5]_INST_0_i_7_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    minusOp_21 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O14 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \pwm_out[6]_INST_0_i_82\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[6]_INST_0_i_82_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[6]_INST_0_i_82_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[6]_INST_0_i_84\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[6]_INST_0_i_39\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[6]_INST_0_i_37\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[6]_INST_0_i_18\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[6]_INST_0_i_16\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[6]_INST_0_i_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[6]_INST_0_i_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    minusOp_22 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O15 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \pwm_out[7]_INST_0_i_8\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \pwm_out[7]_INST_0_i_82\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[7]_INST_0_i_82_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[7]_INST_0_i_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[7]_INST_0_i_7_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    minusOp_23 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \pwm_out[8]_INST_0_i_78\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[8]_INST_0_i_78_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[8]_INST_0_i_81\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[8]_INST_0_i_38\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[8]_INST_0_i_36\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[8]_INST_0_i_18\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[8]_INST_0_i_16\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[8]_INST_0_i_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[8]_INST_0_i_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    minusOp_24 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O16 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \pwm_out[9]_INST_0_i_8\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \pwm_out[9]_INST_0_i_82\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[9]_INST_0_i_82_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[9]_INST_0_i_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[9]_INST_0_i_7_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    minusOp_25 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O17 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \pwm_out[10]_INST_0_i_82\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[10]_INST_0_i_82_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[10]_INST_0_i_82_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[10]_INST_0_i_84\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[10]_INST_0_i_39\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[10]_INST_0_i_37\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[10]_INST_0_i_18\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[10]_INST_0_i_16\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[10]_INST_0_i_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[10]_INST_0_i_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    minusOp_26 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O18 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \pwm_out[11]_INST_0_i_8\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \pwm_out[11]_INST_0_i_82\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[11]_INST_0_i_82_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[11]_INST_0_i_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[11]_INST_0_i_7_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    minusOp_27 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O19 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \pwm_out[12]_INST_0_i_80\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[12]_INST_0_i_80_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[12]_INST_0_i_85\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[12]_INST_0_i_83\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[12]_INST_0_i_39\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[12]_INST_0_i_37\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[12]_INST_0_i_18\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[12]_INST_0_i_16\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[12]_INST_0_i_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[12]_INST_0_i_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    minusOp_28 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O20 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \pwm_out[13]_INST_0_i_8\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \pwm_out[13]_INST_0_i_82\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[13]_INST_0_i_82_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[13]_INST_0_i_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[13]_INST_0_i_7_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    minusOp_29 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O21 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \pwm_out[14]_INST_0_i_82\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[14]_INST_0_i_82_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[14]_INST_0_i_82_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[14]_INST_0_i_84\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[14]_INST_0_i_39\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[14]_INST_0_i_37\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[14]_INST_0_i_18\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[14]_INST_0_i_16\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[14]_INST_0_i_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[14]_INST_0_i_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    minusOp_30 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O22 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \pwm_out[15]_INST_0_i_8\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \pwm_out[15]_INST_0_i_82\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[15]_INST_0_i_82_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[15]_INST_0_i_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[15]_INST_0_i_7_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    minusOp_31 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \pwm_out[16]_INST_0_i_76\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[16]_INST_0_i_76_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[16]_INST_0_i_80\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pwm_out[16]_INST_0_i_38\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[16]_INST_0_i_36\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[16]_INST_0_i_18\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[16]_INST_0_i_16\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[16]_INST_0_i_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[16]_INST_0_i_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    minusOp_32 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O23 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \pwm_out[17]_INST_0_i_8\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \pwm_out[17]_INST_0_i_82\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[17]_INST_0_i_82_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[17]_INST_0_i_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[17]_INST_0_i_7_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    minusOp_33 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O24 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[18]_INST_0_i_82\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[18]_INST_0_i_82_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwm_out[18]_INST_0_i_82_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pwm_out[18]_INST_0_i_84\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[18]_INST_0_i_39\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[18]_INST_0_i_37\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[18]_INST_0_i_18\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[18]_INST_0_i_16\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[18]_INST_0_i_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwm_out[18]_INST_0_i_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sodar19_pwm_top_0_1_pwm_top : entity is "pwm_top";
end sodar19_pwm_top_0_1_pwm_top;

architecture STRUCTURE of sodar19_pwm_top_0_1_pwm_top is
begin
\gen_pwm[0].pwm_inst\: entity work.sodar19_pwm_top_0_1_pwm_generator
     port map (
      S(0) => S(0),
      clk => clk,
      duty_cycle(31 downto 0) => duty_cycle(31 downto 0),
      period(31 downto 0) => period(31 downto 0),
      pwm_out(0) => pwm_out(0)
    );
\gen_pwm[10].pwm_inst\: entity work.sodar19_pwm_top_0_1_pwm_generator_0
     port map (
      O(2 downto 0) => p_0_in_8(2 downto 0),
      O17(28 downto 0) => O17(28 downto 0),
      clk => clk,
      \counter_reg[12]_0\(3 downto 0) => p_0_in_8(10 downto 7),
      \counter_reg[16]_0\(3 downto 0) => p_0_in_8(14 downto 11),
      \counter_reg[20]_0\(3 downto 0) => p_0_in_8(18 downto 15),
      \counter_reg[24]_0\(3 downto 0) => p_0_in_8(22 downto 19),
      \counter_reg[28]_0\(3 downto 0) => p_0_in_8(26 downto 23),
      \counter_reg[29]_0\(1 downto 0) => p_0_in_8(28 downto 27),
      \counter_reg[8]_0\(3 downto 0) => p_0_in_8(6 downto 3),
      duty_cycle(31 downto 0) => duty_cycle(31 downto 0),
      minusOp_25(30 downto 0) => minusOp_25(30 downto 0),
      period(29 downto 0) => period(29 downto 0),
      phase(0) => phase(0),
      pwm_out(0) => pwm_out(10),
      \pwm_out[10]_INST_0_i_16_0\(3 downto 0) => \pwm_out[10]_INST_0_i_16\(3 downto 0),
      \pwm_out[10]_INST_0_i_18_0\(3 downto 0) => \pwm_out[10]_INST_0_i_18\(3 downto 0),
      \pwm_out[10]_INST_0_i_37_0\(3 downto 0) => \pwm_out[10]_INST_0_i_37\(3 downto 0),
      \pwm_out[10]_INST_0_i_39_0\(3 downto 0) => \pwm_out[10]_INST_0_i_39\(3 downto 0),
      \pwm_out[10]_INST_0_i_7_0\(3 downto 0) => \pwm_out[10]_INST_0_i_7\(3 downto 0),
      \pwm_out[10]_INST_0_i_82_0\(0) => \pwm_out[10]_INST_0_i_82\(0),
      \pwm_out[10]_INST_0_i_82_1\(0) => \pwm_out[10]_INST_0_i_82_0\(0),
      \pwm_out[10]_INST_0_i_82_2\(1 downto 0) => \pwm_out[10]_INST_0_i_82_1\(1 downto 0),
      \pwm_out[10]_INST_0_i_84_0\(3 downto 0) => \pwm_out[10]_INST_0_i_84\(3 downto 0),
      \pwm_out[10]_INST_0_i_9_0\(3 downto 0) => \pwm_out[10]_INST_0_i_9\(3 downto 0)
    );
\gen_pwm[11].pwm_inst\: entity work.sodar19_pwm_top_0_1_pwm_generator_1
     port map (
      O(3 downto 0) => p_0_in_9(3 downto 0),
      O18(29 downto 0) => O18(29 downto 0),
      clk => clk,
      \counter_reg[11]_0\(3 downto 0) => p_0_in_9(11 downto 8),
      \counter_reg[15]_0\(3 downto 0) => p_0_in_9(15 downto 12),
      \counter_reg[19]_0\(3 downto 0) => p_0_in_9(19 downto 16),
      \counter_reg[23]_0\(3 downto 0) => p_0_in_9(23 downto 20),
      \counter_reg[27]_0\(3 downto 0) => p_0_in_9(27 downto 24),
      \counter_reg[29]_0\(2 downto 0) => p_0_in_9(30 downto 28),
      \counter_reg[7]_0\(3 downto 0) => p_0_in_9(7 downto 4),
      duty_cycle(31 downto 0) => duty_cycle(31 downto 0),
      minusOp_26(30 downto 0) => minusOp_26(30 downto 0),
      period(27 downto 0) => period(27 downto 0),
      phase(0) => phase(0),
      pwm_out(0) => pwm_out(11),
      \pwm_out[11]_INST_0_i_7_0\(0) => \pwm_out[11]_INST_0_i_7\(0),
      \pwm_out[11]_INST_0_i_7_1\(3 downto 0) => \pwm_out[11]_INST_0_i_7_0\(3 downto 0),
      \pwm_out[11]_INST_0_i_82_0\(1 downto 0) => \pwm_out[11]_INST_0_i_82\(1 downto 0),
      \pwm_out[11]_INST_0_i_82_1\(1 downto 0) => \pwm_out[11]_INST_0_i_82_0\(1 downto 0),
      \pwm_out[11]_INST_0_i_8_0\(27 downto 0) => \pwm_out[11]_INST_0_i_8\(27 downto 0)
    );
\gen_pwm[12].pwm_inst\: entity work.sodar19_pwm_top_0_1_pwm_generator_2
     port map (
      O(2 downto 0) => p_0_in_10(2 downto 0),
      O19(27 downto 0) => O19(27 downto 0),
      clk => clk,
      \counter_reg[13]_0\(3 downto 0) => p_0_in_10(10 downto 7),
      \counter_reg[17]_0\(3 downto 0) => p_0_in_10(14 downto 11),
      \counter_reg[21]_0\(3 downto 0) => p_0_in_10(18 downto 15),
      \counter_reg[25]_0\(3 downto 0) => p_0_in_10(22 downto 19),
      \counter_reg[29]_0\(3 downto 0) => p_0_in_10(26 downto 23),
      \counter_reg[29]_1\(0) => p_0_in_10(27),
      \counter_reg[9]_0\(3 downto 0) => p_0_in_10(6 downto 3),
      duty_cycle(31 downto 0) => duty_cycle(31 downto 0),
      minusOp_27(30 downto 0) => minusOp_27(30 downto 0),
      period(29 downto 0) => period(29 downto 0),
      phase(0) => phase(0),
      pwm_out(0) => pwm_out(12),
      \pwm_out[12]_INST_0_i_16_0\(3 downto 0) => \pwm_out[12]_INST_0_i_16\(3 downto 0),
      \pwm_out[12]_INST_0_i_18_0\(3 downto 0) => \pwm_out[12]_INST_0_i_18\(3 downto 0),
      \pwm_out[12]_INST_0_i_37_0\(3 downto 0) => \pwm_out[12]_INST_0_i_37\(3 downto 0),
      \pwm_out[12]_INST_0_i_39_0\(3 downto 0) => \pwm_out[12]_INST_0_i_39\(3 downto 0),
      \pwm_out[12]_INST_0_i_7_0\(3 downto 0) => \pwm_out[12]_INST_0_i_7\(3 downto 0),
      \pwm_out[12]_INST_0_i_80_0\(0) => \pwm_out[12]_INST_0_i_80\(0),
      \pwm_out[12]_INST_0_i_80_1\(0) => \pwm_out[12]_INST_0_i_80_0\(0),
      \pwm_out[12]_INST_0_i_83_0\(3 downto 0) => \pwm_out[12]_INST_0_i_83\(3 downto 0),
      \pwm_out[12]_INST_0_i_85_0\(0) => \pwm_out[12]_INST_0_i_85\(0),
      \pwm_out[12]_INST_0_i_9_0\(3 downto 0) => \pwm_out[12]_INST_0_i_9\(3 downto 0)
    );
\gen_pwm[13].pwm_inst\: entity work.sodar19_pwm_top_0_1_pwm_generator_3
     port map (
      O(3 downto 0) => p_0_in_11(3 downto 0),
      O20(28 downto 0) => O20(28 downto 0),
      clk => clk,
      \counter_reg[11]_0\(3 downto 0) => p_0_in_11(11 downto 8),
      \counter_reg[15]_0\(3 downto 0) => p_0_in_11(15 downto 12),
      \counter_reg[19]_0\(3 downto 0) => p_0_in_11(19 downto 16),
      \counter_reg[23]_0\(3 downto 0) => p_0_in_11(23 downto 20),
      \counter_reg[27]_0\(3 downto 0) => p_0_in_11(27 downto 24),
      \counter_reg[29]_0\(2 downto 0) => p_0_in_11(30 downto 28),
      \counter_reg[7]_0\(3 downto 0) => p_0_in_11(7 downto 4),
      duty_cycle(31 downto 0) => duty_cycle(31 downto 0),
      minusOp_28(30 downto 0) => minusOp_28(30 downto 0),
      period(27 downto 0) => period(27 downto 0),
      phase(1 downto 0) => phase(1 downto 0),
      pwm_out(0) => pwm_out(13),
      \pwm_out[13]_INST_0_i_7_0\(0) => \pwm_out[13]_INST_0_i_7\(0),
      \pwm_out[13]_INST_0_i_7_1\(3 downto 0) => \pwm_out[13]_INST_0_i_7_0\(3 downto 0),
      \pwm_out[13]_INST_0_i_82_0\(1 downto 0) => \pwm_out[13]_INST_0_i_82\(1 downto 0),
      \pwm_out[13]_INST_0_i_82_1\(1 downto 0) => \pwm_out[13]_INST_0_i_82_0\(1 downto 0),
      \pwm_out[13]_INST_0_i_8_0\(27 downto 0) => \pwm_out[13]_INST_0_i_8\(27 downto 0)
    );
\gen_pwm[14].pwm_inst\: entity work.sodar19_pwm_top_0_1_pwm_generator_4
     port map (
      O(2 downto 0) => p_0_in_12(2 downto 0),
      O21(28 downto 0) => O21(28 downto 0),
      clk => clk,
      \counter_reg[12]_0\(3 downto 0) => p_0_in_12(10 downto 7),
      \counter_reg[16]_0\(3 downto 0) => p_0_in_12(14 downto 11),
      \counter_reg[20]_0\(3 downto 0) => p_0_in_12(18 downto 15),
      \counter_reg[24]_0\(3 downto 0) => p_0_in_12(22 downto 19),
      \counter_reg[28]_0\(3 downto 0) => p_0_in_12(26 downto 23),
      \counter_reg[29]_0\(1 downto 0) => p_0_in_12(28 downto 27),
      \counter_reg[8]_0\(3 downto 0) => p_0_in_12(6 downto 3),
      duty_cycle(31 downto 0) => duty_cycle(31 downto 0),
      minusOp_29(30 downto 0) => minusOp_29(30 downto 0),
      period(29 downto 0) => period(29 downto 0),
      phase(0) => phase(0),
      pwm_out(0) => pwm_out(14),
      \pwm_out[14]_INST_0_i_16_0\(3 downto 0) => \pwm_out[14]_INST_0_i_16\(3 downto 0),
      \pwm_out[14]_INST_0_i_18_0\(3 downto 0) => \pwm_out[14]_INST_0_i_18\(3 downto 0),
      \pwm_out[14]_INST_0_i_37_0\(3 downto 0) => \pwm_out[14]_INST_0_i_37\(3 downto 0),
      \pwm_out[14]_INST_0_i_39_0\(3 downto 0) => \pwm_out[14]_INST_0_i_39\(3 downto 0),
      \pwm_out[14]_INST_0_i_7_0\(3 downto 0) => \pwm_out[14]_INST_0_i_7\(3 downto 0),
      \pwm_out[14]_INST_0_i_82_0\(0) => \pwm_out[14]_INST_0_i_82\(0),
      \pwm_out[14]_INST_0_i_82_1\(0) => \pwm_out[14]_INST_0_i_82_0\(0),
      \pwm_out[14]_INST_0_i_82_2\(1 downto 0) => \pwm_out[14]_INST_0_i_82_1\(1 downto 0),
      \pwm_out[14]_INST_0_i_84_0\(3 downto 0) => \pwm_out[14]_INST_0_i_84\(3 downto 0),
      \pwm_out[14]_INST_0_i_9_0\(3 downto 0) => \pwm_out[14]_INST_0_i_9\(3 downto 0)
    );
\gen_pwm[15].pwm_inst\: entity work.sodar19_pwm_top_0_1_pwm_generator_5
     port map (
      O(3 downto 0) => p_0_in_13(3 downto 0),
      O22(29 downto 0) => O22(29 downto 0),
      clk => clk,
      \counter_reg[11]_0\(3 downto 0) => p_0_in_13(11 downto 8),
      \counter_reg[15]_0\(3 downto 0) => p_0_in_13(15 downto 12),
      \counter_reg[19]_0\(3 downto 0) => p_0_in_13(19 downto 16),
      \counter_reg[23]_0\(3 downto 0) => p_0_in_13(23 downto 20),
      \counter_reg[27]_0\(3 downto 0) => p_0_in_13(27 downto 24),
      \counter_reg[29]_0\(2 downto 0) => p_0_in_13(30 downto 28),
      \counter_reg[7]_0\(3 downto 0) => p_0_in_13(7 downto 4),
      duty_cycle(31 downto 0) => duty_cycle(31 downto 0),
      minusOp_30(30 downto 0) => minusOp_30(30 downto 0),
      period(27 downto 0) => period(27 downto 0),
      phase(0) => phase(0),
      pwm_out(0) => pwm_out(15),
      \pwm_out[15]_INST_0_i_7_0\(0) => \pwm_out[15]_INST_0_i_7\(0),
      \pwm_out[15]_INST_0_i_7_1\(3 downto 0) => \pwm_out[15]_INST_0_i_7_0\(3 downto 0),
      \pwm_out[15]_INST_0_i_82_0\(1 downto 0) => \pwm_out[15]_INST_0_i_82\(1 downto 0),
      \pwm_out[15]_INST_0_i_82_1\(1 downto 0) => \pwm_out[15]_INST_0_i_82_0\(1 downto 0),
      \pwm_out[15]_INST_0_i_8_0\(27 downto 0) => \pwm_out[15]_INST_0_i_8\(27 downto 0)
    );
\gen_pwm[16].pwm_inst\: entity work.sodar19_pwm_top_0_1_pwm_generator_6
     port map (
      O(2 downto 0) => p_0_in_14(2 downto 0),
      clk => clk,
      \counter_reg[11]_0\(3 downto 0) => p_0_in_14(6 downto 3),
      \counter_reg[15]_0\(3 downto 0) => p_0_in_14(10 downto 7),
      \counter_reg[19]_0\(3 downto 0) => p_0_in_14(14 downto 11),
      \counter_reg[23]_0\(3 downto 0) => p_0_in_14(18 downto 15),
      \counter_reg[27]_0\(3 downto 0) => p_0_in_14(22 downto 19),
      \counter_reg[29]_0\(2 downto 0) => p_0_in_14(25 downto 23),
      duty_cycle(31 downto 0) => duty_cycle(31 downto 0),
      minusOp_31(30 downto 0) => minusOp_31(30 downto 0),
      period(27 downto 0) => period(27 downto 0),
      phase(26 downto 0) => phase(26 downto 0),
      pwm_out(0) => pwm_out(16),
      \pwm_out[16]_INST_0_i_16_0\(3 downto 0) => \pwm_out[16]_INST_0_i_16\(3 downto 0),
      \pwm_out[16]_INST_0_i_18_0\(3 downto 0) => \pwm_out[16]_INST_0_i_18\(3 downto 0),
      \pwm_out[16]_INST_0_i_36_0\(3 downto 0) => \pwm_out[16]_INST_0_i_36\(3 downto 0),
      \pwm_out[16]_INST_0_i_38_0\(3 downto 0) => \pwm_out[16]_INST_0_i_38\(3 downto 0),
      \pwm_out[16]_INST_0_i_76_0\(1 downto 0) => \pwm_out[16]_INST_0_i_76\(1 downto 0),
      \pwm_out[16]_INST_0_i_76_1\(1 downto 0) => \pwm_out[16]_INST_0_i_76_0\(1 downto 0),
      \pwm_out[16]_INST_0_i_7_0\(3 downto 0) => \pwm_out[16]_INST_0_i_7\(3 downto 0),
      \pwm_out[16]_INST_0_i_80_0\(2 downto 0) => \pwm_out[16]_INST_0_i_80\(2 downto 0),
      \pwm_out[16]_INST_0_i_9_0\(3 downto 0) => \pwm_out[16]_INST_0_i_9\(3 downto 0)
    );
\gen_pwm[17].pwm_inst\: entity work.sodar19_pwm_top_0_1_pwm_generator_7
     port map (
      O(3 downto 0) => p_0_in_15(3 downto 0),
      O23(25 downto 0) => O23(25 downto 0),
      clk => clk,
      \counter_reg[11]_0\(3 downto 0) => p_0_in_15(11 downto 8),
      \counter_reg[15]_0\(3 downto 0) => p_0_in_15(15 downto 12),
      \counter_reg[19]_0\(3 downto 0) => p_0_in_15(19 downto 16),
      \counter_reg[23]_0\(3 downto 0) => p_0_in_15(23 downto 20),
      \counter_reg[27]_0\(3 downto 0) => p_0_in_15(27 downto 24),
      \counter_reg[29]_0\(2 downto 0) => p_0_in_15(30 downto 28),
      \counter_reg[7]_0\(3 downto 0) => p_0_in_15(7 downto 4),
      duty_cycle(31 downto 0) => duty_cycle(31 downto 0),
      minusOp_32(30 downto 0) => minusOp_32(30 downto 0),
      period(27 downto 0) => period(27 downto 0),
      phase(4 downto 0) => phase(4 downto 0),
      pwm_out(0) => pwm_out(17),
      \pwm_out[17]_INST_0_i_7_0\(0) => \pwm_out[17]_INST_0_i_7\(0),
      \pwm_out[17]_INST_0_i_7_1\(3 downto 0) => \pwm_out[17]_INST_0_i_7_0\(3 downto 0),
      \pwm_out[17]_INST_0_i_82_0\(1 downto 0) => \pwm_out[17]_INST_0_i_82\(1 downto 0),
      \pwm_out[17]_INST_0_i_82_1\(1 downto 0) => \pwm_out[17]_INST_0_i_82_0\(1 downto 0),
      \pwm_out[17]_INST_0_i_8_0\(27 downto 0) => \pwm_out[17]_INST_0_i_8\(27 downto 0)
    );
\gen_pwm[18].pwm_inst\: entity work.sodar19_pwm_top_0_1_pwm_generator_8
     port map (
      O(2 downto 0) => p_0_in_16(2 downto 0),
      O24(25 downto 0) => O24(25 downto 0),
      clk => clk,
      \counter_reg[12]_0\(3 downto 0) => p_0_in_16(10 downto 7),
      \counter_reg[16]_0\(3 downto 0) => p_0_in_16(14 downto 11),
      \counter_reg[20]_0\(3 downto 0) => p_0_in_16(18 downto 15),
      \counter_reg[24]_0\(3 downto 0) => p_0_in_16(22 downto 19),
      \counter_reg[28]_0\(3 downto 0) => p_0_in_16(26 downto 23),
      \counter_reg[29]_0\(1 downto 0) => p_0_in_16(28 downto 27),
      \counter_reg[8]_0\(3 downto 0) => p_0_in_16(6 downto 3),
      duty_cycle(31 downto 0) => duty_cycle(31 downto 0),
      minusOp_33(30 downto 0) => minusOp_33(30 downto 0),
      period(29 downto 0) => period(29 downto 0),
      phase(3 downto 0) => phase(3 downto 0),
      pwm_out(0) => pwm_out(18),
      \pwm_out[18]_INST_0_i_129_0\(0) => O(0),
      \pwm_out[18]_INST_0_i_16_0\(3 downto 0) => \pwm_out[18]_INST_0_i_16\(3 downto 0),
      \pwm_out[18]_INST_0_i_18_0\(3 downto 0) => \pwm_out[18]_INST_0_i_18\(3 downto 0),
      \pwm_out[18]_INST_0_i_37_0\(3 downto 0) => \pwm_out[18]_INST_0_i_37\(3 downto 0),
      \pwm_out[18]_INST_0_i_39_0\(3 downto 0) => \pwm_out[18]_INST_0_i_39\(3 downto 0),
      \pwm_out[18]_INST_0_i_7_0\(3 downto 0) => \pwm_out[18]_INST_0_i_7\(3 downto 0),
      \pwm_out[18]_INST_0_i_82_0\(0) => \pwm_out[18]_INST_0_i_82\(0),
      \pwm_out[18]_INST_0_i_82_1\(0) => \pwm_out[18]_INST_0_i_82_0\(0),
      \pwm_out[18]_INST_0_i_82_2\(1 downto 0) => \pwm_out[18]_INST_0_i_82_1\(1 downto 0),
      \pwm_out[18]_INST_0_i_84_0\(3 downto 0) => \pwm_out[18]_INST_0_i_84\(3 downto 0),
      \pwm_out[18]_INST_0_i_9_0\(3 downto 0) => \pwm_out[18]_INST_0_i_9\(3 downto 0)
    );
\gen_pwm[1].pwm_inst\: entity work.sodar19_pwm_top_0_1_pwm_generator_9
     port map (
      CO(0) => CO(0),
      DI(1 downto 0) => DI(1 downto 0),
      O(3 downto 0) => p_0_in(3 downto 0),
      clk => clk,
      \counter_reg[11]_0\(3 downto 0) => p_0_in(11 downto 8),
      \counter_reg[15]_0\(3 downto 0) => p_0_in(15 downto 12),
      \counter_reg[19]_0\(3 downto 0) => p_0_in(19 downto 16),
      \counter_reg[23]_0\(3 downto 0) => p_0_in(23 downto 20),
      \counter_reg[27]_0\(3 downto 0) => p_0_in(27 downto 24),
      \counter_reg[29]_0\(2 downto 0) => p_0_in(30 downto 28),
      \counter_reg[7]_0\(3 downto 0) => p_0_in(7 downto 4),
      duty_cycle(31 downto 0) => duty_cycle(31 downto 0),
      minusOp(30 downto 0) => minusOp(30 downto 0),
      period(27 downto 0) => period(27 downto 0),
      phase(30 downto 0) => phase(30 downto 0),
      pwm_out(0) => pwm_out(1),
      \pwm_out[1]_INST_0_i_7_0\(3 downto 0) => \pwm_out[1]_INST_0_i_7\(3 downto 0),
      \pwm_out[1]_INST_0_i_82_0\(1 downto 0) => \pwm_out[1]_INST_0_i_82\(1 downto 0),
      \pwm_out[1]_INST_0_i_8_0\(27 downto 0) => \pwm_out[1]_INST_0_i_8\(27 downto 0)
    );
\gen_pwm[2].pwm_inst\: entity work.sodar19_pwm_top_0_1_pwm_generator_10
     port map (
      O(2 downto 0) => p_0_in_0(2 downto 0),
      clk => clk,
      \counter_reg[12]_0\(3 downto 0) => p_0_in_0(10 downto 7),
      \counter_reg[16]_0\(3 downto 0) => p_0_in_0(14 downto 11),
      \counter_reg[20]_0\(3 downto 0) => p_0_in_0(18 downto 15),
      \counter_reg[24]_0\(3 downto 0) => p_0_in_0(22 downto 19),
      \counter_reg[28]_0\(3 downto 0) => p_0_in_0(26 downto 23),
      \counter_reg[29]_0\(1 downto 0) => p_0_in_0(28 downto 27),
      \counter_reg[8]_0\(3 downto 0) => p_0_in_0(6 downto 3),
      duty_cycle(31 downto 0) => duty_cycle(31 downto 0),
      minusOp_17(30 downto 0) => minusOp_17(30 downto 0),
      period(29 downto 0) => period(29 downto 0),
      phase(29 downto 0) => phase(29 downto 0),
      pwm_out(0) => pwm_out(2),
      \pwm_out[2]_INST_0_i_16_0\(3 downto 0) => \pwm_out[2]_INST_0_i_16\(3 downto 0),
      \pwm_out[2]_INST_0_i_18_0\(3 downto 0) => \pwm_out[2]_INST_0_i_18\(3 downto 0),
      \pwm_out[2]_INST_0_i_37_0\(3 downto 0) => \pwm_out[2]_INST_0_i_37\(3 downto 0),
      \pwm_out[2]_INST_0_i_39_0\(3 downto 0) => \pwm_out[2]_INST_0_i_39\(3 downto 0),
      \pwm_out[2]_INST_0_i_7_0\(3 downto 0) => \pwm_out[2]_INST_0_i_7\(3 downto 0),
      \pwm_out[2]_INST_0_i_82_0\(0) => \pwm_out[2]_INST_0_i_82\(0),
      \pwm_out[2]_INST_0_i_82_1\(0) => \pwm_out[2]_INST_0_i_82_0\(0),
      \pwm_out[2]_INST_0_i_82_2\(1 downto 0) => \pwm_out[2]_INST_0_i_82_1\(1 downto 0),
      \pwm_out[2]_INST_0_i_84_0\(3 downto 0) => \pwm_out[2]_INST_0_i_84\(3 downto 0),
      \pwm_out[2]_INST_0_i_9_0\(3 downto 0) => \pwm_out[2]_INST_0_i_9\(3 downto 0)
    );
\gen_pwm[3].pwm_inst\: entity work.sodar19_pwm_top_0_1_pwm_generator_11
     port map (
      O(3 downto 0) => p_0_in_1(3 downto 0),
      clk => clk,
      compute_phase(29 downto 0) => compute_phase(29 downto 0),
      \counter_reg[11]_0\(3 downto 0) => p_0_in_1(11 downto 8),
      \counter_reg[15]_0\(3 downto 0) => p_0_in_1(15 downto 12),
      \counter_reg[19]_0\(3 downto 0) => p_0_in_1(19 downto 16),
      \counter_reg[23]_0\(3 downto 0) => p_0_in_1(23 downto 20),
      \counter_reg[27]_0\(3 downto 0) => p_0_in_1(27 downto 24),
      \counter_reg[29]_0\(2 downto 0) => p_0_in_1(30 downto 28),
      \counter_reg[7]_0\(3 downto 0) => p_0_in_1(7 downto 4),
      duty_cycle(31 downto 0) => duty_cycle(31 downto 0),
      minusOp_18(30 downto 0) => minusOp_18(30 downto 0),
      period(27 downto 0) => period(27 downto 0),
      phase(0) => phase(0),
      pwm_out(0) => pwm_out(3),
      \pwm_out[3]_INST_0_i_7_0\(0) => \pwm_out[3]_INST_0_i_7\(0),
      \pwm_out[3]_INST_0_i_7_1\(3 downto 0) => \pwm_out[3]_INST_0_i_7_0\(3 downto 0),
      \pwm_out[3]_INST_0_i_82_0\(1 downto 0) => \pwm_out[3]_INST_0_i_82\(1 downto 0),
      \pwm_out[3]_INST_0_i_82_1\(1 downto 0) => \pwm_out[3]_INST_0_i_82_0\(1 downto 0),
      \pwm_out[3]_INST_0_i_8_0\(27 downto 0) => \pwm_out[3]_INST_0_i_8\(27 downto 0)
    );
\gen_pwm[4].pwm_inst\: entity work.sodar19_pwm_top_0_1_pwm_generator_12
     port map (
      O(2 downto 0) => p_0_in_2(2 downto 0),
      clk => clk,
      \counter_reg[13]_0\(3 downto 0) => p_0_in_2(10 downto 7),
      \counter_reg[17]_0\(3 downto 0) => p_0_in_2(14 downto 11),
      \counter_reg[21]_0\(3 downto 0) => p_0_in_2(18 downto 15),
      \counter_reg[25]_0\(3 downto 0) => p_0_in_2(22 downto 19),
      \counter_reg[29]_0\(3 downto 0) => p_0_in_2(26 downto 23),
      \counter_reg[29]_1\(0) => p_0_in_2(27),
      \counter_reg[9]_0\(3 downto 0) => p_0_in_2(6 downto 3),
      duty_cycle(31 downto 0) => duty_cycle(31 downto 0),
      minusOp_19(30 downto 0) => minusOp_19(30 downto 0),
      period(29 downto 0) => period(29 downto 0),
      phase(28 downto 0) => phase(28 downto 0),
      pwm_out(0) => pwm_out(4),
      \pwm_out[4]_INST_0_i_16_0\(3 downto 0) => \pwm_out[4]_INST_0_i_16\(3 downto 0),
      \pwm_out[4]_INST_0_i_18_0\(3 downto 0) => \pwm_out[4]_INST_0_i_18\(3 downto 0),
      \pwm_out[4]_INST_0_i_37_0\(3 downto 0) => \pwm_out[4]_INST_0_i_37\(3 downto 0),
      \pwm_out[4]_INST_0_i_39_0\(3 downto 0) => \pwm_out[4]_INST_0_i_39\(3 downto 0),
      \pwm_out[4]_INST_0_i_7_0\(3 downto 0) => \pwm_out[4]_INST_0_i_7\(3 downto 0),
      \pwm_out[4]_INST_0_i_80_0\(0) => \pwm_out[4]_INST_0_i_80\(0),
      \pwm_out[4]_INST_0_i_80_1\(0) => \pwm_out[4]_INST_0_i_80_0\(0),
      \pwm_out[4]_INST_0_i_83_0\(3 downto 0) => \pwm_out[4]_INST_0_i_83\(3 downto 0),
      \pwm_out[4]_INST_0_i_85_0\(0) => \pwm_out[4]_INST_0_i_85\(0),
      \pwm_out[4]_INST_0_i_9_0\(3 downto 0) => \pwm_out[4]_INST_0_i_9\(3 downto 0)
    );
\gen_pwm[5].pwm_inst\: entity work.sodar19_pwm_top_0_1_pwm_generator_13
     port map (
      O(3 downto 0) => p_0_in_3(3 downto 0),
      O13(28 downto 0) => O13(28 downto 0),
      clk => clk,
      \counter_reg[11]_0\(3 downto 0) => p_0_in_3(11 downto 8),
      \counter_reg[15]_0\(3 downto 0) => p_0_in_3(15 downto 12),
      \counter_reg[19]_0\(3 downto 0) => p_0_in_3(19 downto 16),
      \counter_reg[23]_0\(3 downto 0) => p_0_in_3(23 downto 20),
      \counter_reg[27]_0\(3 downto 0) => p_0_in_3(27 downto 24),
      \counter_reg[29]_0\(2 downto 0) => p_0_in_3(30 downto 28),
      \counter_reg[7]_0\(3 downto 0) => p_0_in_3(7 downto 4),
      duty_cycle(31 downto 0) => duty_cycle(31 downto 0),
      minusOp_20(30 downto 0) => minusOp_20(30 downto 0),
      period(27 downto 0) => period(27 downto 0),
      phase(1 downto 0) => phase(1 downto 0),
      pwm_out(0) => pwm_out(5),
      \pwm_out[5]_INST_0_i_7_0\(0) => \pwm_out[5]_INST_0_i_7\(0),
      \pwm_out[5]_INST_0_i_7_1\(3 downto 0) => \pwm_out[5]_INST_0_i_7_0\(3 downto 0),
      \pwm_out[5]_INST_0_i_82_0\(1 downto 0) => \pwm_out[5]_INST_0_i_82\(1 downto 0),
      \pwm_out[5]_INST_0_i_82_1\(1 downto 0) => \pwm_out[5]_INST_0_i_82_0\(1 downto 0),
      \pwm_out[5]_INST_0_i_8_0\(27 downto 0) => \pwm_out[5]_INST_0_i_8\(27 downto 0)
    );
\gen_pwm[6].pwm_inst\: entity work.sodar19_pwm_top_0_1_pwm_generator_14
     port map (
      O(2 downto 0) => p_0_in_4(2 downto 0),
      O14(28 downto 0) => O14(28 downto 0),
      clk => clk,
      \counter_reg[12]_0\(3 downto 0) => p_0_in_4(10 downto 7),
      \counter_reg[16]_0\(3 downto 0) => p_0_in_4(14 downto 11),
      \counter_reg[20]_0\(3 downto 0) => p_0_in_4(18 downto 15),
      \counter_reg[24]_0\(3 downto 0) => p_0_in_4(22 downto 19),
      \counter_reg[28]_0\(3 downto 0) => p_0_in_4(26 downto 23),
      \counter_reg[29]_0\(1 downto 0) => p_0_in_4(28 downto 27),
      \counter_reg[8]_0\(3 downto 0) => p_0_in_4(6 downto 3),
      duty_cycle(31 downto 0) => duty_cycle(31 downto 0),
      minusOp_21(30 downto 0) => minusOp_21(30 downto 0),
      period(29 downto 0) => period(29 downto 0),
      phase(0) => phase(0),
      pwm_out(0) => pwm_out(6),
      \pwm_out[6]_INST_0_i_16_0\(3 downto 0) => \pwm_out[6]_INST_0_i_16\(3 downto 0),
      \pwm_out[6]_INST_0_i_18_0\(3 downto 0) => \pwm_out[6]_INST_0_i_18\(3 downto 0),
      \pwm_out[6]_INST_0_i_37_0\(3 downto 0) => \pwm_out[6]_INST_0_i_37\(3 downto 0),
      \pwm_out[6]_INST_0_i_39_0\(3 downto 0) => \pwm_out[6]_INST_0_i_39\(3 downto 0),
      \pwm_out[6]_INST_0_i_7_0\(3 downto 0) => \pwm_out[6]_INST_0_i_7\(3 downto 0),
      \pwm_out[6]_INST_0_i_82_0\(0) => \pwm_out[6]_INST_0_i_82\(0),
      \pwm_out[6]_INST_0_i_82_1\(0) => \pwm_out[6]_INST_0_i_82_0\(0),
      \pwm_out[6]_INST_0_i_82_2\(1 downto 0) => \pwm_out[6]_INST_0_i_82_1\(1 downto 0),
      \pwm_out[6]_INST_0_i_84_0\(3 downto 0) => \pwm_out[6]_INST_0_i_84\(3 downto 0),
      \pwm_out[6]_INST_0_i_9_0\(3 downto 0) => \pwm_out[6]_INST_0_i_9\(3 downto 0)
    );
\gen_pwm[7].pwm_inst\: entity work.sodar19_pwm_top_0_1_pwm_generator_15
     port map (
      O(3 downto 0) => p_0_in_5(3 downto 0),
      O15(29 downto 0) => O15(29 downto 0),
      clk => clk,
      \counter_reg[11]_0\(3 downto 0) => p_0_in_5(11 downto 8),
      \counter_reg[15]_0\(3 downto 0) => p_0_in_5(15 downto 12),
      \counter_reg[19]_0\(3 downto 0) => p_0_in_5(19 downto 16),
      \counter_reg[23]_0\(3 downto 0) => p_0_in_5(23 downto 20),
      \counter_reg[27]_0\(3 downto 0) => p_0_in_5(27 downto 24),
      \counter_reg[29]_0\(2 downto 0) => p_0_in_5(30 downto 28),
      \counter_reg[7]_0\(3 downto 0) => p_0_in_5(7 downto 4),
      duty_cycle(31 downto 0) => duty_cycle(31 downto 0),
      minusOp_22(30 downto 0) => minusOp_22(30 downto 0),
      period(27 downto 0) => period(27 downto 0),
      phase(0) => phase(0),
      pwm_out(0) => pwm_out(7),
      \pwm_out[7]_INST_0_i_7_0\(0) => \pwm_out[7]_INST_0_i_7\(0),
      \pwm_out[7]_INST_0_i_7_1\(3 downto 0) => \pwm_out[7]_INST_0_i_7_0\(3 downto 0),
      \pwm_out[7]_INST_0_i_82_0\(1 downto 0) => \pwm_out[7]_INST_0_i_82\(1 downto 0),
      \pwm_out[7]_INST_0_i_82_1\(1 downto 0) => \pwm_out[7]_INST_0_i_82_0\(1 downto 0),
      \pwm_out[7]_INST_0_i_8_0\(27 downto 0) => \pwm_out[7]_INST_0_i_8\(27 downto 0)
    );
\gen_pwm[8].pwm_inst\: entity work.sodar19_pwm_top_0_1_pwm_generator_16
     port map (
      DI(3 downto 0) => p_0_in_6(3 downto 0),
      O(2 downto 0) => p_0_in_6(26 downto 24),
      clk => clk,
      \counter_reg[14]_0\(3 downto 0) => p_0_in_6(7 downto 4),
      \counter_reg[18]_0\(3 downto 0) => p_0_in_6(11 downto 8),
      \counter_reg[22]_0\(3 downto 0) => p_0_in_6(15 downto 12),
      \counter_reg[26]_0\(3 downto 0) => p_0_in_6(19 downto 16),
      \counter_reg[29]_0\(3 downto 0) => p_0_in_6(23 downto 20),
      duty_cycle(31 downto 0) => duty_cycle(31 downto 0),
      minusOp_23(30 downto 0) => minusOp_23(30 downto 0),
      period(27 downto 0) => period(27 downto 0),
      phase(27 downto 0) => phase(27 downto 0),
      pwm_out(0) => pwm_out(8),
      \pwm_out[8]_INST_0_i_16_0\(3 downto 0) => \pwm_out[8]_INST_0_i_16\(3 downto 0),
      \pwm_out[8]_INST_0_i_18_0\(3 downto 0) => \pwm_out[8]_INST_0_i_18\(3 downto 0),
      \pwm_out[8]_INST_0_i_36_0\(3 downto 0) => \pwm_out[8]_INST_0_i_36\(3 downto 0),
      \pwm_out[8]_INST_0_i_38_0\(3 downto 0) => \pwm_out[8]_INST_0_i_38\(3 downto 0),
      \pwm_out[8]_INST_0_i_78_0\(1 downto 0) => \pwm_out[8]_INST_0_i_78\(1 downto 0),
      \pwm_out[8]_INST_0_i_78_1\(1 downto 0) => \pwm_out[8]_INST_0_i_78_0\(1 downto 0),
      \pwm_out[8]_INST_0_i_7_0\(3 downto 0) => \pwm_out[8]_INST_0_i_7\(3 downto 0),
      \pwm_out[8]_INST_0_i_81_0\(3 downto 0) => \pwm_out[8]_INST_0_i_81\(3 downto 0),
      \pwm_out[8]_INST_0_i_9_0\(3 downto 0) => \pwm_out[8]_INST_0_i_9\(3 downto 0)
    );
\gen_pwm[9].pwm_inst\: entity work.sodar19_pwm_top_0_1_pwm_generator_17
     port map (
      O(3 downto 0) => p_0_in_7(3 downto 0),
      O16(28 downto 0) => O16(28 downto 0),
      clk => clk,
      \counter_reg[11]_0\(3 downto 0) => p_0_in_7(11 downto 8),
      \counter_reg[15]_0\(3 downto 0) => p_0_in_7(15 downto 12),
      \counter_reg[19]_0\(3 downto 0) => p_0_in_7(19 downto 16),
      \counter_reg[23]_0\(3 downto 0) => p_0_in_7(23 downto 20),
      \counter_reg[27]_0\(3 downto 0) => p_0_in_7(27 downto 24),
      \counter_reg[29]_0\(2 downto 0) => p_0_in_7(30 downto 28),
      \counter_reg[7]_0\(3 downto 0) => p_0_in_7(7 downto 4),
      duty_cycle(31 downto 0) => duty_cycle(31 downto 0),
      minusOp_24(30 downto 0) => minusOp_24(30 downto 0),
      period(27 downto 0) => period(27 downto 0),
      phase(1 downto 0) => phase(1 downto 0),
      pwm_out(0) => pwm_out(9),
      \pwm_out[9]_INST_0_i_7_0\(0) => \pwm_out[9]_INST_0_i_7\(0),
      \pwm_out[9]_INST_0_i_7_1\(3 downto 0) => \pwm_out[9]_INST_0_i_7_0\(3 downto 0),
      \pwm_out[9]_INST_0_i_82_0\(1 downto 0) => \pwm_out[9]_INST_0_i_82\(1 downto 0),
      \pwm_out[9]_INST_0_i_82_1\(1 downto 0) => \pwm_out[9]_INST_0_i_82_0\(1 downto 0),
      \pwm_out[9]_INST_0_i_8_0\(27 downto 0) => \pwm_out[9]_INST_0_i_8\(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sodar19_pwm_top_0_1 is
  port (
    clk : in STD_LOGIC;
    duty_cycle : in STD_LOGIC_VECTOR ( 31 downto 0 );
    period : in STD_LOGIC_VECTOR ( 31 downto 0 );
    phase : in STD_LOGIC_VECTOR ( 31 downto 0 );
    pwm_out : out STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of sodar19_pwm_top_0_1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of sodar19_pwm_top_0_1 : entity is "sodar19_pwm_top_0_1,pwm_top,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of sodar19_pwm_top_0_1 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of sodar19_pwm_top_0_1 : entity is "module_ref";
  attribute x_core_info : string;
  attribute x_core_info of sodar19_pwm_top_0_1 : entity is "pwm_top,Vivado 2019.1";
end sodar19_pwm_top_0_1;

architecture STRUCTURE of sodar19_pwm_top_0_1 is
  signal compute_phase : STD_LOGIC_VECTOR ( 30 downto 4 );
  signal \counter[0]_i_36__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_36__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_36__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_36__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_36__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_36__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_36__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_36__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_36__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_36__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_36__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_36__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_36__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_36__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_36__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_36__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_36__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_36__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_37__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_37__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_37__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_37__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_37__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_37__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_37__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_37__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_37__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_37__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_37__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_37__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_37__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_37__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_37__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_37__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_37__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_37_n_0\ : STD_LOGIC;
  signal \counter[0]_i_38__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_38__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_38__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_38__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_38__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_38__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_38__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_38__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_38__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_38__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_38__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_38__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_38__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_38__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_38__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_38__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_38__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_38_n_0\ : STD_LOGIC;
  signal \counter[0]_i_39__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_39__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_39__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_39__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_39__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_39__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_39__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_39__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_39__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_39__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_39__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_39__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_39__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_39__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_39__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_39__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_39__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_39_n_0\ : STD_LOGIC;
  signal \counter[0]_i_40__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_40__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_40__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_40__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_40__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_40__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_40__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_40__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_40__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_40__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_40__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_40__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_40__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_40__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_40__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_40__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_40__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_40_n_0\ : STD_LOGIC;
  signal \counter[0]_i_41__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_41__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_41__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_41__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_41__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_41__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_41__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_41__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_41__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_41__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_41__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_41__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_41__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_41__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_41__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_41__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_41__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_41_n_0\ : STD_LOGIC;
  signal \counter[0]_i_42__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_42__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_42__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_42__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_42__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_42__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_42__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_42__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_42__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_42__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_42__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_42__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_42__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_42__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_42__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_42__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_42__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_42_n_0\ : STD_LOGIC;
  signal \counter[0]_i_43__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_43__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_43__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_43__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_43__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_43__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_43__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_43__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_43__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_43__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_43__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_43__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_43__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_43__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_43__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_43__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_43__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_43_n_0\ : STD_LOGIC;
  signal \counter[0]_i_44__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_44__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_44__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_44__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_44__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_44__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_44__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_44__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_44__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_44__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_44__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_44__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_44__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_44__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_44__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_44__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_44__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_44_n_0\ : STD_LOGIC;
  signal \counter[0]_i_45__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_45__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_45__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_45__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_45__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_45__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_45__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_45__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_45__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_45__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_45__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_45__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_45__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_45__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_45__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_45__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_45__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_45_n_0\ : STD_LOGIC;
  signal \counter[0]_i_46__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_46__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_46__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_46__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_46__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_46__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_46__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_46__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_46__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_46__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_46__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_46__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_46__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_46__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_46__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_46__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_46__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_46_n_0\ : STD_LOGIC;
  signal \counter[0]_i_57__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_57__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_57__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_57__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_57__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_57__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_57__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_57__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_57__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_57__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_57__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_57__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_57__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_57__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_57__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_57__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_57__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_57_n_0\ : STD_LOGIC;
  signal \counter[0]_i_58__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_58__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_58__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_58__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_58__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_58__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_58__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_58__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_58__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_58__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_58__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_58__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_58__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_58__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_58__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_58__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_58__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_58_n_0\ : STD_LOGIC;
  signal \counter[0]_i_59__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_59__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_59__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_59__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_59__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_59__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_59__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_59__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_59__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_59__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_59__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_59__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_59__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_59__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_59__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_59__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_59__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_59_n_0\ : STD_LOGIC;
  signal \counter[0]_i_60__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_60__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_60__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_60__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_60__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_60__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_60__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_60__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_60__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_60__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_60__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_60__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_60__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_60__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_60__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_60__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_60__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_60_n_0\ : STD_LOGIC;
  signal \counter[0]_i_61__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_61__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_61__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_61__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_61__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_61__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_61__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_61__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_61__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_61__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_61__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_61__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_61__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_61__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_61__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_61__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_61__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_61_n_0\ : STD_LOGIC;
  signal \counter[0]_i_62__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_62__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_62__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_62__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_62__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_62__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_62__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_62__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_62__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_62__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_62__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_62__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_62__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_62__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_62__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_62__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_62__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_62_n_0\ : STD_LOGIC;
  signal \counter[0]_i_63__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_63__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_63__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_63__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_63__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_63__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_63__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_63__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_63__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_63__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_63__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_63__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_63__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_63__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_63__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_63__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_63__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_63_n_0\ : STD_LOGIC;
  signal \counter[0]_i_64__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_64__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_64__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_64__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_64__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_64__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_64__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_64__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_64__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_64__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_64__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_64__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_64__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_64__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_64__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_64__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_64__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_64_n_0\ : STD_LOGIC;
  signal \counter[0]_i_66__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_66__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_66__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_66__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_66__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_66__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_66__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_66__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_66__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_66__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_66__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_66__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_66__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_66__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_66__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_66__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_66__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_66_n_0\ : STD_LOGIC;
  signal \counter[0]_i_67__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_67__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_67__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_67__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_67__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_67__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_67__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_67__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_67__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_67__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_67__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_67__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_67__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_67__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_67__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_67__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_67__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_67_n_0\ : STD_LOGIC;
  signal \counter[0]_i_68__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_68__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_68__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_68__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_68__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_68__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_68__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_68__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_68__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_68__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_68__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_68__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_68__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_68__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_68__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_68__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_68__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_68_n_0\ : STD_LOGIC;
  signal \counter[0]_i_69__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_69__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_69__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_69__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_69__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_69__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_69__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_69__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_69__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_69__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_69__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_69__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_69__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_69__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_69__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_69__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_69__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_69_n_0\ : STD_LOGIC;
  signal \counter[0]_i_70__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_70__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_70__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_70__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_70__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_70__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_70__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_70__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_70__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_70__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_70__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_70__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_70__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_70__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_70__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_70__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_70__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_70_n_0\ : STD_LOGIC;
  signal \counter[0]_i_71__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_71__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_71__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_71__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_71__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_71__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_71__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_71__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_71__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_71__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_71__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_71__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_71__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_71__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_71__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_71__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_71__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_71_n_0\ : STD_LOGIC;
  signal \counter[0]_i_72__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_72__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_72__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_72__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_72__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_72__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_72__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_72__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_72__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_72__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_72__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_72__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_72__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_72__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_72__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_72__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_72__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_72_n_0\ : STD_LOGIC;
  signal \counter[0]_i_73__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_73__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_73__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_73__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_73__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_73__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_73__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_73__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_73__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_73__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_73__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_73__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_73__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_73__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_73__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_73__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_73__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_73_n_0\ : STD_LOGIC;
  signal \counter[0]_i_74__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_74__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_74__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_74__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_74__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_74__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_74__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_74__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_74__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_74__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_74__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_74__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_74__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_74__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_74__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_74__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_74__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_74_n_0\ : STD_LOGIC;
  signal \counter[0]_i_75__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_75__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_75__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_75__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_75__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_75__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_75__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_75__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_75__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_75__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_75__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_75__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_75__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_75__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_75__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_75__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_75__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_75_n_0\ : STD_LOGIC;
  signal \counter[0]_i_76__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_76__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_76__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_76__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_76__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_76__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_76__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_76__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_76__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_76__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_76__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_76__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_76__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_76__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_76__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_76__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_76__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_76_n_0\ : STD_LOGIC;
  signal \counter[0]_i_77__10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_77__11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_77__12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_77__13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_77__14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_77__15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_77__16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_77__17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_77__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_77__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_77__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_77__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_77__5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_77__6_n_0\ : STD_LOGIC;
  signal \counter[0]_i_77__7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_77__8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_77__9_n_0\ : STD_LOGIC;
  signal \counter[0]_i_77_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_22__0_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_22__0_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_22__10_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_22__10_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_22__11_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_22__11_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_22__12_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_22__12_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_22__13_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_22__13_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_22__14_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_22__14_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_22__15_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_22__15_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_22__16_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_22__16_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_22__17_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_22__17_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_22__1_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_22__1_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_22__2_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_22__2_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_22__3_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_22__3_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_22__4_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_22__4_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_22__5_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_22__5_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_22__6_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_22__6_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_22__7_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_22__7_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_22__8_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_22__8_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_22__9_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_22__9_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__0_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__0_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__0_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__0_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__10_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__10_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__10_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__10_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__11_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__11_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__11_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__11_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__12_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__12_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__12_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__12_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__13_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__13_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__13_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__13_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__14_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__14_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__14_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__14_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__15_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__15_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__15_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__15_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__16_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__16_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__16_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__16_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__17_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__17_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__17_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__17_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__1_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__1_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__1_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__1_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__2_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__2_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__2_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__2_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__3_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__3_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__3_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__3_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__4_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__4_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__4_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__4_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__5_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__5_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__5_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__5_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__6_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__6_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__6_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__6_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__7_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__7_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__7_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__7_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__8_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__8_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__8_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__8_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__9_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__9_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__9_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_23__9_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__0_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__0_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__0_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__0_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__10_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__10_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__10_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__10_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__11_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__11_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__11_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__11_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__12_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__12_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__12_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__12_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__13_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__13_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__13_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__13_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__14_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__14_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__14_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__14_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__15_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__15_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__15_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__15_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__16_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__16_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__16_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__16_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__17_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__17_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__17_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__17_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__1_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__1_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__1_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__1_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__2_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__2_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__2_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__2_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__3_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__3_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__3_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__3_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__4_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__4_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__4_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__4_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__5_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__5_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__5_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__5_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__6_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__6_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__6_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__6_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__7_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__7_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__7_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__7_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__8_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__8_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__8_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__8_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__9_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__9_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__9_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_24__9_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__0_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__0_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__0_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__0_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__10_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__10_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__10_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__10_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__11_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__11_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__11_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__11_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__12_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__12_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__12_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__12_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__13_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__13_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__13_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__13_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__14_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__14_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__14_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__14_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__15_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__15_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__15_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__15_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__16_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__16_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__16_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__16_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__17_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__17_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__17_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__17_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__1_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__1_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__1_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__1_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__2_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__2_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__2_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__2_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__3_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__3_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__3_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__3_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__4_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__4_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__4_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__4_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__5_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__5_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__5_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__5_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__6_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__6_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__6_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__6_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__7_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__7_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__7_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__7_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__8_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__8_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__8_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__8_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__9_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__9_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__9_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_34__9_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__0_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__0_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__0_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__0_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__10_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__10_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__10_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__10_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__11_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__11_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__11_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__11_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__12_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__12_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__12_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__12_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__13_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__13_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__13_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__13_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__14_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__14_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__14_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__14_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__15_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__15_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__15_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__15_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__16_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__16_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__16_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__16_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__17_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__17_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__17_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__17_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__1_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__1_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__1_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__1_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__2_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__2_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__2_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__2_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__3_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__3_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__3_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__3_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__4_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__4_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__4_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__4_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__5_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__5_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__5_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__5_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__6_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__6_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__6_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__6_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__7_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__7_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__7_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__7_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__8_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__8_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__8_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__8_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__9_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__9_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__9_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_35__9_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__0_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__0_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__0_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__0_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__10_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__10_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__10_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__10_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__11_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__11_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__11_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__11_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__12_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__12_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__12_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__12_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__13_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__13_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__13_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__13_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__14_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__14_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__14_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__14_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__15_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__15_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__15_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__15_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__16_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__16_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__16_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__16_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__17_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__17_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__17_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__17_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__1_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__1_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__1_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__1_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__2_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__2_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__2_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__2_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__3_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__3_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__3_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__3_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__4_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__4_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__4_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__4_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__5_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__5_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__5_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__5_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__6_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__6_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__6_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__6_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__7_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__7_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__7_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__7_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__8_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__8_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__8_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__8_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__9_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__9_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__9_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_55__9_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__0_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__0_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__0_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__0_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__10_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__10_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__10_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__10_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__11_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__11_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__11_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__11_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__12_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__12_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__12_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__12_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__13_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__13_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__13_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__13_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__14_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__14_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__14_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__14_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__15_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__15_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__15_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__15_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__16_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__16_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__16_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__16_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__17_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__17_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__17_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__17_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__1_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__1_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__1_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__1_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__2_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__2_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__2_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__2_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__3_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__3_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__3_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__3_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__4_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__4_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__4_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__4_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__5_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__5_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__5_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__5_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__6_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__6_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__6_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__6_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__7_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__7_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__7_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__7_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__8_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__8_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__8_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__8_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__9_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__9_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__9_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_56__9_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__0_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__0_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__0_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__0_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__10_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__10_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__10_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__10_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__11_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__11_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__11_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__11_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__12_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__12_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__12_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__12_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__13_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__13_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__13_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__13_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__14_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__14_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__14_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__14_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__15_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__15_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__15_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__15_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__16_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__16_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__16_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__16_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__17_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__17_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__17_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__17_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__1_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__1_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__1_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__1_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__2_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__2_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__2_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__2_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__3_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__3_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__3_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__3_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__4_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__4_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__4_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__4_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__5_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__5_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__5_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__5_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__6_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__6_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__6_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__6_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__7_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__7_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__7_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__7_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__8_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__8_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__8_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__8_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__9_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__9_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__9_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_65__9_n_3\ : STD_LOGIC;
  signal \gen_pwm[10].pwm_inst/minusOp\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \gen_pwm[10].pwm_inst/p_0_in\ : STD_LOGIC_VECTOR ( 30 downto 2 );
  signal \gen_pwm[11].pwm_inst/effective_value0\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \gen_pwm[11].pwm_inst/minusOp\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \gen_pwm[11].pwm_inst/p_0_in\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \gen_pwm[12].pwm_inst/minusOp\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \gen_pwm[12].pwm_inst/p_0_in\ : STD_LOGIC_VECTOR ( 30 downto 3 );
  signal \gen_pwm[13].pwm_inst/effective_value0\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \gen_pwm[13].pwm_inst/minusOp\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \gen_pwm[13].pwm_inst/p_0_in\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \gen_pwm[14].pwm_inst/minusOp\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \gen_pwm[14].pwm_inst/p_0_in\ : STD_LOGIC_VECTOR ( 30 downto 2 );
  signal \gen_pwm[15].pwm_inst/effective_value0\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \gen_pwm[15].pwm_inst/minusOp\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \gen_pwm[15].pwm_inst/p_0_in\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \gen_pwm[16].pwm_inst/minusOp\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \gen_pwm[16].pwm_inst/p_0_in\ : STD_LOGIC_VECTOR ( 30 downto 5 );
  signal \gen_pwm[17].pwm_inst/effective_value0\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \gen_pwm[17].pwm_inst/minusOp\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \gen_pwm[17].pwm_inst/p_0_in\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \gen_pwm[18].pwm_inst/minusOp\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \gen_pwm[18].pwm_inst/p_0_in\ : STD_LOGIC_VECTOR ( 30 downto 2 );
  signal \gen_pwm[1].pwm_inst/effective_value0\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \gen_pwm[1].pwm_inst/minusOp\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \gen_pwm[1].pwm_inst/p_0_in\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \gen_pwm[2].pwm_inst/minusOp\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \gen_pwm[2].pwm_inst/p_0_in\ : STD_LOGIC_VECTOR ( 30 downto 2 );
  signal \gen_pwm[3].pwm_inst/effective_value0\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \gen_pwm[3].pwm_inst/minusOp\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \gen_pwm[3].pwm_inst/p_0_in\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \gen_pwm[4].pwm_inst/minusOp\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \gen_pwm[4].pwm_inst/p_0_in\ : STD_LOGIC_VECTOR ( 30 downto 3 );
  signal \gen_pwm[5].pwm_inst/effective_value0\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \gen_pwm[5].pwm_inst/minusOp\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \gen_pwm[5].pwm_inst/p_0_in\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \gen_pwm[6].pwm_inst/minusOp\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \gen_pwm[6].pwm_inst/p_0_in\ : STD_LOGIC_VECTOR ( 30 downto 2 );
  signal \gen_pwm[7].pwm_inst/effective_value0\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \gen_pwm[7].pwm_inst/minusOp\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \gen_pwm[7].pwm_inst/p_0_in\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \gen_pwm[8].pwm_inst/minusOp\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \gen_pwm[8].pwm_inst/p_0_in\ : STD_LOGIC_VECTOR ( 30 downto 4 );
  signal \gen_pwm[9].pwm_inst/effective_value0\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \gen_pwm[9].pwm_inst/minusOp\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \gen_pwm[9].pwm_inst/p_0_in\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \pwm_out[0]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_107_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_115_n_7\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_116_n_1\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_116_n_2\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_116_n_3\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_116_n_4\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_116_n_5\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_116_n_6\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_116_n_7\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_126_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_126_n_1\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_126_n_2\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_126_n_3\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_126_n_4\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_126_n_5\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_126_n_6\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_126_n_7\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_127_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_127_n_1\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_127_n_2\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_127_n_3\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_127_n_4\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_127_n_5\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_127_n_6\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_127_n_7\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_141_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_142_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_147_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_148_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_149_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_150_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_155_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_155_n_1\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_155_n_2\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_155_n_3\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_155_n_4\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_155_n_5\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_155_n_6\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_155_n_7\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_156_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_156_n_1\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_156_n_2\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_156_n_3\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_156_n_4\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_156_n_5\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_156_n_6\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_156_n_7\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_157_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_158_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_159_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_160_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_161_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_171_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_172_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_173_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_174_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_175_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_176_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_177_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_178_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_179_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_180_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_181_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_182_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_188_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_189_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_192_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_192_n_1\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_192_n_2\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_192_n_3\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_192_n_4\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_192_n_5\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_192_n_6\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_192_n_7\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_193_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_193_n_1\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_193_n_2\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_193_n_3\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_193_n_4\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_193_n_5\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_193_n_6\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_194_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_195_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_196_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_197_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_198_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_199_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_200_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_201_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_210_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_210_n_1\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_210_n_2\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_210_n_3\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_210_n_4\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_210_n_5\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_210_n_6\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_210_n_7\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_211_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_212_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_213_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_214_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_215_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_216_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_217_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_218_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_219_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_220_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \pwm_out[10]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_107_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_111_n_7\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_112_n_1\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_112_n_2\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_112_n_3\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_112_n_4\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_112_n_5\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_112_n_6\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_112_n_7\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_122_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_122_n_1\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_122_n_2\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_122_n_3\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_122_n_4\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_122_n_5\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_122_n_6\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_122_n_7\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_124_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_124_n_1\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_124_n_2\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_124_n_3\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_128_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_128_n_1\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_128_n_2\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_128_n_3\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_141_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_142_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_147_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_148_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_149_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_150_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_151_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_151_n_1\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_151_n_2\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_151_n_3\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_151_n_4\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_151_n_5\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_151_n_6\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_151_n_7\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_152_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_152_n_1\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_152_n_2\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_152_n_3\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_152_n_4\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_152_n_5\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_152_n_6\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_152_n_7\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_153_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_154_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_155_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_156_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_157_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_167_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_168_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_169_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_170_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_175_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_176_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_177_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_178_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_183_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_184_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_185_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_186_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_187_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_187_n_1\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_187_n_2\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_187_n_3\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_187_n_4\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_187_n_5\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_187_n_6\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_187_n_7\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_188_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_188_n_1\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_188_n_2\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_188_n_3\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_188_n_4\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_188_n_5\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_188_n_6\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_188_n_7\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_189_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_190_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_191_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_192_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_193_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_194_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_195_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_196_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_197_n_2\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_197_n_3\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_197_n_5\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_197_n_6\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_197_n_7\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_198_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_198_n_1\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_198_n_2\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_198_n_3\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_198_n_4\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_198_n_5\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_198_n_6\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_198_n_7\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_207_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_207_n_1\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_207_n_2\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_207_n_3\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_207_n_4\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_207_n_5\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_207_n_6\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_207_n_7\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_208_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_208_n_1\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_208_n_2\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_208_n_3\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_208_n_4\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_208_n_5\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_208_n_6\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_208_n_7\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_209_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_209_n_1\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_209_n_2\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_209_n_3\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_209_n_4\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_209_n_5\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_209_n_6\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_210_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_211_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_212_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_213_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_214_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_215_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_216_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_217_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_218_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_218_n_1\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_218_n_2\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_218_n_3\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_218_n_4\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_218_n_5\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_218_n_6\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_218_n_7\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_219_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_219_n_1\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_219_n_2\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_219_n_3\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_219_n_4\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_219_n_5\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_219_n_6\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_219_n_7\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_220_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_221_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_222_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_223_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_224_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_225_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_226_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_227_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_228_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_229_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_230_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_231_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_232_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_233_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_234_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_235_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_236_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_237_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_237_n_1\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_237_n_2\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_237_n_3\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_237_n_4\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_237_n_5\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_237_n_6\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_237_n_7\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_238_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_238_n_1\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_238_n_2\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_238_n_3\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_238_n_4\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_238_n_5\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_238_n_6\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_238_n_7\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_239_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_240_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_241_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_242_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_243_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_244_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_245_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_246_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_247_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_248_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_249_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_24_n_1\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_24_n_2\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_24_n_3\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_250_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_251_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_252_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_253_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_254_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_40_n_1\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_40_n_2\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_40_n_3\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_44_n_1\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_44_n_2\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_44_n_3\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_84_n_1\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_84_n_2\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_84_n_3\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_88_n_0\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_88_n_1\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_88_n_2\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_88_n_3\ : STD_LOGIC;
  signal \pwm_out[11]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_107_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_114_n_7\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_124_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_124_n_1\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_124_n_2\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_124_n_3\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_124_n_4\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_124_n_5\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_124_n_6\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_124_n_7\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_125_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_125_n_1\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_125_n_2\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_125_n_3\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_125_n_4\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_125_n_5\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_125_n_6\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_125_n_7\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_137_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_145_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_146_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_147_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_148_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_153_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_153_n_1\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_153_n_2\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_153_n_3\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_153_n_4\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_153_n_5\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_153_n_6\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_153_n_7\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_154_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_154_n_1\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_154_n_2\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_154_n_3\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_154_n_4\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_154_n_5\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_154_n_6\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_154_n_7\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_155_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_165_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_166_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_167_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_168_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_169_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_170_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_171_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_172_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_173_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_174_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_175_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_176_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_182_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_186_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_186_n_1\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_186_n_2\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_186_n_3\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_186_n_4\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_186_n_5\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_186_n_6\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_186_n_7\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_187_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_187_n_1\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_187_n_2\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_187_n_3\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_187_n_4\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_187_n_5\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_187_n_6\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_187_n_7\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_188_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_189_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_190_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_191_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_192_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_193_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_194_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_195_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_204_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_204_n_1\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_204_n_2\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_204_n_3\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_204_n_4\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_204_n_5\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_204_n_6\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_205_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_206_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_207_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_208_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_209_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_210_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_211_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_212_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_213_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_214_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_215_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \pwm_out[12]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_107_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_111_n_7\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_112_n_1\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_112_n_2\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_112_n_3\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_112_n_4\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_112_n_5\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_112_n_6\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_112_n_7\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_122_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_122_n_1\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_122_n_2\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_122_n_3\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_122_n_4\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_122_n_5\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_122_n_6\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_122_n_7\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_124_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_124_n_1\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_124_n_2\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_124_n_3\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_128_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_128_n_1\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_128_n_2\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_128_n_3\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_141_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_142_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_147_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_148_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_149_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_150_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_151_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_151_n_1\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_151_n_2\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_151_n_3\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_151_n_4\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_151_n_5\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_151_n_6\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_151_n_7\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_152_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_152_n_1\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_152_n_2\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_152_n_3\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_152_n_4\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_152_n_5\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_152_n_6\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_152_n_7\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_153_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_154_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_155_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_156_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_157_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_167_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_168_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_169_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_170_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_175_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_176_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_177_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_178_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_183_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_184_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_185_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_186_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_187_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_187_n_1\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_187_n_2\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_187_n_3\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_187_n_4\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_187_n_5\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_187_n_6\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_187_n_7\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_188_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_188_n_1\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_188_n_2\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_188_n_3\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_188_n_4\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_188_n_5\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_188_n_6\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_188_n_7\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_189_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_190_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_191_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_192_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_193_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_194_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_195_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_196_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_197_n_3\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_197_n_6\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_197_n_7\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_198_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_198_n_1\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_198_n_2\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_198_n_3\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_198_n_4\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_198_n_5\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_198_n_6\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_198_n_7\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_207_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_207_n_1\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_207_n_2\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_207_n_3\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_207_n_4\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_207_n_5\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_207_n_6\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_207_n_7\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_208_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_208_n_1\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_208_n_2\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_208_n_3\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_208_n_4\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_208_n_5\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_208_n_6\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_208_n_7\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_209_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_210_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_211_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_212_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_213_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_214_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_215_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_216_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_217_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_217_n_1\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_217_n_2\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_217_n_3\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_217_n_4\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_217_n_5\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_217_n_6\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_217_n_7\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_218_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_218_n_1\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_218_n_2\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_218_n_3\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_218_n_4\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_218_n_5\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_218_n_6\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_218_n_7\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_219_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_220_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_221_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_222_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_223_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_224_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_225_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_226_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_227_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_228_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_229_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_230_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_231_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_232_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_232_n_1\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_232_n_2\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_232_n_3\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_232_n_4\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_232_n_5\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_232_n_6\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_233_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_233_n_1\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_233_n_2\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_233_n_3\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_233_n_4\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_233_n_5\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_233_n_6\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_233_n_7\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_234_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_234_n_1\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_234_n_2\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_234_n_3\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_234_n_4\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_234_n_5\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_234_n_6\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_234_n_7\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_235_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_236_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_237_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_238_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_239_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_240_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_241_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_242_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_243_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_244_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_245_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_246_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_247_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_248_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_249_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_24_n_1\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_24_n_2\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_24_n_3\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_250_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_251_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_252_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_253_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_40_n_1\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_40_n_2\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_40_n_3\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_44_n_1\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_44_n_2\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_44_n_3\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_84_n_1\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_84_n_2\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_84_n_3\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_88_n_0\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_88_n_1\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_88_n_2\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_88_n_3\ : STD_LOGIC;
  signal \pwm_out[13]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_107_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_115_n_7\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_116_n_1\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_116_n_2\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_116_n_3\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_116_n_4\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_116_n_5\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_116_n_6\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_116_n_7\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_126_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_126_n_1\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_126_n_2\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_126_n_3\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_126_n_4\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_126_n_5\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_126_n_6\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_126_n_7\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_127_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_127_n_1\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_127_n_2\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_127_n_3\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_127_n_4\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_127_n_5\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_127_n_6\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_127_n_7\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_141_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_142_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_147_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_148_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_149_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_150_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_155_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_155_n_1\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_155_n_2\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_155_n_3\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_155_n_4\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_155_n_5\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_155_n_6\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_155_n_7\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_156_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_156_n_1\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_156_n_2\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_156_n_3\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_156_n_4\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_156_n_5\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_156_n_6\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_156_n_7\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_157_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_158_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_159_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_160_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_161_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_171_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_172_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_173_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_174_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_175_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_176_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_177_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_178_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_179_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_180_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_181_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_182_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_188_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_189_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_192_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_192_n_1\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_192_n_2\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_192_n_3\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_192_n_4\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_192_n_5\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_192_n_6\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_192_n_7\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_193_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_193_n_1\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_193_n_2\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_193_n_3\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_193_n_4\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_193_n_5\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_193_n_6\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_193_n_7\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_194_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_195_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_196_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_197_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_198_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_199_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_200_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_201_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_202_n_3\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_202_n_6\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_202_n_7\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_203_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_203_n_1\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_203_n_2\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_203_n_3\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_203_n_4\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_203_n_5\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_203_n_6\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_203_n_7\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_212_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_212_n_1\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_212_n_2\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_212_n_3\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_212_n_4\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_212_n_5\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_212_n_6\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_212_n_7\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_213_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_213_n_1\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_213_n_2\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_213_n_3\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_213_n_4\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_213_n_5\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_213_n_6\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_213_n_7\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_214_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_215_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_216_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_217_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_218_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_219_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_220_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_221_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_221_n_1\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_221_n_2\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_221_n_3\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_221_n_4\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_221_n_5\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_221_n_6\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_222_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_222_n_1\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_222_n_2\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_222_n_3\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_222_n_4\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_222_n_5\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_222_n_6\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_222_n_7\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_223_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_223_n_1\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_223_n_2\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_223_n_3\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_223_n_4\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_223_n_5\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_223_n_6\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_223_n_7\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_224_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_225_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_226_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_227_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_228_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_229_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_230_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_231_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_232_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_233_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_234_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_235_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_236_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_237_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_238_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_238_n_1\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_238_n_2\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_238_n_3\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_238_n_4\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_238_n_5\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_238_n_6\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_238_n_7\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_239_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_240_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_241_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_242_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_243_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_244_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_245_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_246_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_247_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_248_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_249_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_250_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_251_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_252_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_253_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \pwm_out[14]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_107_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_111_n_7\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_112_n_1\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_112_n_2\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_112_n_3\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_112_n_4\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_112_n_5\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_112_n_6\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_112_n_7\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_122_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_122_n_1\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_122_n_2\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_122_n_3\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_122_n_4\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_122_n_5\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_122_n_6\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_122_n_7\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_124_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_124_n_1\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_124_n_2\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_124_n_3\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_128_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_128_n_1\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_128_n_2\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_128_n_3\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_141_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_142_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_147_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_148_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_149_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_150_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_151_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_151_n_1\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_151_n_2\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_151_n_3\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_151_n_4\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_151_n_5\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_151_n_6\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_151_n_7\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_152_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_152_n_1\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_152_n_2\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_152_n_3\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_152_n_4\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_152_n_5\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_152_n_6\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_152_n_7\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_153_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_154_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_155_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_156_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_157_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_167_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_168_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_169_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_170_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_175_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_176_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_177_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_178_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_183_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_184_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_185_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_186_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_187_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_187_n_1\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_187_n_2\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_187_n_3\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_187_n_4\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_187_n_5\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_187_n_6\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_187_n_7\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_188_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_188_n_1\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_188_n_2\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_188_n_3\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_188_n_4\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_188_n_5\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_188_n_6\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_188_n_7\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_189_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_190_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_191_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_192_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_193_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_194_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_195_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_196_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_197_n_2\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_197_n_3\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_197_n_5\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_197_n_6\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_197_n_7\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_198_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_198_n_1\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_198_n_2\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_198_n_3\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_198_n_4\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_198_n_5\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_198_n_6\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_198_n_7\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_207_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_207_n_1\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_207_n_2\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_207_n_3\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_207_n_4\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_207_n_5\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_207_n_6\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_207_n_7\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_208_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_208_n_1\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_208_n_2\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_208_n_3\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_208_n_4\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_208_n_5\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_208_n_6\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_208_n_7\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_209_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_209_n_1\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_209_n_2\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_209_n_3\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_209_n_4\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_209_n_5\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_209_n_6\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_210_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_211_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_212_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_213_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_214_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_215_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_216_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_217_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_218_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_218_n_1\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_218_n_2\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_218_n_3\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_218_n_4\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_218_n_5\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_218_n_6\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_218_n_7\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_219_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_219_n_1\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_219_n_2\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_219_n_3\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_219_n_4\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_219_n_5\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_219_n_6\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_219_n_7\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_220_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_221_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_222_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_223_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_224_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_225_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_226_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_227_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_228_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_229_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_230_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_231_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_232_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_233_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_234_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_235_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_236_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_237_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_237_n_1\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_237_n_2\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_237_n_3\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_237_n_4\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_237_n_5\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_237_n_6\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_237_n_7\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_238_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_238_n_1\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_238_n_2\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_238_n_3\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_238_n_4\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_238_n_5\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_238_n_6\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_238_n_7\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_239_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_240_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_241_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_242_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_243_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_244_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_245_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_246_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_247_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_248_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_249_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_24_n_1\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_24_n_2\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_24_n_3\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_250_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_251_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_252_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_253_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_254_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_40_n_1\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_40_n_2\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_40_n_3\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_44_n_1\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_44_n_2\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_44_n_3\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_84_n_1\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_84_n_2\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_84_n_3\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_88_n_0\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_88_n_1\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_88_n_2\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_88_n_3\ : STD_LOGIC;
  signal \pwm_out[15]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_107_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_137_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_143_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_144_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_145_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_146_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_161_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_162_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_163_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \pwm_out[16]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_107_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_111_n_2\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_111_n_3\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_111_n_5\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_111_n_6\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_111_n_7\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_121_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_121_n_1\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_121_n_2\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_121_n_3\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_121_n_4\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_121_n_5\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_121_n_6\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_121_n_7\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_123_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_123_n_1\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_123_n_2\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_123_n_3\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_127_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_127_n_1\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_127_n_2\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_127_n_3\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_141_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_146_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_147_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_148_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_149_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_150_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_150_n_1\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_150_n_2\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_150_n_3\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_150_n_4\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_150_n_5\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_150_n_6\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_150_n_7\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_151_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_151_n_1\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_151_n_2\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_151_n_3\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_151_n_4\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_151_n_5\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_151_n_6\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_151_n_7\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_152_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_153_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_154_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_155_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_156_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_166_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_167_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_168_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_169_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_170_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_171_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_172_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_173_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_178_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_179_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_180_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_181_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_186_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_187_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_188_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_189_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_190_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_190_n_1\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_190_n_2\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_190_n_3\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_190_n_4\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_190_n_5\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_190_n_6\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_190_n_7\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_191_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_191_n_1\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_191_n_2\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_191_n_3\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_191_n_4\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_191_n_5\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_191_n_6\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_191_n_7\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_192_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_193_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_194_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_195_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_196_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_197_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_198_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_199_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_200_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_201_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_202_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_203_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_204_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_205_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_206_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_207_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_208_n_2\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_208_n_3\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_208_n_5\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_208_n_6\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_208_n_7\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_209_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_209_n_1\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_209_n_2\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_209_n_3\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_209_n_4\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_209_n_5\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_209_n_6\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_209_n_7\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_218_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_218_n_1\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_218_n_2\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_218_n_3\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_218_n_4\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_218_n_5\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_218_n_6\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_218_n_7\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_219_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_219_n_1\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_219_n_2\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_219_n_3\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_219_n_4\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_219_n_5\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_219_n_6\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_220_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_221_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_222_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_223_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_224_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_225_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_226_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_227_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_228_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_229_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_230_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_231_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_232_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_233_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_234_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_235_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_236_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_236_n_1\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_236_n_2\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_236_n_3\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_236_n_4\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_236_n_5\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_236_n_6\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_236_n_7\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_237_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_237_n_1\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_237_n_2\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_237_n_3\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_237_n_4\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_237_n_5\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_237_n_6\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_237_n_7\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_238_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_239_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_240_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_241_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_242_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_243_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_244_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_245_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_246_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_247_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_248_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_249_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_24_n_1\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_24_n_2\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_24_n_3\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_250_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_250_n_1\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_250_n_2\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_250_n_3\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_250_n_4\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_250_n_5\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_250_n_6\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_251_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_252_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_253_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_254_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_255_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_255_n_1\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_255_n_2\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_255_n_3\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_255_n_4\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_255_n_5\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_255_n_6\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_255_n_7\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_256_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_257_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_258_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_259_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_260_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_261_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_262_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_263_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_264_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_265_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_266_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_267_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_268_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_269_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_270_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_40_n_1\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_40_n_2\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_40_n_3\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_44_n_1\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_44_n_2\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_44_n_3\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_84_n_1\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_84_n_2\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_84_n_3\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_88_n_0\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_88_n_1\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_88_n_2\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_88_n_3\ : STD_LOGIC;
  signal \pwm_out[17]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_107_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_115_n_2\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_115_n_3\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_125_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_125_n_1\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_125_n_2\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_125_n_3\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_126_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_126_n_1\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_126_n_2\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_126_n_3\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_141_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_146_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_147_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_148_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_149_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_154_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_154_n_1\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_154_n_2\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_154_n_3\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_155_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_155_n_1\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_155_n_2\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_155_n_3\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_156_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_157_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_158_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_159_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_160_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_170_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_171_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_172_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_173_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_174_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_175_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_176_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_177_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_178_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_179_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_180_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_181_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_182_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_183_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_184_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_185_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_186_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_187_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_188_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_189_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_195_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_196_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_199_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_199_n_1\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_199_n_2\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_199_n_3\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_200_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_200_n_1\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_200_n_2\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_200_n_3\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_201_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_202_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_203_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_204_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_205_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_206_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_207_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_208_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_209_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_210_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_211_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_212_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_213_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_214_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_215_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_216_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_217_n_2\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_217_n_3\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_217_n_5\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_217_n_6\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_217_n_7\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_218_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_218_n_1\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_218_n_2\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_218_n_3\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_218_n_4\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_218_n_5\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_218_n_6\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_218_n_7\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_227_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_227_n_1\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_227_n_2\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_227_n_3\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_227_n_4\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_227_n_5\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_227_n_6\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_227_n_7\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_228_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_228_n_1\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_228_n_2\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_228_n_3\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_228_n_4\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_228_n_5\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_228_n_6\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_228_n_7\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_229_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_229_n_1\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_229_n_2\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_229_n_3\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_229_n_4\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_229_n_5\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_229_n_6\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_229_n_7\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_230_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_231_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_232_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_233_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_234_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_235_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_236_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_237_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_238_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_239_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_239_n_1\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_239_n_2\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_239_n_3\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_239_n_4\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_239_n_5\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_239_n_6\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_240_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_241_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_242_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_244_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_244_n_1\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_244_n_2\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_244_n_3\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_244_n_4\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_244_n_5\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_244_n_6\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_244_n_7\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_245_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_245_n_1\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_245_n_2\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_245_n_3\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_245_n_4\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_245_n_5\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_245_n_6\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_245_n_7\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_246_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_247_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_248_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_249_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_250_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_251_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_252_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_253_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_254_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_255_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_256_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_257_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_258_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_259_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_260_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_261_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_262_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_263_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_264_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_265_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_266_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_267_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_268_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_269_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_270_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_271_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_272_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_273_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_274_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \pwm_out[18]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_107_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_121_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_121_n_1\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_121_n_2\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_121_n_3\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_125_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_125_n_1\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_125_n_2\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_125_n_3\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_137_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_144_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_145_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_146_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_147_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_161_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_162_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_163_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_164_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_169_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_170_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_171_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_172_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_24_n_1\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_24_n_2\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_24_n_3\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_40_n_1\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_40_n_2\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_40_n_3\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_44_n_1\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_44_n_2\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_44_n_3\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_84_n_1\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_84_n_2\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_84_n_3\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_88_n_0\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_88_n_1\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_88_n_2\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_88_n_3\ : STD_LOGIC;
  signal \pwm_out[1]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_107_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_137_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_143_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_144_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_145_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_146_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_160_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_161_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_162_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_163_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_169_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_170_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \pwm_out[2]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_107_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_111_n_2\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_111_n_3\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_111_n_5\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_111_n_6\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_111_n_7\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_121_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_121_n_1\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_121_n_2\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_121_n_3\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_121_n_4\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_121_n_5\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_121_n_6\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_121_n_7\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_123_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_123_n_1\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_123_n_2\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_123_n_3\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_127_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_127_n_1\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_127_n_2\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_127_n_3\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_141_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_146_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_147_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_148_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_149_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_150_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_150_n_1\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_150_n_2\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_150_n_3\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_150_n_4\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_150_n_5\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_150_n_6\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_150_n_7\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_151_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_151_n_1\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_151_n_2\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_151_n_3\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_151_n_4\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_151_n_5\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_151_n_6\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_151_n_7\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_152_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_153_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_154_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_164_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_165_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_166_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_167_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_172_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_173_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_174_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_175_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_180_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_181_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_182_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_183_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_184_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_184_n_1\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_184_n_2\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_184_n_3\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_184_n_4\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_184_n_5\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_184_n_6\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_184_n_7\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_185_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_185_n_1\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_185_n_2\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_185_n_3\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_185_n_4\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_185_n_5\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_185_n_6\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_185_n_7\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_186_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_187_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_188_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_189_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_190_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_191_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_192_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_193_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_202_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_202_n_1\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_202_n_2\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_202_n_3\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_202_n_4\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_202_n_5\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_202_n_6\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_202_n_7\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_203_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_204_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_205_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_206_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_207_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_208_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_209_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_210_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_211_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_212_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_213_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_214_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_24_n_1\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_24_n_2\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_24_n_3\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_40_n_1\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_40_n_2\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_40_n_3\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_44_n_1\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_44_n_2\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_44_n_3\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_84_n_1\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_84_n_2\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_84_n_3\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_88_n_0\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_88_n_1\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_88_n_2\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_88_n_3\ : STD_LOGIC;
  signal \pwm_out[3]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_107_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_134_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_137_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_142_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_143_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_144_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_145_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_159_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_160_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_161_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_162_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_168_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \pwm_out[4]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_107_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_111_n_3\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_111_n_6\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_111_n_7\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_112_n_1\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_112_n_2\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_112_n_3\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_112_n_4\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_112_n_5\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_112_n_6\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_112_n_7\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_122_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_122_n_1\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_122_n_2\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_122_n_3\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_122_n_4\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_122_n_5\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_122_n_6\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_122_n_7\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_124_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_124_n_1\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_124_n_2\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_124_n_3\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_128_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_128_n_1\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_128_n_2\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_128_n_3\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_141_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_142_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_147_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_148_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_149_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_150_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_151_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_151_n_1\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_151_n_2\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_151_n_3\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_151_n_4\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_151_n_5\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_151_n_6\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_151_n_7\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_152_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_152_n_1\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_152_n_2\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_152_n_3\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_152_n_4\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_152_n_5\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_152_n_6\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_152_n_7\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_153_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_154_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_155_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_156_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_157_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_158_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_168_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_169_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_170_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_171_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_176_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_177_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_178_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_179_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_184_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_185_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_186_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_187_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_188_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_188_n_1\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_188_n_2\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_188_n_3\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_188_n_4\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_188_n_5\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_188_n_6\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_188_n_7\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_189_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_189_n_1\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_189_n_2\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_189_n_3\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_189_n_4\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_189_n_5\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_189_n_6\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_189_n_7\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_190_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_191_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_192_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_193_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_194_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_195_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_196_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_197_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_206_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_207_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_208_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_209_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_210_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_211_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_212_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_213_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_24_n_1\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_24_n_2\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_24_n_3\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_40_n_1\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_40_n_2\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_40_n_3\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_44_n_1\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_44_n_2\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_44_n_3\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_84_n_1\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_84_n_2\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_84_n_3\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_88_n_0\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_88_n_1\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_88_n_2\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_88_n_3\ : STD_LOGIC;
  signal \pwm_out[5]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_107_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_115_n_3\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_115_n_6\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_115_n_7\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_125_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_125_n_1\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_125_n_2\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_125_n_3\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_125_n_4\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_125_n_5\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_125_n_6\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_125_n_7\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_126_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_126_n_1\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_126_n_2\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_126_n_3\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_126_n_4\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_126_n_5\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_126_n_6\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_126_n_7\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_141_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_146_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_147_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_148_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_149_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_154_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_154_n_1\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_154_n_2\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_154_n_3\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_154_n_4\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_154_n_5\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_154_n_6\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_154_n_7\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_155_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_155_n_1\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_155_n_2\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_155_n_3\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_155_n_4\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_155_n_5\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_155_n_6\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_155_n_7\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_156_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_157_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_167_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_168_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_169_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_170_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_171_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_172_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_173_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_174_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_175_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_176_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_177_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_178_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_184_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_185_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_188_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_188_n_1\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_188_n_2\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_188_n_3\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_188_n_4\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_188_n_5\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_188_n_6\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_188_n_7\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_189_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_189_n_1\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_189_n_2\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_189_n_3\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_189_n_4\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_189_n_5\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_189_n_6\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_189_n_7\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_190_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_191_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_192_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_193_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_194_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_195_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_196_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_197_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_206_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_206_n_1\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_206_n_2\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_206_n_3\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_206_n_4\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_206_n_5\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_206_n_6\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_207_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_208_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_209_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_210_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_211_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_212_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_213_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_214_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_215_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_216_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_217_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \pwm_out[6]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_107_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_111_n_2\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_111_n_3\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_111_n_5\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_111_n_6\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_111_n_7\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_121_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_121_n_1\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_121_n_2\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_121_n_3\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_121_n_4\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_121_n_5\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_121_n_6\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_121_n_7\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_123_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_123_n_1\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_123_n_2\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_123_n_3\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_127_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_127_n_1\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_127_n_2\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_127_n_3\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_141_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_146_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_147_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_148_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_149_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_150_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_150_n_1\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_150_n_2\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_150_n_3\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_150_n_4\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_150_n_5\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_150_n_6\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_150_n_7\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_151_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_151_n_1\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_151_n_2\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_151_n_3\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_151_n_4\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_151_n_5\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_151_n_6\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_151_n_7\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_152_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_153_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_154_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_164_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_165_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_166_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_167_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_172_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_173_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_174_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_175_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_180_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_181_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_182_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_183_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_184_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_184_n_1\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_184_n_2\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_184_n_3\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_184_n_4\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_184_n_5\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_184_n_6\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_184_n_7\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_185_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_185_n_1\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_185_n_2\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_185_n_3\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_185_n_4\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_185_n_5\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_185_n_6\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_185_n_7\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_186_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_187_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_188_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_189_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_190_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_191_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_192_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_193_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_202_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_202_n_1\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_202_n_2\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_202_n_3\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_202_n_4\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_202_n_5\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_202_n_6\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_202_n_7\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_203_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_203_n_1\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_203_n_2\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_203_n_3\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_203_n_4\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_203_n_5\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_203_n_6\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_204_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_205_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_206_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_207_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_208_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_209_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_210_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_211_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_212_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_213_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_214_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_215_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_216_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_217_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_218_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_24_n_1\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_24_n_2\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_24_n_3\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_40_n_1\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_40_n_2\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_40_n_3\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_44_n_1\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_44_n_2\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_44_n_3\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_84_n_1\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_84_n_2\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_84_n_3\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_88_n_0\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_88_n_1\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_88_n_2\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_88_n_3\ : STD_LOGIC;
  signal \pwm_out[7]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_111_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_137_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_144_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_145_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_146_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_147_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_161_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_162_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_163_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_164_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \pwm_out[8]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_107_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_111_n_7\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_112_n_1\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_112_n_2\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_112_n_3\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_112_n_4\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_112_n_5\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_112_n_6\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_112_n_7\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_122_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_122_n_1\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_122_n_2\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_122_n_3\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_122_n_4\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_122_n_5\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_122_n_6\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_122_n_7\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_124_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_124_n_1\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_124_n_2\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_124_n_3\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_128_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_128_n_1\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_128_n_2\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_128_n_3\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_141_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_142_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_147_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_148_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_149_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_150_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_151_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_151_n_1\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_151_n_2\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_151_n_3\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_151_n_4\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_151_n_5\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_151_n_6\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_151_n_7\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_152_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_152_n_1\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_152_n_2\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_152_n_3\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_152_n_4\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_152_n_5\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_152_n_6\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_152_n_7\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_153_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_154_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_155_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_156_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_157_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_167_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_168_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_169_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_170_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_175_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_176_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_177_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_178_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_183_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_184_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_185_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_186_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_187_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_187_n_1\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_187_n_2\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_187_n_3\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_187_n_4\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_187_n_5\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_187_n_6\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_187_n_7\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_188_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_188_n_1\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_188_n_2\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_188_n_3\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_188_n_4\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_188_n_5\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_188_n_6\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_188_n_7\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_189_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_190_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_191_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_192_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_193_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_194_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_195_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_196_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_205_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_205_n_1\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_205_n_2\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_205_n_3\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_205_n_4\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_205_n_5\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_205_n_6\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_205_n_7\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_206_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_207_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_208_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_209_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_210_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_211_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_212_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_213_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_214_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_215_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_216_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_24_n_1\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_24_n_2\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_24_n_3\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_40_n_1\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_40_n_2\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_40_n_3\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_44_n_1\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_44_n_2\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_44_n_3\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_84_n_1\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_84_n_2\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_84_n_3\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_88_n_0\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_88_n_1\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_88_n_2\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_88_n_3\ : STD_LOGIC;
  signal \pwm_out[9]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \NLW_counter_reg[0]_i_22__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter_reg[0]_i_22__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_reg[0]_i_22__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter_reg[0]_i_22__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_reg[0]_i_22__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter_reg[0]_i_22__10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_reg[0]_i_22__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter_reg[0]_i_22__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_reg[0]_i_22__12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter_reg[0]_i_22__12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_reg[0]_i_22__13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter_reg[0]_i_22__13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_reg[0]_i_22__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter_reg[0]_i_22__14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_reg[0]_i_22__15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter_reg[0]_i_22__15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_reg[0]_i_22__16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter_reg[0]_i_22__16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_reg[0]_i_22__17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter_reg[0]_i_22__17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_reg[0]_i_22__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter_reg[0]_i_22__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_reg[0]_i_22__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter_reg[0]_i_22__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_reg[0]_i_22__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter_reg[0]_i_22__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_reg[0]_i_22__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter_reg[0]_i_22__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_reg[0]_i_22__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter_reg[0]_i_22__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_reg[0]_i_22__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter_reg[0]_i_22__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_reg[0]_i_22__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter_reg[0]_i_22__8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_reg[0]_i_22__9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter_reg[0]_i_22__9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[10]_INST_0_i_115_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[10]_INST_0_i_115_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_pwm_out[10]_INST_0_i_193_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_pwm_out[11]_INST_0_i_111_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[11]_INST_0_i_111_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_pwm_out[11]_INST_0_i_197_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pwm_out[11]_INST_0_i_197_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[11]_INST_0_i_209_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_pwm_out[12]_INST_0_i_114_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[12]_INST_0_i_114_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_pwm_out[12]_INST_0_i_204_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_pwm_out[13]_INST_0_i_111_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[13]_INST_0_i_111_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_pwm_out[13]_INST_0_i_197_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_pwm_out[13]_INST_0_i_197_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pwm_out[13]_INST_0_i_232_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_pwm_out[14]_INST_0_i_115_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[14]_INST_0_i_115_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_pwm_out[14]_INST_0_i_202_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_pwm_out[14]_INST_0_i_202_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pwm_out[14]_INST_0_i_221_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_pwm_out[15]_INST_0_i_111_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[15]_INST_0_i_111_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_pwm_out[15]_INST_0_i_197_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pwm_out[15]_INST_0_i_197_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[15]_INST_0_i_209_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_pwm_out[17]_INST_0_i_111_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pwm_out[17]_INST_0_i_111_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[17]_INST_0_i_208_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pwm_out[17]_INST_0_i_208_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[17]_INST_0_i_219_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_pwm_out[17]_INST_0_i_250_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_pwm_out[18]_INST_0_i_115_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pwm_out[18]_INST_0_i_115_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[18]_INST_0_i_200_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_pwm_out[18]_INST_0_i_217_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pwm_out[18]_INST_0_i_217_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[18]_INST_0_i_239_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_pwm_out[3]_INST_0_i_111_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pwm_out[3]_INST_0_i_111_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[5]_INST_0_i_111_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_pwm_out[5]_INST_0_i_111_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pwm_out[6]_INST_0_i_115_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_pwm_out[6]_INST_0_i_115_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pwm_out[6]_INST_0_i_206_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_pwm_out[7]_INST_0_i_111_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pwm_out[7]_INST_0_i_111_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwm_out[7]_INST_0_i_203_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_pwm_out[9]_INST_0_i_111_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_out[9]_INST_0_i_111_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute x_interface_info : string;
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME clk, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN sodar19_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
begin
U0: entity work.sodar19_pwm_top_0_1_pwm_top
     port map (
      CO(0) => \pwm_out[1]_INST_0_i_24_n_0\,
      DI(1) => \pwm_out[1]_INST_0_i_59_n_0\,
      DI(0) => \pwm_out[1]_INST_0_i_60_n_0\,
      O(0) => \pwm_out[18]_INST_0_i_229_n_7\,
      O13(28) => \pwm_out[5]_INST_0_i_111_n_6\,
      O13(27) => \pwm_out[5]_INST_0_i_111_n_7\,
      O13(26) => \pwm_out[5]_INST_0_i_112_n_4\,
      O13(25) => \pwm_out[5]_INST_0_i_112_n_5\,
      O13(24) => \pwm_out[5]_INST_0_i_112_n_6\,
      O13(23) => \pwm_out[5]_INST_0_i_112_n_7\,
      O13(22) => \pwm_out[5]_INST_0_i_122_n_4\,
      O13(21) => \pwm_out[5]_INST_0_i_122_n_5\,
      O13(20) => \pwm_out[5]_INST_0_i_122_n_6\,
      O13(19) => \pwm_out[5]_INST_0_i_122_n_7\,
      O13(18) => \pwm_out[5]_INST_0_i_151_n_4\,
      O13(17) => \pwm_out[5]_INST_0_i_151_n_5\,
      O13(16) => \pwm_out[5]_INST_0_i_151_n_6\,
      O13(15) => \pwm_out[5]_INST_0_i_151_n_7\,
      O13(14) => \pwm_out[5]_INST_0_i_152_n_4\,
      O13(13) => \pwm_out[5]_INST_0_i_152_n_5\,
      O13(12) => \pwm_out[5]_INST_0_i_152_n_6\,
      O13(11) => \pwm_out[5]_INST_0_i_152_n_7\,
      O13(10) => \pwm_out[5]_INST_0_i_188_n_4\,
      O13(9) => \pwm_out[5]_INST_0_i_188_n_5\,
      O13(8) => \pwm_out[5]_INST_0_i_188_n_6\,
      O13(7) => \pwm_out[5]_INST_0_i_188_n_7\,
      O13(6) => \pwm_out[5]_INST_0_i_189_n_4\,
      O13(5) => \pwm_out[5]_INST_0_i_189_n_5\,
      O13(4) => \pwm_out[5]_INST_0_i_189_n_6\,
      O13(3) => \pwm_out[5]_INST_0_i_189_n_7\,
      O13(2) => \pwm_out[10]_INST_0_i_210_n_4\,
      O13(1) => \pwm_out[10]_INST_0_i_210_n_5\,
      O13(0) => \pwm_out[10]_INST_0_i_210_n_6\,
      O14(28) => \pwm_out[6]_INST_0_i_115_n_6\,
      O14(27) => \pwm_out[6]_INST_0_i_115_n_7\,
      O14(26) => \pwm_out[6]_INST_0_i_125_n_4\,
      O14(25) => \pwm_out[6]_INST_0_i_125_n_5\,
      O14(24) => \pwm_out[6]_INST_0_i_125_n_6\,
      O14(23) => \pwm_out[6]_INST_0_i_125_n_7\,
      O14(22) => \pwm_out[6]_INST_0_i_126_n_4\,
      O14(21) => \pwm_out[6]_INST_0_i_126_n_5\,
      O14(20) => \pwm_out[6]_INST_0_i_126_n_6\,
      O14(19) => \pwm_out[6]_INST_0_i_126_n_7\,
      O14(18) => \pwm_out[6]_INST_0_i_154_n_4\,
      O14(17) => \pwm_out[6]_INST_0_i_154_n_5\,
      O14(16) => \pwm_out[6]_INST_0_i_154_n_6\,
      O14(15) => \pwm_out[6]_INST_0_i_154_n_7\,
      O14(14) => \pwm_out[6]_INST_0_i_155_n_4\,
      O14(13) => \pwm_out[6]_INST_0_i_155_n_5\,
      O14(12) => \pwm_out[6]_INST_0_i_155_n_6\,
      O14(11) => \pwm_out[6]_INST_0_i_155_n_7\,
      O14(10) => \pwm_out[6]_INST_0_i_188_n_4\,
      O14(9) => \pwm_out[6]_INST_0_i_188_n_5\,
      O14(8) => \pwm_out[6]_INST_0_i_188_n_6\,
      O14(7) => \pwm_out[6]_INST_0_i_188_n_7\,
      O14(6) => \pwm_out[6]_INST_0_i_189_n_4\,
      O14(5) => \pwm_out[6]_INST_0_i_189_n_5\,
      O14(4) => \pwm_out[6]_INST_0_i_189_n_6\,
      O14(3) => \pwm_out[6]_INST_0_i_189_n_7\,
      O14(2) => \pwm_out[6]_INST_0_i_206_n_4\,
      O14(1) => \pwm_out[6]_INST_0_i_206_n_5\,
      O14(0) => \pwm_out[6]_INST_0_i_206_n_6\,
      O15(29) => \pwm_out[7]_INST_0_i_111_n_5\,
      O15(28) => \pwm_out[7]_INST_0_i_111_n_6\,
      O15(27) => \pwm_out[7]_INST_0_i_111_n_7\,
      O15(26) => \pwm_out[7]_INST_0_i_121_n_4\,
      O15(25) => \pwm_out[7]_INST_0_i_121_n_5\,
      O15(24) => \pwm_out[7]_INST_0_i_121_n_6\,
      O15(23) => \pwm_out[7]_INST_0_i_121_n_7\,
      O15(22) => \pwm_out[7]_INST_0_i_150_n_4\,
      O15(21) => \pwm_out[7]_INST_0_i_150_n_5\,
      O15(20) => \pwm_out[7]_INST_0_i_150_n_6\,
      O15(19) => \pwm_out[7]_INST_0_i_150_n_7\,
      O15(18) => \pwm_out[7]_INST_0_i_151_n_4\,
      O15(17) => \pwm_out[7]_INST_0_i_151_n_5\,
      O15(16) => \pwm_out[7]_INST_0_i_151_n_6\,
      O15(15) => \pwm_out[7]_INST_0_i_151_n_7\,
      O15(14) => \pwm_out[7]_INST_0_i_184_n_4\,
      O15(13) => \pwm_out[7]_INST_0_i_184_n_5\,
      O15(12) => \pwm_out[7]_INST_0_i_184_n_6\,
      O15(11) => \pwm_out[7]_INST_0_i_184_n_7\,
      O15(10) => \pwm_out[7]_INST_0_i_185_n_4\,
      O15(9) => \pwm_out[7]_INST_0_i_185_n_5\,
      O15(8) => \pwm_out[7]_INST_0_i_185_n_6\,
      O15(7) => \pwm_out[7]_INST_0_i_185_n_7\,
      O15(6) => \pwm_out[7]_INST_0_i_202_n_4\,
      O15(5) => \pwm_out[7]_INST_0_i_202_n_5\,
      O15(4) => \pwm_out[7]_INST_0_i_202_n_6\,
      O15(3) => \pwm_out[7]_INST_0_i_202_n_7\,
      O15(2) => \pwm_out[7]_INST_0_i_203_n_4\,
      O15(1) => \pwm_out[7]_INST_0_i_203_n_5\,
      O15(0) => \pwm_out[7]_INST_0_i_203_n_6\,
      O16(28) => \pwm_out[9]_INST_0_i_111_n_7\,
      O16(27) => \pwm_out[9]_INST_0_i_112_n_4\,
      O16(26) => \pwm_out[9]_INST_0_i_112_n_5\,
      O16(25) => \pwm_out[9]_INST_0_i_112_n_6\,
      O16(24) => \pwm_out[9]_INST_0_i_112_n_7\,
      O16(23) => \pwm_out[9]_INST_0_i_122_n_4\,
      O16(22) => \pwm_out[9]_INST_0_i_122_n_5\,
      O16(21) => \pwm_out[9]_INST_0_i_122_n_6\,
      O16(20) => \pwm_out[9]_INST_0_i_122_n_7\,
      O16(19) => \pwm_out[9]_INST_0_i_151_n_4\,
      O16(18) => \pwm_out[9]_INST_0_i_151_n_5\,
      O16(17) => \pwm_out[9]_INST_0_i_151_n_6\,
      O16(16) => \pwm_out[9]_INST_0_i_151_n_7\,
      O16(15) => \pwm_out[9]_INST_0_i_152_n_4\,
      O16(14) => \pwm_out[9]_INST_0_i_152_n_5\,
      O16(13) => \pwm_out[9]_INST_0_i_152_n_6\,
      O16(12) => \pwm_out[9]_INST_0_i_152_n_7\,
      O16(11) => \pwm_out[9]_INST_0_i_187_n_4\,
      O16(10) => \pwm_out[9]_INST_0_i_187_n_5\,
      O16(9) => \pwm_out[9]_INST_0_i_187_n_6\,
      O16(8) => \pwm_out[9]_INST_0_i_187_n_7\,
      O16(7) => \pwm_out[9]_INST_0_i_188_n_4\,
      O16(6) => \pwm_out[9]_INST_0_i_188_n_5\,
      O16(5) => \pwm_out[9]_INST_0_i_188_n_6\,
      O16(4) => \pwm_out[9]_INST_0_i_188_n_7\,
      O16(3) => \pwm_out[9]_INST_0_i_205_n_4\,
      O16(2) => \pwm_out[9]_INST_0_i_205_n_5\,
      O16(1) => \pwm_out[9]_INST_0_i_205_n_6\,
      O16(0) => \pwm_out[9]_INST_0_i_205_n_7\,
      O17(28) => \pwm_out[10]_INST_0_i_115_n_7\,
      O17(27) => \pwm_out[10]_INST_0_i_116_n_4\,
      O17(26) => \pwm_out[10]_INST_0_i_116_n_5\,
      O17(25) => \pwm_out[10]_INST_0_i_116_n_6\,
      O17(24) => \pwm_out[10]_INST_0_i_116_n_7\,
      O17(23) => \pwm_out[10]_INST_0_i_126_n_4\,
      O17(22) => \pwm_out[10]_INST_0_i_126_n_5\,
      O17(21) => \pwm_out[10]_INST_0_i_126_n_6\,
      O17(20) => \pwm_out[10]_INST_0_i_126_n_7\,
      O17(19) => \pwm_out[10]_INST_0_i_127_n_4\,
      O17(18) => \pwm_out[10]_INST_0_i_127_n_5\,
      O17(17) => \pwm_out[10]_INST_0_i_127_n_6\,
      O17(16) => \pwm_out[10]_INST_0_i_127_n_7\,
      O17(15) => \pwm_out[10]_INST_0_i_155_n_4\,
      O17(14) => \pwm_out[10]_INST_0_i_155_n_5\,
      O17(13) => \pwm_out[10]_INST_0_i_155_n_6\,
      O17(12) => \pwm_out[10]_INST_0_i_155_n_7\,
      O17(11) => \pwm_out[10]_INST_0_i_156_n_4\,
      O17(10) => \pwm_out[10]_INST_0_i_156_n_5\,
      O17(9) => \pwm_out[10]_INST_0_i_156_n_6\,
      O17(8) => \pwm_out[10]_INST_0_i_156_n_7\,
      O17(7) => \pwm_out[10]_INST_0_i_192_n_4\,
      O17(6) => \pwm_out[10]_INST_0_i_192_n_5\,
      O17(5) => \pwm_out[10]_INST_0_i_192_n_6\,
      O17(4) => \pwm_out[10]_INST_0_i_192_n_7\,
      O17(3) => \pwm_out[10]_INST_0_i_193_n_4\,
      O17(2) => \pwm_out[10]_INST_0_i_193_n_5\,
      O17(1) => \pwm_out[10]_INST_0_i_193_n_6\,
      O17(0) => \pwm_out[10]_INST_0_i_210_n_7\,
      O18(29) => \pwm_out[11]_INST_0_i_111_n_7\,
      O18(28) => \pwm_out[11]_INST_0_i_112_n_4\,
      O18(27) => \pwm_out[11]_INST_0_i_112_n_5\,
      O18(26) => \pwm_out[11]_INST_0_i_112_n_6\,
      O18(25) => \pwm_out[11]_INST_0_i_112_n_7\,
      O18(24) => \pwm_out[11]_INST_0_i_122_n_4\,
      O18(23) => \pwm_out[11]_INST_0_i_122_n_5\,
      O18(22) => \pwm_out[11]_INST_0_i_122_n_6\,
      O18(21) => \pwm_out[11]_INST_0_i_122_n_7\,
      O18(20) => \pwm_out[11]_INST_0_i_151_n_4\,
      O18(19) => \pwm_out[11]_INST_0_i_151_n_5\,
      O18(18) => \pwm_out[11]_INST_0_i_151_n_6\,
      O18(17) => \pwm_out[11]_INST_0_i_151_n_7\,
      O18(16) => \pwm_out[11]_INST_0_i_152_n_4\,
      O18(15) => \pwm_out[11]_INST_0_i_152_n_5\,
      O18(14) => \pwm_out[11]_INST_0_i_152_n_6\,
      O18(13) => \pwm_out[11]_INST_0_i_152_n_7\,
      O18(12) => \pwm_out[11]_INST_0_i_187_n_4\,
      O18(11) => \pwm_out[11]_INST_0_i_187_n_5\,
      O18(10) => \pwm_out[11]_INST_0_i_187_n_6\,
      O18(9) => \pwm_out[11]_INST_0_i_187_n_7\,
      O18(8) => \pwm_out[11]_INST_0_i_188_n_4\,
      O18(7) => \pwm_out[11]_INST_0_i_188_n_5\,
      O18(6) => \pwm_out[11]_INST_0_i_188_n_6\,
      O18(5) => \pwm_out[11]_INST_0_i_188_n_7\,
      O18(4) => \pwm_out[11]_INST_0_i_208_n_4\,
      O18(3) => \pwm_out[11]_INST_0_i_208_n_5\,
      O18(2) => \pwm_out[11]_INST_0_i_208_n_6\,
      O18(1) => \pwm_out[11]_INST_0_i_208_n_7\,
      O18(0) => \pwm_out[11]_INST_0_i_209_n_6\,
      O19(27) => \pwm_out[12]_INST_0_i_114_n_7\,
      O19(26) => \pwm_out[12]_INST_0_i_124_n_4\,
      O19(25) => \pwm_out[12]_INST_0_i_124_n_5\,
      O19(24) => \pwm_out[12]_INST_0_i_124_n_6\,
      O19(23) => \pwm_out[12]_INST_0_i_124_n_7\,
      O19(22) => \pwm_out[12]_INST_0_i_125_n_4\,
      O19(21) => \pwm_out[12]_INST_0_i_125_n_5\,
      O19(20) => \pwm_out[12]_INST_0_i_125_n_6\,
      O19(19) => \pwm_out[12]_INST_0_i_125_n_7\,
      O19(18) => \pwm_out[12]_INST_0_i_153_n_4\,
      O19(17) => \pwm_out[12]_INST_0_i_153_n_5\,
      O19(16) => \pwm_out[12]_INST_0_i_153_n_6\,
      O19(15) => \pwm_out[12]_INST_0_i_153_n_7\,
      O19(14) => \pwm_out[12]_INST_0_i_154_n_4\,
      O19(13) => \pwm_out[12]_INST_0_i_154_n_5\,
      O19(12) => \pwm_out[12]_INST_0_i_154_n_6\,
      O19(11) => \pwm_out[12]_INST_0_i_154_n_7\,
      O19(10) => \pwm_out[12]_INST_0_i_186_n_4\,
      O19(9) => \pwm_out[12]_INST_0_i_186_n_5\,
      O19(8) => \pwm_out[12]_INST_0_i_186_n_6\,
      O19(7) => \pwm_out[12]_INST_0_i_186_n_7\,
      O19(6) => \pwm_out[12]_INST_0_i_187_n_4\,
      O19(5) => \pwm_out[12]_INST_0_i_187_n_5\,
      O19(4) => \pwm_out[12]_INST_0_i_187_n_6\,
      O19(3) => \pwm_out[12]_INST_0_i_187_n_7\,
      O19(2) => \pwm_out[12]_INST_0_i_204_n_4\,
      O19(1) => \pwm_out[12]_INST_0_i_204_n_5\,
      O19(0) => \pwm_out[12]_INST_0_i_204_n_6\,
      O20(28) => \pwm_out[13]_INST_0_i_111_n_7\,
      O20(27) => \pwm_out[13]_INST_0_i_112_n_4\,
      O20(26) => \pwm_out[13]_INST_0_i_112_n_5\,
      O20(25) => \pwm_out[13]_INST_0_i_112_n_6\,
      O20(24) => \pwm_out[13]_INST_0_i_112_n_7\,
      O20(23) => \pwm_out[13]_INST_0_i_122_n_4\,
      O20(22) => \pwm_out[13]_INST_0_i_122_n_5\,
      O20(21) => \pwm_out[13]_INST_0_i_122_n_6\,
      O20(20) => \pwm_out[13]_INST_0_i_122_n_7\,
      O20(19) => \pwm_out[13]_INST_0_i_151_n_4\,
      O20(18) => \pwm_out[13]_INST_0_i_151_n_5\,
      O20(17) => \pwm_out[13]_INST_0_i_151_n_6\,
      O20(16) => \pwm_out[13]_INST_0_i_151_n_7\,
      O20(15) => \pwm_out[13]_INST_0_i_152_n_4\,
      O20(14) => \pwm_out[13]_INST_0_i_152_n_5\,
      O20(13) => \pwm_out[13]_INST_0_i_152_n_6\,
      O20(12) => \pwm_out[13]_INST_0_i_152_n_7\,
      O20(11) => \pwm_out[13]_INST_0_i_187_n_4\,
      O20(10) => \pwm_out[13]_INST_0_i_187_n_5\,
      O20(9) => \pwm_out[13]_INST_0_i_187_n_6\,
      O20(8) => \pwm_out[13]_INST_0_i_187_n_7\,
      O20(7) => \pwm_out[13]_INST_0_i_188_n_4\,
      O20(6) => \pwm_out[13]_INST_0_i_188_n_5\,
      O20(5) => \pwm_out[13]_INST_0_i_188_n_6\,
      O20(4) => \pwm_out[13]_INST_0_i_188_n_7\,
      O20(3) => \pwm_out[13]_INST_0_i_208_n_4\,
      O20(2) => \pwm_out[13]_INST_0_i_208_n_5\,
      O20(1) => \pwm_out[13]_INST_0_i_208_n_6\,
      O20(0) => \pwm_out[13]_INST_0_i_208_n_7\,
      O21(28) => \pwm_out[14]_INST_0_i_115_n_7\,
      O21(27) => \pwm_out[14]_INST_0_i_116_n_4\,
      O21(26) => \pwm_out[14]_INST_0_i_116_n_5\,
      O21(25) => \pwm_out[14]_INST_0_i_116_n_6\,
      O21(24) => \pwm_out[14]_INST_0_i_116_n_7\,
      O21(23) => \pwm_out[14]_INST_0_i_126_n_4\,
      O21(22) => \pwm_out[14]_INST_0_i_126_n_5\,
      O21(21) => \pwm_out[14]_INST_0_i_126_n_6\,
      O21(20) => \pwm_out[14]_INST_0_i_126_n_7\,
      O21(19) => \pwm_out[14]_INST_0_i_127_n_4\,
      O21(18) => \pwm_out[14]_INST_0_i_127_n_5\,
      O21(17) => \pwm_out[14]_INST_0_i_127_n_6\,
      O21(16) => \pwm_out[14]_INST_0_i_127_n_7\,
      O21(15) => \pwm_out[14]_INST_0_i_155_n_4\,
      O21(14) => \pwm_out[14]_INST_0_i_155_n_5\,
      O21(13) => \pwm_out[14]_INST_0_i_155_n_6\,
      O21(12) => \pwm_out[14]_INST_0_i_155_n_7\,
      O21(11) => \pwm_out[14]_INST_0_i_156_n_4\,
      O21(10) => \pwm_out[14]_INST_0_i_156_n_5\,
      O21(9) => \pwm_out[14]_INST_0_i_156_n_6\,
      O21(8) => \pwm_out[14]_INST_0_i_156_n_7\,
      O21(7) => \pwm_out[14]_INST_0_i_192_n_4\,
      O21(6) => \pwm_out[14]_INST_0_i_192_n_5\,
      O21(5) => \pwm_out[14]_INST_0_i_192_n_6\,
      O21(4) => \pwm_out[14]_INST_0_i_192_n_7\,
      O21(3) => \pwm_out[14]_INST_0_i_193_n_4\,
      O21(2) => \pwm_out[14]_INST_0_i_193_n_5\,
      O21(1) => \pwm_out[14]_INST_0_i_193_n_6\,
      O21(0) => \pwm_out[14]_INST_0_i_193_n_7\,
      O22(29) => \pwm_out[15]_INST_0_i_111_n_7\,
      O22(28) => \pwm_out[15]_INST_0_i_112_n_4\,
      O22(27) => \pwm_out[15]_INST_0_i_112_n_5\,
      O22(26) => \pwm_out[15]_INST_0_i_112_n_6\,
      O22(25) => \pwm_out[15]_INST_0_i_112_n_7\,
      O22(24) => \pwm_out[15]_INST_0_i_122_n_4\,
      O22(23) => \pwm_out[15]_INST_0_i_122_n_5\,
      O22(22) => \pwm_out[15]_INST_0_i_122_n_6\,
      O22(21) => \pwm_out[15]_INST_0_i_122_n_7\,
      O22(20) => \pwm_out[15]_INST_0_i_151_n_4\,
      O22(19) => \pwm_out[15]_INST_0_i_151_n_5\,
      O22(18) => \pwm_out[15]_INST_0_i_151_n_6\,
      O22(17) => \pwm_out[15]_INST_0_i_151_n_7\,
      O22(16) => \pwm_out[15]_INST_0_i_152_n_4\,
      O22(15) => \pwm_out[15]_INST_0_i_152_n_5\,
      O22(14) => \pwm_out[15]_INST_0_i_152_n_6\,
      O22(13) => \pwm_out[15]_INST_0_i_152_n_7\,
      O22(12) => \pwm_out[15]_INST_0_i_187_n_4\,
      O22(11) => \pwm_out[15]_INST_0_i_187_n_5\,
      O22(10) => \pwm_out[15]_INST_0_i_187_n_6\,
      O22(9) => \pwm_out[15]_INST_0_i_187_n_7\,
      O22(8) => \pwm_out[15]_INST_0_i_188_n_4\,
      O22(7) => \pwm_out[15]_INST_0_i_188_n_5\,
      O22(6) => \pwm_out[15]_INST_0_i_188_n_6\,
      O22(5) => \pwm_out[15]_INST_0_i_188_n_7\,
      O22(4) => \pwm_out[15]_INST_0_i_208_n_4\,
      O22(3) => \pwm_out[15]_INST_0_i_208_n_5\,
      O22(2) => \pwm_out[15]_INST_0_i_208_n_6\,
      O22(1) => \pwm_out[15]_INST_0_i_208_n_7\,
      O22(0) => \pwm_out[15]_INST_0_i_209_n_6\,
      O23(25) => \pwm_out[17]_INST_0_i_111_n_5\,
      O23(24) => \pwm_out[17]_INST_0_i_111_n_6\,
      O23(23) => \pwm_out[17]_INST_0_i_111_n_7\,
      O23(22) => \pwm_out[17]_INST_0_i_121_n_4\,
      O23(21) => \pwm_out[17]_INST_0_i_121_n_5\,
      O23(20) => \pwm_out[17]_INST_0_i_121_n_6\,
      O23(19) => \pwm_out[17]_INST_0_i_121_n_7\,
      O23(18) => \pwm_out[17]_INST_0_i_150_n_4\,
      O23(17) => \pwm_out[17]_INST_0_i_150_n_5\,
      O23(16) => \pwm_out[17]_INST_0_i_150_n_6\,
      O23(15) => \pwm_out[17]_INST_0_i_150_n_7\,
      O23(14) => \pwm_out[17]_INST_0_i_151_n_4\,
      O23(13) => \pwm_out[17]_INST_0_i_151_n_5\,
      O23(12) => \pwm_out[17]_INST_0_i_151_n_6\,
      O23(11) => \pwm_out[17]_INST_0_i_151_n_7\,
      O23(10) => \pwm_out[17]_INST_0_i_190_n_4\,
      O23(9) => \pwm_out[17]_INST_0_i_190_n_5\,
      O23(8) => \pwm_out[17]_INST_0_i_190_n_6\,
      O23(7) => \pwm_out[17]_INST_0_i_190_n_7\,
      O23(6) => \pwm_out[17]_INST_0_i_191_n_4\,
      O23(5) => \pwm_out[17]_INST_0_i_191_n_5\,
      O23(4) => \pwm_out[17]_INST_0_i_191_n_6\,
      O23(3) => \pwm_out[17]_INST_0_i_191_n_7\,
      O23(2) => \pwm_out[17]_INST_0_i_219_n_4\,
      O23(1) => \pwm_out[17]_INST_0_i_219_n_5\,
      O23(0) => \pwm_out[17]_INST_0_i_219_n_6\,
      O24(25 downto 0) => compute_phase(30 downto 5),
      S(0) => \pwm_out[0]_INST_0_i_47_n_0\,
      clk => clk,
      compute_phase(29) => \pwm_out[3]_INST_0_i_111_n_5\,
      compute_phase(28) => \pwm_out[3]_INST_0_i_111_n_6\,
      compute_phase(27) => \pwm_out[3]_INST_0_i_111_n_7\,
      compute_phase(26) => \pwm_out[3]_INST_0_i_121_n_4\,
      compute_phase(25) => \pwm_out[3]_INST_0_i_121_n_5\,
      compute_phase(24) => \pwm_out[3]_INST_0_i_121_n_6\,
      compute_phase(23) => \pwm_out[3]_INST_0_i_121_n_7\,
      compute_phase(22) => \pwm_out[3]_INST_0_i_150_n_4\,
      compute_phase(21) => \pwm_out[3]_INST_0_i_150_n_5\,
      compute_phase(20) => \pwm_out[3]_INST_0_i_150_n_6\,
      compute_phase(19) => \pwm_out[3]_INST_0_i_150_n_7\,
      compute_phase(18) => \pwm_out[3]_INST_0_i_151_n_4\,
      compute_phase(17) => \pwm_out[3]_INST_0_i_151_n_5\,
      compute_phase(16) => \pwm_out[3]_INST_0_i_151_n_6\,
      compute_phase(15) => \pwm_out[3]_INST_0_i_151_n_7\,
      compute_phase(14) => \pwm_out[3]_INST_0_i_184_n_4\,
      compute_phase(13) => \pwm_out[3]_INST_0_i_184_n_5\,
      compute_phase(12) => \pwm_out[3]_INST_0_i_184_n_6\,
      compute_phase(11) => \pwm_out[3]_INST_0_i_184_n_7\,
      compute_phase(10) => \pwm_out[3]_INST_0_i_185_n_4\,
      compute_phase(9) => \pwm_out[3]_INST_0_i_185_n_5\,
      compute_phase(8) => \pwm_out[3]_INST_0_i_185_n_6\,
      compute_phase(7) => \pwm_out[3]_INST_0_i_185_n_7\,
      compute_phase(6) => \pwm_out[3]_INST_0_i_202_n_4\,
      compute_phase(5) => \pwm_out[3]_INST_0_i_202_n_5\,
      compute_phase(4) => \pwm_out[3]_INST_0_i_202_n_6\,
      compute_phase(3) => \pwm_out[3]_INST_0_i_202_n_7\,
      compute_phase(2) => \pwm_out[18]_INST_0_i_229_n_4\,
      compute_phase(1) => \pwm_out[18]_INST_0_i_229_n_5\,
      compute_phase(0) => \pwm_out[18]_INST_0_i_229_n_6\,
      duty_cycle(31 downto 0) => duty_cycle(31 downto 0),
      minusOp(30 downto 0) => \gen_pwm[1].pwm_inst/minusOp\(31 downto 1),
      minusOp_17(30 downto 0) => \gen_pwm[2].pwm_inst/minusOp\(31 downto 1),
      minusOp_18(30 downto 0) => \gen_pwm[3].pwm_inst/minusOp\(31 downto 1),
      minusOp_19(30 downto 0) => \gen_pwm[4].pwm_inst/minusOp\(31 downto 1),
      minusOp_20(30 downto 0) => \gen_pwm[5].pwm_inst/minusOp\(31 downto 1),
      minusOp_21(30 downto 0) => \gen_pwm[6].pwm_inst/minusOp\(31 downto 1),
      minusOp_22(30 downto 0) => \gen_pwm[7].pwm_inst/minusOp\(31 downto 1),
      minusOp_23(30 downto 0) => \gen_pwm[8].pwm_inst/minusOp\(31 downto 1),
      minusOp_24(30 downto 0) => \gen_pwm[9].pwm_inst/minusOp\(31 downto 1),
      minusOp_25(30 downto 0) => \gen_pwm[10].pwm_inst/minusOp\(31 downto 1),
      minusOp_26(30 downto 0) => \gen_pwm[11].pwm_inst/minusOp\(31 downto 1),
      minusOp_27(30 downto 0) => \gen_pwm[12].pwm_inst/minusOp\(31 downto 1),
      minusOp_28(30 downto 0) => \gen_pwm[13].pwm_inst/minusOp\(31 downto 1),
      minusOp_29(30 downto 0) => \gen_pwm[14].pwm_inst/minusOp\(31 downto 1),
      minusOp_30(30 downto 0) => \gen_pwm[15].pwm_inst/minusOp\(31 downto 1),
      minusOp_31(30 downto 0) => \gen_pwm[16].pwm_inst/minusOp\(31 downto 1),
      minusOp_32(30 downto 0) => \gen_pwm[17].pwm_inst/minusOp\(31 downto 1),
      minusOp_33(30 downto 0) => \gen_pwm[18].pwm_inst/minusOp\(31 downto 1),
      p_0_in(30 downto 0) => \gen_pwm[1].pwm_inst/p_0_in\(30 downto 0),
      p_0_in_0(28 downto 0) => \gen_pwm[2].pwm_inst/p_0_in\(30 downto 2),
      p_0_in_1(30 downto 0) => \gen_pwm[3].pwm_inst/p_0_in\(30 downto 0),
      p_0_in_10(27 downto 0) => \gen_pwm[12].pwm_inst/p_0_in\(30 downto 3),
      p_0_in_11(30 downto 0) => \gen_pwm[13].pwm_inst/p_0_in\(30 downto 0),
      p_0_in_12(28 downto 0) => \gen_pwm[14].pwm_inst/p_0_in\(30 downto 2),
      p_0_in_13(30 downto 0) => \gen_pwm[15].pwm_inst/p_0_in\(30 downto 0),
      p_0_in_14(25 downto 0) => \gen_pwm[16].pwm_inst/p_0_in\(30 downto 5),
      p_0_in_15(30 downto 0) => \gen_pwm[17].pwm_inst/p_0_in\(30 downto 0),
      p_0_in_16(28 downto 0) => \gen_pwm[18].pwm_inst/p_0_in\(30 downto 2),
      p_0_in_2(27 downto 0) => \gen_pwm[4].pwm_inst/p_0_in\(30 downto 3),
      p_0_in_3(30 downto 0) => \gen_pwm[5].pwm_inst/p_0_in\(30 downto 0),
      p_0_in_4(28 downto 0) => \gen_pwm[6].pwm_inst/p_0_in\(30 downto 2),
      p_0_in_5(30 downto 0) => \gen_pwm[7].pwm_inst/p_0_in\(30 downto 0),
      p_0_in_6(26 downto 0) => \gen_pwm[8].pwm_inst/p_0_in\(30 downto 4),
      p_0_in_7(30 downto 0) => \gen_pwm[9].pwm_inst/p_0_in\(30 downto 0),
      p_0_in_8(28 downto 0) => \gen_pwm[10].pwm_inst/p_0_in\(30 downto 2),
      p_0_in_9(30 downto 0) => \gen_pwm[11].pwm_inst/p_0_in\(30 downto 0),
      period(31 downto 0) => period(31 downto 0),
      phase(30 downto 0) => phase(30 downto 0),
      pwm_out(18 downto 0) => pwm_out(18 downto 0),
      \pwm_out[10]_INST_0_i_16\(3) => \pwm_out[10]_INST_0_i_99_n_0\,
      \pwm_out[10]_INST_0_i_16\(2) => \pwm_out[10]_INST_0_i_100_n_0\,
      \pwm_out[10]_INST_0_i_16\(1) => \pwm_out[10]_INST_0_i_101_n_0\,
      \pwm_out[10]_INST_0_i_16\(0) => \pwm_out[10]_INST_0_i_102_n_0\,
      \pwm_out[10]_INST_0_i_18\(3) => \pwm_out[10]_INST_0_i_107_n_0\,
      \pwm_out[10]_INST_0_i_18\(2) => \pwm_out[10]_INST_0_i_108_n_0\,
      \pwm_out[10]_INST_0_i_18\(1) => \pwm_out[10]_INST_0_i_109_n_0\,
      \pwm_out[10]_INST_0_i_18\(0) => \pwm_out[10]_INST_0_i_110_n_0\,
      \pwm_out[10]_INST_0_i_37\(3) => \pwm_out[10]_INST_0_i_139_n_0\,
      \pwm_out[10]_INST_0_i_37\(2) => \pwm_out[10]_INST_0_i_140_n_0\,
      \pwm_out[10]_INST_0_i_37\(1) => \pwm_out[10]_INST_0_i_141_n_0\,
      \pwm_out[10]_INST_0_i_37\(0) => \pwm_out[10]_INST_0_i_142_n_0\,
      \pwm_out[10]_INST_0_i_39\(3) => \pwm_out[10]_INST_0_i_147_n_0\,
      \pwm_out[10]_INST_0_i_39\(2) => \pwm_out[10]_INST_0_i_148_n_0\,
      \pwm_out[10]_INST_0_i_39\(1) => \pwm_out[10]_INST_0_i_149_n_0\,
      \pwm_out[10]_INST_0_i_39\(0) => \pwm_out[10]_INST_0_i_150_n_0\,
      \pwm_out[10]_INST_0_i_7\(3) => \pwm_out[10]_INST_0_i_54_n_0\,
      \pwm_out[10]_INST_0_i_7\(2) => \pwm_out[10]_INST_0_i_55_n_0\,
      \pwm_out[10]_INST_0_i_7\(1) => \pwm_out[10]_INST_0_i_56_n_0\,
      \pwm_out[10]_INST_0_i_7\(0) => \pwm_out[10]_INST_0_i_57_n_0\,
      \pwm_out[10]_INST_0_i_82\(0) => \pwm_out[10]_INST_0_i_59_n_0\,
      \pwm_out[10]_INST_0_i_82_0\(0) => \pwm_out[10]_INST_0_i_63_n_0\,
      \pwm_out[10]_INST_0_i_82_1\(1) => \pwm_out[10]_INST_0_i_188_n_0\,
      \pwm_out[10]_INST_0_i_82_1\(0) => \pwm_out[10]_INST_0_i_189_n_0\,
      \pwm_out[10]_INST_0_i_84\(3) => \pwm_out[10]_INST_0_i_179_n_0\,
      \pwm_out[10]_INST_0_i_84\(2) => \pwm_out[10]_INST_0_i_180_n_0\,
      \pwm_out[10]_INST_0_i_84\(1) => \pwm_out[10]_INST_0_i_181_n_0\,
      \pwm_out[10]_INST_0_i_84\(0) => \pwm_out[10]_INST_0_i_182_n_0\,
      \pwm_out[10]_INST_0_i_9\(3) => \pwm_out[10]_INST_0_i_71_n_0\,
      \pwm_out[10]_INST_0_i_9\(2) => \pwm_out[10]_INST_0_i_72_n_0\,
      \pwm_out[10]_INST_0_i_9\(1) => \pwm_out[10]_INST_0_i_73_n_0\,
      \pwm_out[10]_INST_0_i_9\(0) => \pwm_out[10]_INST_0_i_74_n_0\,
      \pwm_out[11]_INST_0_i_7\(0) => \pwm_out[11]_INST_0_i_24_n_0\,
      \pwm_out[11]_INST_0_i_7_0\(3) => \pwm_out[11]_INST_0_i_54_n_0\,
      \pwm_out[11]_INST_0_i_7_0\(2) => \pwm_out[11]_INST_0_i_55_n_0\,
      \pwm_out[11]_INST_0_i_7_0\(1) => \pwm_out[11]_INST_0_i_56_n_0\,
      \pwm_out[11]_INST_0_i_7_0\(0) => \pwm_out[11]_INST_0_i_57_n_0\,
      \pwm_out[11]_INST_0_i_8\(27 downto 0) => \gen_pwm[11].pwm_inst/effective_value0\(27 downto 0),
      \pwm_out[11]_INST_0_i_82\(1) => \pwm_out[11]_INST_0_i_59_n_0\,
      \pwm_out[11]_INST_0_i_82\(0) => \pwm_out[11]_INST_0_i_60_n_0\,
      \pwm_out[11]_INST_0_i_82_0\(1) => \pwm_out[11]_INST_0_i_63_n_0\,
      \pwm_out[11]_INST_0_i_82_0\(0) => \pwm_out[11]_INST_0_i_64_n_0\,
      \pwm_out[12]_INST_0_i_16\(3) => \pwm_out[12]_INST_0_i_98_n_0\,
      \pwm_out[12]_INST_0_i_16\(2) => \pwm_out[12]_INST_0_i_99_n_0\,
      \pwm_out[12]_INST_0_i_16\(1) => \pwm_out[12]_INST_0_i_100_n_0\,
      \pwm_out[12]_INST_0_i_16\(0) => \pwm_out[12]_INST_0_i_101_n_0\,
      \pwm_out[12]_INST_0_i_18\(3) => \pwm_out[12]_INST_0_i_106_n_0\,
      \pwm_out[12]_INST_0_i_18\(2) => \pwm_out[12]_INST_0_i_107_n_0\,
      \pwm_out[12]_INST_0_i_18\(1) => \pwm_out[12]_INST_0_i_108_n_0\,
      \pwm_out[12]_INST_0_i_18\(0) => \pwm_out[12]_INST_0_i_109_n_0\,
      \pwm_out[12]_INST_0_i_37\(3) => \pwm_out[12]_INST_0_i_137_n_0\,
      \pwm_out[12]_INST_0_i_37\(2) => \pwm_out[12]_INST_0_i_138_n_0\,
      \pwm_out[12]_INST_0_i_37\(1) => \pwm_out[12]_INST_0_i_139_n_0\,
      \pwm_out[12]_INST_0_i_37\(0) => \pwm_out[12]_INST_0_i_140_n_0\,
      \pwm_out[12]_INST_0_i_39\(3) => \pwm_out[12]_INST_0_i_145_n_0\,
      \pwm_out[12]_INST_0_i_39\(2) => \pwm_out[12]_INST_0_i_146_n_0\,
      \pwm_out[12]_INST_0_i_39\(1) => \pwm_out[12]_INST_0_i_147_n_0\,
      \pwm_out[12]_INST_0_i_39\(0) => \pwm_out[12]_INST_0_i_148_n_0\,
      \pwm_out[12]_INST_0_i_7\(3) => \pwm_out[12]_INST_0_i_53_n_0\,
      \pwm_out[12]_INST_0_i_7\(2) => \pwm_out[12]_INST_0_i_54_n_0\,
      \pwm_out[12]_INST_0_i_7\(1) => \pwm_out[12]_INST_0_i_55_n_0\,
      \pwm_out[12]_INST_0_i_7\(0) => \pwm_out[12]_INST_0_i_56_n_0\,
      \pwm_out[12]_INST_0_i_80\(0) => \pwm_out[12]_INST_0_i_58_n_0\,
      \pwm_out[12]_INST_0_i_80_0\(0) => \pwm_out[12]_INST_0_i_62_n_0\,
      \pwm_out[12]_INST_0_i_83\(3) => \pwm_out[12]_INST_0_i_173_n_0\,
      \pwm_out[12]_INST_0_i_83\(2) => \pwm_out[12]_INST_0_i_174_n_0\,
      \pwm_out[12]_INST_0_i_83\(1) => \pwm_out[12]_INST_0_i_175_n_0\,
      \pwm_out[12]_INST_0_i_83\(0) => \pwm_out[12]_INST_0_i_176_n_0\,
      \pwm_out[12]_INST_0_i_85\(0) => \pwm_out[12]_INST_0_i_182_n_0\,
      \pwm_out[12]_INST_0_i_9\(3) => \pwm_out[12]_INST_0_i_70_n_0\,
      \pwm_out[12]_INST_0_i_9\(2) => \pwm_out[12]_INST_0_i_71_n_0\,
      \pwm_out[12]_INST_0_i_9\(1) => \pwm_out[12]_INST_0_i_72_n_0\,
      \pwm_out[12]_INST_0_i_9\(0) => \pwm_out[12]_INST_0_i_73_n_0\,
      \pwm_out[13]_INST_0_i_7\(0) => \pwm_out[13]_INST_0_i_24_n_0\,
      \pwm_out[13]_INST_0_i_7_0\(3) => \pwm_out[13]_INST_0_i_54_n_0\,
      \pwm_out[13]_INST_0_i_7_0\(2) => \pwm_out[13]_INST_0_i_55_n_0\,
      \pwm_out[13]_INST_0_i_7_0\(1) => \pwm_out[13]_INST_0_i_56_n_0\,
      \pwm_out[13]_INST_0_i_7_0\(0) => \pwm_out[13]_INST_0_i_57_n_0\,
      \pwm_out[13]_INST_0_i_8\(27 downto 0) => \gen_pwm[13].pwm_inst/effective_value0\(27 downto 0),
      \pwm_out[13]_INST_0_i_82\(1) => \pwm_out[13]_INST_0_i_59_n_0\,
      \pwm_out[13]_INST_0_i_82\(0) => \pwm_out[13]_INST_0_i_60_n_0\,
      \pwm_out[13]_INST_0_i_82_0\(1) => \pwm_out[13]_INST_0_i_63_n_0\,
      \pwm_out[13]_INST_0_i_82_0\(0) => \pwm_out[13]_INST_0_i_64_n_0\,
      \pwm_out[14]_INST_0_i_16\(3) => \pwm_out[14]_INST_0_i_99_n_0\,
      \pwm_out[14]_INST_0_i_16\(2) => \pwm_out[14]_INST_0_i_100_n_0\,
      \pwm_out[14]_INST_0_i_16\(1) => \pwm_out[14]_INST_0_i_101_n_0\,
      \pwm_out[14]_INST_0_i_16\(0) => \pwm_out[14]_INST_0_i_102_n_0\,
      \pwm_out[14]_INST_0_i_18\(3) => \pwm_out[14]_INST_0_i_107_n_0\,
      \pwm_out[14]_INST_0_i_18\(2) => \pwm_out[14]_INST_0_i_108_n_0\,
      \pwm_out[14]_INST_0_i_18\(1) => \pwm_out[14]_INST_0_i_109_n_0\,
      \pwm_out[14]_INST_0_i_18\(0) => \pwm_out[14]_INST_0_i_110_n_0\,
      \pwm_out[14]_INST_0_i_37\(3) => \pwm_out[14]_INST_0_i_139_n_0\,
      \pwm_out[14]_INST_0_i_37\(2) => \pwm_out[14]_INST_0_i_140_n_0\,
      \pwm_out[14]_INST_0_i_37\(1) => \pwm_out[14]_INST_0_i_141_n_0\,
      \pwm_out[14]_INST_0_i_37\(0) => \pwm_out[14]_INST_0_i_142_n_0\,
      \pwm_out[14]_INST_0_i_39\(3) => \pwm_out[14]_INST_0_i_147_n_0\,
      \pwm_out[14]_INST_0_i_39\(2) => \pwm_out[14]_INST_0_i_148_n_0\,
      \pwm_out[14]_INST_0_i_39\(1) => \pwm_out[14]_INST_0_i_149_n_0\,
      \pwm_out[14]_INST_0_i_39\(0) => \pwm_out[14]_INST_0_i_150_n_0\,
      \pwm_out[14]_INST_0_i_7\(3) => \pwm_out[14]_INST_0_i_54_n_0\,
      \pwm_out[14]_INST_0_i_7\(2) => \pwm_out[14]_INST_0_i_55_n_0\,
      \pwm_out[14]_INST_0_i_7\(1) => \pwm_out[14]_INST_0_i_56_n_0\,
      \pwm_out[14]_INST_0_i_7\(0) => \pwm_out[14]_INST_0_i_57_n_0\,
      \pwm_out[14]_INST_0_i_82\(0) => \pwm_out[14]_INST_0_i_59_n_0\,
      \pwm_out[14]_INST_0_i_82_0\(0) => \pwm_out[14]_INST_0_i_63_n_0\,
      \pwm_out[14]_INST_0_i_82_1\(1) => \pwm_out[14]_INST_0_i_188_n_0\,
      \pwm_out[14]_INST_0_i_82_1\(0) => \pwm_out[14]_INST_0_i_189_n_0\,
      \pwm_out[14]_INST_0_i_84\(3) => \pwm_out[14]_INST_0_i_179_n_0\,
      \pwm_out[14]_INST_0_i_84\(2) => \pwm_out[14]_INST_0_i_180_n_0\,
      \pwm_out[14]_INST_0_i_84\(1) => \pwm_out[14]_INST_0_i_181_n_0\,
      \pwm_out[14]_INST_0_i_84\(0) => \pwm_out[14]_INST_0_i_182_n_0\,
      \pwm_out[14]_INST_0_i_9\(3) => \pwm_out[14]_INST_0_i_71_n_0\,
      \pwm_out[14]_INST_0_i_9\(2) => \pwm_out[14]_INST_0_i_72_n_0\,
      \pwm_out[14]_INST_0_i_9\(1) => \pwm_out[14]_INST_0_i_73_n_0\,
      \pwm_out[14]_INST_0_i_9\(0) => \pwm_out[14]_INST_0_i_74_n_0\,
      \pwm_out[15]_INST_0_i_7\(0) => \pwm_out[15]_INST_0_i_24_n_0\,
      \pwm_out[15]_INST_0_i_7_0\(3) => \pwm_out[15]_INST_0_i_54_n_0\,
      \pwm_out[15]_INST_0_i_7_0\(2) => \pwm_out[15]_INST_0_i_55_n_0\,
      \pwm_out[15]_INST_0_i_7_0\(1) => \pwm_out[15]_INST_0_i_56_n_0\,
      \pwm_out[15]_INST_0_i_7_0\(0) => \pwm_out[15]_INST_0_i_57_n_0\,
      \pwm_out[15]_INST_0_i_8\(27 downto 0) => \gen_pwm[15].pwm_inst/effective_value0\(27 downto 0),
      \pwm_out[15]_INST_0_i_82\(1) => \pwm_out[15]_INST_0_i_59_n_0\,
      \pwm_out[15]_INST_0_i_82\(0) => \pwm_out[15]_INST_0_i_60_n_0\,
      \pwm_out[15]_INST_0_i_82_0\(1) => \pwm_out[15]_INST_0_i_63_n_0\,
      \pwm_out[15]_INST_0_i_82_0\(0) => \pwm_out[15]_INST_0_i_64_n_0\,
      \pwm_out[16]_INST_0_i_16\(3) => \pwm_out[16]_INST_0_i_99_n_0\,
      \pwm_out[16]_INST_0_i_16\(2) => \pwm_out[16]_INST_0_i_100_n_0\,
      \pwm_out[16]_INST_0_i_16\(1) => \pwm_out[16]_INST_0_i_101_n_0\,
      \pwm_out[16]_INST_0_i_16\(0) => \pwm_out[16]_INST_0_i_102_n_0\,
      \pwm_out[16]_INST_0_i_18\(3) => \pwm_out[16]_INST_0_i_107_n_0\,
      \pwm_out[16]_INST_0_i_18\(2) => \pwm_out[16]_INST_0_i_108_n_0\,
      \pwm_out[16]_INST_0_i_18\(1) => \pwm_out[16]_INST_0_i_109_n_0\,
      \pwm_out[16]_INST_0_i_18\(0) => \pwm_out[16]_INST_0_i_110_n_0\,
      \pwm_out[16]_INST_0_i_36\(3) => \pwm_out[16]_INST_0_i_135_n_0\,
      \pwm_out[16]_INST_0_i_36\(2) => \pwm_out[16]_INST_0_i_136_n_0\,
      \pwm_out[16]_INST_0_i_36\(1) => \pwm_out[16]_INST_0_i_137_n_0\,
      \pwm_out[16]_INST_0_i_36\(0) => \pwm_out[16]_INST_0_i_138_n_0\,
      \pwm_out[16]_INST_0_i_38\(3) => \pwm_out[16]_INST_0_i_143_n_0\,
      \pwm_out[16]_INST_0_i_38\(2) => \pwm_out[16]_INST_0_i_144_n_0\,
      \pwm_out[16]_INST_0_i_38\(1) => \pwm_out[16]_INST_0_i_145_n_0\,
      \pwm_out[16]_INST_0_i_38\(0) => \pwm_out[16]_INST_0_i_146_n_0\,
      \pwm_out[16]_INST_0_i_7\(3) => \pwm_out[16]_INST_0_i_54_n_0\,
      \pwm_out[16]_INST_0_i_7\(2) => \pwm_out[16]_INST_0_i_55_n_0\,
      \pwm_out[16]_INST_0_i_7\(1) => \pwm_out[16]_INST_0_i_56_n_0\,
      \pwm_out[16]_INST_0_i_7\(0) => \pwm_out[16]_INST_0_i_57_n_0\,
      \pwm_out[16]_INST_0_i_76\(1) => \pwm_out[16]_INST_0_i_59_n_0\,
      \pwm_out[16]_INST_0_i_76\(0) => \pwm_out[16]_INST_0_i_60_n_0\,
      \pwm_out[16]_INST_0_i_76_0\(1) => \pwm_out[16]_INST_0_i_63_n_0\,
      \pwm_out[16]_INST_0_i_76_0\(0) => \pwm_out[16]_INST_0_i_64_n_0\,
      \pwm_out[16]_INST_0_i_80\(2) => \pwm_out[16]_INST_0_i_161_n_0\,
      \pwm_out[16]_INST_0_i_80\(1) => \pwm_out[16]_INST_0_i_162_n_0\,
      \pwm_out[16]_INST_0_i_80\(0) => \pwm_out[16]_INST_0_i_163_n_0\,
      \pwm_out[16]_INST_0_i_9\(3) => \pwm_out[16]_INST_0_i_71_n_0\,
      \pwm_out[16]_INST_0_i_9\(2) => \pwm_out[16]_INST_0_i_72_n_0\,
      \pwm_out[16]_INST_0_i_9\(1) => \pwm_out[16]_INST_0_i_73_n_0\,
      \pwm_out[16]_INST_0_i_9\(0) => \pwm_out[16]_INST_0_i_74_n_0\,
      \pwm_out[17]_INST_0_i_7\(0) => \pwm_out[17]_INST_0_i_24_n_0\,
      \pwm_out[17]_INST_0_i_7_0\(3) => \pwm_out[17]_INST_0_i_54_n_0\,
      \pwm_out[17]_INST_0_i_7_0\(2) => \pwm_out[17]_INST_0_i_55_n_0\,
      \pwm_out[17]_INST_0_i_7_0\(1) => \pwm_out[17]_INST_0_i_56_n_0\,
      \pwm_out[17]_INST_0_i_7_0\(0) => \pwm_out[17]_INST_0_i_57_n_0\,
      \pwm_out[17]_INST_0_i_8\(27 downto 0) => \gen_pwm[17].pwm_inst/effective_value0\(27 downto 0),
      \pwm_out[17]_INST_0_i_82\(1) => \pwm_out[17]_INST_0_i_59_n_0\,
      \pwm_out[17]_INST_0_i_82\(0) => \pwm_out[17]_INST_0_i_60_n_0\,
      \pwm_out[17]_INST_0_i_82_0\(1) => \pwm_out[17]_INST_0_i_63_n_0\,
      \pwm_out[17]_INST_0_i_82_0\(0) => \pwm_out[17]_INST_0_i_64_n_0\,
      \pwm_out[18]_INST_0_i_16\(3) => \pwm_out[18]_INST_0_i_99_n_0\,
      \pwm_out[18]_INST_0_i_16\(2) => \pwm_out[18]_INST_0_i_100_n_0\,
      \pwm_out[18]_INST_0_i_16\(1) => \pwm_out[18]_INST_0_i_101_n_0\,
      \pwm_out[18]_INST_0_i_16\(0) => \pwm_out[18]_INST_0_i_102_n_0\,
      \pwm_out[18]_INST_0_i_18\(3) => \pwm_out[18]_INST_0_i_107_n_0\,
      \pwm_out[18]_INST_0_i_18\(2) => \pwm_out[18]_INST_0_i_108_n_0\,
      \pwm_out[18]_INST_0_i_18\(1) => \pwm_out[18]_INST_0_i_109_n_0\,
      \pwm_out[18]_INST_0_i_18\(0) => \pwm_out[18]_INST_0_i_110_n_0\,
      \pwm_out[18]_INST_0_i_37\(3) => \pwm_out[18]_INST_0_i_138_n_0\,
      \pwm_out[18]_INST_0_i_37\(2) => \pwm_out[18]_INST_0_i_139_n_0\,
      \pwm_out[18]_INST_0_i_37\(1) => \pwm_out[18]_INST_0_i_140_n_0\,
      \pwm_out[18]_INST_0_i_37\(0) => \pwm_out[18]_INST_0_i_141_n_0\,
      \pwm_out[18]_INST_0_i_39\(3) => \pwm_out[18]_INST_0_i_146_n_0\,
      \pwm_out[18]_INST_0_i_39\(2) => \pwm_out[18]_INST_0_i_147_n_0\,
      \pwm_out[18]_INST_0_i_39\(1) => \pwm_out[18]_INST_0_i_148_n_0\,
      \pwm_out[18]_INST_0_i_39\(0) => \pwm_out[18]_INST_0_i_149_n_0\,
      \pwm_out[18]_INST_0_i_7\(3) => \pwm_out[18]_INST_0_i_54_n_0\,
      \pwm_out[18]_INST_0_i_7\(2) => \pwm_out[18]_INST_0_i_55_n_0\,
      \pwm_out[18]_INST_0_i_7\(1) => \pwm_out[18]_INST_0_i_56_n_0\,
      \pwm_out[18]_INST_0_i_7\(0) => \pwm_out[18]_INST_0_i_57_n_0\,
      \pwm_out[18]_INST_0_i_82\(0) => \pwm_out[18]_INST_0_i_59_n_0\,
      \pwm_out[18]_INST_0_i_82_0\(0) => \pwm_out[18]_INST_0_i_63_n_0\,
      \pwm_out[18]_INST_0_i_82_1\(1) => \pwm_out[18]_INST_0_i_195_n_0\,
      \pwm_out[18]_INST_0_i_82_1\(0) => \pwm_out[18]_INST_0_i_196_n_0\,
      \pwm_out[18]_INST_0_i_84\(3) => \pwm_out[18]_INST_0_i_186_n_0\,
      \pwm_out[18]_INST_0_i_84\(2) => \pwm_out[18]_INST_0_i_187_n_0\,
      \pwm_out[18]_INST_0_i_84\(1) => \pwm_out[18]_INST_0_i_188_n_0\,
      \pwm_out[18]_INST_0_i_84\(0) => \pwm_out[18]_INST_0_i_189_n_0\,
      \pwm_out[18]_INST_0_i_9\(3) => \pwm_out[18]_INST_0_i_71_n_0\,
      \pwm_out[18]_INST_0_i_9\(2) => \pwm_out[18]_INST_0_i_72_n_0\,
      \pwm_out[18]_INST_0_i_9\(1) => \pwm_out[18]_INST_0_i_73_n_0\,
      \pwm_out[18]_INST_0_i_9\(0) => \pwm_out[18]_INST_0_i_74_n_0\,
      \pwm_out[1]_INST_0_i_7\(3) => \pwm_out[1]_INST_0_i_54_n_0\,
      \pwm_out[1]_INST_0_i_7\(2) => \pwm_out[1]_INST_0_i_55_n_0\,
      \pwm_out[1]_INST_0_i_7\(1) => \pwm_out[1]_INST_0_i_56_n_0\,
      \pwm_out[1]_INST_0_i_7\(0) => \pwm_out[1]_INST_0_i_57_n_0\,
      \pwm_out[1]_INST_0_i_8\(27 downto 0) => \gen_pwm[1].pwm_inst/effective_value0\(27 downto 0),
      \pwm_out[1]_INST_0_i_82\(1) => \pwm_out[1]_INST_0_i_63_n_0\,
      \pwm_out[1]_INST_0_i_82\(0) => \pwm_out[1]_INST_0_i_64_n_0\,
      \pwm_out[2]_INST_0_i_16\(3) => \pwm_out[2]_INST_0_i_99_n_0\,
      \pwm_out[2]_INST_0_i_16\(2) => \pwm_out[2]_INST_0_i_100_n_0\,
      \pwm_out[2]_INST_0_i_16\(1) => \pwm_out[2]_INST_0_i_101_n_0\,
      \pwm_out[2]_INST_0_i_16\(0) => \pwm_out[2]_INST_0_i_102_n_0\,
      \pwm_out[2]_INST_0_i_18\(3) => \pwm_out[2]_INST_0_i_107_n_0\,
      \pwm_out[2]_INST_0_i_18\(2) => \pwm_out[2]_INST_0_i_108_n_0\,
      \pwm_out[2]_INST_0_i_18\(1) => \pwm_out[2]_INST_0_i_109_n_0\,
      \pwm_out[2]_INST_0_i_18\(0) => \pwm_out[2]_INST_0_i_110_n_0\,
      \pwm_out[2]_INST_0_i_37\(3) => \pwm_out[2]_INST_0_i_135_n_0\,
      \pwm_out[2]_INST_0_i_37\(2) => \pwm_out[2]_INST_0_i_136_n_0\,
      \pwm_out[2]_INST_0_i_37\(1) => \pwm_out[2]_INST_0_i_137_n_0\,
      \pwm_out[2]_INST_0_i_37\(0) => \pwm_out[2]_INST_0_i_138_n_0\,
      \pwm_out[2]_INST_0_i_39\(3) => \pwm_out[2]_INST_0_i_143_n_0\,
      \pwm_out[2]_INST_0_i_39\(2) => \pwm_out[2]_INST_0_i_144_n_0\,
      \pwm_out[2]_INST_0_i_39\(1) => \pwm_out[2]_INST_0_i_145_n_0\,
      \pwm_out[2]_INST_0_i_39\(0) => \pwm_out[2]_INST_0_i_146_n_0\,
      \pwm_out[2]_INST_0_i_7\(3) => \pwm_out[2]_INST_0_i_54_n_0\,
      \pwm_out[2]_INST_0_i_7\(2) => \pwm_out[2]_INST_0_i_55_n_0\,
      \pwm_out[2]_INST_0_i_7\(1) => \pwm_out[2]_INST_0_i_56_n_0\,
      \pwm_out[2]_INST_0_i_7\(0) => \pwm_out[2]_INST_0_i_57_n_0\,
      \pwm_out[2]_INST_0_i_82\(0) => \pwm_out[2]_INST_0_i_59_n_0\,
      \pwm_out[2]_INST_0_i_82_0\(0) => \pwm_out[2]_INST_0_i_63_n_0\,
      \pwm_out[2]_INST_0_i_82_1\(1) => \pwm_out[2]_INST_0_i_169_n_0\,
      \pwm_out[2]_INST_0_i_82_1\(0) => \pwm_out[2]_INST_0_i_170_n_0\,
      \pwm_out[2]_INST_0_i_84\(3) => \pwm_out[2]_INST_0_i_160_n_0\,
      \pwm_out[2]_INST_0_i_84\(2) => \pwm_out[2]_INST_0_i_161_n_0\,
      \pwm_out[2]_INST_0_i_84\(1) => \pwm_out[2]_INST_0_i_162_n_0\,
      \pwm_out[2]_INST_0_i_84\(0) => \pwm_out[2]_INST_0_i_163_n_0\,
      \pwm_out[2]_INST_0_i_9\(3) => \pwm_out[2]_INST_0_i_71_n_0\,
      \pwm_out[2]_INST_0_i_9\(2) => \pwm_out[2]_INST_0_i_72_n_0\,
      \pwm_out[2]_INST_0_i_9\(1) => \pwm_out[2]_INST_0_i_73_n_0\,
      \pwm_out[2]_INST_0_i_9\(0) => \pwm_out[2]_INST_0_i_74_n_0\,
      \pwm_out[3]_INST_0_i_7\(0) => \pwm_out[3]_INST_0_i_24_n_0\,
      \pwm_out[3]_INST_0_i_7_0\(3) => \pwm_out[3]_INST_0_i_54_n_0\,
      \pwm_out[3]_INST_0_i_7_0\(2) => \pwm_out[3]_INST_0_i_55_n_0\,
      \pwm_out[3]_INST_0_i_7_0\(1) => \pwm_out[3]_INST_0_i_56_n_0\,
      \pwm_out[3]_INST_0_i_7_0\(0) => \pwm_out[3]_INST_0_i_57_n_0\,
      \pwm_out[3]_INST_0_i_8\(27 downto 0) => \gen_pwm[3].pwm_inst/effective_value0\(27 downto 0),
      \pwm_out[3]_INST_0_i_82\(1) => \pwm_out[3]_INST_0_i_59_n_0\,
      \pwm_out[3]_INST_0_i_82\(0) => \pwm_out[3]_INST_0_i_60_n_0\,
      \pwm_out[3]_INST_0_i_82_0\(1) => \pwm_out[3]_INST_0_i_63_n_0\,
      \pwm_out[3]_INST_0_i_82_0\(0) => \pwm_out[3]_INST_0_i_64_n_0\,
      \pwm_out[4]_INST_0_i_16\(3) => \pwm_out[4]_INST_0_i_98_n_0\,
      \pwm_out[4]_INST_0_i_16\(2) => \pwm_out[4]_INST_0_i_99_n_0\,
      \pwm_out[4]_INST_0_i_16\(1) => \pwm_out[4]_INST_0_i_100_n_0\,
      \pwm_out[4]_INST_0_i_16\(0) => \pwm_out[4]_INST_0_i_101_n_0\,
      \pwm_out[4]_INST_0_i_18\(3) => \pwm_out[4]_INST_0_i_106_n_0\,
      \pwm_out[4]_INST_0_i_18\(2) => \pwm_out[4]_INST_0_i_107_n_0\,
      \pwm_out[4]_INST_0_i_18\(1) => \pwm_out[4]_INST_0_i_108_n_0\,
      \pwm_out[4]_INST_0_i_18\(0) => \pwm_out[4]_INST_0_i_109_n_0\,
      \pwm_out[4]_INST_0_i_37\(3) => \pwm_out[4]_INST_0_i_134_n_0\,
      \pwm_out[4]_INST_0_i_37\(2) => \pwm_out[4]_INST_0_i_135_n_0\,
      \pwm_out[4]_INST_0_i_37\(1) => \pwm_out[4]_INST_0_i_136_n_0\,
      \pwm_out[4]_INST_0_i_37\(0) => \pwm_out[4]_INST_0_i_137_n_0\,
      \pwm_out[4]_INST_0_i_39\(3) => \pwm_out[4]_INST_0_i_142_n_0\,
      \pwm_out[4]_INST_0_i_39\(2) => \pwm_out[4]_INST_0_i_143_n_0\,
      \pwm_out[4]_INST_0_i_39\(1) => \pwm_out[4]_INST_0_i_144_n_0\,
      \pwm_out[4]_INST_0_i_39\(0) => \pwm_out[4]_INST_0_i_145_n_0\,
      \pwm_out[4]_INST_0_i_7\(3) => \pwm_out[4]_INST_0_i_53_n_0\,
      \pwm_out[4]_INST_0_i_7\(2) => \pwm_out[4]_INST_0_i_54_n_0\,
      \pwm_out[4]_INST_0_i_7\(1) => \pwm_out[4]_INST_0_i_55_n_0\,
      \pwm_out[4]_INST_0_i_7\(0) => \pwm_out[4]_INST_0_i_56_n_0\,
      \pwm_out[4]_INST_0_i_80\(0) => \pwm_out[4]_INST_0_i_58_n_0\,
      \pwm_out[4]_INST_0_i_80_0\(0) => \pwm_out[4]_INST_0_i_62_n_0\,
      \pwm_out[4]_INST_0_i_83\(3) => \pwm_out[4]_INST_0_i_159_n_0\,
      \pwm_out[4]_INST_0_i_83\(2) => \pwm_out[4]_INST_0_i_160_n_0\,
      \pwm_out[4]_INST_0_i_83\(1) => \pwm_out[4]_INST_0_i_161_n_0\,
      \pwm_out[4]_INST_0_i_83\(0) => \pwm_out[4]_INST_0_i_162_n_0\,
      \pwm_out[4]_INST_0_i_85\(0) => \pwm_out[4]_INST_0_i_168_n_0\,
      \pwm_out[4]_INST_0_i_9\(3) => \pwm_out[4]_INST_0_i_70_n_0\,
      \pwm_out[4]_INST_0_i_9\(2) => \pwm_out[4]_INST_0_i_71_n_0\,
      \pwm_out[4]_INST_0_i_9\(1) => \pwm_out[4]_INST_0_i_72_n_0\,
      \pwm_out[4]_INST_0_i_9\(0) => \pwm_out[4]_INST_0_i_73_n_0\,
      \pwm_out[5]_INST_0_i_7\(0) => \pwm_out[5]_INST_0_i_24_n_0\,
      \pwm_out[5]_INST_0_i_7_0\(3) => \pwm_out[5]_INST_0_i_54_n_0\,
      \pwm_out[5]_INST_0_i_7_0\(2) => \pwm_out[5]_INST_0_i_55_n_0\,
      \pwm_out[5]_INST_0_i_7_0\(1) => \pwm_out[5]_INST_0_i_56_n_0\,
      \pwm_out[5]_INST_0_i_7_0\(0) => \pwm_out[5]_INST_0_i_57_n_0\,
      \pwm_out[5]_INST_0_i_8\(27 downto 0) => \gen_pwm[5].pwm_inst/effective_value0\(27 downto 0),
      \pwm_out[5]_INST_0_i_82\(1) => \pwm_out[5]_INST_0_i_59_n_0\,
      \pwm_out[5]_INST_0_i_82\(0) => \pwm_out[5]_INST_0_i_60_n_0\,
      \pwm_out[5]_INST_0_i_82_0\(1) => \pwm_out[5]_INST_0_i_63_n_0\,
      \pwm_out[5]_INST_0_i_82_0\(0) => \pwm_out[5]_INST_0_i_64_n_0\,
      \pwm_out[6]_INST_0_i_16\(3) => \pwm_out[6]_INST_0_i_99_n_0\,
      \pwm_out[6]_INST_0_i_16\(2) => \pwm_out[6]_INST_0_i_100_n_0\,
      \pwm_out[6]_INST_0_i_16\(1) => \pwm_out[6]_INST_0_i_101_n_0\,
      \pwm_out[6]_INST_0_i_16\(0) => \pwm_out[6]_INST_0_i_102_n_0\,
      \pwm_out[6]_INST_0_i_18\(3) => \pwm_out[6]_INST_0_i_107_n_0\,
      \pwm_out[6]_INST_0_i_18\(2) => \pwm_out[6]_INST_0_i_108_n_0\,
      \pwm_out[6]_INST_0_i_18\(1) => \pwm_out[6]_INST_0_i_109_n_0\,
      \pwm_out[6]_INST_0_i_18\(0) => \pwm_out[6]_INST_0_i_110_n_0\,
      \pwm_out[6]_INST_0_i_37\(3) => \pwm_out[6]_INST_0_i_138_n_0\,
      \pwm_out[6]_INST_0_i_37\(2) => \pwm_out[6]_INST_0_i_139_n_0\,
      \pwm_out[6]_INST_0_i_37\(1) => \pwm_out[6]_INST_0_i_140_n_0\,
      \pwm_out[6]_INST_0_i_37\(0) => \pwm_out[6]_INST_0_i_141_n_0\,
      \pwm_out[6]_INST_0_i_39\(3) => \pwm_out[6]_INST_0_i_146_n_0\,
      \pwm_out[6]_INST_0_i_39\(2) => \pwm_out[6]_INST_0_i_147_n_0\,
      \pwm_out[6]_INST_0_i_39\(1) => \pwm_out[6]_INST_0_i_148_n_0\,
      \pwm_out[6]_INST_0_i_39\(0) => \pwm_out[6]_INST_0_i_149_n_0\,
      \pwm_out[6]_INST_0_i_7\(3) => \pwm_out[6]_INST_0_i_54_n_0\,
      \pwm_out[6]_INST_0_i_7\(2) => \pwm_out[6]_INST_0_i_55_n_0\,
      \pwm_out[6]_INST_0_i_7\(1) => \pwm_out[6]_INST_0_i_56_n_0\,
      \pwm_out[6]_INST_0_i_7\(0) => \pwm_out[6]_INST_0_i_57_n_0\,
      \pwm_out[6]_INST_0_i_82\(0) => \pwm_out[6]_INST_0_i_59_n_0\,
      \pwm_out[6]_INST_0_i_82_0\(0) => \pwm_out[6]_INST_0_i_63_n_0\,
      \pwm_out[6]_INST_0_i_82_1\(1) => \pwm_out[6]_INST_0_i_184_n_0\,
      \pwm_out[6]_INST_0_i_82_1\(0) => \pwm_out[6]_INST_0_i_185_n_0\,
      \pwm_out[6]_INST_0_i_84\(3) => \pwm_out[6]_INST_0_i_175_n_0\,
      \pwm_out[6]_INST_0_i_84\(2) => \pwm_out[6]_INST_0_i_176_n_0\,
      \pwm_out[6]_INST_0_i_84\(1) => \pwm_out[6]_INST_0_i_177_n_0\,
      \pwm_out[6]_INST_0_i_84\(0) => \pwm_out[6]_INST_0_i_178_n_0\,
      \pwm_out[6]_INST_0_i_9\(3) => \pwm_out[6]_INST_0_i_71_n_0\,
      \pwm_out[6]_INST_0_i_9\(2) => \pwm_out[6]_INST_0_i_72_n_0\,
      \pwm_out[6]_INST_0_i_9\(1) => \pwm_out[6]_INST_0_i_73_n_0\,
      \pwm_out[6]_INST_0_i_9\(0) => \pwm_out[6]_INST_0_i_74_n_0\,
      \pwm_out[7]_INST_0_i_7\(0) => \pwm_out[7]_INST_0_i_24_n_0\,
      \pwm_out[7]_INST_0_i_7_0\(3) => \pwm_out[7]_INST_0_i_54_n_0\,
      \pwm_out[7]_INST_0_i_7_0\(2) => \pwm_out[7]_INST_0_i_55_n_0\,
      \pwm_out[7]_INST_0_i_7_0\(1) => \pwm_out[7]_INST_0_i_56_n_0\,
      \pwm_out[7]_INST_0_i_7_0\(0) => \pwm_out[7]_INST_0_i_57_n_0\,
      \pwm_out[7]_INST_0_i_8\(27 downto 0) => \gen_pwm[7].pwm_inst/effective_value0\(27 downto 0),
      \pwm_out[7]_INST_0_i_82\(1) => \pwm_out[7]_INST_0_i_59_n_0\,
      \pwm_out[7]_INST_0_i_82\(0) => \pwm_out[7]_INST_0_i_60_n_0\,
      \pwm_out[7]_INST_0_i_82_0\(1) => \pwm_out[7]_INST_0_i_63_n_0\,
      \pwm_out[7]_INST_0_i_82_0\(0) => \pwm_out[7]_INST_0_i_64_n_0\,
      \pwm_out[8]_INST_0_i_16\(3) => \pwm_out[8]_INST_0_i_100_n_0\,
      \pwm_out[8]_INST_0_i_16\(2) => \pwm_out[8]_INST_0_i_101_n_0\,
      \pwm_out[8]_INST_0_i_16\(1) => \pwm_out[8]_INST_0_i_102_n_0\,
      \pwm_out[8]_INST_0_i_16\(0) => \pwm_out[8]_INST_0_i_103_n_0\,
      \pwm_out[8]_INST_0_i_18\(3) => \pwm_out[8]_INST_0_i_108_n_0\,
      \pwm_out[8]_INST_0_i_18\(2) => \pwm_out[8]_INST_0_i_109_n_0\,
      \pwm_out[8]_INST_0_i_18\(1) => \pwm_out[8]_INST_0_i_110_n_0\,
      \pwm_out[8]_INST_0_i_18\(0) => \pwm_out[8]_INST_0_i_111_n_0\,
      \pwm_out[8]_INST_0_i_36\(3) => \pwm_out[8]_INST_0_i_136_n_0\,
      \pwm_out[8]_INST_0_i_36\(2) => \pwm_out[8]_INST_0_i_137_n_0\,
      \pwm_out[8]_INST_0_i_36\(1) => \pwm_out[8]_INST_0_i_138_n_0\,
      \pwm_out[8]_INST_0_i_36\(0) => \pwm_out[8]_INST_0_i_139_n_0\,
      \pwm_out[8]_INST_0_i_38\(3) => \pwm_out[8]_INST_0_i_144_n_0\,
      \pwm_out[8]_INST_0_i_38\(2) => \pwm_out[8]_INST_0_i_145_n_0\,
      \pwm_out[8]_INST_0_i_38\(1) => \pwm_out[8]_INST_0_i_146_n_0\,
      \pwm_out[8]_INST_0_i_38\(0) => \pwm_out[8]_INST_0_i_147_n_0\,
      \pwm_out[8]_INST_0_i_7\(3) => \pwm_out[8]_INST_0_i_55_n_0\,
      \pwm_out[8]_INST_0_i_7\(2) => \pwm_out[8]_INST_0_i_56_n_0\,
      \pwm_out[8]_INST_0_i_7\(1) => \pwm_out[8]_INST_0_i_57_n_0\,
      \pwm_out[8]_INST_0_i_7\(0) => \pwm_out[8]_INST_0_i_58_n_0\,
      \pwm_out[8]_INST_0_i_78\(1) => \pwm_out[8]_INST_0_i_60_n_0\,
      \pwm_out[8]_INST_0_i_78\(0) => \pwm_out[8]_INST_0_i_61_n_0\,
      \pwm_out[8]_INST_0_i_78_0\(1) => \pwm_out[8]_INST_0_i_64_n_0\,
      \pwm_out[8]_INST_0_i_78_0\(0) => \pwm_out[8]_INST_0_i_65_n_0\,
      \pwm_out[8]_INST_0_i_81\(3) => \pwm_out[8]_INST_0_i_161_n_0\,
      \pwm_out[8]_INST_0_i_81\(2) => \pwm_out[8]_INST_0_i_162_n_0\,
      \pwm_out[8]_INST_0_i_81\(1) => \pwm_out[8]_INST_0_i_163_n_0\,
      \pwm_out[8]_INST_0_i_81\(0) => \pwm_out[8]_INST_0_i_164_n_0\,
      \pwm_out[8]_INST_0_i_9\(3) => \pwm_out[8]_INST_0_i_72_n_0\,
      \pwm_out[8]_INST_0_i_9\(2) => \pwm_out[8]_INST_0_i_73_n_0\,
      \pwm_out[8]_INST_0_i_9\(1) => \pwm_out[8]_INST_0_i_74_n_0\,
      \pwm_out[8]_INST_0_i_9\(0) => \pwm_out[8]_INST_0_i_75_n_0\,
      \pwm_out[9]_INST_0_i_7\(0) => \pwm_out[9]_INST_0_i_24_n_0\,
      \pwm_out[9]_INST_0_i_7_0\(3) => \pwm_out[9]_INST_0_i_54_n_0\,
      \pwm_out[9]_INST_0_i_7_0\(2) => \pwm_out[9]_INST_0_i_55_n_0\,
      \pwm_out[9]_INST_0_i_7_0\(1) => \pwm_out[9]_INST_0_i_56_n_0\,
      \pwm_out[9]_INST_0_i_7_0\(0) => \pwm_out[9]_INST_0_i_57_n_0\,
      \pwm_out[9]_INST_0_i_8\(27 downto 0) => \gen_pwm[9].pwm_inst/effective_value0\(27 downto 0),
      \pwm_out[9]_INST_0_i_82\(1) => \pwm_out[9]_INST_0_i_59_n_0\,
      \pwm_out[9]_INST_0_i_82\(0) => \pwm_out[9]_INST_0_i_60_n_0\,
      \pwm_out[9]_INST_0_i_82_0\(1) => \pwm_out[9]_INST_0_i_63_n_0\,
      \pwm_out[9]_INST_0_i_82_0\(0) => \pwm_out[9]_INST_0_i_64_n_0\
    );
\counter[0]_i_36__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(31),
      O => \counter[0]_i_36__0_n_0\
    );
\counter[0]_i_36__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(31),
      O => \counter[0]_i_36__1_n_0\
    );
\counter[0]_i_36__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(31),
      O => \counter[0]_i_36__10_n_0\
    );
\counter[0]_i_36__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(31),
      O => \counter[0]_i_36__11_n_0\
    );
\counter[0]_i_36__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(31),
      O => \counter[0]_i_36__12_n_0\
    );
\counter[0]_i_36__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(31),
      O => \counter[0]_i_36__13_n_0\
    );
\counter[0]_i_36__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(31),
      O => \counter[0]_i_36__14_n_0\
    );
\counter[0]_i_36__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(31),
      O => \counter[0]_i_36__15_n_0\
    );
\counter[0]_i_36__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(31),
      O => \counter[0]_i_36__16_n_0\
    );
\counter[0]_i_36__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(31),
      O => \counter[0]_i_36__17_n_0\
    );
\counter[0]_i_36__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(31),
      O => \counter[0]_i_36__2_n_0\
    );
\counter[0]_i_36__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(31),
      O => \counter[0]_i_36__3_n_0\
    );
\counter[0]_i_36__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(31),
      O => \counter[0]_i_36__4_n_0\
    );
\counter[0]_i_36__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(31),
      O => \counter[0]_i_36__5_n_0\
    );
\counter[0]_i_36__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(31),
      O => \counter[0]_i_36__6_n_0\
    );
\counter[0]_i_36__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(31),
      O => \counter[0]_i_36__7_n_0\
    );
\counter[0]_i_36__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(31),
      O => \counter[0]_i_36__8_n_0\
    );
\counter[0]_i_36__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(31),
      O => \counter[0]_i_36__9_n_0\
    );
\counter[0]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(30),
      O => \counter[0]_i_37_n_0\
    );
\counter[0]_i_37__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(30),
      O => \counter[0]_i_37__1_n_0\
    );
\counter[0]_i_37__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(30),
      O => \counter[0]_i_37__10_n_0\
    );
\counter[0]_i_37__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(30),
      O => \counter[0]_i_37__11_n_0\
    );
\counter[0]_i_37__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(30),
      O => \counter[0]_i_37__12_n_0\
    );
\counter[0]_i_37__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(30),
      O => \counter[0]_i_37__13_n_0\
    );
\counter[0]_i_37__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(30),
      O => \counter[0]_i_37__14_n_0\
    );
\counter[0]_i_37__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(30),
      O => \counter[0]_i_37__15_n_0\
    );
\counter[0]_i_37__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(30),
      O => \counter[0]_i_37__16_n_0\
    );
\counter[0]_i_37__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(30),
      O => \counter[0]_i_37__17_n_0\
    );
\counter[0]_i_37__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(30),
      O => \counter[0]_i_37__2_n_0\
    );
\counter[0]_i_37__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(30),
      O => \counter[0]_i_37__3_n_0\
    );
\counter[0]_i_37__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(30),
      O => \counter[0]_i_37__4_n_0\
    );
\counter[0]_i_37__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(30),
      O => \counter[0]_i_37__5_n_0\
    );
\counter[0]_i_37__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(30),
      O => \counter[0]_i_37__6_n_0\
    );
\counter[0]_i_37__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(30),
      O => \counter[0]_i_37__7_n_0\
    );
\counter[0]_i_37__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(30),
      O => \counter[0]_i_37__8_n_0\
    );
\counter[0]_i_37__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(30),
      O => \counter[0]_i_37__9_n_0\
    );
\counter[0]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(29),
      O => \counter[0]_i_38_n_0\
    );
\counter[0]_i_38__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(29),
      O => \counter[0]_i_38__1_n_0\
    );
\counter[0]_i_38__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(29),
      O => \counter[0]_i_38__10_n_0\
    );
\counter[0]_i_38__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(29),
      O => \counter[0]_i_38__11_n_0\
    );
\counter[0]_i_38__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(29),
      O => \counter[0]_i_38__12_n_0\
    );
\counter[0]_i_38__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(29),
      O => \counter[0]_i_38__13_n_0\
    );
\counter[0]_i_38__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(29),
      O => \counter[0]_i_38__14_n_0\
    );
\counter[0]_i_38__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(29),
      O => \counter[0]_i_38__15_n_0\
    );
\counter[0]_i_38__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(29),
      O => \counter[0]_i_38__16_n_0\
    );
\counter[0]_i_38__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(29),
      O => \counter[0]_i_38__17_n_0\
    );
\counter[0]_i_38__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(29),
      O => \counter[0]_i_38__2_n_0\
    );
\counter[0]_i_38__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(29),
      O => \counter[0]_i_38__3_n_0\
    );
\counter[0]_i_38__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(29),
      O => \counter[0]_i_38__4_n_0\
    );
\counter[0]_i_38__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(29),
      O => \counter[0]_i_38__5_n_0\
    );
\counter[0]_i_38__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(29),
      O => \counter[0]_i_38__6_n_0\
    );
\counter[0]_i_38__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(29),
      O => \counter[0]_i_38__7_n_0\
    );
\counter[0]_i_38__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(29),
      O => \counter[0]_i_38__8_n_0\
    );
\counter[0]_i_38__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(29),
      O => \counter[0]_i_38__9_n_0\
    );
\counter[0]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(28),
      O => \counter[0]_i_39_n_0\
    );
\counter[0]_i_39__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(28),
      O => \counter[0]_i_39__1_n_0\
    );
\counter[0]_i_39__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(28),
      O => \counter[0]_i_39__10_n_0\
    );
\counter[0]_i_39__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(28),
      O => \counter[0]_i_39__11_n_0\
    );
\counter[0]_i_39__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(28),
      O => \counter[0]_i_39__12_n_0\
    );
\counter[0]_i_39__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(28),
      O => \counter[0]_i_39__13_n_0\
    );
\counter[0]_i_39__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(28),
      O => \counter[0]_i_39__14_n_0\
    );
\counter[0]_i_39__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(28),
      O => \counter[0]_i_39__15_n_0\
    );
\counter[0]_i_39__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(28),
      O => \counter[0]_i_39__16_n_0\
    );
\counter[0]_i_39__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(28),
      O => \counter[0]_i_39__17_n_0\
    );
\counter[0]_i_39__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(28),
      O => \counter[0]_i_39__2_n_0\
    );
\counter[0]_i_39__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(28),
      O => \counter[0]_i_39__3_n_0\
    );
\counter[0]_i_39__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(28),
      O => \counter[0]_i_39__4_n_0\
    );
\counter[0]_i_39__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(28),
      O => \counter[0]_i_39__5_n_0\
    );
\counter[0]_i_39__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(28),
      O => \counter[0]_i_39__6_n_0\
    );
\counter[0]_i_39__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(28),
      O => \counter[0]_i_39__7_n_0\
    );
\counter[0]_i_39__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(28),
      O => \counter[0]_i_39__8_n_0\
    );
\counter[0]_i_39__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(28),
      O => \counter[0]_i_39__9_n_0\
    );
\counter[0]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(27),
      O => \counter[0]_i_40_n_0\
    );
\counter[0]_i_40__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(27),
      O => \counter[0]_i_40__1_n_0\
    );
\counter[0]_i_40__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(27),
      O => \counter[0]_i_40__10_n_0\
    );
\counter[0]_i_40__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(27),
      O => \counter[0]_i_40__11_n_0\
    );
\counter[0]_i_40__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(27),
      O => \counter[0]_i_40__12_n_0\
    );
\counter[0]_i_40__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(27),
      O => \counter[0]_i_40__13_n_0\
    );
\counter[0]_i_40__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(27),
      O => \counter[0]_i_40__14_n_0\
    );
\counter[0]_i_40__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(27),
      O => \counter[0]_i_40__15_n_0\
    );
\counter[0]_i_40__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(27),
      O => \counter[0]_i_40__16_n_0\
    );
\counter[0]_i_40__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(27),
      O => \counter[0]_i_40__17_n_0\
    );
\counter[0]_i_40__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(27),
      O => \counter[0]_i_40__2_n_0\
    );
\counter[0]_i_40__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(27),
      O => \counter[0]_i_40__3_n_0\
    );
\counter[0]_i_40__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(27),
      O => \counter[0]_i_40__4_n_0\
    );
\counter[0]_i_40__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(27),
      O => \counter[0]_i_40__5_n_0\
    );
\counter[0]_i_40__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(27),
      O => \counter[0]_i_40__6_n_0\
    );
\counter[0]_i_40__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(27),
      O => \counter[0]_i_40__7_n_0\
    );
\counter[0]_i_40__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(27),
      O => \counter[0]_i_40__8_n_0\
    );
\counter[0]_i_40__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(27),
      O => \counter[0]_i_40__9_n_0\
    );
\counter[0]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(26),
      O => \counter[0]_i_41_n_0\
    );
\counter[0]_i_41__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(26),
      O => \counter[0]_i_41__1_n_0\
    );
\counter[0]_i_41__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(26),
      O => \counter[0]_i_41__10_n_0\
    );
\counter[0]_i_41__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(26),
      O => \counter[0]_i_41__11_n_0\
    );
\counter[0]_i_41__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(26),
      O => \counter[0]_i_41__12_n_0\
    );
\counter[0]_i_41__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(26),
      O => \counter[0]_i_41__13_n_0\
    );
\counter[0]_i_41__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(26),
      O => \counter[0]_i_41__14_n_0\
    );
\counter[0]_i_41__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(26),
      O => \counter[0]_i_41__15_n_0\
    );
\counter[0]_i_41__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(26),
      O => \counter[0]_i_41__16_n_0\
    );
\counter[0]_i_41__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(26),
      O => \counter[0]_i_41__17_n_0\
    );
\counter[0]_i_41__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(26),
      O => \counter[0]_i_41__2_n_0\
    );
\counter[0]_i_41__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(26),
      O => \counter[0]_i_41__3_n_0\
    );
\counter[0]_i_41__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(26),
      O => \counter[0]_i_41__4_n_0\
    );
\counter[0]_i_41__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(26),
      O => \counter[0]_i_41__5_n_0\
    );
\counter[0]_i_41__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(26),
      O => \counter[0]_i_41__6_n_0\
    );
\counter[0]_i_41__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(26),
      O => \counter[0]_i_41__7_n_0\
    );
\counter[0]_i_41__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(26),
      O => \counter[0]_i_41__8_n_0\
    );
\counter[0]_i_41__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(26),
      O => \counter[0]_i_41__9_n_0\
    );
\counter[0]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(25),
      O => \counter[0]_i_42_n_0\
    );
\counter[0]_i_42__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(25),
      O => \counter[0]_i_42__1_n_0\
    );
\counter[0]_i_42__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(25),
      O => \counter[0]_i_42__10_n_0\
    );
\counter[0]_i_42__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(25),
      O => \counter[0]_i_42__11_n_0\
    );
\counter[0]_i_42__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(25),
      O => \counter[0]_i_42__12_n_0\
    );
\counter[0]_i_42__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(25),
      O => \counter[0]_i_42__13_n_0\
    );
\counter[0]_i_42__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(25),
      O => \counter[0]_i_42__14_n_0\
    );
\counter[0]_i_42__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(25),
      O => \counter[0]_i_42__15_n_0\
    );
\counter[0]_i_42__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(25),
      O => \counter[0]_i_42__16_n_0\
    );
\counter[0]_i_42__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(25),
      O => \counter[0]_i_42__17_n_0\
    );
\counter[0]_i_42__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(25),
      O => \counter[0]_i_42__2_n_0\
    );
\counter[0]_i_42__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(25),
      O => \counter[0]_i_42__3_n_0\
    );
\counter[0]_i_42__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(25),
      O => \counter[0]_i_42__4_n_0\
    );
\counter[0]_i_42__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(25),
      O => \counter[0]_i_42__5_n_0\
    );
\counter[0]_i_42__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(25),
      O => \counter[0]_i_42__6_n_0\
    );
\counter[0]_i_42__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(25),
      O => \counter[0]_i_42__7_n_0\
    );
\counter[0]_i_42__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(25),
      O => \counter[0]_i_42__8_n_0\
    );
\counter[0]_i_42__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(25),
      O => \counter[0]_i_42__9_n_0\
    );
\counter[0]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(24),
      O => \counter[0]_i_43_n_0\
    );
\counter[0]_i_43__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(24),
      O => \counter[0]_i_43__1_n_0\
    );
\counter[0]_i_43__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(24),
      O => \counter[0]_i_43__10_n_0\
    );
\counter[0]_i_43__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(24),
      O => \counter[0]_i_43__11_n_0\
    );
\counter[0]_i_43__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(24),
      O => \counter[0]_i_43__12_n_0\
    );
\counter[0]_i_43__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(24),
      O => \counter[0]_i_43__13_n_0\
    );
\counter[0]_i_43__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(24),
      O => \counter[0]_i_43__14_n_0\
    );
\counter[0]_i_43__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(24),
      O => \counter[0]_i_43__15_n_0\
    );
\counter[0]_i_43__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(24),
      O => \counter[0]_i_43__16_n_0\
    );
\counter[0]_i_43__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(24),
      O => \counter[0]_i_43__17_n_0\
    );
\counter[0]_i_43__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(24),
      O => \counter[0]_i_43__2_n_0\
    );
\counter[0]_i_43__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(24),
      O => \counter[0]_i_43__3_n_0\
    );
\counter[0]_i_43__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(24),
      O => \counter[0]_i_43__4_n_0\
    );
\counter[0]_i_43__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(24),
      O => \counter[0]_i_43__5_n_0\
    );
\counter[0]_i_43__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(24),
      O => \counter[0]_i_43__6_n_0\
    );
\counter[0]_i_43__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(24),
      O => \counter[0]_i_43__7_n_0\
    );
\counter[0]_i_43__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(24),
      O => \counter[0]_i_43__8_n_0\
    );
\counter[0]_i_43__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(24),
      O => \counter[0]_i_43__9_n_0\
    );
\counter[0]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(23),
      O => \counter[0]_i_44_n_0\
    );
\counter[0]_i_44__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(23),
      O => \counter[0]_i_44__1_n_0\
    );
\counter[0]_i_44__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(23),
      O => \counter[0]_i_44__10_n_0\
    );
\counter[0]_i_44__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(23),
      O => \counter[0]_i_44__11_n_0\
    );
\counter[0]_i_44__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(23),
      O => \counter[0]_i_44__12_n_0\
    );
\counter[0]_i_44__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(23),
      O => \counter[0]_i_44__13_n_0\
    );
\counter[0]_i_44__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(23),
      O => \counter[0]_i_44__14_n_0\
    );
\counter[0]_i_44__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(23),
      O => \counter[0]_i_44__15_n_0\
    );
\counter[0]_i_44__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(23),
      O => \counter[0]_i_44__16_n_0\
    );
\counter[0]_i_44__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(23),
      O => \counter[0]_i_44__17_n_0\
    );
\counter[0]_i_44__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(23),
      O => \counter[0]_i_44__2_n_0\
    );
\counter[0]_i_44__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(23),
      O => \counter[0]_i_44__3_n_0\
    );
\counter[0]_i_44__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(23),
      O => \counter[0]_i_44__4_n_0\
    );
\counter[0]_i_44__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(23),
      O => \counter[0]_i_44__5_n_0\
    );
\counter[0]_i_44__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(23),
      O => \counter[0]_i_44__6_n_0\
    );
\counter[0]_i_44__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(23),
      O => \counter[0]_i_44__7_n_0\
    );
\counter[0]_i_44__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(23),
      O => \counter[0]_i_44__8_n_0\
    );
\counter[0]_i_44__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(23),
      O => \counter[0]_i_44__9_n_0\
    );
\counter[0]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(22),
      O => \counter[0]_i_45_n_0\
    );
\counter[0]_i_45__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(22),
      O => \counter[0]_i_45__1_n_0\
    );
\counter[0]_i_45__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(22),
      O => \counter[0]_i_45__10_n_0\
    );
\counter[0]_i_45__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(22),
      O => \counter[0]_i_45__11_n_0\
    );
\counter[0]_i_45__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(22),
      O => \counter[0]_i_45__12_n_0\
    );
\counter[0]_i_45__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(22),
      O => \counter[0]_i_45__13_n_0\
    );
\counter[0]_i_45__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(22),
      O => \counter[0]_i_45__14_n_0\
    );
\counter[0]_i_45__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(22),
      O => \counter[0]_i_45__15_n_0\
    );
\counter[0]_i_45__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(22),
      O => \counter[0]_i_45__16_n_0\
    );
\counter[0]_i_45__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(22),
      O => \counter[0]_i_45__17_n_0\
    );
\counter[0]_i_45__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(22),
      O => \counter[0]_i_45__2_n_0\
    );
\counter[0]_i_45__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(22),
      O => \counter[0]_i_45__3_n_0\
    );
\counter[0]_i_45__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(22),
      O => \counter[0]_i_45__4_n_0\
    );
\counter[0]_i_45__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(22),
      O => \counter[0]_i_45__5_n_0\
    );
\counter[0]_i_45__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(22),
      O => \counter[0]_i_45__6_n_0\
    );
\counter[0]_i_45__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(22),
      O => \counter[0]_i_45__7_n_0\
    );
\counter[0]_i_45__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(22),
      O => \counter[0]_i_45__8_n_0\
    );
\counter[0]_i_45__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(22),
      O => \counter[0]_i_45__9_n_0\
    );
\counter[0]_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(21),
      O => \counter[0]_i_46_n_0\
    );
\counter[0]_i_46__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(21),
      O => \counter[0]_i_46__1_n_0\
    );
\counter[0]_i_46__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(21),
      O => \counter[0]_i_46__10_n_0\
    );
\counter[0]_i_46__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(21),
      O => \counter[0]_i_46__11_n_0\
    );
\counter[0]_i_46__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(21),
      O => \counter[0]_i_46__12_n_0\
    );
\counter[0]_i_46__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(21),
      O => \counter[0]_i_46__13_n_0\
    );
\counter[0]_i_46__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(21),
      O => \counter[0]_i_46__14_n_0\
    );
\counter[0]_i_46__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(21),
      O => \counter[0]_i_46__15_n_0\
    );
\counter[0]_i_46__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(21),
      O => \counter[0]_i_46__16_n_0\
    );
\counter[0]_i_46__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(21),
      O => \counter[0]_i_46__17_n_0\
    );
\counter[0]_i_46__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(21),
      O => \counter[0]_i_46__2_n_0\
    );
\counter[0]_i_46__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(21),
      O => \counter[0]_i_46__3_n_0\
    );
\counter[0]_i_46__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(21),
      O => \counter[0]_i_46__4_n_0\
    );
\counter[0]_i_46__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(21),
      O => \counter[0]_i_46__5_n_0\
    );
\counter[0]_i_46__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(21),
      O => \counter[0]_i_46__6_n_0\
    );
\counter[0]_i_46__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(21),
      O => \counter[0]_i_46__7_n_0\
    );
\counter[0]_i_46__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(21),
      O => \counter[0]_i_46__8_n_0\
    );
\counter[0]_i_46__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(21),
      O => \counter[0]_i_46__9_n_0\
    );
\counter[0]_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(20),
      O => \counter[0]_i_57_n_0\
    );
\counter[0]_i_57__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(20),
      O => \counter[0]_i_57__1_n_0\
    );
\counter[0]_i_57__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(20),
      O => \counter[0]_i_57__10_n_0\
    );
\counter[0]_i_57__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(20),
      O => \counter[0]_i_57__11_n_0\
    );
\counter[0]_i_57__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(20),
      O => \counter[0]_i_57__12_n_0\
    );
\counter[0]_i_57__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(20),
      O => \counter[0]_i_57__13_n_0\
    );
\counter[0]_i_57__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(20),
      O => \counter[0]_i_57__14_n_0\
    );
\counter[0]_i_57__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(20),
      O => \counter[0]_i_57__15_n_0\
    );
\counter[0]_i_57__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(20),
      O => \counter[0]_i_57__16_n_0\
    );
\counter[0]_i_57__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(20),
      O => \counter[0]_i_57__17_n_0\
    );
\counter[0]_i_57__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(20),
      O => \counter[0]_i_57__2_n_0\
    );
\counter[0]_i_57__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(20),
      O => \counter[0]_i_57__3_n_0\
    );
\counter[0]_i_57__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(20),
      O => \counter[0]_i_57__4_n_0\
    );
\counter[0]_i_57__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(20),
      O => \counter[0]_i_57__5_n_0\
    );
\counter[0]_i_57__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(20),
      O => \counter[0]_i_57__6_n_0\
    );
\counter[0]_i_57__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(20),
      O => \counter[0]_i_57__7_n_0\
    );
\counter[0]_i_57__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(20),
      O => \counter[0]_i_57__8_n_0\
    );
\counter[0]_i_57__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(20),
      O => \counter[0]_i_57__9_n_0\
    );
\counter[0]_i_58\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(19),
      O => \counter[0]_i_58_n_0\
    );
\counter[0]_i_58__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(19),
      O => \counter[0]_i_58__1_n_0\
    );
\counter[0]_i_58__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(19),
      O => \counter[0]_i_58__10_n_0\
    );
\counter[0]_i_58__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(19),
      O => \counter[0]_i_58__11_n_0\
    );
\counter[0]_i_58__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(19),
      O => \counter[0]_i_58__12_n_0\
    );
\counter[0]_i_58__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(19),
      O => \counter[0]_i_58__13_n_0\
    );
\counter[0]_i_58__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(19),
      O => \counter[0]_i_58__14_n_0\
    );
\counter[0]_i_58__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(19),
      O => \counter[0]_i_58__15_n_0\
    );
\counter[0]_i_58__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(19),
      O => \counter[0]_i_58__16_n_0\
    );
\counter[0]_i_58__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(19),
      O => \counter[0]_i_58__17_n_0\
    );
\counter[0]_i_58__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(19),
      O => \counter[0]_i_58__2_n_0\
    );
\counter[0]_i_58__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(19),
      O => \counter[0]_i_58__3_n_0\
    );
\counter[0]_i_58__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(19),
      O => \counter[0]_i_58__4_n_0\
    );
\counter[0]_i_58__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(19),
      O => \counter[0]_i_58__5_n_0\
    );
\counter[0]_i_58__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(19),
      O => \counter[0]_i_58__6_n_0\
    );
\counter[0]_i_58__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(19),
      O => \counter[0]_i_58__7_n_0\
    );
\counter[0]_i_58__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(19),
      O => \counter[0]_i_58__8_n_0\
    );
\counter[0]_i_58__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(19),
      O => \counter[0]_i_58__9_n_0\
    );
\counter[0]_i_59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(18),
      O => \counter[0]_i_59_n_0\
    );
\counter[0]_i_59__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(18),
      O => \counter[0]_i_59__1_n_0\
    );
\counter[0]_i_59__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(18),
      O => \counter[0]_i_59__10_n_0\
    );
\counter[0]_i_59__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(18),
      O => \counter[0]_i_59__11_n_0\
    );
\counter[0]_i_59__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(18),
      O => \counter[0]_i_59__12_n_0\
    );
\counter[0]_i_59__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(18),
      O => \counter[0]_i_59__13_n_0\
    );
\counter[0]_i_59__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(18),
      O => \counter[0]_i_59__14_n_0\
    );
\counter[0]_i_59__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(18),
      O => \counter[0]_i_59__15_n_0\
    );
\counter[0]_i_59__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(18),
      O => \counter[0]_i_59__16_n_0\
    );
\counter[0]_i_59__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(18),
      O => \counter[0]_i_59__17_n_0\
    );
\counter[0]_i_59__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(18),
      O => \counter[0]_i_59__2_n_0\
    );
\counter[0]_i_59__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(18),
      O => \counter[0]_i_59__3_n_0\
    );
\counter[0]_i_59__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(18),
      O => \counter[0]_i_59__4_n_0\
    );
\counter[0]_i_59__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(18),
      O => \counter[0]_i_59__5_n_0\
    );
\counter[0]_i_59__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(18),
      O => \counter[0]_i_59__6_n_0\
    );
\counter[0]_i_59__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(18),
      O => \counter[0]_i_59__7_n_0\
    );
\counter[0]_i_59__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(18),
      O => \counter[0]_i_59__8_n_0\
    );
\counter[0]_i_59__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(18),
      O => \counter[0]_i_59__9_n_0\
    );
\counter[0]_i_60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(17),
      O => \counter[0]_i_60_n_0\
    );
\counter[0]_i_60__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(17),
      O => \counter[0]_i_60__1_n_0\
    );
\counter[0]_i_60__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(17),
      O => \counter[0]_i_60__10_n_0\
    );
\counter[0]_i_60__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(17),
      O => \counter[0]_i_60__11_n_0\
    );
\counter[0]_i_60__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(17),
      O => \counter[0]_i_60__12_n_0\
    );
\counter[0]_i_60__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(17),
      O => \counter[0]_i_60__13_n_0\
    );
\counter[0]_i_60__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(17),
      O => \counter[0]_i_60__14_n_0\
    );
\counter[0]_i_60__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(17),
      O => \counter[0]_i_60__15_n_0\
    );
\counter[0]_i_60__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(17),
      O => \counter[0]_i_60__16_n_0\
    );
\counter[0]_i_60__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(17),
      O => \counter[0]_i_60__17_n_0\
    );
\counter[0]_i_60__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(17),
      O => \counter[0]_i_60__2_n_0\
    );
\counter[0]_i_60__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(17),
      O => \counter[0]_i_60__3_n_0\
    );
\counter[0]_i_60__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(17),
      O => \counter[0]_i_60__4_n_0\
    );
\counter[0]_i_60__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(17),
      O => \counter[0]_i_60__5_n_0\
    );
\counter[0]_i_60__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(17),
      O => \counter[0]_i_60__6_n_0\
    );
\counter[0]_i_60__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(17),
      O => \counter[0]_i_60__7_n_0\
    );
\counter[0]_i_60__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(17),
      O => \counter[0]_i_60__8_n_0\
    );
\counter[0]_i_60__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(17),
      O => \counter[0]_i_60__9_n_0\
    );
\counter[0]_i_61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(16),
      O => \counter[0]_i_61_n_0\
    );
\counter[0]_i_61__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(16),
      O => \counter[0]_i_61__1_n_0\
    );
\counter[0]_i_61__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(16),
      O => \counter[0]_i_61__10_n_0\
    );
\counter[0]_i_61__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(16),
      O => \counter[0]_i_61__11_n_0\
    );
\counter[0]_i_61__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(16),
      O => \counter[0]_i_61__12_n_0\
    );
\counter[0]_i_61__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(16),
      O => \counter[0]_i_61__13_n_0\
    );
\counter[0]_i_61__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(16),
      O => \counter[0]_i_61__14_n_0\
    );
\counter[0]_i_61__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(16),
      O => \counter[0]_i_61__15_n_0\
    );
\counter[0]_i_61__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(16),
      O => \counter[0]_i_61__16_n_0\
    );
\counter[0]_i_61__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(16),
      O => \counter[0]_i_61__17_n_0\
    );
\counter[0]_i_61__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(16),
      O => \counter[0]_i_61__2_n_0\
    );
\counter[0]_i_61__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(16),
      O => \counter[0]_i_61__3_n_0\
    );
\counter[0]_i_61__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(16),
      O => \counter[0]_i_61__4_n_0\
    );
\counter[0]_i_61__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(16),
      O => \counter[0]_i_61__5_n_0\
    );
\counter[0]_i_61__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(16),
      O => \counter[0]_i_61__6_n_0\
    );
\counter[0]_i_61__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(16),
      O => \counter[0]_i_61__7_n_0\
    );
\counter[0]_i_61__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(16),
      O => \counter[0]_i_61__8_n_0\
    );
\counter[0]_i_61__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(16),
      O => \counter[0]_i_61__9_n_0\
    );
\counter[0]_i_62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(15),
      O => \counter[0]_i_62_n_0\
    );
\counter[0]_i_62__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(15),
      O => \counter[0]_i_62__1_n_0\
    );
\counter[0]_i_62__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(15),
      O => \counter[0]_i_62__10_n_0\
    );
\counter[0]_i_62__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(15),
      O => \counter[0]_i_62__11_n_0\
    );
\counter[0]_i_62__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(15),
      O => \counter[0]_i_62__12_n_0\
    );
\counter[0]_i_62__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(15),
      O => \counter[0]_i_62__13_n_0\
    );
\counter[0]_i_62__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(15),
      O => \counter[0]_i_62__14_n_0\
    );
\counter[0]_i_62__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(15),
      O => \counter[0]_i_62__15_n_0\
    );
\counter[0]_i_62__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(15),
      O => \counter[0]_i_62__16_n_0\
    );
\counter[0]_i_62__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(15),
      O => \counter[0]_i_62__17_n_0\
    );
\counter[0]_i_62__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(15),
      O => \counter[0]_i_62__2_n_0\
    );
\counter[0]_i_62__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(15),
      O => \counter[0]_i_62__3_n_0\
    );
\counter[0]_i_62__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(15),
      O => \counter[0]_i_62__4_n_0\
    );
\counter[0]_i_62__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(15),
      O => \counter[0]_i_62__5_n_0\
    );
\counter[0]_i_62__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(15),
      O => \counter[0]_i_62__6_n_0\
    );
\counter[0]_i_62__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(15),
      O => \counter[0]_i_62__7_n_0\
    );
\counter[0]_i_62__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(15),
      O => \counter[0]_i_62__8_n_0\
    );
\counter[0]_i_62__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(15),
      O => \counter[0]_i_62__9_n_0\
    );
\counter[0]_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(14),
      O => \counter[0]_i_63_n_0\
    );
\counter[0]_i_63__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(14),
      O => \counter[0]_i_63__1_n_0\
    );
\counter[0]_i_63__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(14),
      O => \counter[0]_i_63__10_n_0\
    );
\counter[0]_i_63__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(14),
      O => \counter[0]_i_63__11_n_0\
    );
\counter[0]_i_63__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(14),
      O => \counter[0]_i_63__12_n_0\
    );
\counter[0]_i_63__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(14),
      O => \counter[0]_i_63__13_n_0\
    );
\counter[0]_i_63__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(14),
      O => \counter[0]_i_63__14_n_0\
    );
\counter[0]_i_63__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(14),
      O => \counter[0]_i_63__15_n_0\
    );
\counter[0]_i_63__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(14),
      O => \counter[0]_i_63__16_n_0\
    );
\counter[0]_i_63__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(14),
      O => \counter[0]_i_63__17_n_0\
    );
\counter[0]_i_63__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(14),
      O => \counter[0]_i_63__2_n_0\
    );
\counter[0]_i_63__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(14),
      O => \counter[0]_i_63__3_n_0\
    );
\counter[0]_i_63__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(14),
      O => \counter[0]_i_63__4_n_0\
    );
\counter[0]_i_63__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(14),
      O => \counter[0]_i_63__5_n_0\
    );
\counter[0]_i_63__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(14),
      O => \counter[0]_i_63__6_n_0\
    );
\counter[0]_i_63__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(14),
      O => \counter[0]_i_63__7_n_0\
    );
\counter[0]_i_63__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(14),
      O => \counter[0]_i_63__8_n_0\
    );
\counter[0]_i_63__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(14),
      O => \counter[0]_i_63__9_n_0\
    );
\counter[0]_i_64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(13),
      O => \counter[0]_i_64_n_0\
    );
\counter[0]_i_64__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(13),
      O => \counter[0]_i_64__1_n_0\
    );
\counter[0]_i_64__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(13),
      O => \counter[0]_i_64__10_n_0\
    );
\counter[0]_i_64__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(13),
      O => \counter[0]_i_64__11_n_0\
    );
\counter[0]_i_64__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(13),
      O => \counter[0]_i_64__12_n_0\
    );
\counter[0]_i_64__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(13),
      O => \counter[0]_i_64__13_n_0\
    );
\counter[0]_i_64__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(13),
      O => \counter[0]_i_64__14_n_0\
    );
\counter[0]_i_64__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(13),
      O => \counter[0]_i_64__15_n_0\
    );
\counter[0]_i_64__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(13),
      O => \counter[0]_i_64__16_n_0\
    );
\counter[0]_i_64__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(13),
      O => \counter[0]_i_64__17_n_0\
    );
\counter[0]_i_64__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(13),
      O => \counter[0]_i_64__2_n_0\
    );
\counter[0]_i_64__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(13),
      O => \counter[0]_i_64__3_n_0\
    );
\counter[0]_i_64__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(13),
      O => \counter[0]_i_64__4_n_0\
    );
\counter[0]_i_64__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(13),
      O => \counter[0]_i_64__5_n_0\
    );
\counter[0]_i_64__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(13),
      O => \counter[0]_i_64__6_n_0\
    );
\counter[0]_i_64__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(13),
      O => \counter[0]_i_64__7_n_0\
    );
\counter[0]_i_64__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(13),
      O => \counter[0]_i_64__8_n_0\
    );
\counter[0]_i_64__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(13),
      O => \counter[0]_i_64__9_n_0\
    );
\counter[0]_i_66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(12),
      O => \counter[0]_i_66_n_0\
    );
\counter[0]_i_66__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(12),
      O => \counter[0]_i_66__1_n_0\
    );
\counter[0]_i_66__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(12),
      O => \counter[0]_i_66__10_n_0\
    );
\counter[0]_i_66__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(12),
      O => \counter[0]_i_66__11_n_0\
    );
\counter[0]_i_66__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(12),
      O => \counter[0]_i_66__12_n_0\
    );
\counter[0]_i_66__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(12),
      O => \counter[0]_i_66__13_n_0\
    );
\counter[0]_i_66__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(12),
      O => \counter[0]_i_66__14_n_0\
    );
\counter[0]_i_66__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(12),
      O => \counter[0]_i_66__15_n_0\
    );
\counter[0]_i_66__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(12),
      O => \counter[0]_i_66__16_n_0\
    );
\counter[0]_i_66__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(12),
      O => \counter[0]_i_66__17_n_0\
    );
\counter[0]_i_66__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(12),
      O => \counter[0]_i_66__2_n_0\
    );
\counter[0]_i_66__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(12),
      O => \counter[0]_i_66__3_n_0\
    );
\counter[0]_i_66__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(12),
      O => \counter[0]_i_66__4_n_0\
    );
\counter[0]_i_66__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(12),
      O => \counter[0]_i_66__5_n_0\
    );
\counter[0]_i_66__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(12),
      O => \counter[0]_i_66__6_n_0\
    );
\counter[0]_i_66__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(12),
      O => \counter[0]_i_66__7_n_0\
    );
\counter[0]_i_66__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(12),
      O => \counter[0]_i_66__8_n_0\
    );
\counter[0]_i_66__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(12),
      O => \counter[0]_i_66__9_n_0\
    );
\counter[0]_i_67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(11),
      O => \counter[0]_i_67_n_0\
    );
\counter[0]_i_67__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(11),
      O => \counter[0]_i_67__1_n_0\
    );
\counter[0]_i_67__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(11),
      O => \counter[0]_i_67__10_n_0\
    );
\counter[0]_i_67__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(11),
      O => \counter[0]_i_67__11_n_0\
    );
\counter[0]_i_67__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(11),
      O => \counter[0]_i_67__12_n_0\
    );
\counter[0]_i_67__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(11),
      O => \counter[0]_i_67__13_n_0\
    );
\counter[0]_i_67__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(11),
      O => \counter[0]_i_67__14_n_0\
    );
\counter[0]_i_67__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(11),
      O => \counter[0]_i_67__15_n_0\
    );
\counter[0]_i_67__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(11),
      O => \counter[0]_i_67__16_n_0\
    );
\counter[0]_i_67__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(11),
      O => \counter[0]_i_67__17_n_0\
    );
\counter[0]_i_67__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(11),
      O => \counter[0]_i_67__2_n_0\
    );
\counter[0]_i_67__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(11),
      O => \counter[0]_i_67__3_n_0\
    );
\counter[0]_i_67__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(11),
      O => \counter[0]_i_67__4_n_0\
    );
\counter[0]_i_67__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(11),
      O => \counter[0]_i_67__5_n_0\
    );
\counter[0]_i_67__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(11),
      O => \counter[0]_i_67__6_n_0\
    );
\counter[0]_i_67__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(11),
      O => \counter[0]_i_67__7_n_0\
    );
\counter[0]_i_67__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(11),
      O => \counter[0]_i_67__8_n_0\
    );
\counter[0]_i_67__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(11),
      O => \counter[0]_i_67__9_n_0\
    );
\counter[0]_i_68\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(10),
      O => \counter[0]_i_68_n_0\
    );
\counter[0]_i_68__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(10),
      O => \counter[0]_i_68__1_n_0\
    );
\counter[0]_i_68__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(10),
      O => \counter[0]_i_68__10_n_0\
    );
\counter[0]_i_68__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(10),
      O => \counter[0]_i_68__11_n_0\
    );
\counter[0]_i_68__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(10),
      O => \counter[0]_i_68__12_n_0\
    );
\counter[0]_i_68__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(10),
      O => \counter[0]_i_68__13_n_0\
    );
\counter[0]_i_68__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(10),
      O => \counter[0]_i_68__14_n_0\
    );
\counter[0]_i_68__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(10),
      O => \counter[0]_i_68__15_n_0\
    );
\counter[0]_i_68__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(10),
      O => \counter[0]_i_68__16_n_0\
    );
\counter[0]_i_68__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(10),
      O => \counter[0]_i_68__17_n_0\
    );
\counter[0]_i_68__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(10),
      O => \counter[0]_i_68__2_n_0\
    );
\counter[0]_i_68__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(10),
      O => \counter[0]_i_68__3_n_0\
    );
\counter[0]_i_68__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(10),
      O => \counter[0]_i_68__4_n_0\
    );
\counter[0]_i_68__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(10),
      O => \counter[0]_i_68__5_n_0\
    );
\counter[0]_i_68__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(10),
      O => \counter[0]_i_68__6_n_0\
    );
\counter[0]_i_68__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(10),
      O => \counter[0]_i_68__7_n_0\
    );
\counter[0]_i_68__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(10),
      O => \counter[0]_i_68__8_n_0\
    );
\counter[0]_i_68__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(10),
      O => \counter[0]_i_68__9_n_0\
    );
\counter[0]_i_69\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(9),
      O => \counter[0]_i_69_n_0\
    );
\counter[0]_i_69__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(9),
      O => \counter[0]_i_69__1_n_0\
    );
\counter[0]_i_69__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(9),
      O => \counter[0]_i_69__10_n_0\
    );
\counter[0]_i_69__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(9),
      O => \counter[0]_i_69__11_n_0\
    );
\counter[0]_i_69__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(9),
      O => \counter[0]_i_69__12_n_0\
    );
\counter[0]_i_69__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(9),
      O => \counter[0]_i_69__13_n_0\
    );
\counter[0]_i_69__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(9),
      O => \counter[0]_i_69__14_n_0\
    );
\counter[0]_i_69__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(9),
      O => \counter[0]_i_69__15_n_0\
    );
\counter[0]_i_69__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(9),
      O => \counter[0]_i_69__16_n_0\
    );
\counter[0]_i_69__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(9),
      O => \counter[0]_i_69__17_n_0\
    );
\counter[0]_i_69__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(9),
      O => \counter[0]_i_69__2_n_0\
    );
\counter[0]_i_69__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(9),
      O => \counter[0]_i_69__3_n_0\
    );
\counter[0]_i_69__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(9),
      O => \counter[0]_i_69__4_n_0\
    );
\counter[0]_i_69__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(9),
      O => \counter[0]_i_69__5_n_0\
    );
\counter[0]_i_69__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(9),
      O => \counter[0]_i_69__6_n_0\
    );
\counter[0]_i_69__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(9),
      O => \counter[0]_i_69__7_n_0\
    );
\counter[0]_i_69__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(9),
      O => \counter[0]_i_69__8_n_0\
    );
\counter[0]_i_69__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(9),
      O => \counter[0]_i_69__9_n_0\
    );
\counter[0]_i_70\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(8),
      O => \counter[0]_i_70_n_0\
    );
\counter[0]_i_70__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(8),
      O => \counter[0]_i_70__1_n_0\
    );
\counter[0]_i_70__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(8),
      O => \counter[0]_i_70__10_n_0\
    );
\counter[0]_i_70__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(8),
      O => \counter[0]_i_70__11_n_0\
    );
\counter[0]_i_70__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(8),
      O => \counter[0]_i_70__12_n_0\
    );
\counter[0]_i_70__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(8),
      O => \counter[0]_i_70__13_n_0\
    );
\counter[0]_i_70__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(8),
      O => \counter[0]_i_70__14_n_0\
    );
\counter[0]_i_70__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(8),
      O => \counter[0]_i_70__15_n_0\
    );
\counter[0]_i_70__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(8),
      O => \counter[0]_i_70__16_n_0\
    );
\counter[0]_i_70__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(8),
      O => \counter[0]_i_70__17_n_0\
    );
\counter[0]_i_70__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(8),
      O => \counter[0]_i_70__2_n_0\
    );
\counter[0]_i_70__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(8),
      O => \counter[0]_i_70__3_n_0\
    );
\counter[0]_i_70__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(8),
      O => \counter[0]_i_70__4_n_0\
    );
\counter[0]_i_70__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(8),
      O => \counter[0]_i_70__5_n_0\
    );
\counter[0]_i_70__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(8),
      O => \counter[0]_i_70__6_n_0\
    );
\counter[0]_i_70__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(8),
      O => \counter[0]_i_70__7_n_0\
    );
\counter[0]_i_70__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(8),
      O => \counter[0]_i_70__8_n_0\
    );
\counter[0]_i_70__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(8),
      O => \counter[0]_i_70__9_n_0\
    );
\counter[0]_i_71\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(7),
      O => \counter[0]_i_71_n_0\
    );
\counter[0]_i_71__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(7),
      O => \counter[0]_i_71__1_n_0\
    );
\counter[0]_i_71__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(7),
      O => \counter[0]_i_71__10_n_0\
    );
\counter[0]_i_71__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(7),
      O => \counter[0]_i_71__11_n_0\
    );
\counter[0]_i_71__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(7),
      O => \counter[0]_i_71__12_n_0\
    );
\counter[0]_i_71__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(7),
      O => \counter[0]_i_71__13_n_0\
    );
\counter[0]_i_71__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(7),
      O => \counter[0]_i_71__14_n_0\
    );
\counter[0]_i_71__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(7),
      O => \counter[0]_i_71__15_n_0\
    );
\counter[0]_i_71__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(7),
      O => \counter[0]_i_71__16_n_0\
    );
\counter[0]_i_71__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(7),
      O => \counter[0]_i_71__17_n_0\
    );
\counter[0]_i_71__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(7),
      O => \counter[0]_i_71__2_n_0\
    );
\counter[0]_i_71__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(7),
      O => \counter[0]_i_71__3_n_0\
    );
\counter[0]_i_71__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(7),
      O => \counter[0]_i_71__4_n_0\
    );
\counter[0]_i_71__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(7),
      O => \counter[0]_i_71__5_n_0\
    );
\counter[0]_i_71__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(7),
      O => \counter[0]_i_71__6_n_0\
    );
\counter[0]_i_71__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(7),
      O => \counter[0]_i_71__7_n_0\
    );
\counter[0]_i_71__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(7),
      O => \counter[0]_i_71__8_n_0\
    );
\counter[0]_i_71__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(7),
      O => \counter[0]_i_71__9_n_0\
    );
\counter[0]_i_72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(6),
      O => \counter[0]_i_72_n_0\
    );
\counter[0]_i_72__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(6),
      O => \counter[0]_i_72__1_n_0\
    );
\counter[0]_i_72__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(6),
      O => \counter[0]_i_72__10_n_0\
    );
\counter[0]_i_72__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(6),
      O => \counter[0]_i_72__11_n_0\
    );
\counter[0]_i_72__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(6),
      O => \counter[0]_i_72__12_n_0\
    );
\counter[0]_i_72__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(6),
      O => \counter[0]_i_72__13_n_0\
    );
\counter[0]_i_72__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(6),
      O => \counter[0]_i_72__14_n_0\
    );
\counter[0]_i_72__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(6),
      O => \counter[0]_i_72__15_n_0\
    );
\counter[0]_i_72__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(6),
      O => \counter[0]_i_72__16_n_0\
    );
\counter[0]_i_72__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(6),
      O => \counter[0]_i_72__17_n_0\
    );
\counter[0]_i_72__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(6),
      O => \counter[0]_i_72__2_n_0\
    );
\counter[0]_i_72__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(6),
      O => \counter[0]_i_72__3_n_0\
    );
\counter[0]_i_72__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(6),
      O => \counter[0]_i_72__4_n_0\
    );
\counter[0]_i_72__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(6),
      O => \counter[0]_i_72__5_n_0\
    );
\counter[0]_i_72__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(6),
      O => \counter[0]_i_72__6_n_0\
    );
\counter[0]_i_72__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(6),
      O => \counter[0]_i_72__7_n_0\
    );
\counter[0]_i_72__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(6),
      O => \counter[0]_i_72__8_n_0\
    );
\counter[0]_i_72__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(6),
      O => \counter[0]_i_72__9_n_0\
    );
\counter[0]_i_73\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(5),
      O => \counter[0]_i_73_n_0\
    );
\counter[0]_i_73__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(5),
      O => \counter[0]_i_73__1_n_0\
    );
\counter[0]_i_73__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(5),
      O => \counter[0]_i_73__10_n_0\
    );
\counter[0]_i_73__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(5),
      O => \counter[0]_i_73__11_n_0\
    );
\counter[0]_i_73__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(5),
      O => \counter[0]_i_73__12_n_0\
    );
\counter[0]_i_73__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(5),
      O => \counter[0]_i_73__13_n_0\
    );
\counter[0]_i_73__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(5),
      O => \counter[0]_i_73__14_n_0\
    );
\counter[0]_i_73__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(5),
      O => \counter[0]_i_73__15_n_0\
    );
\counter[0]_i_73__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(5),
      O => \counter[0]_i_73__16_n_0\
    );
\counter[0]_i_73__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(5),
      O => \counter[0]_i_73__17_n_0\
    );
\counter[0]_i_73__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(5),
      O => \counter[0]_i_73__2_n_0\
    );
\counter[0]_i_73__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(5),
      O => \counter[0]_i_73__3_n_0\
    );
\counter[0]_i_73__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(5),
      O => \counter[0]_i_73__4_n_0\
    );
\counter[0]_i_73__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(5),
      O => \counter[0]_i_73__5_n_0\
    );
\counter[0]_i_73__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(5),
      O => \counter[0]_i_73__6_n_0\
    );
\counter[0]_i_73__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(5),
      O => \counter[0]_i_73__7_n_0\
    );
\counter[0]_i_73__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(5),
      O => \counter[0]_i_73__8_n_0\
    );
\counter[0]_i_73__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(5),
      O => \counter[0]_i_73__9_n_0\
    );
\counter[0]_i_74\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(4),
      O => \counter[0]_i_74_n_0\
    );
\counter[0]_i_74__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(4),
      O => \counter[0]_i_74__1_n_0\
    );
\counter[0]_i_74__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(4),
      O => \counter[0]_i_74__10_n_0\
    );
\counter[0]_i_74__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(4),
      O => \counter[0]_i_74__11_n_0\
    );
\counter[0]_i_74__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(4),
      O => \counter[0]_i_74__12_n_0\
    );
\counter[0]_i_74__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(4),
      O => \counter[0]_i_74__13_n_0\
    );
\counter[0]_i_74__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(4),
      O => \counter[0]_i_74__14_n_0\
    );
\counter[0]_i_74__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(4),
      O => \counter[0]_i_74__15_n_0\
    );
\counter[0]_i_74__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(4),
      O => \counter[0]_i_74__16_n_0\
    );
\counter[0]_i_74__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(4),
      O => \counter[0]_i_74__17_n_0\
    );
\counter[0]_i_74__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(4),
      O => \counter[0]_i_74__2_n_0\
    );
\counter[0]_i_74__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(4),
      O => \counter[0]_i_74__3_n_0\
    );
\counter[0]_i_74__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(4),
      O => \counter[0]_i_74__4_n_0\
    );
\counter[0]_i_74__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(4),
      O => \counter[0]_i_74__5_n_0\
    );
\counter[0]_i_74__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(4),
      O => \counter[0]_i_74__6_n_0\
    );
\counter[0]_i_74__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(4),
      O => \counter[0]_i_74__7_n_0\
    );
\counter[0]_i_74__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(4),
      O => \counter[0]_i_74__8_n_0\
    );
\counter[0]_i_74__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(4),
      O => \counter[0]_i_74__9_n_0\
    );
\counter[0]_i_75\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(3),
      O => \counter[0]_i_75_n_0\
    );
\counter[0]_i_75__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(3),
      O => \counter[0]_i_75__1_n_0\
    );
\counter[0]_i_75__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(3),
      O => \counter[0]_i_75__10_n_0\
    );
\counter[0]_i_75__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(3),
      O => \counter[0]_i_75__11_n_0\
    );
\counter[0]_i_75__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(3),
      O => \counter[0]_i_75__12_n_0\
    );
\counter[0]_i_75__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(3),
      O => \counter[0]_i_75__13_n_0\
    );
\counter[0]_i_75__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(3),
      O => \counter[0]_i_75__14_n_0\
    );
\counter[0]_i_75__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(3),
      O => \counter[0]_i_75__15_n_0\
    );
\counter[0]_i_75__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(3),
      O => \counter[0]_i_75__16_n_0\
    );
\counter[0]_i_75__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(3),
      O => \counter[0]_i_75__17_n_0\
    );
\counter[0]_i_75__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(3),
      O => \counter[0]_i_75__2_n_0\
    );
\counter[0]_i_75__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(3),
      O => \counter[0]_i_75__3_n_0\
    );
\counter[0]_i_75__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(3),
      O => \counter[0]_i_75__4_n_0\
    );
\counter[0]_i_75__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(3),
      O => \counter[0]_i_75__5_n_0\
    );
\counter[0]_i_75__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(3),
      O => \counter[0]_i_75__6_n_0\
    );
\counter[0]_i_75__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(3),
      O => \counter[0]_i_75__7_n_0\
    );
\counter[0]_i_75__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(3),
      O => \counter[0]_i_75__8_n_0\
    );
\counter[0]_i_75__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(3),
      O => \counter[0]_i_75__9_n_0\
    );
\counter[0]_i_76\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(2),
      O => \counter[0]_i_76_n_0\
    );
\counter[0]_i_76__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(2),
      O => \counter[0]_i_76__1_n_0\
    );
\counter[0]_i_76__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(2),
      O => \counter[0]_i_76__10_n_0\
    );
\counter[0]_i_76__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(2),
      O => \counter[0]_i_76__11_n_0\
    );
\counter[0]_i_76__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(2),
      O => \counter[0]_i_76__12_n_0\
    );
\counter[0]_i_76__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(2),
      O => \counter[0]_i_76__13_n_0\
    );
\counter[0]_i_76__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(2),
      O => \counter[0]_i_76__14_n_0\
    );
\counter[0]_i_76__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(2),
      O => \counter[0]_i_76__15_n_0\
    );
\counter[0]_i_76__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(2),
      O => \counter[0]_i_76__16_n_0\
    );
\counter[0]_i_76__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(2),
      O => \counter[0]_i_76__17_n_0\
    );
\counter[0]_i_76__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(2),
      O => \counter[0]_i_76__2_n_0\
    );
\counter[0]_i_76__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(2),
      O => \counter[0]_i_76__3_n_0\
    );
\counter[0]_i_76__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(2),
      O => \counter[0]_i_76__4_n_0\
    );
\counter[0]_i_76__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(2),
      O => \counter[0]_i_76__5_n_0\
    );
\counter[0]_i_76__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(2),
      O => \counter[0]_i_76__6_n_0\
    );
\counter[0]_i_76__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(2),
      O => \counter[0]_i_76__7_n_0\
    );
\counter[0]_i_76__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(2),
      O => \counter[0]_i_76__8_n_0\
    );
\counter[0]_i_76__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(2),
      O => \counter[0]_i_76__9_n_0\
    );
\counter[0]_i_77\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(1),
      O => \counter[0]_i_77_n_0\
    );
\counter[0]_i_77__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(1),
      O => \counter[0]_i_77__1_n_0\
    );
\counter[0]_i_77__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(1),
      O => \counter[0]_i_77__10_n_0\
    );
\counter[0]_i_77__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(1),
      O => \counter[0]_i_77__11_n_0\
    );
\counter[0]_i_77__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(1),
      O => \counter[0]_i_77__12_n_0\
    );
\counter[0]_i_77__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(1),
      O => \counter[0]_i_77__13_n_0\
    );
\counter[0]_i_77__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(1),
      O => \counter[0]_i_77__14_n_0\
    );
\counter[0]_i_77__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(1),
      O => \counter[0]_i_77__15_n_0\
    );
\counter[0]_i_77__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(1),
      O => \counter[0]_i_77__16_n_0\
    );
\counter[0]_i_77__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(1),
      O => \counter[0]_i_77__17_n_0\
    );
\counter[0]_i_77__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(1),
      O => \counter[0]_i_77__2_n_0\
    );
\counter[0]_i_77__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(1),
      O => \counter[0]_i_77__3_n_0\
    );
\counter[0]_i_77__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(1),
      O => \counter[0]_i_77__4_n_0\
    );
\counter[0]_i_77__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(1),
      O => \counter[0]_i_77__5_n_0\
    );
\counter[0]_i_77__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(1),
      O => \counter[0]_i_77__6_n_0\
    );
\counter[0]_i_77__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(1),
      O => \counter[0]_i_77__7_n_0\
    );
\counter[0]_i_77__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(1),
      O => \counter[0]_i_77__8_n_0\
    );
\counter[0]_i_77__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(1),
      O => \counter[0]_i_77__9_n_0\
    );
\counter_reg[0]_i_22__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_23__0_n_0\,
      CO(3 downto 2) => \NLW_counter_reg[0]_i_22__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \counter_reg[0]_i_22__0_n_2\,
      CO(0) => \counter_reg[0]_i_22__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => period(30 downto 29),
      O(3) => \NLW_counter_reg[0]_i_22__0_O_UNCONNECTED\(3),
      O(2 downto 0) => \gen_pwm[1].pwm_inst/minusOp\(31 downto 29),
      S(3) => '0',
      S(2) => \counter[0]_i_36__0_n_0\,
      S(1) => \counter[0]_i_37__1_n_0\,
      S(0) => \counter[0]_i_38__1_n_0\
    );
\counter_reg[0]_i_22__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_23__1_n_0\,
      CO(3 downto 2) => \NLW_counter_reg[0]_i_22__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \counter_reg[0]_i_22__1_n_2\,
      CO(0) => \counter_reg[0]_i_22__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => period(30 downto 29),
      O(3) => \NLW_counter_reg[0]_i_22__1_O_UNCONNECTED\(3),
      O(2 downto 0) => \gen_pwm[2].pwm_inst/minusOp\(31 downto 29),
      S(3) => '0',
      S(2) => \counter[0]_i_36__1_n_0\,
      S(1) => \counter[0]_i_37__2_n_0\,
      S(0) => \counter[0]_i_38__2_n_0\
    );
\counter_reg[0]_i_22__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_23__10_n_0\,
      CO(3 downto 2) => \NLW_counter_reg[0]_i_22__10_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \counter_reg[0]_i_22__10_n_2\,
      CO(0) => \counter_reg[0]_i_22__10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => period(30 downto 29),
      O(3) => \NLW_counter_reg[0]_i_22__10_O_UNCONNECTED\(3),
      O(2 downto 0) => \gen_pwm[11].pwm_inst/minusOp\(31 downto 29),
      S(3) => '0',
      S(2) => \counter[0]_i_36__10_n_0\,
      S(1) => \counter[0]_i_37__11_n_0\,
      S(0) => \counter[0]_i_38__11_n_0\
    );
\counter_reg[0]_i_22__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_23__11_n_0\,
      CO(3 downto 2) => \NLW_counter_reg[0]_i_22__11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \counter_reg[0]_i_22__11_n_2\,
      CO(0) => \counter_reg[0]_i_22__11_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => period(30 downto 29),
      O(3) => \NLW_counter_reg[0]_i_22__11_O_UNCONNECTED\(3),
      O(2 downto 0) => \gen_pwm[12].pwm_inst/minusOp\(31 downto 29),
      S(3) => '0',
      S(2) => \counter[0]_i_36__11_n_0\,
      S(1) => \counter[0]_i_37__12_n_0\,
      S(0) => \counter[0]_i_38__12_n_0\
    );
\counter_reg[0]_i_22__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_23__12_n_0\,
      CO(3 downto 2) => \NLW_counter_reg[0]_i_22__12_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \counter_reg[0]_i_22__12_n_2\,
      CO(0) => \counter_reg[0]_i_22__12_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => period(30 downto 29),
      O(3) => \NLW_counter_reg[0]_i_22__12_O_UNCONNECTED\(3),
      O(2 downto 0) => \gen_pwm[13].pwm_inst/minusOp\(31 downto 29),
      S(3) => '0',
      S(2) => \counter[0]_i_36__12_n_0\,
      S(1) => \counter[0]_i_37__13_n_0\,
      S(0) => \counter[0]_i_38__13_n_0\
    );
\counter_reg[0]_i_22__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_23__13_n_0\,
      CO(3 downto 2) => \NLW_counter_reg[0]_i_22__13_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \counter_reg[0]_i_22__13_n_2\,
      CO(0) => \counter_reg[0]_i_22__13_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => period(30 downto 29),
      O(3) => \NLW_counter_reg[0]_i_22__13_O_UNCONNECTED\(3),
      O(2 downto 0) => \gen_pwm[14].pwm_inst/minusOp\(31 downto 29),
      S(3) => '0',
      S(2) => \counter[0]_i_36__13_n_0\,
      S(1) => \counter[0]_i_37__14_n_0\,
      S(0) => \counter[0]_i_38__14_n_0\
    );
\counter_reg[0]_i_22__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_23__14_n_0\,
      CO(3 downto 2) => \NLW_counter_reg[0]_i_22__14_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \counter_reg[0]_i_22__14_n_2\,
      CO(0) => \counter_reg[0]_i_22__14_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => period(30 downto 29),
      O(3) => \NLW_counter_reg[0]_i_22__14_O_UNCONNECTED\(3),
      O(2 downto 0) => \gen_pwm[15].pwm_inst/minusOp\(31 downto 29),
      S(3) => '0',
      S(2) => \counter[0]_i_36__14_n_0\,
      S(1) => \counter[0]_i_37__15_n_0\,
      S(0) => \counter[0]_i_38__15_n_0\
    );
\counter_reg[0]_i_22__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_23__15_n_0\,
      CO(3 downto 2) => \NLW_counter_reg[0]_i_22__15_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \counter_reg[0]_i_22__15_n_2\,
      CO(0) => \counter_reg[0]_i_22__15_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => period(30 downto 29),
      O(3) => \NLW_counter_reg[0]_i_22__15_O_UNCONNECTED\(3),
      O(2 downto 0) => \gen_pwm[16].pwm_inst/minusOp\(31 downto 29),
      S(3) => '0',
      S(2) => \counter[0]_i_36__15_n_0\,
      S(1) => \counter[0]_i_37__16_n_0\,
      S(0) => \counter[0]_i_38__16_n_0\
    );
\counter_reg[0]_i_22__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_23__16_n_0\,
      CO(3 downto 2) => \NLW_counter_reg[0]_i_22__16_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \counter_reg[0]_i_22__16_n_2\,
      CO(0) => \counter_reg[0]_i_22__16_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => period(30 downto 29),
      O(3) => \NLW_counter_reg[0]_i_22__16_O_UNCONNECTED\(3),
      O(2 downto 0) => \gen_pwm[17].pwm_inst/minusOp\(31 downto 29),
      S(3) => '0',
      S(2) => \counter[0]_i_36__16_n_0\,
      S(1) => \counter[0]_i_37__17_n_0\,
      S(0) => \counter[0]_i_38__17_n_0\
    );
\counter_reg[0]_i_22__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_23__17_n_0\,
      CO(3 downto 2) => \NLW_counter_reg[0]_i_22__17_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \counter_reg[0]_i_22__17_n_2\,
      CO(0) => \counter_reg[0]_i_22__17_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => period(30 downto 29),
      O(3) => \NLW_counter_reg[0]_i_22__17_O_UNCONNECTED\(3),
      O(2 downto 0) => \gen_pwm[18].pwm_inst/minusOp\(31 downto 29),
      S(3) => '0',
      S(2) => \counter[0]_i_36__17_n_0\,
      S(1) => \counter[0]_i_37_n_0\,
      S(0) => \counter[0]_i_38_n_0\
    );
\counter_reg[0]_i_22__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_23__2_n_0\,
      CO(3 downto 2) => \NLW_counter_reg[0]_i_22__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \counter_reg[0]_i_22__2_n_2\,
      CO(0) => \counter_reg[0]_i_22__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => period(30 downto 29),
      O(3) => \NLW_counter_reg[0]_i_22__2_O_UNCONNECTED\(3),
      O(2 downto 0) => \gen_pwm[3].pwm_inst/minusOp\(31 downto 29),
      S(3) => '0',
      S(2) => \counter[0]_i_36__2_n_0\,
      S(1) => \counter[0]_i_37__3_n_0\,
      S(0) => \counter[0]_i_38__3_n_0\
    );
\counter_reg[0]_i_22__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_23__3_n_0\,
      CO(3 downto 2) => \NLW_counter_reg[0]_i_22__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \counter_reg[0]_i_22__3_n_2\,
      CO(0) => \counter_reg[0]_i_22__3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => period(30 downto 29),
      O(3) => \NLW_counter_reg[0]_i_22__3_O_UNCONNECTED\(3),
      O(2 downto 0) => \gen_pwm[4].pwm_inst/minusOp\(31 downto 29),
      S(3) => '0',
      S(2) => \counter[0]_i_36__3_n_0\,
      S(1) => \counter[0]_i_37__4_n_0\,
      S(0) => \counter[0]_i_38__4_n_0\
    );
\counter_reg[0]_i_22__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_23__4_n_0\,
      CO(3 downto 2) => \NLW_counter_reg[0]_i_22__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \counter_reg[0]_i_22__4_n_2\,
      CO(0) => \counter_reg[0]_i_22__4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => period(30 downto 29),
      O(3) => \NLW_counter_reg[0]_i_22__4_O_UNCONNECTED\(3),
      O(2 downto 0) => \gen_pwm[5].pwm_inst/minusOp\(31 downto 29),
      S(3) => '0',
      S(2) => \counter[0]_i_36__4_n_0\,
      S(1) => \counter[0]_i_37__5_n_0\,
      S(0) => \counter[0]_i_38__5_n_0\
    );
\counter_reg[0]_i_22__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_23__5_n_0\,
      CO(3 downto 2) => \NLW_counter_reg[0]_i_22__5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \counter_reg[0]_i_22__5_n_2\,
      CO(0) => \counter_reg[0]_i_22__5_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => period(30 downto 29),
      O(3) => \NLW_counter_reg[0]_i_22__5_O_UNCONNECTED\(3),
      O(2 downto 0) => \gen_pwm[6].pwm_inst/minusOp\(31 downto 29),
      S(3) => '0',
      S(2) => \counter[0]_i_36__5_n_0\,
      S(1) => \counter[0]_i_37__6_n_0\,
      S(0) => \counter[0]_i_38__6_n_0\
    );
\counter_reg[0]_i_22__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_23__6_n_0\,
      CO(3 downto 2) => \NLW_counter_reg[0]_i_22__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \counter_reg[0]_i_22__6_n_2\,
      CO(0) => \counter_reg[0]_i_22__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => period(30 downto 29),
      O(3) => \NLW_counter_reg[0]_i_22__6_O_UNCONNECTED\(3),
      O(2 downto 0) => \gen_pwm[7].pwm_inst/minusOp\(31 downto 29),
      S(3) => '0',
      S(2) => \counter[0]_i_36__6_n_0\,
      S(1) => \counter[0]_i_37__7_n_0\,
      S(0) => \counter[0]_i_38__7_n_0\
    );
\counter_reg[0]_i_22__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_23__7_n_0\,
      CO(3 downto 2) => \NLW_counter_reg[0]_i_22__7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \counter_reg[0]_i_22__7_n_2\,
      CO(0) => \counter_reg[0]_i_22__7_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => period(30 downto 29),
      O(3) => \NLW_counter_reg[0]_i_22__7_O_UNCONNECTED\(3),
      O(2 downto 0) => \gen_pwm[8].pwm_inst/minusOp\(31 downto 29),
      S(3) => '0',
      S(2) => \counter[0]_i_36__7_n_0\,
      S(1) => \counter[0]_i_37__8_n_0\,
      S(0) => \counter[0]_i_38__8_n_0\
    );
\counter_reg[0]_i_22__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_23__8_n_0\,
      CO(3 downto 2) => \NLW_counter_reg[0]_i_22__8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \counter_reg[0]_i_22__8_n_2\,
      CO(0) => \counter_reg[0]_i_22__8_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => period(30 downto 29),
      O(3) => \NLW_counter_reg[0]_i_22__8_O_UNCONNECTED\(3),
      O(2 downto 0) => \gen_pwm[9].pwm_inst/minusOp\(31 downto 29),
      S(3) => '0',
      S(2) => \counter[0]_i_36__8_n_0\,
      S(1) => \counter[0]_i_37__9_n_0\,
      S(0) => \counter[0]_i_38__9_n_0\
    );
\counter_reg[0]_i_22__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_23__9_n_0\,
      CO(3 downto 2) => \NLW_counter_reg[0]_i_22__9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \counter_reg[0]_i_22__9_n_2\,
      CO(0) => \counter_reg[0]_i_22__9_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => period(30 downto 29),
      O(3) => \NLW_counter_reg[0]_i_22__9_O_UNCONNECTED\(3),
      O(2 downto 0) => \gen_pwm[10].pwm_inst/minusOp\(31 downto 29),
      S(3) => '0',
      S(2) => \counter[0]_i_36__9_n_0\,
      S(1) => \counter[0]_i_37__10_n_0\,
      S(0) => \counter[0]_i_38__10_n_0\
    );
\counter_reg[0]_i_23__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_24__0_n_0\,
      CO(3) => \counter_reg[0]_i_23__0_n_0\,
      CO(2) => \counter_reg[0]_i_23__0_n_1\,
      CO(1) => \counter_reg[0]_i_23__0_n_2\,
      CO(0) => \counter_reg[0]_i_23__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(28 downto 25),
      O(3 downto 0) => \gen_pwm[1].pwm_inst/minusOp\(28 downto 25),
      S(3) => \counter[0]_i_39__1_n_0\,
      S(2) => \counter[0]_i_40__1_n_0\,
      S(1) => \counter[0]_i_41__1_n_0\,
      S(0) => \counter[0]_i_42__1_n_0\
    );
\counter_reg[0]_i_23__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_24__1_n_0\,
      CO(3) => \counter_reg[0]_i_23__1_n_0\,
      CO(2) => \counter_reg[0]_i_23__1_n_1\,
      CO(1) => \counter_reg[0]_i_23__1_n_2\,
      CO(0) => \counter_reg[0]_i_23__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(28 downto 25),
      O(3 downto 0) => \gen_pwm[2].pwm_inst/minusOp\(28 downto 25),
      S(3) => \counter[0]_i_39__2_n_0\,
      S(2) => \counter[0]_i_40__2_n_0\,
      S(1) => \counter[0]_i_41__2_n_0\,
      S(0) => \counter[0]_i_42__2_n_0\
    );
\counter_reg[0]_i_23__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_24__10_n_0\,
      CO(3) => \counter_reg[0]_i_23__10_n_0\,
      CO(2) => \counter_reg[0]_i_23__10_n_1\,
      CO(1) => \counter_reg[0]_i_23__10_n_2\,
      CO(0) => \counter_reg[0]_i_23__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(28 downto 25),
      O(3 downto 0) => \gen_pwm[11].pwm_inst/minusOp\(28 downto 25),
      S(3) => \counter[0]_i_39__11_n_0\,
      S(2) => \counter[0]_i_40__11_n_0\,
      S(1) => \counter[0]_i_41__11_n_0\,
      S(0) => \counter[0]_i_42__11_n_0\
    );
\counter_reg[0]_i_23__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_24__11_n_0\,
      CO(3) => \counter_reg[0]_i_23__11_n_0\,
      CO(2) => \counter_reg[0]_i_23__11_n_1\,
      CO(1) => \counter_reg[0]_i_23__11_n_2\,
      CO(0) => \counter_reg[0]_i_23__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(28 downto 25),
      O(3 downto 0) => \gen_pwm[12].pwm_inst/minusOp\(28 downto 25),
      S(3) => \counter[0]_i_39__12_n_0\,
      S(2) => \counter[0]_i_40__12_n_0\,
      S(1) => \counter[0]_i_41__12_n_0\,
      S(0) => \counter[0]_i_42__12_n_0\
    );
\counter_reg[0]_i_23__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_24__12_n_0\,
      CO(3) => \counter_reg[0]_i_23__12_n_0\,
      CO(2) => \counter_reg[0]_i_23__12_n_1\,
      CO(1) => \counter_reg[0]_i_23__12_n_2\,
      CO(0) => \counter_reg[0]_i_23__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(28 downto 25),
      O(3 downto 0) => \gen_pwm[13].pwm_inst/minusOp\(28 downto 25),
      S(3) => \counter[0]_i_39__13_n_0\,
      S(2) => \counter[0]_i_40__13_n_0\,
      S(1) => \counter[0]_i_41__13_n_0\,
      S(0) => \counter[0]_i_42__13_n_0\
    );
\counter_reg[0]_i_23__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_24__13_n_0\,
      CO(3) => \counter_reg[0]_i_23__13_n_0\,
      CO(2) => \counter_reg[0]_i_23__13_n_1\,
      CO(1) => \counter_reg[0]_i_23__13_n_2\,
      CO(0) => \counter_reg[0]_i_23__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(28 downto 25),
      O(3 downto 0) => \gen_pwm[14].pwm_inst/minusOp\(28 downto 25),
      S(3) => \counter[0]_i_39__14_n_0\,
      S(2) => \counter[0]_i_40__14_n_0\,
      S(1) => \counter[0]_i_41__14_n_0\,
      S(0) => \counter[0]_i_42__14_n_0\
    );
\counter_reg[0]_i_23__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_24__14_n_0\,
      CO(3) => \counter_reg[0]_i_23__14_n_0\,
      CO(2) => \counter_reg[0]_i_23__14_n_1\,
      CO(1) => \counter_reg[0]_i_23__14_n_2\,
      CO(0) => \counter_reg[0]_i_23__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(28 downto 25),
      O(3 downto 0) => \gen_pwm[15].pwm_inst/minusOp\(28 downto 25),
      S(3) => \counter[0]_i_39__15_n_0\,
      S(2) => \counter[0]_i_40__15_n_0\,
      S(1) => \counter[0]_i_41__15_n_0\,
      S(0) => \counter[0]_i_42__15_n_0\
    );
\counter_reg[0]_i_23__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_24__15_n_0\,
      CO(3) => \counter_reg[0]_i_23__15_n_0\,
      CO(2) => \counter_reg[0]_i_23__15_n_1\,
      CO(1) => \counter_reg[0]_i_23__15_n_2\,
      CO(0) => \counter_reg[0]_i_23__15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(28 downto 25),
      O(3 downto 0) => \gen_pwm[16].pwm_inst/minusOp\(28 downto 25),
      S(3) => \counter[0]_i_39__16_n_0\,
      S(2) => \counter[0]_i_40__16_n_0\,
      S(1) => \counter[0]_i_41__16_n_0\,
      S(0) => \counter[0]_i_42__16_n_0\
    );
\counter_reg[0]_i_23__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_24__16_n_0\,
      CO(3) => \counter_reg[0]_i_23__16_n_0\,
      CO(2) => \counter_reg[0]_i_23__16_n_1\,
      CO(1) => \counter_reg[0]_i_23__16_n_2\,
      CO(0) => \counter_reg[0]_i_23__16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(28 downto 25),
      O(3 downto 0) => \gen_pwm[17].pwm_inst/minusOp\(28 downto 25),
      S(3) => \counter[0]_i_39__17_n_0\,
      S(2) => \counter[0]_i_40__17_n_0\,
      S(1) => \counter[0]_i_41__17_n_0\,
      S(0) => \counter[0]_i_42__17_n_0\
    );
\counter_reg[0]_i_23__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_24__17_n_0\,
      CO(3) => \counter_reg[0]_i_23__17_n_0\,
      CO(2) => \counter_reg[0]_i_23__17_n_1\,
      CO(1) => \counter_reg[0]_i_23__17_n_2\,
      CO(0) => \counter_reg[0]_i_23__17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(28 downto 25),
      O(3 downto 0) => \gen_pwm[18].pwm_inst/minusOp\(28 downto 25),
      S(3) => \counter[0]_i_39_n_0\,
      S(2) => \counter[0]_i_40_n_0\,
      S(1) => \counter[0]_i_41_n_0\,
      S(0) => \counter[0]_i_42_n_0\
    );
\counter_reg[0]_i_23__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_24__2_n_0\,
      CO(3) => \counter_reg[0]_i_23__2_n_0\,
      CO(2) => \counter_reg[0]_i_23__2_n_1\,
      CO(1) => \counter_reg[0]_i_23__2_n_2\,
      CO(0) => \counter_reg[0]_i_23__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(28 downto 25),
      O(3 downto 0) => \gen_pwm[3].pwm_inst/minusOp\(28 downto 25),
      S(3) => \counter[0]_i_39__3_n_0\,
      S(2) => \counter[0]_i_40__3_n_0\,
      S(1) => \counter[0]_i_41__3_n_0\,
      S(0) => \counter[0]_i_42__3_n_0\
    );
\counter_reg[0]_i_23__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_24__3_n_0\,
      CO(3) => \counter_reg[0]_i_23__3_n_0\,
      CO(2) => \counter_reg[0]_i_23__3_n_1\,
      CO(1) => \counter_reg[0]_i_23__3_n_2\,
      CO(0) => \counter_reg[0]_i_23__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(28 downto 25),
      O(3 downto 0) => \gen_pwm[4].pwm_inst/minusOp\(28 downto 25),
      S(3) => \counter[0]_i_39__4_n_0\,
      S(2) => \counter[0]_i_40__4_n_0\,
      S(1) => \counter[0]_i_41__4_n_0\,
      S(0) => \counter[0]_i_42__4_n_0\
    );
\counter_reg[0]_i_23__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_24__4_n_0\,
      CO(3) => \counter_reg[0]_i_23__4_n_0\,
      CO(2) => \counter_reg[0]_i_23__4_n_1\,
      CO(1) => \counter_reg[0]_i_23__4_n_2\,
      CO(0) => \counter_reg[0]_i_23__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(28 downto 25),
      O(3 downto 0) => \gen_pwm[5].pwm_inst/minusOp\(28 downto 25),
      S(3) => \counter[0]_i_39__5_n_0\,
      S(2) => \counter[0]_i_40__5_n_0\,
      S(1) => \counter[0]_i_41__5_n_0\,
      S(0) => \counter[0]_i_42__5_n_0\
    );
\counter_reg[0]_i_23__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_24__5_n_0\,
      CO(3) => \counter_reg[0]_i_23__5_n_0\,
      CO(2) => \counter_reg[0]_i_23__5_n_1\,
      CO(1) => \counter_reg[0]_i_23__5_n_2\,
      CO(0) => \counter_reg[0]_i_23__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(28 downto 25),
      O(3 downto 0) => \gen_pwm[6].pwm_inst/minusOp\(28 downto 25),
      S(3) => \counter[0]_i_39__6_n_0\,
      S(2) => \counter[0]_i_40__6_n_0\,
      S(1) => \counter[0]_i_41__6_n_0\,
      S(0) => \counter[0]_i_42__6_n_0\
    );
\counter_reg[0]_i_23__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_24__6_n_0\,
      CO(3) => \counter_reg[0]_i_23__6_n_0\,
      CO(2) => \counter_reg[0]_i_23__6_n_1\,
      CO(1) => \counter_reg[0]_i_23__6_n_2\,
      CO(0) => \counter_reg[0]_i_23__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(28 downto 25),
      O(3 downto 0) => \gen_pwm[7].pwm_inst/minusOp\(28 downto 25),
      S(3) => \counter[0]_i_39__7_n_0\,
      S(2) => \counter[0]_i_40__7_n_0\,
      S(1) => \counter[0]_i_41__7_n_0\,
      S(0) => \counter[0]_i_42__7_n_0\
    );
\counter_reg[0]_i_23__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_24__7_n_0\,
      CO(3) => \counter_reg[0]_i_23__7_n_0\,
      CO(2) => \counter_reg[0]_i_23__7_n_1\,
      CO(1) => \counter_reg[0]_i_23__7_n_2\,
      CO(0) => \counter_reg[0]_i_23__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(28 downto 25),
      O(3 downto 0) => \gen_pwm[8].pwm_inst/minusOp\(28 downto 25),
      S(3) => \counter[0]_i_39__8_n_0\,
      S(2) => \counter[0]_i_40__8_n_0\,
      S(1) => \counter[0]_i_41__8_n_0\,
      S(0) => \counter[0]_i_42__8_n_0\
    );
\counter_reg[0]_i_23__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_24__8_n_0\,
      CO(3) => \counter_reg[0]_i_23__8_n_0\,
      CO(2) => \counter_reg[0]_i_23__8_n_1\,
      CO(1) => \counter_reg[0]_i_23__8_n_2\,
      CO(0) => \counter_reg[0]_i_23__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(28 downto 25),
      O(3 downto 0) => \gen_pwm[9].pwm_inst/minusOp\(28 downto 25),
      S(3) => \counter[0]_i_39__9_n_0\,
      S(2) => \counter[0]_i_40__9_n_0\,
      S(1) => \counter[0]_i_41__9_n_0\,
      S(0) => \counter[0]_i_42__9_n_0\
    );
\counter_reg[0]_i_23__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_24__9_n_0\,
      CO(3) => \counter_reg[0]_i_23__9_n_0\,
      CO(2) => \counter_reg[0]_i_23__9_n_1\,
      CO(1) => \counter_reg[0]_i_23__9_n_2\,
      CO(0) => \counter_reg[0]_i_23__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(28 downto 25),
      O(3 downto 0) => \gen_pwm[10].pwm_inst/minusOp\(28 downto 25),
      S(3) => \counter[0]_i_39__10_n_0\,
      S(2) => \counter[0]_i_40__10_n_0\,
      S(1) => \counter[0]_i_41__10_n_0\,
      S(0) => \counter[0]_i_42__10_n_0\
    );
\counter_reg[0]_i_24__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_34__0_n_0\,
      CO(3) => \counter_reg[0]_i_24__0_n_0\,
      CO(2) => \counter_reg[0]_i_24__0_n_1\,
      CO(1) => \counter_reg[0]_i_24__0_n_2\,
      CO(0) => \counter_reg[0]_i_24__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(24 downto 21),
      O(3 downto 0) => \gen_pwm[1].pwm_inst/minusOp\(24 downto 21),
      S(3) => \counter[0]_i_43__1_n_0\,
      S(2) => \counter[0]_i_44__1_n_0\,
      S(1) => \counter[0]_i_45__1_n_0\,
      S(0) => \counter[0]_i_46__1_n_0\
    );
\counter_reg[0]_i_24__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_34__1_n_0\,
      CO(3) => \counter_reg[0]_i_24__1_n_0\,
      CO(2) => \counter_reg[0]_i_24__1_n_1\,
      CO(1) => \counter_reg[0]_i_24__1_n_2\,
      CO(0) => \counter_reg[0]_i_24__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(24 downto 21),
      O(3 downto 0) => \gen_pwm[2].pwm_inst/minusOp\(24 downto 21),
      S(3) => \counter[0]_i_43__2_n_0\,
      S(2) => \counter[0]_i_44__2_n_0\,
      S(1) => \counter[0]_i_45__2_n_0\,
      S(0) => \counter[0]_i_46__2_n_0\
    );
\counter_reg[0]_i_24__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_34__10_n_0\,
      CO(3) => \counter_reg[0]_i_24__10_n_0\,
      CO(2) => \counter_reg[0]_i_24__10_n_1\,
      CO(1) => \counter_reg[0]_i_24__10_n_2\,
      CO(0) => \counter_reg[0]_i_24__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(24 downto 21),
      O(3 downto 0) => \gen_pwm[11].pwm_inst/minusOp\(24 downto 21),
      S(3) => \counter[0]_i_43__11_n_0\,
      S(2) => \counter[0]_i_44__11_n_0\,
      S(1) => \counter[0]_i_45__11_n_0\,
      S(0) => \counter[0]_i_46__11_n_0\
    );
\counter_reg[0]_i_24__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_34__11_n_0\,
      CO(3) => \counter_reg[0]_i_24__11_n_0\,
      CO(2) => \counter_reg[0]_i_24__11_n_1\,
      CO(1) => \counter_reg[0]_i_24__11_n_2\,
      CO(0) => \counter_reg[0]_i_24__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(24 downto 21),
      O(3 downto 0) => \gen_pwm[12].pwm_inst/minusOp\(24 downto 21),
      S(3) => \counter[0]_i_43__12_n_0\,
      S(2) => \counter[0]_i_44__12_n_0\,
      S(1) => \counter[0]_i_45__12_n_0\,
      S(0) => \counter[0]_i_46__12_n_0\
    );
\counter_reg[0]_i_24__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_34__12_n_0\,
      CO(3) => \counter_reg[0]_i_24__12_n_0\,
      CO(2) => \counter_reg[0]_i_24__12_n_1\,
      CO(1) => \counter_reg[0]_i_24__12_n_2\,
      CO(0) => \counter_reg[0]_i_24__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(24 downto 21),
      O(3 downto 0) => \gen_pwm[13].pwm_inst/minusOp\(24 downto 21),
      S(3) => \counter[0]_i_43__13_n_0\,
      S(2) => \counter[0]_i_44__13_n_0\,
      S(1) => \counter[0]_i_45__13_n_0\,
      S(0) => \counter[0]_i_46__13_n_0\
    );
\counter_reg[0]_i_24__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_34__13_n_0\,
      CO(3) => \counter_reg[0]_i_24__13_n_0\,
      CO(2) => \counter_reg[0]_i_24__13_n_1\,
      CO(1) => \counter_reg[0]_i_24__13_n_2\,
      CO(0) => \counter_reg[0]_i_24__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(24 downto 21),
      O(3 downto 0) => \gen_pwm[14].pwm_inst/minusOp\(24 downto 21),
      S(3) => \counter[0]_i_43__14_n_0\,
      S(2) => \counter[0]_i_44__14_n_0\,
      S(1) => \counter[0]_i_45__14_n_0\,
      S(0) => \counter[0]_i_46__14_n_0\
    );
\counter_reg[0]_i_24__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_34__14_n_0\,
      CO(3) => \counter_reg[0]_i_24__14_n_0\,
      CO(2) => \counter_reg[0]_i_24__14_n_1\,
      CO(1) => \counter_reg[0]_i_24__14_n_2\,
      CO(0) => \counter_reg[0]_i_24__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(24 downto 21),
      O(3 downto 0) => \gen_pwm[15].pwm_inst/minusOp\(24 downto 21),
      S(3) => \counter[0]_i_43__15_n_0\,
      S(2) => \counter[0]_i_44__15_n_0\,
      S(1) => \counter[0]_i_45__15_n_0\,
      S(0) => \counter[0]_i_46__15_n_0\
    );
\counter_reg[0]_i_24__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_34__15_n_0\,
      CO(3) => \counter_reg[0]_i_24__15_n_0\,
      CO(2) => \counter_reg[0]_i_24__15_n_1\,
      CO(1) => \counter_reg[0]_i_24__15_n_2\,
      CO(0) => \counter_reg[0]_i_24__15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(24 downto 21),
      O(3 downto 0) => \gen_pwm[16].pwm_inst/minusOp\(24 downto 21),
      S(3) => \counter[0]_i_43__16_n_0\,
      S(2) => \counter[0]_i_44__16_n_0\,
      S(1) => \counter[0]_i_45__16_n_0\,
      S(0) => \counter[0]_i_46__16_n_0\
    );
\counter_reg[0]_i_24__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_34__16_n_0\,
      CO(3) => \counter_reg[0]_i_24__16_n_0\,
      CO(2) => \counter_reg[0]_i_24__16_n_1\,
      CO(1) => \counter_reg[0]_i_24__16_n_2\,
      CO(0) => \counter_reg[0]_i_24__16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(24 downto 21),
      O(3 downto 0) => \gen_pwm[17].pwm_inst/minusOp\(24 downto 21),
      S(3) => \counter[0]_i_43__17_n_0\,
      S(2) => \counter[0]_i_44__17_n_0\,
      S(1) => \counter[0]_i_45__17_n_0\,
      S(0) => \counter[0]_i_46__17_n_0\
    );
\counter_reg[0]_i_24__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_34__17_n_0\,
      CO(3) => \counter_reg[0]_i_24__17_n_0\,
      CO(2) => \counter_reg[0]_i_24__17_n_1\,
      CO(1) => \counter_reg[0]_i_24__17_n_2\,
      CO(0) => \counter_reg[0]_i_24__17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(24 downto 21),
      O(3 downto 0) => \gen_pwm[18].pwm_inst/minusOp\(24 downto 21),
      S(3) => \counter[0]_i_43_n_0\,
      S(2) => \counter[0]_i_44_n_0\,
      S(1) => \counter[0]_i_45_n_0\,
      S(0) => \counter[0]_i_46_n_0\
    );
\counter_reg[0]_i_24__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_34__2_n_0\,
      CO(3) => \counter_reg[0]_i_24__2_n_0\,
      CO(2) => \counter_reg[0]_i_24__2_n_1\,
      CO(1) => \counter_reg[0]_i_24__2_n_2\,
      CO(0) => \counter_reg[0]_i_24__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(24 downto 21),
      O(3 downto 0) => \gen_pwm[3].pwm_inst/minusOp\(24 downto 21),
      S(3) => \counter[0]_i_43__3_n_0\,
      S(2) => \counter[0]_i_44__3_n_0\,
      S(1) => \counter[0]_i_45__3_n_0\,
      S(0) => \counter[0]_i_46__3_n_0\
    );
\counter_reg[0]_i_24__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_34__3_n_0\,
      CO(3) => \counter_reg[0]_i_24__3_n_0\,
      CO(2) => \counter_reg[0]_i_24__3_n_1\,
      CO(1) => \counter_reg[0]_i_24__3_n_2\,
      CO(0) => \counter_reg[0]_i_24__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(24 downto 21),
      O(3 downto 0) => \gen_pwm[4].pwm_inst/minusOp\(24 downto 21),
      S(3) => \counter[0]_i_43__4_n_0\,
      S(2) => \counter[0]_i_44__4_n_0\,
      S(1) => \counter[0]_i_45__4_n_0\,
      S(0) => \counter[0]_i_46__4_n_0\
    );
\counter_reg[0]_i_24__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_34__4_n_0\,
      CO(3) => \counter_reg[0]_i_24__4_n_0\,
      CO(2) => \counter_reg[0]_i_24__4_n_1\,
      CO(1) => \counter_reg[0]_i_24__4_n_2\,
      CO(0) => \counter_reg[0]_i_24__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(24 downto 21),
      O(3 downto 0) => \gen_pwm[5].pwm_inst/minusOp\(24 downto 21),
      S(3) => \counter[0]_i_43__5_n_0\,
      S(2) => \counter[0]_i_44__5_n_0\,
      S(1) => \counter[0]_i_45__5_n_0\,
      S(0) => \counter[0]_i_46__5_n_0\
    );
\counter_reg[0]_i_24__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_34__5_n_0\,
      CO(3) => \counter_reg[0]_i_24__5_n_0\,
      CO(2) => \counter_reg[0]_i_24__5_n_1\,
      CO(1) => \counter_reg[0]_i_24__5_n_2\,
      CO(0) => \counter_reg[0]_i_24__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(24 downto 21),
      O(3 downto 0) => \gen_pwm[6].pwm_inst/minusOp\(24 downto 21),
      S(3) => \counter[0]_i_43__6_n_0\,
      S(2) => \counter[0]_i_44__6_n_0\,
      S(1) => \counter[0]_i_45__6_n_0\,
      S(0) => \counter[0]_i_46__6_n_0\
    );
\counter_reg[0]_i_24__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_34__6_n_0\,
      CO(3) => \counter_reg[0]_i_24__6_n_0\,
      CO(2) => \counter_reg[0]_i_24__6_n_1\,
      CO(1) => \counter_reg[0]_i_24__6_n_2\,
      CO(0) => \counter_reg[0]_i_24__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(24 downto 21),
      O(3 downto 0) => \gen_pwm[7].pwm_inst/minusOp\(24 downto 21),
      S(3) => \counter[0]_i_43__7_n_0\,
      S(2) => \counter[0]_i_44__7_n_0\,
      S(1) => \counter[0]_i_45__7_n_0\,
      S(0) => \counter[0]_i_46__7_n_0\
    );
\counter_reg[0]_i_24__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_34__7_n_0\,
      CO(3) => \counter_reg[0]_i_24__7_n_0\,
      CO(2) => \counter_reg[0]_i_24__7_n_1\,
      CO(1) => \counter_reg[0]_i_24__7_n_2\,
      CO(0) => \counter_reg[0]_i_24__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(24 downto 21),
      O(3 downto 0) => \gen_pwm[8].pwm_inst/minusOp\(24 downto 21),
      S(3) => \counter[0]_i_43__8_n_0\,
      S(2) => \counter[0]_i_44__8_n_0\,
      S(1) => \counter[0]_i_45__8_n_0\,
      S(0) => \counter[0]_i_46__8_n_0\
    );
\counter_reg[0]_i_24__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_34__8_n_0\,
      CO(3) => \counter_reg[0]_i_24__8_n_0\,
      CO(2) => \counter_reg[0]_i_24__8_n_1\,
      CO(1) => \counter_reg[0]_i_24__8_n_2\,
      CO(0) => \counter_reg[0]_i_24__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(24 downto 21),
      O(3 downto 0) => \gen_pwm[9].pwm_inst/minusOp\(24 downto 21),
      S(3) => \counter[0]_i_43__9_n_0\,
      S(2) => \counter[0]_i_44__9_n_0\,
      S(1) => \counter[0]_i_45__9_n_0\,
      S(0) => \counter[0]_i_46__9_n_0\
    );
\counter_reg[0]_i_24__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_34__9_n_0\,
      CO(3) => \counter_reg[0]_i_24__9_n_0\,
      CO(2) => \counter_reg[0]_i_24__9_n_1\,
      CO(1) => \counter_reg[0]_i_24__9_n_2\,
      CO(0) => \counter_reg[0]_i_24__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(24 downto 21),
      O(3 downto 0) => \gen_pwm[10].pwm_inst/minusOp\(24 downto 21),
      S(3) => \counter[0]_i_43__10_n_0\,
      S(2) => \counter[0]_i_44__10_n_0\,
      S(1) => \counter[0]_i_45__10_n_0\,
      S(0) => \counter[0]_i_46__10_n_0\
    );
\counter_reg[0]_i_34__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_35__0_n_0\,
      CO(3) => \counter_reg[0]_i_34__0_n_0\,
      CO(2) => \counter_reg[0]_i_34__0_n_1\,
      CO(1) => \counter_reg[0]_i_34__0_n_2\,
      CO(0) => \counter_reg[0]_i_34__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(20 downto 17),
      O(3 downto 0) => \gen_pwm[1].pwm_inst/minusOp\(20 downto 17),
      S(3) => \counter[0]_i_57__1_n_0\,
      S(2) => \counter[0]_i_58__1_n_0\,
      S(1) => \counter[0]_i_59__1_n_0\,
      S(0) => \counter[0]_i_60__1_n_0\
    );
\counter_reg[0]_i_34__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_35__1_n_0\,
      CO(3) => \counter_reg[0]_i_34__1_n_0\,
      CO(2) => \counter_reg[0]_i_34__1_n_1\,
      CO(1) => \counter_reg[0]_i_34__1_n_2\,
      CO(0) => \counter_reg[0]_i_34__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(20 downto 17),
      O(3 downto 0) => \gen_pwm[2].pwm_inst/minusOp\(20 downto 17),
      S(3) => \counter[0]_i_57__2_n_0\,
      S(2) => \counter[0]_i_58__2_n_0\,
      S(1) => \counter[0]_i_59__2_n_0\,
      S(0) => \counter[0]_i_60__2_n_0\
    );
\counter_reg[0]_i_34__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_35__10_n_0\,
      CO(3) => \counter_reg[0]_i_34__10_n_0\,
      CO(2) => \counter_reg[0]_i_34__10_n_1\,
      CO(1) => \counter_reg[0]_i_34__10_n_2\,
      CO(0) => \counter_reg[0]_i_34__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(20 downto 17),
      O(3 downto 0) => \gen_pwm[11].pwm_inst/minusOp\(20 downto 17),
      S(3) => \counter[0]_i_57__11_n_0\,
      S(2) => \counter[0]_i_58__11_n_0\,
      S(1) => \counter[0]_i_59__11_n_0\,
      S(0) => \counter[0]_i_60__11_n_0\
    );
\counter_reg[0]_i_34__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_35__11_n_0\,
      CO(3) => \counter_reg[0]_i_34__11_n_0\,
      CO(2) => \counter_reg[0]_i_34__11_n_1\,
      CO(1) => \counter_reg[0]_i_34__11_n_2\,
      CO(0) => \counter_reg[0]_i_34__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(20 downto 17),
      O(3 downto 0) => \gen_pwm[12].pwm_inst/minusOp\(20 downto 17),
      S(3) => \counter[0]_i_57__12_n_0\,
      S(2) => \counter[0]_i_58__12_n_0\,
      S(1) => \counter[0]_i_59__12_n_0\,
      S(0) => \counter[0]_i_60__12_n_0\
    );
\counter_reg[0]_i_34__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_35__12_n_0\,
      CO(3) => \counter_reg[0]_i_34__12_n_0\,
      CO(2) => \counter_reg[0]_i_34__12_n_1\,
      CO(1) => \counter_reg[0]_i_34__12_n_2\,
      CO(0) => \counter_reg[0]_i_34__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(20 downto 17),
      O(3 downto 0) => \gen_pwm[13].pwm_inst/minusOp\(20 downto 17),
      S(3) => \counter[0]_i_57__13_n_0\,
      S(2) => \counter[0]_i_58__13_n_0\,
      S(1) => \counter[0]_i_59__13_n_0\,
      S(0) => \counter[0]_i_60__13_n_0\
    );
\counter_reg[0]_i_34__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_35__13_n_0\,
      CO(3) => \counter_reg[0]_i_34__13_n_0\,
      CO(2) => \counter_reg[0]_i_34__13_n_1\,
      CO(1) => \counter_reg[0]_i_34__13_n_2\,
      CO(0) => \counter_reg[0]_i_34__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(20 downto 17),
      O(3 downto 0) => \gen_pwm[14].pwm_inst/minusOp\(20 downto 17),
      S(3) => \counter[0]_i_57__14_n_0\,
      S(2) => \counter[0]_i_58__14_n_0\,
      S(1) => \counter[0]_i_59__14_n_0\,
      S(0) => \counter[0]_i_60__14_n_0\
    );
\counter_reg[0]_i_34__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_35__14_n_0\,
      CO(3) => \counter_reg[0]_i_34__14_n_0\,
      CO(2) => \counter_reg[0]_i_34__14_n_1\,
      CO(1) => \counter_reg[0]_i_34__14_n_2\,
      CO(0) => \counter_reg[0]_i_34__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(20 downto 17),
      O(3 downto 0) => \gen_pwm[15].pwm_inst/minusOp\(20 downto 17),
      S(3) => \counter[0]_i_57__15_n_0\,
      S(2) => \counter[0]_i_58__15_n_0\,
      S(1) => \counter[0]_i_59__15_n_0\,
      S(0) => \counter[0]_i_60__15_n_0\
    );
\counter_reg[0]_i_34__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_35__15_n_0\,
      CO(3) => \counter_reg[0]_i_34__15_n_0\,
      CO(2) => \counter_reg[0]_i_34__15_n_1\,
      CO(1) => \counter_reg[0]_i_34__15_n_2\,
      CO(0) => \counter_reg[0]_i_34__15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(20 downto 17),
      O(3 downto 0) => \gen_pwm[16].pwm_inst/minusOp\(20 downto 17),
      S(3) => \counter[0]_i_57__16_n_0\,
      S(2) => \counter[0]_i_58__16_n_0\,
      S(1) => \counter[0]_i_59__16_n_0\,
      S(0) => \counter[0]_i_60__16_n_0\
    );
\counter_reg[0]_i_34__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_35__16_n_0\,
      CO(3) => \counter_reg[0]_i_34__16_n_0\,
      CO(2) => \counter_reg[0]_i_34__16_n_1\,
      CO(1) => \counter_reg[0]_i_34__16_n_2\,
      CO(0) => \counter_reg[0]_i_34__16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(20 downto 17),
      O(3 downto 0) => \gen_pwm[17].pwm_inst/minusOp\(20 downto 17),
      S(3) => \counter[0]_i_57__17_n_0\,
      S(2) => \counter[0]_i_58__17_n_0\,
      S(1) => \counter[0]_i_59__17_n_0\,
      S(0) => \counter[0]_i_60__17_n_0\
    );
\counter_reg[0]_i_34__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_35__17_n_0\,
      CO(3) => \counter_reg[0]_i_34__17_n_0\,
      CO(2) => \counter_reg[0]_i_34__17_n_1\,
      CO(1) => \counter_reg[0]_i_34__17_n_2\,
      CO(0) => \counter_reg[0]_i_34__17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(20 downto 17),
      O(3 downto 0) => \gen_pwm[18].pwm_inst/minusOp\(20 downto 17),
      S(3) => \counter[0]_i_57_n_0\,
      S(2) => \counter[0]_i_58_n_0\,
      S(1) => \counter[0]_i_59_n_0\,
      S(0) => \counter[0]_i_60_n_0\
    );
\counter_reg[0]_i_34__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_35__2_n_0\,
      CO(3) => \counter_reg[0]_i_34__2_n_0\,
      CO(2) => \counter_reg[0]_i_34__2_n_1\,
      CO(1) => \counter_reg[0]_i_34__2_n_2\,
      CO(0) => \counter_reg[0]_i_34__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(20 downto 17),
      O(3 downto 0) => \gen_pwm[3].pwm_inst/minusOp\(20 downto 17),
      S(3) => \counter[0]_i_57__3_n_0\,
      S(2) => \counter[0]_i_58__3_n_0\,
      S(1) => \counter[0]_i_59__3_n_0\,
      S(0) => \counter[0]_i_60__3_n_0\
    );
\counter_reg[0]_i_34__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_35__3_n_0\,
      CO(3) => \counter_reg[0]_i_34__3_n_0\,
      CO(2) => \counter_reg[0]_i_34__3_n_1\,
      CO(1) => \counter_reg[0]_i_34__3_n_2\,
      CO(0) => \counter_reg[0]_i_34__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(20 downto 17),
      O(3 downto 0) => \gen_pwm[4].pwm_inst/minusOp\(20 downto 17),
      S(3) => \counter[0]_i_57__4_n_0\,
      S(2) => \counter[0]_i_58__4_n_0\,
      S(1) => \counter[0]_i_59__4_n_0\,
      S(0) => \counter[0]_i_60__4_n_0\
    );
\counter_reg[0]_i_34__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_35__4_n_0\,
      CO(3) => \counter_reg[0]_i_34__4_n_0\,
      CO(2) => \counter_reg[0]_i_34__4_n_1\,
      CO(1) => \counter_reg[0]_i_34__4_n_2\,
      CO(0) => \counter_reg[0]_i_34__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(20 downto 17),
      O(3 downto 0) => \gen_pwm[5].pwm_inst/minusOp\(20 downto 17),
      S(3) => \counter[0]_i_57__5_n_0\,
      S(2) => \counter[0]_i_58__5_n_0\,
      S(1) => \counter[0]_i_59__5_n_0\,
      S(0) => \counter[0]_i_60__5_n_0\
    );
\counter_reg[0]_i_34__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_35__5_n_0\,
      CO(3) => \counter_reg[0]_i_34__5_n_0\,
      CO(2) => \counter_reg[0]_i_34__5_n_1\,
      CO(1) => \counter_reg[0]_i_34__5_n_2\,
      CO(0) => \counter_reg[0]_i_34__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(20 downto 17),
      O(3 downto 0) => \gen_pwm[6].pwm_inst/minusOp\(20 downto 17),
      S(3) => \counter[0]_i_57__6_n_0\,
      S(2) => \counter[0]_i_58__6_n_0\,
      S(1) => \counter[0]_i_59__6_n_0\,
      S(0) => \counter[0]_i_60__6_n_0\
    );
\counter_reg[0]_i_34__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_35__6_n_0\,
      CO(3) => \counter_reg[0]_i_34__6_n_0\,
      CO(2) => \counter_reg[0]_i_34__6_n_1\,
      CO(1) => \counter_reg[0]_i_34__6_n_2\,
      CO(0) => \counter_reg[0]_i_34__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(20 downto 17),
      O(3 downto 0) => \gen_pwm[7].pwm_inst/minusOp\(20 downto 17),
      S(3) => \counter[0]_i_57__7_n_0\,
      S(2) => \counter[0]_i_58__7_n_0\,
      S(1) => \counter[0]_i_59__7_n_0\,
      S(0) => \counter[0]_i_60__7_n_0\
    );
\counter_reg[0]_i_34__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_35__7_n_0\,
      CO(3) => \counter_reg[0]_i_34__7_n_0\,
      CO(2) => \counter_reg[0]_i_34__7_n_1\,
      CO(1) => \counter_reg[0]_i_34__7_n_2\,
      CO(0) => \counter_reg[0]_i_34__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(20 downto 17),
      O(3 downto 0) => \gen_pwm[8].pwm_inst/minusOp\(20 downto 17),
      S(3) => \counter[0]_i_57__8_n_0\,
      S(2) => \counter[0]_i_58__8_n_0\,
      S(1) => \counter[0]_i_59__8_n_0\,
      S(0) => \counter[0]_i_60__8_n_0\
    );
\counter_reg[0]_i_34__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_35__8_n_0\,
      CO(3) => \counter_reg[0]_i_34__8_n_0\,
      CO(2) => \counter_reg[0]_i_34__8_n_1\,
      CO(1) => \counter_reg[0]_i_34__8_n_2\,
      CO(0) => \counter_reg[0]_i_34__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(20 downto 17),
      O(3 downto 0) => \gen_pwm[9].pwm_inst/minusOp\(20 downto 17),
      S(3) => \counter[0]_i_57__9_n_0\,
      S(2) => \counter[0]_i_58__9_n_0\,
      S(1) => \counter[0]_i_59__9_n_0\,
      S(0) => \counter[0]_i_60__9_n_0\
    );
\counter_reg[0]_i_34__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_35__9_n_0\,
      CO(3) => \counter_reg[0]_i_34__9_n_0\,
      CO(2) => \counter_reg[0]_i_34__9_n_1\,
      CO(1) => \counter_reg[0]_i_34__9_n_2\,
      CO(0) => \counter_reg[0]_i_34__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(20 downto 17),
      O(3 downto 0) => \gen_pwm[10].pwm_inst/minusOp\(20 downto 17),
      S(3) => \counter[0]_i_57__10_n_0\,
      S(2) => \counter[0]_i_58__10_n_0\,
      S(1) => \counter[0]_i_59__10_n_0\,
      S(0) => \counter[0]_i_60__10_n_0\
    );
\counter_reg[0]_i_35__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_55__0_n_0\,
      CO(3) => \counter_reg[0]_i_35__0_n_0\,
      CO(2) => \counter_reg[0]_i_35__0_n_1\,
      CO(1) => \counter_reg[0]_i_35__0_n_2\,
      CO(0) => \counter_reg[0]_i_35__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(16 downto 13),
      O(3 downto 0) => \gen_pwm[1].pwm_inst/minusOp\(16 downto 13),
      S(3) => \counter[0]_i_61__1_n_0\,
      S(2) => \counter[0]_i_62__1_n_0\,
      S(1) => \counter[0]_i_63__1_n_0\,
      S(0) => \counter[0]_i_64__1_n_0\
    );
\counter_reg[0]_i_35__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_55__1_n_0\,
      CO(3) => \counter_reg[0]_i_35__1_n_0\,
      CO(2) => \counter_reg[0]_i_35__1_n_1\,
      CO(1) => \counter_reg[0]_i_35__1_n_2\,
      CO(0) => \counter_reg[0]_i_35__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(16 downto 13),
      O(3 downto 0) => \gen_pwm[2].pwm_inst/minusOp\(16 downto 13),
      S(3) => \counter[0]_i_61__2_n_0\,
      S(2) => \counter[0]_i_62__2_n_0\,
      S(1) => \counter[0]_i_63__2_n_0\,
      S(0) => \counter[0]_i_64__2_n_0\
    );
\counter_reg[0]_i_35__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_55__10_n_0\,
      CO(3) => \counter_reg[0]_i_35__10_n_0\,
      CO(2) => \counter_reg[0]_i_35__10_n_1\,
      CO(1) => \counter_reg[0]_i_35__10_n_2\,
      CO(0) => \counter_reg[0]_i_35__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(16 downto 13),
      O(3 downto 0) => \gen_pwm[11].pwm_inst/minusOp\(16 downto 13),
      S(3) => \counter[0]_i_61__11_n_0\,
      S(2) => \counter[0]_i_62__11_n_0\,
      S(1) => \counter[0]_i_63__11_n_0\,
      S(0) => \counter[0]_i_64__11_n_0\
    );
\counter_reg[0]_i_35__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_55__11_n_0\,
      CO(3) => \counter_reg[0]_i_35__11_n_0\,
      CO(2) => \counter_reg[0]_i_35__11_n_1\,
      CO(1) => \counter_reg[0]_i_35__11_n_2\,
      CO(0) => \counter_reg[0]_i_35__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(16 downto 13),
      O(3 downto 0) => \gen_pwm[12].pwm_inst/minusOp\(16 downto 13),
      S(3) => \counter[0]_i_61__12_n_0\,
      S(2) => \counter[0]_i_62__12_n_0\,
      S(1) => \counter[0]_i_63__12_n_0\,
      S(0) => \counter[0]_i_64__12_n_0\
    );
\counter_reg[0]_i_35__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_55__12_n_0\,
      CO(3) => \counter_reg[0]_i_35__12_n_0\,
      CO(2) => \counter_reg[0]_i_35__12_n_1\,
      CO(1) => \counter_reg[0]_i_35__12_n_2\,
      CO(0) => \counter_reg[0]_i_35__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(16 downto 13),
      O(3 downto 0) => \gen_pwm[13].pwm_inst/minusOp\(16 downto 13),
      S(3) => \counter[0]_i_61__13_n_0\,
      S(2) => \counter[0]_i_62__13_n_0\,
      S(1) => \counter[0]_i_63__13_n_0\,
      S(0) => \counter[0]_i_64__13_n_0\
    );
\counter_reg[0]_i_35__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_55__13_n_0\,
      CO(3) => \counter_reg[0]_i_35__13_n_0\,
      CO(2) => \counter_reg[0]_i_35__13_n_1\,
      CO(1) => \counter_reg[0]_i_35__13_n_2\,
      CO(0) => \counter_reg[0]_i_35__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(16 downto 13),
      O(3 downto 0) => \gen_pwm[14].pwm_inst/minusOp\(16 downto 13),
      S(3) => \counter[0]_i_61__14_n_0\,
      S(2) => \counter[0]_i_62__14_n_0\,
      S(1) => \counter[0]_i_63__14_n_0\,
      S(0) => \counter[0]_i_64__14_n_0\
    );
\counter_reg[0]_i_35__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_55__14_n_0\,
      CO(3) => \counter_reg[0]_i_35__14_n_0\,
      CO(2) => \counter_reg[0]_i_35__14_n_1\,
      CO(1) => \counter_reg[0]_i_35__14_n_2\,
      CO(0) => \counter_reg[0]_i_35__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(16 downto 13),
      O(3 downto 0) => \gen_pwm[15].pwm_inst/minusOp\(16 downto 13),
      S(3) => \counter[0]_i_61__15_n_0\,
      S(2) => \counter[0]_i_62__15_n_0\,
      S(1) => \counter[0]_i_63__15_n_0\,
      S(0) => \counter[0]_i_64__15_n_0\
    );
\counter_reg[0]_i_35__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_55__15_n_0\,
      CO(3) => \counter_reg[0]_i_35__15_n_0\,
      CO(2) => \counter_reg[0]_i_35__15_n_1\,
      CO(1) => \counter_reg[0]_i_35__15_n_2\,
      CO(0) => \counter_reg[0]_i_35__15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(16 downto 13),
      O(3 downto 0) => \gen_pwm[16].pwm_inst/minusOp\(16 downto 13),
      S(3) => \counter[0]_i_61__16_n_0\,
      S(2) => \counter[0]_i_62__16_n_0\,
      S(1) => \counter[0]_i_63__16_n_0\,
      S(0) => \counter[0]_i_64__16_n_0\
    );
\counter_reg[0]_i_35__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_55__16_n_0\,
      CO(3) => \counter_reg[0]_i_35__16_n_0\,
      CO(2) => \counter_reg[0]_i_35__16_n_1\,
      CO(1) => \counter_reg[0]_i_35__16_n_2\,
      CO(0) => \counter_reg[0]_i_35__16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(16 downto 13),
      O(3 downto 0) => \gen_pwm[17].pwm_inst/minusOp\(16 downto 13),
      S(3) => \counter[0]_i_61__17_n_0\,
      S(2) => \counter[0]_i_62__17_n_0\,
      S(1) => \counter[0]_i_63__17_n_0\,
      S(0) => \counter[0]_i_64__17_n_0\
    );
\counter_reg[0]_i_35__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_55__17_n_0\,
      CO(3) => \counter_reg[0]_i_35__17_n_0\,
      CO(2) => \counter_reg[0]_i_35__17_n_1\,
      CO(1) => \counter_reg[0]_i_35__17_n_2\,
      CO(0) => \counter_reg[0]_i_35__17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(16 downto 13),
      O(3 downto 0) => \gen_pwm[18].pwm_inst/minusOp\(16 downto 13),
      S(3) => \counter[0]_i_61_n_0\,
      S(2) => \counter[0]_i_62_n_0\,
      S(1) => \counter[0]_i_63_n_0\,
      S(0) => \counter[0]_i_64_n_0\
    );
\counter_reg[0]_i_35__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_55__2_n_0\,
      CO(3) => \counter_reg[0]_i_35__2_n_0\,
      CO(2) => \counter_reg[0]_i_35__2_n_1\,
      CO(1) => \counter_reg[0]_i_35__2_n_2\,
      CO(0) => \counter_reg[0]_i_35__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(16 downto 13),
      O(3 downto 0) => \gen_pwm[3].pwm_inst/minusOp\(16 downto 13),
      S(3) => \counter[0]_i_61__3_n_0\,
      S(2) => \counter[0]_i_62__3_n_0\,
      S(1) => \counter[0]_i_63__3_n_0\,
      S(0) => \counter[0]_i_64__3_n_0\
    );
\counter_reg[0]_i_35__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_55__3_n_0\,
      CO(3) => \counter_reg[0]_i_35__3_n_0\,
      CO(2) => \counter_reg[0]_i_35__3_n_1\,
      CO(1) => \counter_reg[0]_i_35__3_n_2\,
      CO(0) => \counter_reg[0]_i_35__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(16 downto 13),
      O(3 downto 0) => \gen_pwm[4].pwm_inst/minusOp\(16 downto 13),
      S(3) => \counter[0]_i_61__4_n_0\,
      S(2) => \counter[0]_i_62__4_n_0\,
      S(1) => \counter[0]_i_63__4_n_0\,
      S(0) => \counter[0]_i_64__4_n_0\
    );
\counter_reg[0]_i_35__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_55__4_n_0\,
      CO(3) => \counter_reg[0]_i_35__4_n_0\,
      CO(2) => \counter_reg[0]_i_35__4_n_1\,
      CO(1) => \counter_reg[0]_i_35__4_n_2\,
      CO(0) => \counter_reg[0]_i_35__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(16 downto 13),
      O(3 downto 0) => \gen_pwm[5].pwm_inst/minusOp\(16 downto 13),
      S(3) => \counter[0]_i_61__5_n_0\,
      S(2) => \counter[0]_i_62__5_n_0\,
      S(1) => \counter[0]_i_63__5_n_0\,
      S(0) => \counter[0]_i_64__5_n_0\
    );
\counter_reg[0]_i_35__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_55__5_n_0\,
      CO(3) => \counter_reg[0]_i_35__5_n_0\,
      CO(2) => \counter_reg[0]_i_35__5_n_1\,
      CO(1) => \counter_reg[0]_i_35__5_n_2\,
      CO(0) => \counter_reg[0]_i_35__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(16 downto 13),
      O(3 downto 0) => \gen_pwm[6].pwm_inst/minusOp\(16 downto 13),
      S(3) => \counter[0]_i_61__6_n_0\,
      S(2) => \counter[0]_i_62__6_n_0\,
      S(1) => \counter[0]_i_63__6_n_0\,
      S(0) => \counter[0]_i_64__6_n_0\
    );
\counter_reg[0]_i_35__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_55__6_n_0\,
      CO(3) => \counter_reg[0]_i_35__6_n_0\,
      CO(2) => \counter_reg[0]_i_35__6_n_1\,
      CO(1) => \counter_reg[0]_i_35__6_n_2\,
      CO(0) => \counter_reg[0]_i_35__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(16 downto 13),
      O(3 downto 0) => \gen_pwm[7].pwm_inst/minusOp\(16 downto 13),
      S(3) => \counter[0]_i_61__7_n_0\,
      S(2) => \counter[0]_i_62__7_n_0\,
      S(1) => \counter[0]_i_63__7_n_0\,
      S(0) => \counter[0]_i_64__7_n_0\
    );
\counter_reg[0]_i_35__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_55__7_n_0\,
      CO(3) => \counter_reg[0]_i_35__7_n_0\,
      CO(2) => \counter_reg[0]_i_35__7_n_1\,
      CO(1) => \counter_reg[0]_i_35__7_n_2\,
      CO(0) => \counter_reg[0]_i_35__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(16 downto 13),
      O(3 downto 0) => \gen_pwm[8].pwm_inst/minusOp\(16 downto 13),
      S(3) => \counter[0]_i_61__8_n_0\,
      S(2) => \counter[0]_i_62__8_n_0\,
      S(1) => \counter[0]_i_63__8_n_0\,
      S(0) => \counter[0]_i_64__8_n_0\
    );
\counter_reg[0]_i_35__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_55__8_n_0\,
      CO(3) => \counter_reg[0]_i_35__8_n_0\,
      CO(2) => \counter_reg[0]_i_35__8_n_1\,
      CO(1) => \counter_reg[0]_i_35__8_n_2\,
      CO(0) => \counter_reg[0]_i_35__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(16 downto 13),
      O(3 downto 0) => \gen_pwm[9].pwm_inst/minusOp\(16 downto 13),
      S(3) => \counter[0]_i_61__9_n_0\,
      S(2) => \counter[0]_i_62__9_n_0\,
      S(1) => \counter[0]_i_63__9_n_0\,
      S(0) => \counter[0]_i_64__9_n_0\
    );
\counter_reg[0]_i_35__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_55__9_n_0\,
      CO(3) => \counter_reg[0]_i_35__9_n_0\,
      CO(2) => \counter_reg[0]_i_35__9_n_1\,
      CO(1) => \counter_reg[0]_i_35__9_n_2\,
      CO(0) => \counter_reg[0]_i_35__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(16 downto 13),
      O(3 downto 0) => \gen_pwm[10].pwm_inst/minusOp\(16 downto 13),
      S(3) => \counter[0]_i_61__10_n_0\,
      S(2) => \counter[0]_i_62__10_n_0\,
      S(1) => \counter[0]_i_63__10_n_0\,
      S(0) => \counter[0]_i_64__10_n_0\
    );
\counter_reg[0]_i_55__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_56__0_n_0\,
      CO(3) => \counter_reg[0]_i_55__0_n_0\,
      CO(2) => \counter_reg[0]_i_55__0_n_1\,
      CO(1) => \counter_reg[0]_i_55__0_n_2\,
      CO(0) => \counter_reg[0]_i_55__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(12 downto 9),
      O(3 downto 0) => \gen_pwm[1].pwm_inst/minusOp\(12 downto 9),
      S(3) => \counter[0]_i_66__1_n_0\,
      S(2) => \counter[0]_i_67__1_n_0\,
      S(1) => \counter[0]_i_68__1_n_0\,
      S(0) => \counter[0]_i_69__1_n_0\
    );
\counter_reg[0]_i_55__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_56__1_n_0\,
      CO(3) => \counter_reg[0]_i_55__1_n_0\,
      CO(2) => \counter_reg[0]_i_55__1_n_1\,
      CO(1) => \counter_reg[0]_i_55__1_n_2\,
      CO(0) => \counter_reg[0]_i_55__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(12 downto 9),
      O(3 downto 0) => \gen_pwm[2].pwm_inst/minusOp\(12 downto 9),
      S(3) => \counter[0]_i_66__2_n_0\,
      S(2) => \counter[0]_i_67__2_n_0\,
      S(1) => \counter[0]_i_68__2_n_0\,
      S(0) => \counter[0]_i_69__2_n_0\
    );
\counter_reg[0]_i_55__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_56__10_n_0\,
      CO(3) => \counter_reg[0]_i_55__10_n_0\,
      CO(2) => \counter_reg[0]_i_55__10_n_1\,
      CO(1) => \counter_reg[0]_i_55__10_n_2\,
      CO(0) => \counter_reg[0]_i_55__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(12 downto 9),
      O(3 downto 0) => \gen_pwm[11].pwm_inst/minusOp\(12 downto 9),
      S(3) => \counter[0]_i_66__11_n_0\,
      S(2) => \counter[0]_i_67__11_n_0\,
      S(1) => \counter[0]_i_68__11_n_0\,
      S(0) => \counter[0]_i_69__11_n_0\
    );
\counter_reg[0]_i_55__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_56__11_n_0\,
      CO(3) => \counter_reg[0]_i_55__11_n_0\,
      CO(2) => \counter_reg[0]_i_55__11_n_1\,
      CO(1) => \counter_reg[0]_i_55__11_n_2\,
      CO(0) => \counter_reg[0]_i_55__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(12 downto 9),
      O(3 downto 0) => \gen_pwm[12].pwm_inst/minusOp\(12 downto 9),
      S(3) => \counter[0]_i_66__12_n_0\,
      S(2) => \counter[0]_i_67__12_n_0\,
      S(1) => \counter[0]_i_68__12_n_0\,
      S(0) => \counter[0]_i_69__12_n_0\
    );
\counter_reg[0]_i_55__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_56__12_n_0\,
      CO(3) => \counter_reg[0]_i_55__12_n_0\,
      CO(2) => \counter_reg[0]_i_55__12_n_1\,
      CO(1) => \counter_reg[0]_i_55__12_n_2\,
      CO(0) => \counter_reg[0]_i_55__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(12 downto 9),
      O(3 downto 0) => \gen_pwm[13].pwm_inst/minusOp\(12 downto 9),
      S(3) => \counter[0]_i_66__13_n_0\,
      S(2) => \counter[0]_i_67__13_n_0\,
      S(1) => \counter[0]_i_68__13_n_0\,
      S(0) => \counter[0]_i_69__13_n_0\
    );
\counter_reg[0]_i_55__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_56__13_n_0\,
      CO(3) => \counter_reg[0]_i_55__13_n_0\,
      CO(2) => \counter_reg[0]_i_55__13_n_1\,
      CO(1) => \counter_reg[0]_i_55__13_n_2\,
      CO(0) => \counter_reg[0]_i_55__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(12 downto 9),
      O(3 downto 0) => \gen_pwm[14].pwm_inst/minusOp\(12 downto 9),
      S(3) => \counter[0]_i_66__14_n_0\,
      S(2) => \counter[0]_i_67__14_n_0\,
      S(1) => \counter[0]_i_68__14_n_0\,
      S(0) => \counter[0]_i_69__14_n_0\
    );
\counter_reg[0]_i_55__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_56__14_n_0\,
      CO(3) => \counter_reg[0]_i_55__14_n_0\,
      CO(2) => \counter_reg[0]_i_55__14_n_1\,
      CO(1) => \counter_reg[0]_i_55__14_n_2\,
      CO(0) => \counter_reg[0]_i_55__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(12 downto 9),
      O(3 downto 0) => \gen_pwm[15].pwm_inst/minusOp\(12 downto 9),
      S(3) => \counter[0]_i_66__15_n_0\,
      S(2) => \counter[0]_i_67__15_n_0\,
      S(1) => \counter[0]_i_68__15_n_0\,
      S(0) => \counter[0]_i_69__15_n_0\
    );
\counter_reg[0]_i_55__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_56__15_n_0\,
      CO(3) => \counter_reg[0]_i_55__15_n_0\,
      CO(2) => \counter_reg[0]_i_55__15_n_1\,
      CO(1) => \counter_reg[0]_i_55__15_n_2\,
      CO(0) => \counter_reg[0]_i_55__15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(12 downto 9),
      O(3 downto 0) => \gen_pwm[16].pwm_inst/minusOp\(12 downto 9),
      S(3) => \counter[0]_i_66__16_n_0\,
      S(2) => \counter[0]_i_67__16_n_0\,
      S(1) => \counter[0]_i_68__16_n_0\,
      S(0) => \counter[0]_i_69__16_n_0\
    );
\counter_reg[0]_i_55__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_56__16_n_0\,
      CO(3) => \counter_reg[0]_i_55__16_n_0\,
      CO(2) => \counter_reg[0]_i_55__16_n_1\,
      CO(1) => \counter_reg[0]_i_55__16_n_2\,
      CO(0) => \counter_reg[0]_i_55__16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(12 downto 9),
      O(3 downto 0) => \gen_pwm[17].pwm_inst/minusOp\(12 downto 9),
      S(3) => \counter[0]_i_66__17_n_0\,
      S(2) => \counter[0]_i_67__17_n_0\,
      S(1) => \counter[0]_i_68__17_n_0\,
      S(0) => \counter[0]_i_69__17_n_0\
    );
\counter_reg[0]_i_55__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_56__17_n_0\,
      CO(3) => \counter_reg[0]_i_55__17_n_0\,
      CO(2) => \counter_reg[0]_i_55__17_n_1\,
      CO(1) => \counter_reg[0]_i_55__17_n_2\,
      CO(0) => \counter_reg[0]_i_55__17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(12 downto 9),
      O(3 downto 0) => \gen_pwm[18].pwm_inst/minusOp\(12 downto 9),
      S(3) => \counter[0]_i_66_n_0\,
      S(2) => \counter[0]_i_67_n_0\,
      S(1) => \counter[0]_i_68_n_0\,
      S(0) => \counter[0]_i_69_n_0\
    );
\counter_reg[0]_i_55__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_56__2_n_0\,
      CO(3) => \counter_reg[0]_i_55__2_n_0\,
      CO(2) => \counter_reg[0]_i_55__2_n_1\,
      CO(1) => \counter_reg[0]_i_55__2_n_2\,
      CO(0) => \counter_reg[0]_i_55__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(12 downto 9),
      O(3 downto 0) => \gen_pwm[3].pwm_inst/minusOp\(12 downto 9),
      S(3) => \counter[0]_i_66__3_n_0\,
      S(2) => \counter[0]_i_67__3_n_0\,
      S(1) => \counter[0]_i_68__3_n_0\,
      S(0) => \counter[0]_i_69__3_n_0\
    );
\counter_reg[0]_i_55__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_56__3_n_0\,
      CO(3) => \counter_reg[0]_i_55__3_n_0\,
      CO(2) => \counter_reg[0]_i_55__3_n_1\,
      CO(1) => \counter_reg[0]_i_55__3_n_2\,
      CO(0) => \counter_reg[0]_i_55__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(12 downto 9),
      O(3 downto 0) => \gen_pwm[4].pwm_inst/minusOp\(12 downto 9),
      S(3) => \counter[0]_i_66__4_n_0\,
      S(2) => \counter[0]_i_67__4_n_0\,
      S(1) => \counter[0]_i_68__4_n_0\,
      S(0) => \counter[0]_i_69__4_n_0\
    );
\counter_reg[0]_i_55__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_56__4_n_0\,
      CO(3) => \counter_reg[0]_i_55__4_n_0\,
      CO(2) => \counter_reg[0]_i_55__4_n_1\,
      CO(1) => \counter_reg[0]_i_55__4_n_2\,
      CO(0) => \counter_reg[0]_i_55__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(12 downto 9),
      O(3 downto 0) => \gen_pwm[5].pwm_inst/minusOp\(12 downto 9),
      S(3) => \counter[0]_i_66__5_n_0\,
      S(2) => \counter[0]_i_67__5_n_0\,
      S(1) => \counter[0]_i_68__5_n_0\,
      S(0) => \counter[0]_i_69__5_n_0\
    );
\counter_reg[0]_i_55__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_56__5_n_0\,
      CO(3) => \counter_reg[0]_i_55__5_n_0\,
      CO(2) => \counter_reg[0]_i_55__5_n_1\,
      CO(1) => \counter_reg[0]_i_55__5_n_2\,
      CO(0) => \counter_reg[0]_i_55__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(12 downto 9),
      O(3 downto 0) => \gen_pwm[6].pwm_inst/minusOp\(12 downto 9),
      S(3) => \counter[0]_i_66__6_n_0\,
      S(2) => \counter[0]_i_67__6_n_0\,
      S(1) => \counter[0]_i_68__6_n_0\,
      S(0) => \counter[0]_i_69__6_n_0\
    );
\counter_reg[0]_i_55__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_56__6_n_0\,
      CO(3) => \counter_reg[0]_i_55__6_n_0\,
      CO(2) => \counter_reg[0]_i_55__6_n_1\,
      CO(1) => \counter_reg[0]_i_55__6_n_2\,
      CO(0) => \counter_reg[0]_i_55__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(12 downto 9),
      O(3 downto 0) => \gen_pwm[7].pwm_inst/minusOp\(12 downto 9),
      S(3) => \counter[0]_i_66__7_n_0\,
      S(2) => \counter[0]_i_67__7_n_0\,
      S(1) => \counter[0]_i_68__7_n_0\,
      S(0) => \counter[0]_i_69__7_n_0\
    );
\counter_reg[0]_i_55__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_56__7_n_0\,
      CO(3) => \counter_reg[0]_i_55__7_n_0\,
      CO(2) => \counter_reg[0]_i_55__7_n_1\,
      CO(1) => \counter_reg[0]_i_55__7_n_2\,
      CO(0) => \counter_reg[0]_i_55__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(12 downto 9),
      O(3 downto 0) => \gen_pwm[8].pwm_inst/minusOp\(12 downto 9),
      S(3) => \counter[0]_i_66__8_n_0\,
      S(2) => \counter[0]_i_67__8_n_0\,
      S(1) => \counter[0]_i_68__8_n_0\,
      S(0) => \counter[0]_i_69__8_n_0\
    );
\counter_reg[0]_i_55__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_56__8_n_0\,
      CO(3) => \counter_reg[0]_i_55__8_n_0\,
      CO(2) => \counter_reg[0]_i_55__8_n_1\,
      CO(1) => \counter_reg[0]_i_55__8_n_2\,
      CO(0) => \counter_reg[0]_i_55__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(12 downto 9),
      O(3 downto 0) => \gen_pwm[9].pwm_inst/minusOp\(12 downto 9),
      S(3) => \counter[0]_i_66__9_n_0\,
      S(2) => \counter[0]_i_67__9_n_0\,
      S(1) => \counter[0]_i_68__9_n_0\,
      S(0) => \counter[0]_i_69__9_n_0\
    );
\counter_reg[0]_i_55__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_56__9_n_0\,
      CO(3) => \counter_reg[0]_i_55__9_n_0\,
      CO(2) => \counter_reg[0]_i_55__9_n_1\,
      CO(1) => \counter_reg[0]_i_55__9_n_2\,
      CO(0) => \counter_reg[0]_i_55__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(12 downto 9),
      O(3 downto 0) => \gen_pwm[10].pwm_inst/minusOp\(12 downto 9),
      S(3) => \counter[0]_i_66__10_n_0\,
      S(2) => \counter[0]_i_67__10_n_0\,
      S(1) => \counter[0]_i_68__10_n_0\,
      S(0) => \counter[0]_i_69__10_n_0\
    );
\counter_reg[0]_i_56__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_65__0_n_0\,
      CO(3) => \counter_reg[0]_i_56__0_n_0\,
      CO(2) => \counter_reg[0]_i_56__0_n_1\,
      CO(1) => \counter_reg[0]_i_56__0_n_2\,
      CO(0) => \counter_reg[0]_i_56__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(8 downto 5),
      O(3 downto 0) => \gen_pwm[1].pwm_inst/minusOp\(8 downto 5),
      S(3) => \counter[0]_i_70__1_n_0\,
      S(2) => \counter[0]_i_71__1_n_0\,
      S(1) => \counter[0]_i_72__1_n_0\,
      S(0) => \counter[0]_i_73__1_n_0\
    );
\counter_reg[0]_i_56__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_65__1_n_0\,
      CO(3) => \counter_reg[0]_i_56__1_n_0\,
      CO(2) => \counter_reg[0]_i_56__1_n_1\,
      CO(1) => \counter_reg[0]_i_56__1_n_2\,
      CO(0) => \counter_reg[0]_i_56__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(8 downto 5),
      O(3 downto 0) => \gen_pwm[2].pwm_inst/minusOp\(8 downto 5),
      S(3) => \counter[0]_i_70__2_n_0\,
      S(2) => \counter[0]_i_71__2_n_0\,
      S(1) => \counter[0]_i_72__2_n_0\,
      S(0) => \counter[0]_i_73__2_n_0\
    );
\counter_reg[0]_i_56__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_65__10_n_0\,
      CO(3) => \counter_reg[0]_i_56__10_n_0\,
      CO(2) => \counter_reg[0]_i_56__10_n_1\,
      CO(1) => \counter_reg[0]_i_56__10_n_2\,
      CO(0) => \counter_reg[0]_i_56__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(8 downto 5),
      O(3 downto 0) => \gen_pwm[11].pwm_inst/minusOp\(8 downto 5),
      S(3) => \counter[0]_i_70__11_n_0\,
      S(2) => \counter[0]_i_71__11_n_0\,
      S(1) => \counter[0]_i_72__11_n_0\,
      S(0) => \counter[0]_i_73__11_n_0\
    );
\counter_reg[0]_i_56__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_65__11_n_0\,
      CO(3) => \counter_reg[0]_i_56__11_n_0\,
      CO(2) => \counter_reg[0]_i_56__11_n_1\,
      CO(1) => \counter_reg[0]_i_56__11_n_2\,
      CO(0) => \counter_reg[0]_i_56__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(8 downto 5),
      O(3 downto 0) => \gen_pwm[12].pwm_inst/minusOp\(8 downto 5),
      S(3) => \counter[0]_i_70__12_n_0\,
      S(2) => \counter[0]_i_71__12_n_0\,
      S(1) => \counter[0]_i_72__12_n_0\,
      S(0) => \counter[0]_i_73__12_n_0\
    );
\counter_reg[0]_i_56__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_65__12_n_0\,
      CO(3) => \counter_reg[0]_i_56__12_n_0\,
      CO(2) => \counter_reg[0]_i_56__12_n_1\,
      CO(1) => \counter_reg[0]_i_56__12_n_2\,
      CO(0) => \counter_reg[0]_i_56__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(8 downto 5),
      O(3 downto 0) => \gen_pwm[13].pwm_inst/minusOp\(8 downto 5),
      S(3) => \counter[0]_i_70__13_n_0\,
      S(2) => \counter[0]_i_71__13_n_0\,
      S(1) => \counter[0]_i_72__13_n_0\,
      S(0) => \counter[0]_i_73__13_n_0\
    );
\counter_reg[0]_i_56__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_65__13_n_0\,
      CO(3) => \counter_reg[0]_i_56__13_n_0\,
      CO(2) => \counter_reg[0]_i_56__13_n_1\,
      CO(1) => \counter_reg[0]_i_56__13_n_2\,
      CO(0) => \counter_reg[0]_i_56__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(8 downto 5),
      O(3 downto 0) => \gen_pwm[14].pwm_inst/minusOp\(8 downto 5),
      S(3) => \counter[0]_i_70__14_n_0\,
      S(2) => \counter[0]_i_71__14_n_0\,
      S(1) => \counter[0]_i_72__14_n_0\,
      S(0) => \counter[0]_i_73__14_n_0\
    );
\counter_reg[0]_i_56__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_65__14_n_0\,
      CO(3) => \counter_reg[0]_i_56__14_n_0\,
      CO(2) => \counter_reg[0]_i_56__14_n_1\,
      CO(1) => \counter_reg[0]_i_56__14_n_2\,
      CO(0) => \counter_reg[0]_i_56__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(8 downto 5),
      O(3 downto 0) => \gen_pwm[15].pwm_inst/minusOp\(8 downto 5),
      S(3) => \counter[0]_i_70__15_n_0\,
      S(2) => \counter[0]_i_71__15_n_0\,
      S(1) => \counter[0]_i_72__15_n_0\,
      S(0) => \counter[0]_i_73__15_n_0\
    );
\counter_reg[0]_i_56__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_65__15_n_0\,
      CO(3) => \counter_reg[0]_i_56__15_n_0\,
      CO(2) => \counter_reg[0]_i_56__15_n_1\,
      CO(1) => \counter_reg[0]_i_56__15_n_2\,
      CO(0) => \counter_reg[0]_i_56__15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(8 downto 5),
      O(3 downto 0) => \gen_pwm[16].pwm_inst/minusOp\(8 downto 5),
      S(3) => \counter[0]_i_70__16_n_0\,
      S(2) => \counter[0]_i_71__16_n_0\,
      S(1) => \counter[0]_i_72__16_n_0\,
      S(0) => \counter[0]_i_73__16_n_0\
    );
\counter_reg[0]_i_56__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_65__16_n_0\,
      CO(3) => \counter_reg[0]_i_56__16_n_0\,
      CO(2) => \counter_reg[0]_i_56__16_n_1\,
      CO(1) => \counter_reg[0]_i_56__16_n_2\,
      CO(0) => \counter_reg[0]_i_56__16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(8 downto 5),
      O(3 downto 0) => \gen_pwm[17].pwm_inst/minusOp\(8 downto 5),
      S(3) => \counter[0]_i_70__17_n_0\,
      S(2) => \counter[0]_i_71__17_n_0\,
      S(1) => \counter[0]_i_72__17_n_0\,
      S(0) => \counter[0]_i_73__17_n_0\
    );
\counter_reg[0]_i_56__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_65__17_n_0\,
      CO(3) => \counter_reg[0]_i_56__17_n_0\,
      CO(2) => \counter_reg[0]_i_56__17_n_1\,
      CO(1) => \counter_reg[0]_i_56__17_n_2\,
      CO(0) => \counter_reg[0]_i_56__17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(8 downto 5),
      O(3 downto 0) => \gen_pwm[18].pwm_inst/minusOp\(8 downto 5),
      S(3) => \counter[0]_i_70_n_0\,
      S(2) => \counter[0]_i_71_n_0\,
      S(1) => \counter[0]_i_72_n_0\,
      S(0) => \counter[0]_i_73_n_0\
    );
\counter_reg[0]_i_56__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_65__2_n_0\,
      CO(3) => \counter_reg[0]_i_56__2_n_0\,
      CO(2) => \counter_reg[0]_i_56__2_n_1\,
      CO(1) => \counter_reg[0]_i_56__2_n_2\,
      CO(0) => \counter_reg[0]_i_56__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(8 downto 5),
      O(3 downto 0) => \gen_pwm[3].pwm_inst/minusOp\(8 downto 5),
      S(3) => \counter[0]_i_70__3_n_0\,
      S(2) => \counter[0]_i_71__3_n_0\,
      S(1) => \counter[0]_i_72__3_n_0\,
      S(0) => \counter[0]_i_73__3_n_0\
    );
\counter_reg[0]_i_56__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_65__3_n_0\,
      CO(3) => \counter_reg[0]_i_56__3_n_0\,
      CO(2) => \counter_reg[0]_i_56__3_n_1\,
      CO(1) => \counter_reg[0]_i_56__3_n_2\,
      CO(0) => \counter_reg[0]_i_56__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(8 downto 5),
      O(3 downto 0) => \gen_pwm[4].pwm_inst/minusOp\(8 downto 5),
      S(3) => \counter[0]_i_70__4_n_0\,
      S(2) => \counter[0]_i_71__4_n_0\,
      S(1) => \counter[0]_i_72__4_n_0\,
      S(0) => \counter[0]_i_73__4_n_0\
    );
\counter_reg[0]_i_56__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_65__4_n_0\,
      CO(3) => \counter_reg[0]_i_56__4_n_0\,
      CO(2) => \counter_reg[0]_i_56__4_n_1\,
      CO(1) => \counter_reg[0]_i_56__4_n_2\,
      CO(0) => \counter_reg[0]_i_56__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(8 downto 5),
      O(3 downto 0) => \gen_pwm[5].pwm_inst/minusOp\(8 downto 5),
      S(3) => \counter[0]_i_70__5_n_0\,
      S(2) => \counter[0]_i_71__5_n_0\,
      S(1) => \counter[0]_i_72__5_n_0\,
      S(0) => \counter[0]_i_73__5_n_0\
    );
\counter_reg[0]_i_56__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_65__5_n_0\,
      CO(3) => \counter_reg[0]_i_56__5_n_0\,
      CO(2) => \counter_reg[0]_i_56__5_n_1\,
      CO(1) => \counter_reg[0]_i_56__5_n_2\,
      CO(0) => \counter_reg[0]_i_56__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(8 downto 5),
      O(3 downto 0) => \gen_pwm[6].pwm_inst/minusOp\(8 downto 5),
      S(3) => \counter[0]_i_70__6_n_0\,
      S(2) => \counter[0]_i_71__6_n_0\,
      S(1) => \counter[0]_i_72__6_n_0\,
      S(0) => \counter[0]_i_73__6_n_0\
    );
\counter_reg[0]_i_56__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_65__6_n_0\,
      CO(3) => \counter_reg[0]_i_56__6_n_0\,
      CO(2) => \counter_reg[0]_i_56__6_n_1\,
      CO(1) => \counter_reg[0]_i_56__6_n_2\,
      CO(0) => \counter_reg[0]_i_56__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(8 downto 5),
      O(3 downto 0) => \gen_pwm[7].pwm_inst/minusOp\(8 downto 5),
      S(3) => \counter[0]_i_70__7_n_0\,
      S(2) => \counter[0]_i_71__7_n_0\,
      S(1) => \counter[0]_i_72__7_n_0\,
      S(0) => \counter[0]_i_73__7_n_0\
    );
\counter_reg[0]_i_56__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_65__7_n_0\,
      CO(3) => \counter_reg[0]_i_56__7_n_0\,
      CO(2) => \counter_reg[0]_i_56__7_n_1\,
      CO(1) => \counter_reg[0]_i_56__7_n_2\,
      CO(0) => \counter_reg[0]_i_56__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(8 downto 5),
      O(3 downto 0) => \gen_pwm[8].pwm_inst/minusOp\(8 downto 5),
      S(3) => \counter[0]_i_70__8_n_0\,
      S(2) => \counter[0]_i_71__8_n_0\,
      S(1) => \counter[0]_i_72__8_n_0\,
      S(0) => \counter[0]_i_73__8_n_0\
    );
\counter_reg[0]_i_56__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_65__8_n_0\,
      CO(3) => \counter_reg[0]_i_56__8_n_0\,
      CO(2) => \counter_reg[0]_i_56__8_n_1\,
      CO(1) => \counter_reg[0]_i_56__8_n_2\,
      CO(0) => \counter_reg[0]_i_56__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(8 downto 5),
      O(3 downto 0) => \gen_pwm[9].pwm_inst/minusOp\(8 downto 5),
      S(3) => \counter[0]_i_70__9_n_0\,
      S(2) => \counter[0]_i_71__9_n_0\,
      S(1) => \counter[0]_i_72__9_n_0\,
      S(0) => \counter[0]_i_73__9_n_0\
    );
\counter_reg[0]_i_56__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_65__9_n_0\,
      CO(3) => \counter_reg[0]_i_56__9_n_0\,
      CO(2) => \counter_reg[0]_i_56__9_n_1\,
      CO(1) => \counter_reg[0]_i_56__9_n_2\,
      CO(0) => \counter_reg[0]_i_56__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => period(8 downto 5),
      O(3 downto 0) => \gen_pwm[10].pwm_inst/minusOp\(8 downto 5),
      S(3) => \counter[0]_i_70__10_n_0\,
      S(2) => \counter[0]_i_71__10_n_0\,
      S(1) => \counter[0]_i_72__10_n_0\,
      S(0) => \counter[0]_i_73__10_n_0\
    );
\counter_reg[0]_i_65__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_65__0_n_0\,
      CO(2) => \counter_reg[0]_i_65__0_n_1\,
      CO(1) => \counter_reg[0]_i_65__0_n_2\,
      CO(0) => \counter_reg[0]_i_65__0_n_3\,
      CYINIT => period(0),
      DI(3 downto 0) => period(4 downto 1),
      O(3 downto 0) => \gen_pwm[1].pwm_inst/minusOp\(4 downto 1),
      S(3) => \counter[0]_i_74__1_n_0\,
      S(2) => \counter[0]_i_75__1_n_0\,
      S(1) => \counter[0]_i_76__1_n_0\,
      S(0) => \counter[0]_i_77__1_n_0\
    );
\counter_reg[0]_i_65__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_65__1_n_0\,
      CO(2) => \counter_reg[0]_i_65__1_n_1\,
      CO(1) => \counter_reg[0]_i_65__1_n_2\,
      CO(0) => \counter_reg[0]_i_65__1_n_3\,
      CYINIT => period(0),
      DI(3 downto 0) => period(4 downto 1),
      O(3 downto 0) => \gen_pwm[2].pwm_inst/minusOp\(4 downto 1),
      S(3) => \counter[0]_i_74__2_n_0\,
      S(2) => \counter[0]_i_75__2_n_0\,
      S(1) => \counter[0]_i_76__2_n_0\,
      S(0) => \counter[0]_i_77__2_n_0\
    );
\counter_reg[0]_i_65__10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_65__10_n_0\,
      CO(2) => \counter_reg[0]_i_65__10_n_1\,
      CO(1) => \counter_reg[0]_i_65__10_n_2\,
      CO(0) => \counter_reg[0]_i_65__10_n_3\,
      CYINIT => period(0),
      DI(3 downto 0) => period(4 downto 1),
      O(3 downto 0) => \gen_pwm[11].pwm_inst/minusOp\(4 downto 1),
      S(3) => \counter[0]_i_74__11_n_0\,
      S(2) => \counter[0]_i_75__11_n_0\,
      S(1) => \counter[0]_i_76__11_n_0\,
      S(0) => \counter[0]_i_77__11_n_0\
    );
\counter_reg[0]_i_65__11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_65__11_n_0\,
      CO(2) => \counter_reg[0]_i_65__11_n_1\,
      CO(1) => \counter_reg[0]_i_65__11_n_2\,
      CO(0) => \counter_reg[0]_i_65__11_n_3\,
      CYINIT => period(0),
      DI(3 downto 0) => period(4 downto 1),
      O(3 downto 0) => \gen_pwm[12].pwm_inst/minusOp\(4 downto 1),
      S(3) => \counter[0]_i_74__12_n_0\,
      S(2) => \counter[0]_i_75__12_n_0\,
      S(1) => \counter[0]_i_76__12_n_0\,
      S(0) => \counter[0]_i_77__12_n_0\
    );
\counter_reg[0]_i_65__12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_65__12_n_0\,
      CO(2) => \counter_reg[0]_i_65__12_n_1\,
      CO(1) => \counter_reg[0]_i_65__12_n_2\,
      CO(0) => \counter_reg[0]_i_65__12_n_3\,
      CYINIT => period(0),
      DI(3 downto 0) => period(4 downto 1),
      O(3 downto 0) => \gen_pwm[13].pwm_inst/minusOp\(4 downto 1),
      S(3) => \counter[0]_i_74__13_n_0\,
      S(2) => \counter[0]_i_75__13_n_0\,
      S(1) => \counter[0]_i_76__13_n_0\,
      S(0) => \counter[0]_i_77__13_n_0\
    );
\counter_reg[0]_i_65__13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_65__13_n_0\,
      CO(2) => \counter_reg[0]_i_65__13_n_1\,
      CO(1) => \counter_reg[0]_i_65__13_n_2\,
      CO(0) => \counter_reg[0]_i_65__13_n_3\,
      CYINIT => period(0),
      DI(3 downto 0) => period(4 downto 1),
      O(3 downto 0) => \gen_pwm[14].pwm_inst/minusOp\(4 downto 1),
      S(3) => \counter[0]_i_74__14_n_0\,
      S(2) => \counter[0]_i_75__14_n_0\,
      S(1) => \counter[0]_i_76__14_n_0\,
      S(0) => \counter[0]_i_77__14_n_0\
    );
\counter_reg[0]_i_65__14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_65__14_n_0\,
      CO(2) => \counter_reg[0]_i_65__14_n_1\,
      CO(1) => \counter_reg[0]_i_65__14_n_2\,
      CO(0) => \counter_reg[0]_i_65__14_n_3\,
      CYINIT => period(0),
      DI(3 downto 0) => period(4 downto 1),
      O(3 downto 0) => \gen_pwm[15].pwm_inst/minusOp\(4 downto 1),
      S(3) => \counter[0]_i_74__15_n_0\,
      S(2) => \counter[0]_i_75__15_n_0\,
      S(1) => \counter[0]_i_76__15_n_0\,
      S(0) => \counter[0]_i_77__15_n_0\
    );
\counter_reg[0]_i_65__15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_65__15_n_0\,
      CO(2) => \counter_reg[0]_i_65__15_n_1\,
      CO(1) => \counter_reg[0]_i_65__15_n_2\,
      CO(0) => \counter_reg[0]_i_65__15_n_3\,
      CYINIT => period(0),
      DI(3 downto 0) => period(4 downto 1),
      O(3 downto 0) => \gen_pwm[16].pwm_inst/minusOp\(4 downto 1),
      S(3) => \counter[0]_i_74__16_n_0\,
      S(2) => \counter[0]_i_75__16_n_0\,
      S(1) => \counter[0]_i_76__16_n_0\,
      S(0) => \counter[0]_i_77__16_n_0\
    );
\counter_reg[0]_i_65__16\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_65__16_n_0\,
      CO(2) => \counter_reg[0]_i_65__16_n_1\,
      CO(1) => \counter_reg[0]_i_65__16_n_2\,
      CO(0) => \counter_reg[0]_i_65__16_n_3\,
      CYINIT => period(0),
      DI(3 downto 0) => period(4 downto 1),
      O(3 downto 0) => \gen_pwm[17].pwm_inst/minusOp\(4 downto 1),
      S(3) => \counter[0]_i_74__17_n_0\,
      S(2) => \counter[0]_i_75__17_n_0\,
      S(1) => \counter[0]_i_76__17_n_0\,
      S(0) => \counter[0]_i_77__17_n_0\
    );
\counter_reg[0]_i_65__17\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_65__17_n_0\,
      CO(2) => \counter_reg[0]_i_65__17_n_1\,
      CO(1) => \counter_reg[0]_i_65__17_n_2\,
      CO(0) => \counter_reg[0]_i_65__17_n_3\,
      CYINIT => period(0),
      DI(3 downto 0) => period(4 downto 1),
      O(3 downto 0) => \gen_pwm[18].pwm_inst/minusOp\(4 downto 1),
      S(3) => \counter[0]_i_74_n_0\,
      S(2) => \counter[0]_i_75_n_0\,
      S(1) => \counter[0]_i_76_n_0\,
      S(0) => \counter[0]_i_77_n_0\
    );
\counter_reg[0]_i_65__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_65__2_n_0\,
      CO(2) => \counter_reg[0]_i_65__2_n_1\,
      CO(1) => \counter_reg[0]_i_65__2_n_2\,
      CO(0) => \counter_reg[0]_i_65__2_n_3\,
      CYINIT => period(0),
      DI(3 downto 0) => period(4 downto 1),
      O(3 downto 0) => \gen_pwm[3].pwm_inst/minusOp\(4 downto 1),
      S(3) => \counter[0]_i_74__3_n_0\,
      S(2) => \counter[0]_i_75__3_n_0\,
      S(1) => \counter[0]_i_76__3_n_0\,
      S(0) => \counter[0]_i_77__3_n_0\
    );
\counter_reg[0]_i_65__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_65__3_n_0\,
      CO(2) => \counter_reg[0]_i_65__3_n_1\,
      CO(1) => \counter_reg[0]_i_65__3_n_2\,
      CO(0) => \counter_reg[0]_i_65__3_n_3\,
      CYINIT => period(0),
      DI(3 downto 0) => period(4 downto 1),
      O(3 downto 0) => \gen_pwm[4].pwm_inst/minusOp\(4 downto 1),
      S(3) => \counter[0]_i_74__4_n_0\,
      S(2) => \counter[0]_i_75__4_n_0\,
      S(1) => \counter[0]_i_76__4_n_0\,
      S(0) => \counter[0]_i_77__4_n_0\
    );
\counter_reg[0]_i_65__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_65__4_n_0\,
      CO(2) => \counter_reg[0]_i_65__4_n_1\,
      CO(1) => \counter_reg[0]_i_65__4_n_2\,
      CO(0) => \counter_reg[0]_i_65__4_n_3\,
      CYINIT => period(0),
      DI(3 downto 0) => period(4 downto 1),
      O(3 downto 0) => \gen_pwm[5].pwm_inst/minusOp\(4 downto 1),
      S(3) => \counter[0]_i_74__5_n_0\,
      S(2) => \counter[0]_i_75__5_n_0\,
      S(1) => \counter[0]_i_76__5_n_0\,
      S(0) => \counter[0]_i_77__5_n_0\
    );
\counter_reg[0]_i_65__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_65__5_n_0\,
      CO(2) => \counter_reg[0]_i_65__5_n_1\,
      CO(1) => \counter_reg[0]_i_65__5_n_2\,
      CO(0) => \counter_reg[0]_i_65__5_n_3\,
      CYINIT => period(0),
      DI(3 downto 0) => period(4 downto 1),
      O(3 downto 0) => \gen_pwm[6].pwm_inst/minusOp\(4 downto 1),
      S(3) => \counter[0]_i_74__6_n_0\,
      S(2) => \counter[0]_i_75__6_n_0\,
      S(1) => \counter[0]_i_76__6_n_0\,
      S(0) => \counter[0]_i_77__6_n_0\
    );
\counter_reg[0]_i_65__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_65__6_n_0\,
      CO(2) => \counter_reg[0]_i_65__6_n_1\,
      CO(1) => \counter_reg[0]_i_65__6_n_2\,
      CO(0) => \counter_reg[0]_i_65__6_n_3\,
      CYINIT => period(0),
      DI(3 downto 0) => period(4 downto 1),
      O(3 downto 0) => \gen_pwm[7].pwm_inst/minusOp\(4 downto 1),
      S(3) => \counter[0]_i_74__7_n_0\,
      S(2) => \counter[0]_i_75__7_n_0\,
      S(1) => \counter[0]_i_76__7_n_0\,
      S(0) => \counter[0]_i_77__7_n_0\
    );
\counter_reg[0]_i_65__7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_65__7_n_0\,
      CO(2) => \counter_reg[0]_i_65__7_n_1\,
      CO(1) => \counter_reg[0]_i_65__7_n_2\,
      CO(0) => \counter_reg[0]_i_65__7_n_3\,
      CYINIT => period(0),
      DI(3 downto 0) => period(4 downto 1),
      O(3 downto 0) => \gen_pwm[8].pwm_inst/minusOp\(4 downto 1),
      S(3) => \counter[0]_i_74__8_n_0\,
      S(2) => \counter[0]_i_75__8_n_0\,
      S(1) => \counter[0]_i_76__8_n_0\,
      S(0) => \counter[0]_i_77__8_n_0\
    );
\counter_reg[0]_i_65__8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_65__8_n_0\,
      CO(2) => \counter_reg[0]_i_65__8_n_1\,
      CO(1) => \counter_reg[0]_i_65__8_n_2\,
      CO(0) => \counter_reg[0]_i_65__8_n_3\,
      CYINIT => period(0),
      DI(3 downto 0) => period(4 downto 1),
      O(3 downto 0) => \gen_pwm[9].pwm_inst/minusOp\(4 downto 1),
      S(3) => \counter[0]_i_74__9_n_0\,
      S(2) => \counter[0]_i_75__9_n_0\,
      S(1) => \counter[0]_i_76__9_n_0\,
      S(0) => \counter[0]_i_77__9_n_0\
    );
\counter_reg[0]_i_65__9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_65__9_n_0\,
      CO(2) => \counter_reg[0]_i_65__9_n_1\,
      CO(1) => \counter_reg[0]_i_65__9_n_2\,
      CO(0) => \counter_reg[0]_i_65__9_n_3\,
      CYINIT => period(0),
      DI(3 downto 0) => period(4 downto 1),
      O(3 downto 0) => \gen_pwm[10].pwm_inst/minusOp\(4 downto 1),
      S(3) => \counter[0]_i_74__10_n_0\,
      S(2) => \counter[0]_i_75__10_n_0\,
      S(1) => \counter[0]_i_76__10_n_0\,
      S(0) => \counter[0]_i_77__10_n_0\
    );
\pwm_out[0]_INST_0_i_47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(31),
      O => \pwm_out[0]_INST_0_i_47_n_0\
    );
\pwm_out[10]_INST_0_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[10].pwm_inst/p_0_in\(22),
      I1 => period(22),
      O => \pwm_out[10]_INST_0_i_100_n_0\
    );
\pwm_out[10]_INST_0_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[10].pwm_inst/p_0_in\(21),
      I1 => period(21),
      O => \pwm_out[10]_INST_0_i_101_n_0\
    );
\pwm_out[10]_INST_0_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[10].pwm_inst/p_0_in\(20),
      I1 => period(20),
      O => \pwm_out[10]_INST_0_i_102_n_0\
    );
\pwm_out[10]_INST_0_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[10].pwm_inst/p_0_in\(19),
      I1 => period(19),
      O => \pwm_out[10]_INST_0_i_107_n_0\
    );
\pwm_out[10]_INST_0_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[10].pwm_inst/p_0_in\(18),
      I1 => period(18),
      O => \pwm_out[10]_INST_0_i_108_n_0\
    );
\pwm_out[10]_INST_0_i_109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[10].pwm_inst/p_0_in\(17),
      I1 => period(17),
      O => \pwm_out[10]_INST_0_i_109_n_0\
    );
\pwm_out[10]_INST_0_i_110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[10].pwm_inst/p_0_in\(16),
      I1 => period(16),
      O => \pwm_out[10]_INST_0_i_110_n_0\
    );
\pwm_out[10]_INST_0_i_115\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[10]_INST_0_i_116_n_0\,
      CO(3 downto 0) => \NLW_pwm_out[10]_INST_0_i_115_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_pwm_out[10]_INST_0_i_115_O_UNCONNECTED\(3 downto 1),
      O(0) => \pwm_out[10]_INST_0_i_115_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \pwm_out[10]_INST_0_i_157_n_0\
    );
\pwm_out[10]_INST_0_i_116\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[10]_INST_0_i_126_n_0\,
      CO(3) => \pwm_out[10]_INST_0_i_116_n_0\,
      CO(2) => \pwm_out[10]_INST_0_i_116_n_1\,
      CO(1) => \pwm_out[10]_INST_0_i_116_n_2\,
      CO(0) => \pwm_out[10]_INST_0_i_116_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(26 downto 23),
      O(3) => \pwm_out[10]_INST_0_i_116_n_4\,
      O(2) => \pwm_out[10]_INST_0_i_116_n_5\,
      O(1) => \pwm_out[10]_INST_0_i_116_n_6\,
      O(0) => \pwm_out[10]_INST_0_i_116_n_7\,
      S(3) => \pwm_out[10]_INST_0_i_158_n_0\,
      S(2) => \pwm_out[10]_INST_0_i_159_n_0\,
      S(1) => \pwm_out[10]_INST_0_i_160_n_0\,
      S(0) => \pwm_out[10]_INST_0_i_161_n_0\
    );
\pwm_out[10]_INST_0_i_126\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[10]_INST_0_i_127_n_0\,
      CO(3) => \pwm_out[10]_INST_0_i_126_n_0\,
      CO(2) => \pwm_out[10]_INST_0_i_126_n_1\,
      CO(1) => \pwm_out[10]_INST_0_i_126_n_2\,
      CO(0) => \pwm_out[10]_INST_0_i_126_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(22 downto 19),
      O(3) => \pwm_out[10]_INST_0_i_126_n_4\,
      O(2) => \pwm_out[10]_INST_0_i_126_n_5\,
      O(1) => \pwm_out[10]_INST_0_i_126_n_6\,
      O(0) => \pwm_out[10]_INST_0_i_126_n_7\,
      S(3) => \pwm_out[10]_INST_0_i_171_n_0\,
      S(2) => \pwm_out[10]_INST_0_i_172_n_0\,
      S(1) => \pwm_out[10]_INST_0_i_173_n_0\,
      S(0) => \pwm_out[10]_INST_0_i_174_n_0\
    );
\pwm_out[10]_INST_0_i_127\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[10]_INST_0_i_155_n_0\,
      CO(3) => \pwm_out[10]_INST_0_i_127_n_0\,
      CO(2) => \pwm_out[10]_INST_0_i_127_n_1\,
      CO(1) => \pwm_out[10]_INST_0_i_127_n_2\,
      CO(0) => \pwm_out[10]_INST_0_i_127_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(18 downto 15),
      O(3) => \pwm_out[10]_INST_0_i_127_n_4\,
      O(2) => \pwm_out[10]_INST_0_i_127_n_5\,
      O(1) => \pwm_out[10]_INST_0_i_127_n_6\,
      O(0) => \pwm_out[10]_INST_0_i_127_n_7\,
      S(3) => \pwm_out[10]_INST_0_i_175_n_0\,
      S(2) => \pwm_out[10]_INST_0_i_176_n_0\,
      S(1) => \pwm_out[10]_INST_0_i_177_n_0\,
      S(0) => \pwm_out[10]_INST_0_i_178_n_0\
    );
\pwm_out[10]_INST_0_i_139\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[10].pwm_inst/p_0_in\(15),
      I1 => period(15),
      O => \pwm_out[10]_INST_0_i_139_n_0\
    );
\pwm_out[10]_INST_0_i_140\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[10].pwm_inst/p_0_in\(14),
      I1 => period(14),
      O => \pwm_out[10]_INST_0_i_140_n_0\
    );
\pwm_out[10]_INST_0_i_141\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[10].pwm_inst/p_0_in\(13),
      I1 => period(13),
      O => \pwm_out[10]_INST_0_i_141_n_0\
    );
\pwm_out[10]_INST_0_i_142\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[10].pwm_inst/p_0_in\(12),
      I1 => period(12),
      O => \pwm_out[10]_INST_0_i_142_n_0\
    );
\pwm_out[10]_INST_0_i_147\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[10].pwm_inst/p_0_in\(11),
      I1 => period(11),
      O => \pwm_out[10]_INST_0_i_147_n_0\
    );
\pwm_out[10]_INST_0_i_148\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[10].pwm_inst/p_0_in\(10),
      I1 => period(10),
      O => \pwm_out[10]_INST_0_i_148_n_0\
    );
\pwm_out[10]_INST_0_i_149\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[10].pwm_inst/p_0_in\(9),
      I1 => period(9),
      O => \pwm_out[10]_INST_0_i_149_n_0\
    );
\pwm_out[10]_INST_0_i_150\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[10].pwm_inst/p_0_in\(8),
      I1 => period(8),
      O => \pwm_out[10]_INST_0_i_150_n_0\
    );
\pwm_out[10]_INST_0_i_155\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[10]_INST_0_i_156_n_0\,
      CO(3) => \pwm_out[10]_INST_0_i_155_n_0\,
      CO(2) => \pwm_out[10]_INST_0_i_155_n_1\,
      CO(1) => \pwm_out[10]_INST_0_i_155_n_2\,
      CO(0) => \pwm_out[10]_INST_0_i_155_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(14 downto 11),
      O(3) => \pwm_out[10]_INST_0_i_155_n_4\,
      O(2) => \pwm_out[10]_INST_0_i_155_n_5\,
      O(1) => \pwm_out[10]_INST_0_i_155_n_6\,
      O(0) => \pwm_out[10]_INST_0_i_155_n_7\,
      S(3) => \pwm_out[10]_INST_0_i_194_n_0\,
      S(2) => \pwm_out[10]_INST_0_i_195_n_0\,
      S(1) => \pwm_out[10]_INST_0_i_196_n_0\,
      S(0) => \pwm_out[10]_INST_0_i_197_n_0\
    );
\pwm_out[10]_INST_0_i_156\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[10]_INST_0_i_192_n_0\,
      CO(3) => \pwm_out[10]_INST_0_i_156_n_0\,
      CO(2) => \pwm_out[10]_INST_0_i_156_n_1\,
      CO(1) => \pwm_out[10]_INST_0_i_156_n_2\,
      CO(0) => \pwm_out[10]_INST_0_i_156_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(10 downto 7),
      O(3) => \pwm_out[10]_INST_0_i_156_n_4\,
      O(2) => \pwm_out[10]_INST_0_i_156_n_5\,
      O(1) => \pwm_out[10]_INST_0_i_156_n_6\,
      O(0) => \pwm_out[10]_INST_0_i_156_n_7\,
      S(3) => \pwm_out[10]_INST_0_i_198_n_0\,
      S(2) => \pwm_out[10]_INST_0_i_199_n_0\,
      S(1) => \pwm_out[10]_INST_0_i_200_n_0\,
      S(0) => \pwm_out[10]_INST_0_i_201_n_0\
    );
\pwm_out[10]_INST_0_i_157\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(27),
      I1 => phase(29),
      O => \pwm_out[10]_INST_0_i_157_n_0\
    );
\pwm_out[10]_INST_0_i_158\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(26),
      I1 => phase(28),
      O => \pwm_out[10]_INST_0_i_158_n_0\
    );
\pwm_out[10]_INST_0_i_159\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(25),
      I1 => phase(27),
      O => \pwm_out[10]_INST_0_i_159_n_0\
    );
\pwm_out[10]_INST_0_i_160\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(24),
      I1 => phase(26),
      O => \pwm_out[10]_INST_0_i_160_n_0\
    );
\pwm_out[10]_INST_0_i_161\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(23),
      I1 => phase(25),
      O => \pwm_out[10]_INST_0_i_161_n_0\
    );
\pwm_out[10]_INST_0_i_171\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(22),
      I1 => phase(24),
      O => \pwm_out[10]_INST_0_i_171_n_0\
    );
\pwm_out[10]_INST_0_i_172\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(21),
      I1 => phase(23),
      O => \pwm_out[10]_INST_0_i_172_n_0\
    );
\pwm_out[10]_INST_0_i_173\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(20),
      I1 => phase(22),
      O => \pwm_out[10]_INST_0_i_173_n_0\
    );
\pwm_out[10]_INST_0_i_174\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(19),
      I1 => phase(21),
      O => \pwm_out[10]_INST_0_i_174_n_0\
    );
\pwm_out[10]_INST_0_i_175\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(18),
      I1 => phase(20),
      O => \pwm_out[10]_INST_0_i_175_n_0\
    );
\pwm_out[10]_INST_0_i_176\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(17),
      I1 => phase(19),
      O => \pwm_out[10]_INST_0_i_176_n_0\
    );
\pwm_out[10]_INST_0_i_177\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(16),
      I1 => phase(18),
      O => \pwm_out[10]_INST_0_i_177_n_0\
    );
\pwm_out[10]_INST_0_i_178\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(15),
      I1 => phase(17),
      O => \pwm_out[10]_INST_0_i_178_n_0\
    );
\pwm_out[10]_INST_0_i_179\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[10].pwm_inst/p_0_in\(7),
      I1 => period(7),
      O => \pwm_out[10]_INST_0_i_179_n_0\
    );
\pwm_out[10]_INST_0_i_180\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[10].pwm_inst/p_0_in\(6),
      I1 => period(6),
      O => \pwm_out[10]_INST_0_i_180_n_0\
    );
\pwm_out[10]_INST_0_i_181\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[10].pwm_inst/p_0_in\(5),
      I1 => period(5),
      O => \pwm_out[10]_INST_0_i_181_n_0\
    );
\pwm_out[10]_INST_0_i_182\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[10].pwm_inst/p_0_in\(4),
      I1 => period(4),
      O => \pwm_out[10]_INST_0_i_182_n_0\
    );
\pwm_out[10]_INST_0_i_188\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[10].pwm_inst/p_0_in\(3),
      I1 => period(3),
      O => \pwm_out[10]_INST_0_i_188_n_0\
    );
\pwm_out[10]_INST_0_i_189\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[10].pwm_inst/p_0_in\(2),
      I1 => period(2),
      O => \pwm_out[10]_INST_0_i_189_n_0\
    );
\pwm_out[10]_INST_0_i_192\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[10]_INST_0_i_193_n_0\,
      CO(3) => \pwm_out[10]_INST_0_i_192_n_0\,
      CO(2) => \pwm_out[10]_INST_0_i_192_n_1\,
      CO(1) => \pwm_out[10]_INST_0_i_192_n_2\,
      CO(0) => \pwm_out[10]_INST_0_i_192_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(6 downto 3),
      O(3) => \pwm_out[10]_INST_0_i_192_n_4\,
      O(2) => \pwm_out[10]_INST_0_i_192_n_5\,
      O(1) => \pwm_out[10]_INST_0_i_192_n_6\,
      O(0) => \pwm_out[10]_INST_0_i_192_n_7\,
      S(3) => \pwm_out[10]_INST_0_i_211_n_0\,
      S(2) => \pwm_out[10]_INST_0_i_212_n_0\,
      S(1) => \pwm_out[10]_INST_0_i_213_n_0\,
      S(0) => \pwm_out[10]_INST_0_i_214_n_0\
    );
\pwm_out[10]_INST_0_i_193\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[10]_INST_0_i_193_n_0\,
      CO(2) => \pwm_out[10]_INST_0_i_193_n_1\,
      CO(1) => \pwm_out[10]_INST_0_i_193_n_2\,
      CO(0) => \pwm_out[10]_INST_0_i_193_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => phase(2 downto 0),
      DI(0) => '0',
      O(3) => \pwm_out[10]_INST_0_i_193_n_4\,
      O(2) => \pwm_out[10]_INST_0_i_193_n_5\,
      O(1) => \pwm_out[10]_INST_0_i_193_n_6\,
      O(0) => \NLW_pwm_out[10]_INST_0_i_193_O_UNCONNECTED\(0),
      S(3) => \pwm_out[10]_INST_0_i_215_n_0\,
      S(2) => \pwm_out[10]_INST_0_i_216_n_0\,
      S(1) => \pwm_out[10]_INST_0_i_217_n_0\,
      S(0) => phase(1)
    );
\pwm_out[10]_INST_0_i_194\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(16),
      I1 => phase(14),
      O => \pwm_out[10]_INST_0_i_194_n_0\
    );
\pwm_out[10]_INST_0_i_195\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(13),
      I1 => phase(15),
      O => \pwm_out[10]_INST_0_i_195_n_0\
    );
\pwm_out[10]_INST_0_i_196\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(12),
      I1 => phase(14),
      O => \pwm_out[10]_INST_0_i_196_n_0\
    );
\pwm_out[10]_INST_0_i_197\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(11),
      I1 => phase(13),
      O => \pwm_out[10]_INST_0_i_197_n_0\
    );
\pwm_out[10]_INST_0_i_198\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(10),
      I1 => phase(12),
      O => \pwm_out[10]_INST_0_i_198_n_0\
    );
\pwm_out[10]_INST_0_i_199\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(9),
      I1 => phase(11),
      O => \pwm_out[10]_INST_0_i_199_n_0\
    );
\pwm_out[10]_INST_0_i_200\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(8),
      I1 => phase(10),
      O => \pwm_out[10]_INST_0_i_200_n_0\
    );
\pwm_out[10]_INST_0_i_201\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(7),
      I1 => phase(9),
      O => \pwm_out[10]_INST_0_i_201_n_0\
    );
\pwm_out[10]_INST_0_i_210\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[10]_INST_0_i_210_n_0\,
      CO(2) => \pwm_out[10]_INST_0_i_210_n_1\,
      CO(1) => \pwm_out[10]_INST_0_i_210_n_2\,
      CO(0) => \pwm_out[10]_INST_0_i_210_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => phase(4 downto 2),
      DI(0) => '0',
      O(3) => \pwm_out[10]_INST_0_i_210_n_4\,
      O(2) => \pwm_out[10]_INST_0_i_210_n_5\,
      O(1) => \pwm_out[10]_INST_0_i_210_n_6\,
      O(0) => \pwm_out[10]_INST_0_i_210_n_7\,
      S(3) => \pwm_out[10]_INST_0_i_218_n_0\,
      S(2) => \pwm_out[10]_INST_0_i_219_n_0\,
      S(1) => \pwm_out[10]_INST_0_i_220_n_0\,
      S(0) => phase(1)
    );
\pwm_out[10]_INST_0_i_211\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(8),
      I1 => phase(6),
      O => \pwm_out[10]_INST_0_i_211_n_0\
    );
\pwm_out[10]_INST_0_i_212\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(5),
      I1 => phase(7),
      O => \pwm_out[10]_INST_0_i_212_n_0\
    );
\pwm_out[10]_INST_0_i_213\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(4),
      I1 => phase(6),
      O => \pwm_out[10]_INST_0_i_213_n_0\
    );
\pwm_out[10]_INST_0_i_214\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(3),
      I1 => phase(5),
      O => \pwm_out[10]_INST_0_i_214_n_0\
    );
\pwm_out[10]_INST_0_i_215\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(2),
      I1 => phase(4),
      O => \pwm_out[10]_INST_0_i_215_n_0\
    );
\pwm_out[10]_INST_0_i_216\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(1),
      I1 => phase(3),
      O => \pwm_out[10]_INST_0_i_216_n_0\
    );
\pwm_out[10]_INST_0_i_217\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(0),
      I1 => phase(2),
      O => \pwm_out[10]_INST_0_i_217_n_0\
    );
\pwm_out[10]_INST_0_i_218\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(4),
      I1 => phase(2),
      O => \pwm_out[10]_INST_0_i_218_n_0\
    );
\pwm_out[10]_INST_0_i_219\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(3),
      I1 => phase(1),
      O => \pwm_out[10]_INST_0_i_219_n_0\
    );
\pwm_out[10]_INST_0_i_220\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(2),
      I1 => phase(0),
      O => \pwm_out[10]_INST_0_i_220_n_0\
    );
\pwm_out[10]_INST_0_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(31),
      O => \pwm_out[10]_INST_0_i_54_n_0\
    );
\pwm_out[10]_INST_0_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[10].pwm_inst/p_0_in\(30),
      I1 => period(30),
      O => \pwm_out[10]_INST_0_i_55_n_0\
    );
\pwm_out[10]_INST_0_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[10].pwm_inst/p_0_in\(29),
      I1 => period(29),
      O => \pwm_out[10]_INST_0_i_56_n_0\
    );
\pwm_out[10]_INST_0_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[10].pwm_inst/p_0_in\(28),
      I1 => period(28),
      O => \pwm_out[10]_INST_0_i_57_n_0\
    );
\pwm_out[10]_INST_0_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \gen_pwm[10].pwm_inst/p_0_in\(30),
      I1 => period(30),
      I2 => period(31),
      O => \pwm_out[10]_INST_0_i_59_n_0\
    );
\pwm_out[10]_INST_0_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \gen_pwm[10].pwm_inst/p_0_in\(30),
      I1 => period(30),
      I2 => period(31),
      O => \pwm_out[10]_INST_0_i_63_n_0\
    );
\pwm_out[10]_INST_0_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[10].pwm_inst/p_0_in\(27),
      I1 => period(27),
      O => \pwm_out[10]_INST_0_i_71_n_0\
    );
\pwm_out[10]_INST_0_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[10].pwm_inst/p_0_in\(26),
      I1 => period(26),
      O => \pwm_out[10]_INST_0_i_72_n_0\
    );
\pwm_out[10]_INST_0_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[10].pwm_inst/p_0_in\(25),
      I1 => period(25),
      O => \pwm_out[10]_INST_0_i_73_n_0\
    );
\pwm_out[10]_INST_0_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[10].pwm_inst/p_0_in\(24),
      I1 => period(24),
      O => \pwm_out[10]_INST_0_i_74_n_0\
    );
\pwm_out[10]_INST_0_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[10].pwm_inst/p_0_in\(23),
      I1 => period(23),
      O => \pwm_out[10]_INST_0_i_99_n_0\
    );
\pwm_out[11]_INST_0_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[11].pwm_inst/p_0_in\(22),
      I1 => period(22),
      O => \pwm_out[11]_INST_0_i_100_n_0\
    );
\pwm_out[11]_INST_0_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[11].pwm_inst/p_0_in\(21),
      I1 => period(21),
      O => \pwm_out[11]_INST_0_i_101_n_0\
    );
\pwm_out[11]_INST_0_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[11].pwm_inst/p_0_in\(20),
      I1 => period(20),
      O => \pwm_out[11]_INST_0_i_102_n_0\
    );
\pwm_out[11]_INST_0_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[11].pwm_inst/p_0_in\(19),
      I1 => period(19),
      O => \pwm_out[11]_INST_0_i_107_n_0\
    );
\pwm_out[11]_INST_0_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[11].pwm_inst/p_0_in\(18),
      I1 => period(18),
      O => \pwm_out[11]_INST_0_i_108_n_0\
    );
\pwm_out[11]_INST_0_i_109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[11].pwm_inst/p_0_in\(17),
      I1 => period(17),
      O => \pwm_out[11]_INST_0_i_109_n_0\
    );
\pwm_out[11]_INST_0_i_110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[11].pwm_inst/p_0_in\(16),
      I1 => period(16),
      O => \pwm_out[11]_INST_0_i_110_n_0\
    );
\pwm_out[11]_INST_0_i_111\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[11]_INST_0_i_112_n_0\,
      CO(3 downto 0) => \NLW_pwm_out[11]_INST_0_i_111_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_pwm_out[11]_INST_0_i_111_O_UNCONNECTED\(3 downto 1),
      O(0) => \pwm_out[11]_INST_0_i_111_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \pwm_out[11]_INST_0_i_153_n_0\
    );
\pwm_out[11]_INST_0_i_112\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[11]_INST_0_i_122_n_0\,
      CO(3) => \pwm_out[11]_INST_0_i_112_n_0\,
      CO(2) => \pwm_out[11]_INST_0_i_112_n_1\,
      CO(1) => \pwm_out[11]_INST_0_i_112_n_2\,
      CO(0) => \pwm_out[11]_INST_0_i_112_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(26 downto 23),
      O(3) => \pwm_out[11]_INST_0_i_112_n_4\,
      O(2) => \pwm_out[11]_INST_0_i_112_n_5\,
      O(1) => \pwm_out[11]_INST_0_i_112_n_6\,
      O(0) => \pwm_out[11]_INST_0_i_112_n_7\,
      S(3) => \pwm_out[11]_INST_0_i_154_n_0\,
      S(2) => \pwm_out[11]_INST_0_i_155_n_0\,
      S(1) => \pwm_out[11]_INST_0_i_156_n_0\,
      S(0) => \pwm_out[11]_INST_0_i_157_n_0\
    );
\pwm_out[11]_INST_0_i_122\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[11]_INST_0_i_151_n_0\,
      CO(3) => \pwm_out[11]_INST_0_i_122_n_0\,
      CO(2) => \pwm_out[11]_INST_0_i_122_n_1\,
      CO(1) => \pwm_out[11]_INST_0_i_122_n_2\,
      CO(0) => \pwm_out[11]_INST_0_i_122_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(22 downto 19),
      O(3) => \pwm_out[11]_INST_0_i_122_n_4\,
      O(2) => \pwm_out[11]_INST_0_i_122_n_5\,
      O(1) => \pwm_out[11]_INST_0_i_122_n_6\,
      O(0) => \pwm_out[11]_INST_0_i_122_n_7\,
      S(3) => \pwm_out[11]_INST_0_i_167_n_0\,
      S(2) => \pwm_out[11]_INST_0_i_168_n_0\,
      S(1) => \pwm_out[11]_INST_0_i_169_n_0\,
      S(0) => \pwm_out[11]_INST_0_i_170_n_0\
    );
\pwm_out[11]_INST_0_i_124\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[11]_INST_0_i_128_n_0\,
      CO(3) => \pwm_out[11]_INST_0_i_124_n_0\,
      CO(2) => \pwm_out[11]_INST_0_i_124_n_1\,
      CO(1) => \pwm_out[11]_INST_0_i_124_n_2\,
      CO(0) => \pwm_out[11]_INST_0_i_124_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[11].pwm_inst/p_0_in\(7 downto 4),
      O(3 downto 0) => \gen_pwm[11].pwm_inst/effective_value0\(7 downto 4),
      S(3) => \pwm_out[11]_INST_0_i_175_n_0\,
      S(2) => \pwm_out[11]_INST_0_i_176_n_0\,
      S(1) => \pwm_out[11]_INST_0_i_177_n_0\,
      S(0) => \pwm_out[11]_INST_0_i_178_n_0\
    );
\pwm_out[11]_INST_0_i_128\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[11]_INST_0_i_128_n_0\,
      CO(2) => \pwm_out[11]_INST_0_i_128_n_1\,
      CO(1) => \pwm_out[11]_INST_0_i_128_n_2\,
      CO(0) => \pwm_out[11]_INST_0_i_128_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \gen_pwm[11].pwm_inst/p_0_in\(3 downto 0),
      O(3 downto 0) => \gen_pwm[11].pwm_inst/effective_value0\(3 downto 0),
      S(3) => \pwm_out[11]_INST_0_i_183_n_0\,
      S(2) => \pwm_out[11]_INST_0_i_184_n_0\,
      S(1) => \pwm_out[11]_INST_0_i_185_n_0\,
      S(0) => \pwm_out[11]_INST_0_i_186_n_0\
    );
\pwm_out[11]_INST_0_i_139\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[11].pwm_inst/p_0_in\(15),
      I1 => period(15),
      O => \pwm_out[11]_INST_0_i_139_n_0\
    );
\pwm_out[11]_INST_0_i_140\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[11].pwm_inst/p_0_in\(14),
      I1 => period(14),
      O => \pwm_out[11]_INST_0_i_140_n_0\
    );
\pwm_out[11]_INST_0_i_141\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[11].pwm_inst/p_0_in\(13),
      I1 => period(13),
      O => \pwm_out[11]_INST_0_i_141_n_0\
    );
\pwm_out[11]_INST_0_i_142\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[11].pwm_inst/p_0_in\(12),
      I1 => period(12),
      O => \pwm_out[11]_INST_0_i_142_n_0\
    );
\pwm_out[11]_INST_0_i_147\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[11].pwm_inst/p_0_in\(11),
      I1 => period(11),
      O => \pwm_out[11]_INST_0_i_147_n_0\
    );
\pwm_out[11]_INST_0_i_148\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[11].pwm_inst/p_0_in\(10),
      I1 => period(10),
      O => \pwm_out[11]_INST_0_i_148_n_0\
    );
\pwm_out[11]_INST_0_i_149\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[11].pwm_inst/p_0_in\(9),
      I1 => period(9),
      O => \pwm_out[11]_INST_0_i_149_n_0\
    );
\pwm_out[11]_INST_0_i_150\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[11].pwm_inst/p_0_in\(8),
      I1 => period(8),
      O => \pwm_out[11]_INST_0_i_150_n_0\
    );
\pwm_out[11]_INST_0_i_151\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[11]_INST_0_i_152_n_0\,
      CO(3) => \pwm_out[11]_INST_0_i_151_n_0\,
      CO(2) => \pwm_out[11]_INST_0_i_151_n_1\,
      CO(1) => \pwm_out[11]_INST_0_i_151_n_2\,
      CO(0) => \pwm_out[11]_INST_0_i_151_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(18 downto 15),
      O(3) => \pwm_out[11]_INST_0_i_151_n_4\,
      O(2) => \pwm_out[11]_INST_0_i_151_n_5\,
      O(1) => \pwm_out[11]_INST_0_i_151_n_6\,
      O(0) => \pwm_out[11]_INST_0_i_151_n_7\,
      S(3) => \pwm_out[11]_INST_0_i_189_n_0\,
      S(2) => \pwm_out[11]_INST_0_i_190_n_0\,
      S(1) => \pwm_out[11]_INST_0_i_191_n_0\,
      S(0) => \pwm_out[11]_INST_0_i_192_n_0\
    );
\pwm_out[11]_INST_0_i_152\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[11]_INST_0_i_187_n_0\,
      CO(3) => \pwm_out[11]_INST_0_i_152_n_0\,
      CO(2) => \pwm_out[11]_INST_0_i_152_n_1\,
      CO(1) => \pwm_out[11]_INST_0_i_152_n_2\,
      CO(0) => \pwm_out[11]_INST_0_i_152_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(14 downto 11),
      O(3) => \pwm_out[11]_INST_0_i_152_n_4\,
      O(2) => \pwm_out[11]_INST_0_i_152_n_5\,
      O(1) => \pwm_out[11]_INST_0_i_152_n_6\,
      O(0) => \pwm_out[11]_INST_0_i_152_n_7\,
      S(3) => \pwm_out[11]_INST_0_i_193_n_0\,
      S(2) => \pwm_out[11]_INST_0_i_194_n_0\,
      S(1) => \pwm_out[11]_INST_0_i_195_n_0\,
      S(0) => \pwm_out[11]_INST_0_i_196_n_0\
    );
\pwm_out[11]_INST_0_i_153\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(27),
      I1 => \pwm_out[11]_INST_0_i_197_n_5\,
      O => \pwm_out[11]_INST_0_i_153_n_0\
    );
\pwm_out[11]_INST_0_i_154\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(26),
      I1 => \pwm_out[11]_INST_0_i_197_n_6\,
      O => \pwm_out[11]_INST_0_i_154_n_0\
    );
\pwm_out[11]_INST_0_i_155\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(25),
      I1 => \pwm_out[11]_INST_0_i_197_n_7\,
      O => \pwm_out[11]_INST_0_i_155_n_0\
    );
\pwm_out[11]_INST_0_i_156\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(24),
      I1 => \pwm_out[11]_INST_0_i_198_n_4\,
      O => \pwm_out[11]_INST_0_i_156_n_0\
    );
\pwm_out[11]_INST_0_i_157\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(23),
      I1 => \pwm_out[11]_INST_0_i_198_n_5\,
      O => \pwm_out[11]_INST_0_i_157_n_0\
    );
\pwm_out[11]_INST_0_i_167\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(22),
      I1 => \pwm_out[11]_INST_0_i_198_n_6\,
      O => \pwm_out[11]_INST_0_i_167_n_0\
    );
\pwm_out[11]_INST_0_i_168\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(21),
      I1 => \pwm_out[11]_INST_0_i_198_n_7\,
      O => \pwm_out[11]_INST_0_i_168_n_0\
    );
\pwm_out[11]_INST_0_i_169\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(20),
      I1 => \pwm_out[11]_INST_0_i_207_n_4\,
      O => \pwm_out[11]_INST_0_i_169_n_0\
    );
\pwm_out[11]_INST_0_i_170\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(19),
      I1 => \pwm_out[11]_INST_0_i_207_n_5\,
      O => \pwm_out[11]_INST_0_i_170_n_0\
    );
\pwm_out[11]_INST_0_i_175\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[11].pwm_inst/p_0_in\(7),
      I1 => period(7),
      O => \pwm_out[11]_INST_0_i_175_n_0\
    );
\pwm_out[11]_INST_0_i_176\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[11].pwm_inst/p_0_in\(6),
      I1 => period(6),
      O => \pwm_out[11]_INST_0_i_176_n_0\
    );
\pwm_out[11]_INST_0_i_177\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[11].pwm_inst/p_0_in\(5),
      I1 => period(5),
      O => \pwm_out[11]_INST_0_i_177_n_0\
    );
\pwm_out[11]_INST_0_i_178\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[11].pwm_inst/p_0_in\(4),
      I1 => period(4),
      O => \pwm_out[11]_INST_0_i_178_n_0\
    );
\pwm_out[11]_INST_0_i_183\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[11].pwm_inst/p_0_in\(3),
      I1 => period(3),
      O => \pwm_out[11]_INST_0_i_183_n_0\
    );
\pwm_out[11]_INST_0_i_184\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[11].pwm_inst/p_0_in\(2),
      I1 => period(2),
      O => \pwm_out[11]_INST_0_i_184_n_0\
    );
\pwm_out[11]_INST_0_i_185\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[11].pwm_inst/p_0_in\(1),
      I1 => period(1),
      O => \pwm_out[11]_INST_0_i_185_n_0\
    );
\pwm_out[11]_INST_0_i_186\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[11].pwm_inst/p_0_in\(0),
      I1 => period(0),
      O => \pwm_out[11]_INST_0_i_186_n_0\
    );
\pwm_out[11]_INST_0_i_187\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[11]_INST_0_i_188_n_0\,
      CO(3) => \pwm_out[11]_INST_0_i_187_n_0\,
      CO(2) => \pwm_out[11]_INST_0_i_187_n_1\,
      CO(1) => \pwm_out[11]_INST_0_i_187_n_2\,
      CO(0) => \pwm_out[11]_INST_0_i_187_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(10 downto 7),
      O(3) => \pwm_out[11]_INST_0_i_187_n_4\,
      O(2) => \pwm_out[11]_INST_0_i_187_n_5\,
      O(1) => \pwm_out[11]_INST_0_i_187_n_6\,
      O(0) => \pwm_out[11]_INST_0_i_187_n_7\,
      S(3) => \pwm_out[11]_INST_0_i_210_n_0\,
      S(2) => \pwm_out[11]_INST_0_i_211_n_0\,
      S(1) => \pwm_out[11]_INST_0_i_212_n_0\,
      S(0) => \pwm_out[11]_INST_0_i_213_n_0\
    );
\pwm_out[11]_INST_0_i_188\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[11]_INST_0_i_208_n_0\,
      CO(3) => \pwm_out[11]_INST_0_i_188_n_0\,
      CO(2) => \pwm_out[11]_INST_0_i_188_n_1\,
      CO(1) => \pwm_out[11]_INST_0_i_188_n_2\,
      CO(0) => \pwm_out[11]_INST_0_i_188_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(6 downto 3),
      O(3) => \pwm_out[11]_INST_0_i_188_n_4\,
      O(2) => \pwm_out[11]_INST_0_i_188_n_5\,
      O(1) => \pwm_out[11]_INST_0_i_188_n_6\,
      O(0) => \pwm_out[11]_INST_0_i_188_n_7\,
      S(3) => \pwm_out[11]_INST_0_i_214_n_0\,
      S(2) => \pwm_out[11]_INST_0_i_215_n_0\,
      S(1) => \pwm_out[11]_INST_0_i_216_n_0\,
      S(0) => \pwm_out[11]_INST_0_i_217_n_0\
    );
\pwm_out[11]_INST_0_i_189\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(18),
      I1 => \pwm_out[11]_INST_0_i_207_n_6\,
      O => \pwm_out[11]_INST_0_i_189_n_0\
    );
\pwm_out[11]_INST_0_i_190\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(17),
      I1 => \pwm_out[11]_INST_0_i_207_n_7\,
      O => \pwm_out[11]_INST_0_i_190_n_0\
    );
\pwm_out[11]_INST_0_i_191\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(16),
      I1 => \pwm_out[11]_INST_0_i_218_n_4\,
      O => \pwm_out[11]_INST_0_i_191_n_0\
    );
\pwm_out[11]_INST_0_i_192\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(15),
      I1 => \pwm_out[11]_INST_0_i_218_n_5\,
      O => \pwm_out[11]_INST_0_i_192_n_0\
    );
\pwm_out[11]_INST_0_i_193\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(14),
      I1 => \pwm_out[11]_INST_0_i_218_n_6\,
      O => \pwm_out[11]_INST_0_i_193_n_0\
    );
\pwm_out[11]_INST_0_i_194\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(13),
      I1 => \pwm_out[11]_INST_0_i_218_n_7\,
      O => \pwm_out[11]_INST_0_i_194_n_0\
    );
\pwm_out[11]_INST_0_i_195\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(12),
      I1 => \pwm_out[11]_INST_0_i_219_n_4\,
      O => \pwm_out[11]_INST_0_i_195_n_0\
    );
\pwm_out[11]_INST_0_i_196\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(11),
      I1 => \pwm_out[11]_INST_0_i_219_n_5\,
      O => \pwm_out[11]_INST_0_i_196_n_0\
    );
\pwm_out[11]_INST_0_i_197\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[11]_INST_0_i_198_n_0\,
      CO(3 downto 2) => \NLW_pwm_out[11]_INST_0_i_197_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pwm_out[11]_INST_0_i_197_n_2\,
      CO(0) => \pwm_out[11]_INST_0_i_197_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => phase(27 downto 26),
      O(3) => \NLW_pwm_out[11]_INST_0_i_197_O_UNCONNECTED\(3),
      O(2) => \pwm_out[11]_INST_0_i_197_n_5\,
      O(1) => \pwm_out[11]_INST_0_i_197_n_6\,
      O(0) => \pwm_out[11]_INST_0_i_197_n_7\,
      S(3) => '0',
      S(2) => \pwm_out[11]_INST_0_i_220_n_0\,
      S(1) => \pwm_out[11]_INST_0_i_221_n_0\,
      S(0) => \pwm_out[11]_INST_0_i_222_n_0\
    );
\pwm_out[11]_INST_0_i_198\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[11]_INST_0_i_207_n_0\,
      CO(3) => \pwm_out[11]_INST_0_i_198_n_0\,
      CO(2) => \pwm_out[11]_INST_0_i_198_n_1\,
      CO(1) => \pwm_out[11]_INST_0_i_198_n_2\,
      CO(0) => \pwm_out[11]_INST_0_i_198_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(25 downto 22),
      O(3) => \pwm_out[11]_INST_0_i_198_n_4\,
      O(2) => \pwm_out[11]_INST_0_i_198_n_5\,
      O(1) => \pwm_out[11]_INST_0_i_198_n_6\,
      O(0) => \pwm_out[11]_INST_0_i_198_n_7\,
      S(3) => \pwm_out[11]_INST_0_i_223_n_0\,
      S(2) => \pwm_out[11]_INST_0_i_224_n_0\,
      S(1) => \pwm_out[11]_INST_0_i_225_n_0\,
      S(0) => \pwm_out[11]_INST_0_i_226_n_0\
    );
\pwm_out[11]_INST_0_i_207\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[11]_INST_0_i_218_n_0\,
      CO(3) => \pwm_out[11]_INST_0_i_207_n_0\,
      CO(2) => \pwm_out[11]_INST_0_i_207_n_1\,
      CO(1) => \pwm_out[11]_INST_0_i_207_n_2\,
      CO(0) => \pwm_out[11]_INST_0_i_207_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(21 downto 18),
      O(3) => \pwm_out[11]_INST_0_i_207_n_4\,
      O(2) => \pwm_out[11]_INST_0_i_207_n_5\,
      O(1) => \pwm_out[11]_INST_0_i_207_n_6\,
      O(0) => \pwm_out[11]_INST_0_i_207_n_7\,
      S(3) => \pwm_out[11]_INST_0_i_227_n_0\,
      S(2) => \pwm_out[11]_INST_0_i_228_n_0\,
      S(1) => \pwm_out[11]_INST_0_i_229_n_0\,
      S(0) => \pwm_out[11]_INST_0_i_230_n_0\
    );
\pwm_out[11]_INST_0_i_208\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[11]_INST_0_i_208_n_0\,
      CO(2) => \pwm_out[11]_INST_0_i_208_n_1\,
      CO(1) => \pwm_out[11]_INST_0_i_208_n_2\,
      CO(0) => \pwm_out[11]_INST_0_i_208_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => phase(2 downto 0),
      DI(0) => '0',
      O(3) => \pwm_out[11]_INST_0_i_208_n_4\,
      O(2) => \pwm_out[11]_INST_0_i_208_n_5\,
      O(1) => \pwm_out[11]_INST_0_i_208_n_6\,
      O(0) => \pwm_out[11]_INST_0_i_208_n_7\,
      S(3) => \pwm_out[11]_INST_0_i_231_n_0\,
      S(2) => \pwm_out[11]_INST_0_i_232_n_0\,
      S(1) => \pwm_out[11]_INST_0_i_233_n_0\,
      S(0) => \pwm_out[11]_INST_0_i_209_n_5\
    );
\pwm_out[11]_INST_0_i_209\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[11]_INST_0_i_209_n_0\,
      CO(2) => \pwm_out[11]_INST_0_i_209_n_1\,
      CO(1) => \pwm_out[11]_INST_0_i_209_n_2\,
      CO(0) => \pwm_out[11]_INST_0_i_209_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => phase(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3) => \pwm_out[11]_INST_0_i_209_n_4\,
      O(2) => \pwm_out[11]_INST_0_i_209_n_5\,
      O(1) => \pwm_out[11]_INST_0_i_209_n_6\,
      O(0) => \NLW_pwm_out[11]_INST_0_i_209_O_UNCONNECTED\(0),
      S(3) => \pwm_out[11]_INST_0_i_234_n_0\,
      S(2) => \pwm_out[11]_INST_0_i_235_n_0\,
      S(1) => \pwm_out[11]_INST_0_i_236_n_0\,
      S(0) => phase(0)
    );
\pwm_out[11]_INST_0_i_210\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(10),
      I1 => \pwm_out[11]_INST_0_i_219_n_6\,
      O => \pwm_out[11]_INST_0_i_210_n_0\
    );
\pwm_out[11]_INST_0_i_211\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(9),
      I1 => \pwm_out[11]_INST_0_i_219_n_7\,
      O => \pwm_out[11]_INST_0_i_211_n_0\
    );
\pwm_out[11]_INST_0_i_212\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(8),
      I1 => \pwm_out[11]_INST_0_i_237_n_4\,
      O => \pwm_out[11]_INST_0_i_212_n_0\
    );
\pwm_out[11]_INST_0_i_213\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(7),
      I1 => \pwm_out[11]_INST_0_i_237_n_5\,
      O => \pwm_out[11]_INST_0_i_213_n_0\
    );
\pwm_out[11]_INST_0_i_214\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(6),
      I1 => \pwm_out[11]_INST_0_i_237_n_6\,
      O => \pwm_out[11]_INST_0_i_214_n_0\
    );
\pwm_out[11]_INST_0_i_215\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(5),
      I1 => \pwm_out[11]_INST_0_i_237_n_7\,
      O => \pwm_out[11]_INST_0_i_215_n_0\
    );
\pwm_out[11]_INST_0_i_216\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(4),
      I1 => \pwm_out[11]_INST_0_i_238_n_4\,
      O => \pwm_out[11]_INST_0_i_216_n_0\
    );
\pwm_out[11]_INST_0_i_217\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(3),
      I1 => \pwm_out[11]_INST_0_i_238_n_5\,
      O => \pwm_out[11]_INST_0_i_217_n_0\
    );
\pwm_out[11]_INST_0_i_218\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[11]_INST_0_i_219_n_0\,
      CO(3) => \pwm_out[11]_INST_0_i_218_n_0\,
      CO(2) => \pwm_out[11]_INST_0_i_218_n_1\,
      CO(1) => \pwm_out[11]_INST_0_i_218_n_2\,
      CO(0) => \pwm_out[11]_INST_0_i_218_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(17 downto 14),
      O(3) => \pwm_out[11]_INST_0_i_218_n_4\,
      O(2) => \pwm_out[11]_INST_0_i_218_n_5\,
      O(1) => \pwm_out[11]_INST_0_i_218_n_6\,
      O(0) => \pwm_out[11]_INST_0_i_218_n_7\,
      S(3) => \pwm_out[11]_INST_0_i_239_n_0\,
      S(2) => \pwm_out[11]_INST_0_i_240_n_0\,
      S(1) => \pwm_out[11]_INST_0_i_241_n_0\,
      S(0) => \pwm_out[11]_INST_0_i_242_n_0\
    );
\pwm_out[11]_INST_0_i_219\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[11]_INST_0_i_237_n_0\,
      CO(3) => \pwm_out[11]_INST_0_i_219_n_0\,
      CO(2) => \pwm_out[11]_INST_0_i_219_n_1\,
      CO(1) => \pwm_out[11]_INST_0_i_219_n_2\,
      CO(0) => \pwm_out[11]_INST_0_i_219_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(13 downto 10),
      O(3) => \pwm_out[11]_INST_0_i_219_n_4\,
      O(2) => \pwm_out[11]_INST_0_i_219_n_5\,
      O(1) => \pwm_out[11]_INST_0_i_219_n_6\,
      O(0) => \pwm_out[11]_INST_0_i_219_n_7\,
      S(3) => \pwm_out[11]_INST_0_i_243_n_0\,
      S(2) => \pwm_out[11]_INST_0_i_244_n_0\,
      S(1) => \pwm_out[11]_INST_0_i_245_n_0\,
      S(0) => \pwm_out[11]_INST_0_i_246_n_0\
    );
\pwm_out[11]_INST_0_i_220\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(28),
      I1 => phase(30),
      O => \pwm_out[11]_INST_0_i_220_n_0\
    );
\pwm_out[11]_INST_0_i_221\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(29),
      I1 => phase(27),
      O => \pwm_out[11]_INST_0_i_221_n_0\
    );
\pwm_out[11]_INST_0_i_222\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(28),
      I1 => phase(26),
      O => \pwm_out[11]_INST_0_i_222_n_0\
    );
\pwm_out[11]_INST_0_i_223\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(27),
      I1 => phase(25),
      O => \pwm_out[11]_INST_0_i_223_n_0\
    );
\pwm_out[11]_INST_0_i_224\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(26),
      I1 => phase(24),
      O => \pwm_out[11]_INST_0_i_224_n_0\
    );
\pwm_out[11]_INST_0_i_225\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(25),
      I1 => phase(23),
      O => \pwm_out[11]_INST_0_i_225_n_0\
    );
\pwm_out[11]_INST_0_i_226\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(24),
      I1 => phase(22),
      O => \pwm_out[11]_INST_0_i_226_n_0\
    );
\pwm_out[11]_INST_0_i_227\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(23),
      I1 => phase(21),
      O => \pwm_out[11]_INST_0_i_227_n_0\
    );
\pwm_out[11]_INST_0_i_228\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(22),
      I1 => phase(20),
      O => \pwm_out[11]_INST_0_i_228_n_0\
    );
\pwm_out[11]_INST_0_i_229\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(21),
      I1 => phase(19),
      O => \pwm_out[11]_INST_0_i_229_n_0\
    );
\pwm_out[11]_INST_0_i_230\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(20),
      I1 => phase(18),
      O => \pwm_out[11]_INST_0_i_230_n_0\
    );
\pwm_out[11]_INST_0_i_231\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(2),
      I1 => \pwm_out[11]_INST_0_i_238_n_6\,
      O => \pwm_out[11]_INST_0_i_231_n_0\
    );
\pwm_out[11]_INST_0_i_232\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(1),
      I1 => \pwm_out[11]_INST_0_i_238_n_7\,
      O => \pwm_out[11]_INST_0_i_232_n_0\
    );
\pwm_out[11]_INST_0_i_233\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(0),
      I1 => \pwm_out[11]_INST_0_i_209_n_4\,
      O => \pwm_out[11]_INST_0_i_233_n_0\
    );
\pwm_out[11]_INST_0_i_234\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(3),
      I1 => phase(1),
      O => \pwm_out[11]_INST_0_i_234_n_0\
    );
\pwm_out[11]_INST_0_i_235\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(2),
      I1 => phase(0),
      O => \pwm_out[11]_INST_0_i_235_n_0\
    );
\pwm_out[11]_INST_0_i_236\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(1),
      O => \pwm_out[11]_INST_0_i_236_n_0\
    );
\pwm_out[11]_INST_0_i_237\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[11]_INST_0_i_238_n_0\,
      CO(3) => \pwm_out[11]_INST_0_i_237_n_0\,
      CO(2) => \pwm_out[11]_INST_0_i_237_n_1\,
      CO(1) => \pwm_out[11]_INST_0_i_237_n_2\,
      CO(0) => \pwm_out[11]_INST_0_i_237_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(9 downto 6),
      O(3) => \pwm_out[11]_INST_0_i_237_n_4\,
      O(2) => \pwm_out[11]_INST_0_i_237_n_5\,
      O(1) => \pwm_out[11]_INST_0_i_237_n_6\,
      O(0) => \pwm_out[11]_INST_0_i_237_n_7\,
      S(3) => \pwm_out[11]_INST_0_i_247_n_0\,
      S(2) => \pwm_out[11]_INST_0_i_248_n_0\,
      S(1) => \pwm_out[11]_INST_0_i_249_n_0\,
      S(0) => \pwm_out[11]_INST_0_i_250_n_0\
    );
\pwm_out[11]_INST_0_i_238\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[11]_INST_0_i_209_n_0\,
      CO(3) => \pwm_out[11]_INST_0_i_238_n_0\,
      CO(2) => \pwm_out[11]_INST_0_i_238_n_1\,
      CO(1) => \pwm_out[11]_INST_0_i_238_n_2\,
      CO(0) => \pwm_out[11]_INST_0_i_238_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(5 downto 2),
      O(3) => \pwm_out[11]_INST_0_i_238_n_4\,
      O(2) => \pwm_out[11]_INST_0_i_238_n_5\,
      O(1) => \pwm_out[11]_INST_0_i_238_n_6\,
      O(0) => \pwm_out[11]_INST_0_i_238_n_7\,
      S(3) => \pwm_out[11]_INST_0_i_251_n_0\,
      S(2) => \pwm_out[11]_INST_0_i_252_n_0\,
      S(1) => \pwm_out[11]_INST_0_i_253_n_0\,
      S(0) => \pwm_out[11]_INST_0_i_254_n_0\
    );
\pwm_out[11]_INST_0_i_239\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(19),
      I1 => phase(17),
      O => \pwm_out[11]_INST_0_i_239_n_0\
    );
\pwm_out[11]_INST_0_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[11]_INST_0_i_40_n_0\,
      CO(3) => \pwm_out[11]_INST_0_i_24_n_0\,
      CO(2) => \pwm_out[11]_INST_0_i_24_n_1\,
      CO(1) => \pwm_out[11]_INST_0_i_24_n_2\,
      CO(0) => \pwm_out[11]_INST_0_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[11].pwm_inst/p_0_in\(27 downto 24),
      O(3 downto 0) => \gen_pwm[11].pwm_inst/effective_value0\(27 downto 24),
      S(3) => \pwm_out[11]_INST_0_i_71_n_0\,
      S(2) => \pwm_out[11]_INST_0_i_72_n_0\,
      S(1) => \pwm_out[11]_INST_0_i_73_n_0\,
      S(0) => \pwm_out[11]_INST_0_i_74_n_0\
    );
\pwm_out[11]_INST_0_i_240\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(18),
      I1 => phase(16),
      O => \pwm_out[11]_INST_0_i_240_n_0\
    );
\pwm_out[11]_INST_0_i_241\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(17),
      I1 => phase(15),
      O => \pwm_out[11]_INST_0_i_241_n_0\
    );
\pwm_out[11]_INST_0_i_242\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(14),
      I1 => phase(16),
      O => \pwm_out[11]_INST_0_i_242_n_0\
    );
\pwm_out[11]_INST_0_i_243\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(15),
      I1 => phase(13),
      O => \pwm_out[11]_INST_0_i_243_n_0\
    );
\pwm_out[11]_INST_0_i_244\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(14),
      I1 => phase(12),
      O => \pwm_out[11]_INST_0_i_244_n_0\
    );
\pwm_out[11]_INST_0_i_245\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(13),
      I1 => phase(11),
      O => \pwm_out[11]_INST_0_i_245_n_0\
    );
\pwm_out[11]_INST_0_i_246\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(12),
      I1 => phase(10),
      O => \pwm_out[11]_INST_0_i_246_n_0\
    );
\pwm_out[11]_INST_0_i_247\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(11),
      I1 => phase(9),
      O => \pwm_out[11]_INST_0_i_247_n_0\
    );
\pwm_out[11]_INST_0_i_248\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(10),
      I1 => phase(8),
      O => \pwm_out[11]_INST_0_i_248_n_0\
    );
\pwm_out[11]_INST_0_i_249\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(9),
      I1 => phase(7),
      O => \pwm_out[11]_INST_0_i_249_n_0\
    );
\pwm_out[11]_INST_0_i_250\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(6),
      I1 => phase(8),
      O => \pwm_out[11]_INST_0_i_250_n_0\
    );
\pwm_out[11]_INST_0_i_251\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(7),
      I1 => phase(5),
      O => \pwm_out[11]_INST_0_i_251_n_0\
    );
\pwm_out[11]_INST_0_i_252\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(6),
      I1 => phase(4),
      O => \pwm_out[11]_INST_0_i_252_n_0\
    );
\pwm_out[11]_INST_0_i_253\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(5),
      I1 => phase(3),
      O => \pwm_out[11]_INST_0_i_253_n_0\
    );
\pwm_out[11]_INST_0_i_254\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(4),
      I1 => phase(2),
      O => \pwm_out[11]_INST_0_i_254_n_0\
    );
\pwm_out[11]_INST_0_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[11]_INST_0_i_44_n_0\,
      CO(3) => \pwm_out[11]_INST_0_i_40_n_0\,
      CO(2) => \pwm_out[11]_INST_0_i_40_n_1\,
      CO(1) => \pwm_out[11]_INST_0_i_40_n_2\,
      CO(0) => \pwm_out[11]_INST_0_i_40_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[11].pwm_inst/p_0_in\(23 downto 20),
      O(3 downto 0) => \gen_pwm[11].pwm_inst/effective_value0\(23 downto 20),
      S(3) => \pwm_out[11]_INST_0_i_99_n_0\,
      S(2) => \pwm_out[11]_INST_0_i_100_n_0\,
      S(1) => \pwm_out[11]_INST_0_i_101_n_0\,
      S(0) => \pwm_out[11]_INST_0_i_102_n_0\
    );
\pwm_out[11]_INST_0_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[11]_INST_0_i_84_n_0\,
      CO(3) => \pwm_out[11]_INST_0_i_44_n_0\,
      CO(2) => \pwm_out[11]_INST_0_i_44_n_1\,
      CO(1) => \pwm_out[11]_INST_0_i_44_n_2\,
      CO(0) => \pwm_out[11]_INST_0_i_44_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[11].pwm_inst/p_0_in\(19 downto 16),
      O(3 downto 0) => \gen_pwm[11].pwm_inst/effective_value0\(19 downto 16),
      S(3) => \pwm_out[11]_INST_0_i_107_n_0\,
      S(2) => \pwm_out[11]_INST_0_i_108_n_0\,
      S(1) => \pwm_out[11]_INST_0_i_109_n_0\,
      S(0) => \pwm_out[11]_INST_0_i_110_n_0\
    );
\pwm_out[11]_INST_0_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(31),
      O => \pwm_out[11]_INST_0_i_54_n_0\
    );
\pwm_out[11]_INST_0_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[11].pwm_inst/p_0_in\(30),
      I1 => period(30),
      O => \pwm_out[11]_INST_0_i_55_n_0\
    );
\pwm_out[11]_INST_0_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[11].pwm_inst/p_0_in\(29),
      I1 => period(29),
      O => \pwm_out[11]_INST_0_i_56_n_0\
    );
\pwm_out[11]_INST_0_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[11].pwm_inst/p_0_in\(28),
      I1 => period(28),
      O => \pwm_out[11]_INST_0_i_57_n_0\
    );
\pwm_out[11]_INST_0_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \gen_pwm[11].pwm_inst/p_0_in\(30),
      I1 => period(30),
      I2 => period(31),
      O => \pwm_out[11]_INST_0_i_59_n_0\
    );
\pwm_out[11]_INST_0_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \gen_pwm[11].pwm_inst/p_0_in\(28),
      I1 => period(28),
      I2 => period(29),
      I3 => \gen_pwm[11].pwm_inst/p_0_in\(29),
      O => \pwm_out[11]_INST_0_i_60_n_0\
    );
\pwm_out[11]_INST_0_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \gen_pwm[11].pwm_inst/p_0_in\(30),
      I1 => period(30),
      I2 => period(31),
      O => \pwm_out[11]_INST_0_i_63_n_0\
    );
\pwm_out[11]_INST_0_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gen_pwm[11].pwm_inst/p_0_in\(28),
      I1 => period(28),
      I2 => \gen_pwm[11].pwm_inst/p_0_in\(29),
      I3 => period(29),
      O => \pwm_out[11]_INST_0_i_64_n_0\
    );
\pwm_out[11]_INST_0_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[11].pwm_inst/p_0_in\(27),
      I1 => period(27),
      O => \pwm_out[11]_INST_0_i_71_n_0\
    );
\pwm_out[11]_INST_0_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[11].pwm_inst/p_0_in\(26),
      I1 => period(26),
      O => \pwm_out[11]_INST_0_i_72_n_0\
    );
\pwm_out[11]_INST_0_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[11].pwm_inst/p_0_in\(25),
      I1 => period(25),
      O => \pwm_out[11]_INST_0_i_73_n_0\
    );
\pwm_out[11]_INST_0_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[11].pwm_inst/p_0_in\(24),
      I1 => period(24),
      O => \pwm_out[11]_INST_0_i_74_n_0\
    );
\pwm_out[11]_INST_0_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[11]_INST_0_i_88_n_0\,
      CO(3) => \pwm_out[11]_INST_0_i_84_n_0\,
      CO(2) => \pwm_out[11]_INST_0_i_84_n_1\,
      CO(1) => \pwm_out[11]_INST_0_i_84_n_2\,
      CO(0) => \pwm_out[11]_INST_0_i_84_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[11].pwm_inst/p_0_in\(15 downto 12),
      O(3 downto 0) => \gen_pwm[11].pwm_inst/effective_value0\(15 downto 12),
      S(3) => \pwm_out[11]_INST_0_i_139_n_0\,
      S(2) => \pwm_out[11]_INST_0_i_140_n_0\,
      S(1) => \pwm_out[11]_INST_0_i_141_n_0\,
      S(0) => \pwm_out[11]_INST_0_i_142_n_0\
    );
\pwm_out[11]_INST_0_i_88\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[11]_INST_0_i_124_n_0\,
      CO(3) => \pwm_out[11]_INST_0_i_88_n_0\,
      CO(2) => \pwm_out[11]_INST_0_i_88_n_1\,
      CO(1) => \pwm_out[11]_INST_0_i_88_n_2\,
      CO(0) => \pwm_out[11]_INST_0_i_88_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[11].pwm_inst/p_0_in\(11 downto 8),
      O(3 downto 0) => \gen_pwm[11].pwm_inst/effective_value0\(11 downto 8),
      S(3) => \pwm_out[11]_INST_0_i_147_n_0\,
      S(2) => \pwm_out[11]_INST_0_i_148_n_0\,
      S(1) => \pwm_out[11]_INST_0_i_149_n_0\,
      S(0) => \pwm_out[11]_INST_0_i_150_n_0\
    );
\pwm_out[11]_INST_0_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[11].pwm_inst/p_0_in\(23),
      I1 => period(23),
      O => \pwm_out[11]_INST_0_i_99_n_0\
    );
\pwm_out[12]_INST_0_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[12].pwm_inst/p_0_in\(21),
      I1 => period(21),
      O => \pwm_out[12]_INST_0_i_100_n_0\
    );
\pwm_out[12]_INST_0_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[12].pwm_inst/p_0_in\(20),
      I1 => period(20),
      O => \pwm_out[12]_INST_0_i_101_n_0\
    );
\pwm_out[12]_INST_0_i_106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[12].pwm_inst/p_0_in\(19),
      I1 => period(19),
      O => \pwm_out[12]_INST_0_i_106_n_0\
    );
\pwm_out[12]_INST_0_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[12].pwm_inst/p_0_in\(18),
      I1 => period(18),
      O => \pwm_out[12]_INST_0_i_107_n_0\
    );
\pwm_out[12]_INST_0_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[12].pwm_inst/p_0_in\(17),
      I1 => period(17),
      O => \pwm_out[12]_INST_0_i_108_n_0\
    );
\pwm_out[12]_INST_0_i_109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[12].pwm_inst/p_0_in\(16),
      I1 => period(16),
      O => \pwm_out[12]_INST_0_i_109_n_0\
    );
\pwm_out[12]_INST_0_i_114\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[12]_INST_0_i_124_n_0\,
      CO(3 downto 0) => \NLW_pwm_out[12]_INST_0_i_114_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_pwm_out[12]_INST_0_i_114_O_UNCONNECTED\(3 downto 1),
      O(0) => \pwm_out[12]_INST_0_i_114_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \pwm_out[12]_INST_0_i_155_n_0\
    );
\pwm_out[12]_INST_0_i_124\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[12]_INST_0_i_125_n_0\,
      CO(3) => \pwm_out[12]_INST_0_i_124_n_0\,
      CO(2) => \pwm_out[12]_INST_0_i_124_n_1\,
      CO(1) => \pwm_out[12]_INST_0_i_124_n_2\,
      CO(0) => \pwm_out[12]_INST_0_i_124_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(26 downto 23),
      O(3) => \pwm_out[12]_INST_0_i_124_n_4\,
      O(2) => \pwm_out[12]_INST_0_i_124_n_5\,
      O(1) => \pwm_out[12]_INST_0_i_124_n_6\,
      O(0) => \pwm_out[12]_INST_0_i_124_n_7\,
      S(3) => \pwm_out[12]_INST_0_i_165_n_0\,
      S(2) => \pwm_out[12]_INST_0_i_166_n_0\,
      S(1) => \pwm_out[12]_INST_0_i_167_n_0\,
      S(0) => \pwm_out[12]_INST_0_i_168_n_0\
    );
\pwm_out[12]_INST_0_i_125\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[12]_INST_0_i_153_n_0\,
      CO(3) => \pwm_out[12]_INST_0_i_125_n_0\,
      CO(2) => \pwm_out[12]_INST_0_i_125_n_1\,
      CO(1) => \pwm_out[12]_INST_0_i_125_n_2\,
      CO(0) => \pwm_out[12]_INST_0_i_125_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(22 downto 19),
      O(3) => \pwm_out[12]_INST_0_i_125_n_4\,
      O(2) => \pwm_out[12]_INST_0_i_125_n_5\,
      O(1) => \pwm_out[12]_INST_0_i_125_n_6\,
      O(0) => \pwm_out[12]_INST_0_i_125_n_7\,
      S(3) => \pwm_out[12]_INST_0_i_169_n_0\,
      S(2) => \pwm_out[12]_INST_0_i_170_n_0\,
      S(1) => \pwm_out[12]_INST_0_i_171_n_0\,
      S(0) => \pwm_out[12]_INST_0_i_172_n_0\
    );
\pwm_out[12]_INST_0_i_137\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[12].pwm_inst/p_0_in\(15),
      I1 => period(15),
      O => \pwm_out[12]_INST_0_i_137_n_0\
    );
\pwm_out[12]_INST_0_i_138\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[12].pwm_inst/p_0_in\(14),
      I1 => period(14),
      O => \pwm_out[12]_INST_0_i_138_n_0\
    );
\pwm_out[12]_INST_0_i_139\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[12].pwm_inst/p_0_in\(13),
      I1 => period(13),
      O => \pwm_out[12]_INST_0_i_139_n_0\
    );
\pwm_out[12]_INST_0_i_140\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[12].pwm_inst/p_0_in\(12),
      I1 => period(12),
      O => \pwm_out[12]_INST_0_i_140_n_0\
    );
\pwm_out[12]_INST_0_i_145\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[12].pwm_inst/p_0_in\(11),
      I1 => period(11),
      O => \pwm_out[12]_INST_0_i_145_n_0\
    );
\pwm_out[12]_INST_0_i_146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[12].pwm_inst/p_0_in\(10),
      I1 => period(10),
      O => \pwm_out[12]_INST_0_i_146_n_0\
    );
\pwm_out[12]_INST_0_i_147\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[12].pwm_inst/p_0_in\(9),
      I1 => period(9),
      O => \pwm_out[12]_INST_0_i_147_n_0\
    );
\pwm_out[12]_INST_0_i_148\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[12].pwm_inst/p_0_in\(8),
      I1 => period(8),
      O => \pwm_out[12]_INST_0_i_148_n_0\
    );
\pwm_out[12]_INST_0_i_153\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[12]_INST_0_i_154_n_0\,
      CO(3) => \pwm_out[12]_INST_0_i_153_n_0\,
      CO(2) => \pwm_out[12]_INST_0_i_153_n_1\,
      CO(1) => \pwm_out[12]_INST_0_i_153_n_2\,
      CO(0) => \pwm_out[12]_INST_0_i_153_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(18 downto 15),
      O(3) => \pwm_out[12]_INST_0_i_153_n_4\,
      O(2) => \pwm_out[12]_INST_0_i_153_n_5\,
      O(1) => \pwm_out[12]_INST_0_i_153_n_6\,
      O(0) => \pwm_out[12]_INST_0_i_153_n_7\,
      S(3) => \pwm_out[12]_INST_0_i_188_n_0\,
      S(2) => \pwm_out[12]_INST_0_i_189_n_0\,
      S(1) => \pwm_out[12]_INST_0_i_190_n_0\,
      S(0) => \pwm_out[12]_INST_0_i_191_n_0\
    );
\pwm_out[12]_INST_0_i_154\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[12]_INST_0_i_186_n_0\,
      CO(3) => \pwm_out[12]_INST_0_i_154_n_0\,
      CO(2) => \pwm_out[12]_INST_0_i_154_n_1\,
      CO(1) => \pwm_out[12]_INST_0_i_154_n_2\,
      CO(0) => \pwm_out[12]_INST_0_i_154_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(14 downto 11),
      O(3) => \pwm_out[12]_INST_0_i_154_n_4\,
      O(2) => \pwm_out[12]_INST_0_i_154_n_5\,
      O(1) => \pwm_out[12]_INST_0_i_154_n_6\,
      O(0) => \pwm_out[12]_INST_0_i_154_n_7\,
      S(3) => \pwm_out[12]_INST_0_i_192_n_0\,
      S(2) => \pwm_out[12]_INST_0_i_193_n_0\,
      S(1) => \pwm_out[12]_INST_0_i_194_n_0\,
      S(0) => \pwm_out[12]_INST_0_i_195_n_0\
    );
\pwm_out[12]_INST_0_i_155\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(27),
      I1 => phase(28),
      O => \pwm_out[12]_INST_0_i_155_n_0\
    );
\pwm_out[12]_INST_0_i_165\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(26),
      I1 => phase(27),
      O => \pwm_out[12]_INST_0_i_165_n_0\
    );
\pwm_out[12]_INST_0_i_166\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(25),
      I1 => phase(26),
      O => \pwm_out[12]_INST_0_i_166_n_0\
    );
\pwm_out[12]_INST_0_i_167\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(24),
      I1 => phase(25),
      O => \pwm_out[12]_INST_0_i_167_n_0\
    );
\pwm_out[12]_INST_0_i_168\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(23),
      I1 => phase(24),
      O => \pwm_out[12]_INST_0_i_168_n_0\
    );
\pwm_out[12]_INST_0_i_169\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(22),
      I1 => phase(23),
      O => \pwm_out[12]_INST_0_i_169_n_0\
    );
\pwm_out[12]_INST_0_i_170\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(21),
      I1 => phase(22),
      O => \pwm_out[12]_INST_0_i_170_n_0\
    );
\pwm_out[12]_INST_0_i_171\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(20),
      I1 => phase(21),
      O => \pwm_out[12]_INST_0_i_171_n_0\
    );
\pwm_out[12]_INST_0_i_172\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(19),
      I1 => phase(20),
      O => \pwm_out[12]_INST_0_i_172_n_0\
    );
\pwm_out[12]_INST_0_i_173\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[12].pwm_inst/p_0_in\(7),
      I1 => period(7),
      O => \pwm_out[12]_INST_0_i_173_n_0\
    );
\pwm_out[12]_INST_0_i_174\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[12].pwm_inst/p_0_in\(6),
      I1 => period(6),
      O => \pwm_out[12]_INST_0_i_174_n_0\
    );
\pwm_out[12]_INST_0_i_175\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[12].pwm_inst/p_0_in\(5),
      I1 => period(5),
      O => \pwm_out[12]_INST_0_i_175_n_0\
    );
\pwm_out[12]_INST_0_i_176\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[12].pwm_inst/p_0_in\(4),
      I1 => period(4),
      O => \pwm_out[12]_INST_0_i_176_n_0\
    );
\pwm_out[12]_INST_0_i_182\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[12].pwm_inst/p_0_in\(3),
      I1 => period(3),
      O => \pwm_out[12]_INST_0_i_182_n_0\
    );
\pwm_out[12]_INST_0_i_186\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[12]_INST_0_i_187_n_0\,
      CO(3) => \pwm_out[12]_INST_0_i_186_n_0\,
      CO(2) => \pwm_out[12]_INST_0_i_186_n_1\,
      CO(1) => \pwm_out[12]_INST_0_i_186_n_2\,
      CO(0) => \pwm_out[12]_INST_0_i_186_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(10 downto 7),
      O(3) => \pwm_out[12]_INST_0_i_186_n_4\,
      O(2) => \pwm_out[12]_INST_0_i_186_n_5\,
      O(1) => \pwm_out[12]_INST_0_i_186_n_6\,
      O(0) => \pwm_out[12]_INST_0_i_186_n_7\,
      S(3) => \pwm_out[12]_INST_0_i_205_n_0\,
      S(2) => \pwm_out[12]_INST_0_i_206_n_0\,
      S(1) => \pwm_out[12]_INST_0_i_207_n_0\,
      S(0) => \pwm_out[12]_INST_0_i_208_n_0\
    );
\pwm_out[12]_INST_0_i_187\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[12]_INST_0_i_204_n_0\,
      CO(3) => \pwm_out[12]_INST_0_i_187_n_0\,
      CO(2) => \pwm_out[12]_INST_0_i_187_n_1\,
      CO(1) => \pwm_out[12]_INST_0_i_187_n_2\,
      CO(0) => \pwm_out[12]_INST_0_i_187_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(6 downto 3),
      O(3) => \pwm_out[12]_INST_0_i_187_n_4\,
      O(2) => \pwm_out[12]_INST_0_i_187_n_5\,
      O(1) => \pwm_out[12]_INST_0_i_187_n_6\,
      O(0) => \pwm_out[12]_INST_0_i_187_n_7\,
      S(3) => \pwm_out[12]_INST_0_i_209_n_0\,
      S(2) => \pwm_out[12]_INST_0_i_210_n_0\,
      S(1) => \pwm_out[12]_INST_0_i_211_n_0\,
      S(0) => \pwm_out[12]_INST_0_i_212_n_0\
    );
\pwm_out[12]_INST_0_i_188\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(18),
      I1 => phase(19),
      O => \pwm_out[12]_INST_0_i_188_n_0\
    );
\pwm_out[12]_INST_0_i_189\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(17),
      I1 => phase(18),
      O => \pwm_out[12]_INST_0_i_189_n_0\
    );
\pwm_out[12]_INST_0_i_190\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(16),
      I1 => phase(17),
      O => \pwm_out[12]_INST_0_i_190_n_0\
    );
\pwm_out[12]_INST_0_i_191\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(15),
      I1 => phase(16),
      O => \pwm_out[12]_INST_0_i_191_n_0\
    );
\pwm_out[12]_INST_0_i_192\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(14),
      I1 => phase(15),
      O => \pwm_out[12]_INST_0_i_192_n_0\
    );
\pwm_out[12]_INST_0_i_193\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(13),
      I1 => phase(14),
      O => \pwm_out[12]_INST_0_i_193_n_0\
    );
\pwm_out[12]_INST_0_i_194\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(12),
      I1 => phase(13),
      O => \pwm_out[12]_INST_0_i_194_n_0\
    );
\pwm_out[12]_INST_0_i_195\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(11),
      I1 => phase(12),
      O => \pwm_out[12]_INST_0_i_195_n_0\
    );
\pwm_out[12]_INST_0_i_204\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[12]_INST_0_i_204_n_0\,
      CO(2) => \pwm_out[12]_INST_0_i_204_n_1\,
      CO(1) => \pwm_out[12]_INST_0_i_204_n_2\,
      CO(0) => \pwm_out[12]_INST_0_i_204_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => phase(2 downto 0),
      DI(0) => '0',
      O(3) => \pwm_out[12]_INST_0_i_204_n_4\,
      O(2) => \pwm_out[12]_INST_0_i_204_n_5\,
      O(1) => \pwm_out[12]_INST_0_i_204_n_6\,
      O(0) => \NLW_pwm_out[12]_INST_0_i_204_O_UNCONNECTED\(0),
      S(3) => \pwm_out[12]_INST_0_i_213_n_0\,
      S(2) => \pwm_out[12]_INST_0_i_214_n_0\,
      S(1) => \pwm_out[12]_INST_0_i_215_n_0\,
      S(0) => phase(0)
    );
\pwm_out[12]_INST_0_i_205\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(10),
      I1 => phase(11),
      O => \pwm_out[12]_INST_0_i_205_n_0\
    );
\pwm_out[12]_INST_0_i_206\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(9),
      I1 => phase(10),
      O => \pwm_out[12]_INST_0_i_206_n_0\
    );
\pwm_out[12]_INST_0_i_207\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(8),
      I1 => phase(9),
      O => \pwm_out[12]_INST_0_i_207_n_0\
    );
\pwm_out[12]_INST_0_i_208\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(7),
      I1 => phase(8),
      O => \pwm_out[12]_INST_0_i_208_n_0\
    );
\pwm_out[12]_INST_0_i_209\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(6),
      I1 => phase(7),
      O => \pwm_out[12]_INST_0_i_209_n_0\
    );
\pwm_out[12]_INST_0_i_210\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(5),
      I1 => phase(6),
      O => \pwm_out[12]_INST_0_i_210_n_0\
    );
\pwm_out[12]_INST_0_i_211\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(4),
      I1 => phase(5),
      O => \pwm_out[12]_INST_0_i_211_n_0\
    );
\pwm_out[12]_INST_0_i_212\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(3),
      I1 => phase(4),
      O => \pwm_out[12]_INST_0_i_212_n_0\
    );
\pwm_out[12]_INST_0_i_213\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(2),
      I1 => phase(3),
      O => \pwm_out[12]_INST_0_i_213_n_0\
    );
\pwm_out[12]_INST_0_i_214\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(1),
      I1 => phase(2),
      O => \pwm_out[12]_INST_0_i_214_n_0\
    );
\pwm_out[12]_INST_0_i_215\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(0),
      I1 => phase(1),
      O => \pwm_out[12]_INST_0_i_215_n_0\
    );
\pwm_out[12]_INST_0_i_53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(31),
      O => \pwm_out[12]_INST_0_i_53_n_0\
    );
\pwm_out[12]_INST_0_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[12].pwm_inst/p_0_in\(30),
      I1 => period(30),
      O => \pwm_out[12]_INST_0_i_54_n_0\
    );
\pwm_out[12]_INST_0_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[12].pwm_inst/p_0_in\(29),
      I1 => period(29),
      O => \pwm_out[12]_INST_0_i_55_n_0\
    );
\pwm_out[12]_INST_0_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[12].pwm_inst/p_0_in\(28),
      I1 => period(28),
      O => \pwm_out[12]_INST_0_i_56_n_0\
    );
\pwm_out[12]_INST_0_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \gen_pwm[12].pwm_inst/p_0_in\(30),
      I1 => period(30),
      I2 => period(31),
      O => \pwm_out[12]_INST_0_i_58_n_0\
    );
\pwm_out[12]_INST_0_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \gen_pwm[12].pwm_inst/p_0_in\(30),
      I1 => period(30),
      I2 => period(31),
      O => \pwm_out[12]_INST_0_i_62_n_0\
    );
\pwm_out[12]_INST_0_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[12].pwm_inst/p_0_in\(27),
      I1 => period(27),
      O => \pwm_out[12]_INST_0_i_70_n_0\
    );
\pwm_out[12]_INST_0_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[12].pwm_inst/p_0_in\(26),
      I1 => period(26),
      O => \pwm_out[12]_INST_0_i_71_n_0\
    );
\pwm_out[12]_INST_0_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[12].pwm_inst/p_0_in\(25),
      I1 => period(25),
      O => \pwm_out[12]_INST_0_i_72_n_0\
    );
\pwm_out[12]_INST_0_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[12].pwm_inst/p_0_in\(24),
      I1 => period(24),
      O => \pwm_out[12]_INST_0_i_73_n_0\
    );
\pwm_out[12]_INST_0_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[12].pwm_inst/p_0_in\(23),
      I1 => period(23),
      O => \pwm_out[12]_INST_0_i_98_n_0\
    );
\pwm_out[12]_INST_0_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[12].pwm_inst/p_0_in\(22),
      I1 => period(22),
      O => \pwm_out[12]_INST_0_i_99_n_0\
    );
\pwm_out[13]_INST_0_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[13].pwm_inst/p_0_in\(22),
      I1 => period(22),
      O => \pwm_out[13]_INST_0_i_100_n_0\
    );
\pwm_out[13]_INST_0_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[13].pwm_inst/p_0_in\(21),
      I1 => period(21),
      O => \pwm_out[13]_INST_0_i_101_n_0\
    );
\pwm_out[13]_INST_0_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[13].pwm_inst/p_0_in\(20),
      I1 => period(20),
      O => \pwm_out[13]_INST_0_i_102_n_0\
    );
\pwm_out[13]_INST_0_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[13].pwm_inst/p_0_in\(19),
      I1 => period(19),
      O => \pwm_out[13]_INST_0_i_107_n_0\
    );
\pwm_out[13]_INST_0_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[13].pwm_inst/p_0_in\(18),
      I1 => period(18),
      O => \pwm_out[13]_INST_0_i_108_n_0\
    );
\pwm_out[13]_INST_0_i_109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[13].pwm_inst/p_0_in\(17),
      I1 => period(17),
      O => \pwm_out[13]_INST_0_i_109_n_0\
    );
\pwm_out[13]_INST_0_i_110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[13].pwm_inst/p_0_in\(16),
      I1 => period(16),
      O => \pwm_out[13]_INST_0_i_110_n_0\
    );
\pwm_out[13]_INST_0_i_111\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[13]_INST_0_i_112_n_0\,
      CO(3 downto 0) => \NLW_pwm_out[13]_INST_0_i_111_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_pwm_out[13]_INST_0_i_111_O_UNCONNECTED\(3 downto 1),
      O(0) => \pwm_out[13]_INST_0_i_111_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \pwm_out[13]_INST_0_i_153_n_0\
    );
\pwm_out[13]_INST_0_i_112\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[13]_INST_0_i_122_n_0\,
      CO(3) => \pwm_out[13]_INST_0_i_112_n_0\,
      CO(2) => \pwm_out[13]_INST_0_i_112_n_1\,
      CO(1) => \pwm_out[13]_INST_0_i_112_n_2\,
      CO(0) => \pwm_out[13]_INST_0_i_112_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(26 downto 23),
      O(3) => \pwm_out[13]_INST_0_i_112_n_4\,
      O(2) => \pwm_out[13]_INST_0_i_112_n_5\,
      O(1) => \pwm_out[13]_INST_0_i_112_n_6\,
      O(0) => \pwm_out[13]_INST_0_i_112_n_7\,
      S(3) => \pwm_out[13]_INST_0_i_154_n_0\,
      S(2) => \pwm_out[13]_INST_0_i_155_n_0\,
      S(1) => \pwm_out[13]_INST_0_i_156_n_0\,
      S(0) => \pwm_out[13]_INST_0_i_157_n_0\
    );
\pwm_out[13]_INST_0_i_122\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[13]_INST_0_i_151_n_0\,
      CO(3) => \pwm_out[13]_INST_0_i_122_n_0\,
      CO(2) => \pwm_out[13]_INST_0_i_122_n_1\,
      CO(1) => \pwm_out[13]_INST_0_i_122_n_2\,
      CO(0) => \pwm_out[13]_INST_0_i_122_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(22 downto 19),
      O(3) => \pwm_out[13]_INST_0_i_122_n_4\,
      O(2) => \pwm_out[13]_INST_0_i_122_n_5\,
      O(1) => \pwm_out[13]_INST_0_i_122_n_6\,
      O(0) => \pwm_out[13]_INST_0_i_122_n_7\,
      S(3) => \pwm_out[13]_INST_0_i_167_n_0\,
      S(2) => \pwm_out[13]_INST_0_i_168_n_0\,
      S(1) => \pwm_out[13]_INST_0_i_169_n_0\,
      S(0) => \pwm_out[13]_INST_0_i_170_n_0\
    );
\pwm_out[13]_INST_0_i_124\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[13]_INST_0_i_128_n_0\,
      CO(3) => \pwm_out[13]_INST_0_i_124_n_0\,
      CO(2) => \pwm_out[13]_INST_0_i_124_n_1\,
      CO(1) => \pwm_out[13]_INST_0_i_124_n_2\,
      CO(0) => \pwm_out[13]_INST_0_i_124_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[13].pwm_inst/p_0_in\(7 downto 4),
      O(3 downto 0) => \gen_pwm[13].pwm_inst/effective_value0\(7 downto 4),
      S(3) => \pwm_out[13]_INST_0_i_175_n_0\,
      S(2) => \pwm_out[13]_INST_0_i_176_n_0\,
      S(1) => \pwm_out[13]_INST_0_i_177_n_0\,
      S(0) => \pwm_out[13]_INST_0_i_178_n_0\
    );
\pwm_out[13]_INST_0_i_128\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[13]_INST_0_i_128_n_0\,
      CO(2) => \pwm_out[13]_INST_0_i_128_n_1\,
      CO(1) => \pwm_out[13]_INST_0_i_128_n_2\,
      CO(0) => \pwm_out[13]_INST_0_i_128_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \gen_pwm[13].pwm_inst/p_0_in\(3 downto 0),
      O(3 downto 0) => \gen_pwm[13].pwm_inst/effective_value0\(3 downto 0),
      S(3) => \pwm_out[13]_INST_0_i_183_n_0\,
      S(2) => \pwm_out[13]_INST_0_i_184_n_0\,
      S(1) => \pwm_out[13]_INST_0_i_185_n_0\,
      S(0) => \pwm_out[13]_INST_0_i_186_n_0\
    );
\pwm_out[13]_INST_0_i_139\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[13].pwm_inst/p_0_in\(15),
      I1 => period(15),
      O => \pwm_out[13]_INST_0_i_139_n_0\
    );
\pwm_out[13]_INST_0_i_140\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[13].pwm_inst/p_0_in\(14),
      I1 => period(14),
      O => \pwm_out[13]_INST_0_i_140_n_0\
    );
\pwm_out[13]_INST_0_i_141\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[13].pwm_inst/p_0_in\(13),
      I1 => period(13),
      O => \pwm_out[13]_INST_0_i_141_n_0\
    );
\pwm_out[13]_INST_0_i_142\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[13].pwm_inst/p_0_in\(12),
      I1 => period(12),
      O => \pwm_out[13]_INST_0_i_142_n_0\
    );
\pwm_out[13]_INST_0_i_147\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[13].pwm_inst/p_0_in\(11),
      I1 => period(11),
      O => \pwm_out[13]_INST_0_i_147_n_0\
    );
\pwm_out[13]_INST_0_i_148\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[13].pwm_inst/p_0_in\(10),
      I1 => period(10),
      O => \pwm_out[13]_INST_0_i_148_n_0\
    );
\pwm_out[13]_INST_0_i_149\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[13].pwm_inst/p_0_in\(9),
      I1 => period(9),
      O => \pwm_out[13]_INST_0_i_149_n_0\
    );
\pwm_out[13]_INST_0_i_150\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[13].pwm_inst/p_0_in\(8),
      I1 => period(8),
      O => \pwm_out[13]_INST_0_i_150_n_0\
    );
\pwm_out[13]_INST_0_i_151\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[13]_INST_0_i_152_n_0\,
      CO(3) => \pwm_out[13]_INST_0_i_151_n_0\,
      CO(2) => \pwm_out[13]_INST_0_i_151_n_1\,
      CO(1) => \pwm_out[13]_INST_0_i_151_n_2\,
      CO(0) => \pwm_out[13]_INST_0_i_151_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(18 downto 15),
      O(3) => \pwm_out[13]_INST_0_i_151_n_4\,
      O(2) => \pwm_out[13]_INST_0_i_151_n_5\,
      O(1) => \pwm_out[13]_INST_0_i_151_n_6\,
      O(0) => \pwm_out[13]_INST_0_i_151_n_7\,
      S(3) => \pwm_out[13]_INST_0_i_189_n_0\,
      S(2) => \pwm_out[13]_INST_0_i_190_n_0\,
      S(1) => \pwm_out[13]_INST_0_i_191_n_0\,
      S(0) => \pwm_out[13]_INST_0_i_192_n_0\
    );
\pwm_out[13]_INST_0_i_152\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[13]_INST_0_i_187_n_0\,
      CO(3) => \pwm_out[13]_INST_0_i_152_n_0\,
      CO(2) => \pwm_out[13]_INST_0_i_152_n_1\,
      CO(1) => \pwm_out[13]_INST_0_i_152_n_2\,
      CO(0) => \pwm_out[13]_INST_0_i_152_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(14 downto 11),
      O(3) => \pwm_out[13]_INST_0_i_152_n_4\,
      O(2) => \pwm_out[13]_INST_0_i_152_n_5\,
      O(1) => \pwm_out[13]_INST_0_i_152_n_6\,
      O(0) => \pwm_out[13]_INST_0_i_152_n_7\,
      S(3) => \pwm_out[13]_INST_0_i_193_n_0\,
      S(2) => \pwm_out[13]_INST_0_i_194_n_0\,
      S(1) => \pwm_out[13]_INST_0_i_195_n_0\,
      S(0) => \pwm_out[13]_INST_0_i_196_n_0\
    );
\pwm_out[13]_INST_0_i_153\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(27),
      I1 => \pwm_out[13]_INST_0_i_197_n_6\,
      O => \pwm_out[13]_INST_0_i_153_n_0\
    );
\pwm_out[13]_INST_0_i_154\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(26),
      I1 => \pwm_out[13]_INST_0_i_197_n_7\,
      O => \pwm_out[13]_INST_0_i_154_n_0\
    );
\pwm_out[13]_INST_0_i_155\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(25),
      I1 => \pwm_out[13]_INST_0_i_198_n_4\,
      O => \pwm_out[13]_INST_0_i_155_n_0\
    );
\pwm_out[13]_INST_0_i_156\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(24),
      I1 => \pwm_out[13]_INST_0_i_198_n_5\,
      O => \pwm_out[13]_INST_0_i_156_n_0\
    );
\pwm_out[13]_INST_0_i_157\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(23),
      I1 => \pwm_out[13]_INST_0_i_198_n_6\,
      O => \pwm_out[13]_INST_0_i_157_n_0\
    );
\pwm_out[13]_INST_0_i_167\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(22),
      I1 => \pwm_out[13]_INST_0_i_198_n_7\,
      O => \pwm_out[13]_INST_0_i_167_n_0\
    );
\pwm_out[13]_INST_0_i_168\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(21),
      I1 => \pwm_out[13]_INST_0_i_207_n_4\,
      O => \pwm_out[13]_INST_0_i_168_n_0\
    );
\pwm_out[13]_INST_0_i_169\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(20),
      I1 => \pwm_out[13]_INST_0_i_207_n_5\,
      O => \pwm_out[13]_INST_0_i_169_n_0\
    );
\pwm_out[13]_INST_0_i_170\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(19),
      I1 => \pwm_out[13]_INST_0_i_207_n_6\,
      O => \pwm_out[13]_INST_0_i_170_n_0\
    );
\pwm_out[13]_INST_0_i_175\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[13].pwm_inst/p_0_in\(7),
      I1 => period(7),
      O => \pwm_out[13]_INST_0_i_175_n_0\
    );
\pwm_out[13]_INST_0_i_176\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[13].pwm_inst/p_0_in\(6),
      I1 => period(6),
      O => \pwm_out[13]_INST_0_i_176_n_0\
    );
\pwm_out[13]_INST_0_i_177\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[13].pwm_inst/p_0_in\(5),
      I1 => period(5),
      O => \pwm_out[13]_INST_0_i_177_n_0\
    );
\pwm_out[13]_INST_0_i_178\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[13].pwm_inst/p_0_in\(4),
      I1 => period(4),
      O => \pwm_out[13]_INST_0_i_178_n_0\
    );
\pwm_out[13]_INST_0_i_183\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[13].pwm_inst/p_0_in\(3),
      I1 => period(3),
      O => \pwm_out[13]_INST_0_i_183_n_0\
    );
\pwm_out[13]_INST_0_i_184\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[13].pwm_inst/p_0_in\(2),
      I1 => period(2),
      O => \pwm_out[13]_INST_0_i_184_n_0\
    );
\pwm_out[13]_INST_0_i_185\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[13].pwm_inst/p_0_in\(1),
      I1 => period(1),
      O => \pwm_out[13]_INST_0_i_185_n_0\
    );
\pwm_out[13]_INST_0_i_186\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[13].pwm_inst/p_0_in\(0),
      I1 => period(0),
      O => \pwm_out[13]_INST_0_i_186_n_0\
    );
\pwm_out[13]_INST_0_i_187\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[13]_INST_0_i_188_n_0\,
      CO(3) => \pwm_out[13]_INST_0_i_187_n_0\,
      CO(2) => \pwm_out[13]_INST_0_i_187_n_1\,
      CO(1) => \pwm_out[13]_INST_0_i_187_n_2\,
      CO(0) => \pwm_out[13]_INST_0_i_187_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(10 downto 7),
      O(3) => \pwm_out[13]_INST_0_i_187_n_4\,
      O(2) => \pwm_out[13]_INST_0_i_187_n_5\,
      O(1) => \pwm_out[13]_INST_0_i_187_n_6\,
      O(0) => \pwm_out[13]_INST_0_i_187_n_7\,
      S(3) => \pwm_out[13]_INST_0_i_209_n_0\,
      S(2) => \pwm_out[13]_INST_0_i_210_n_0\,
      S(1) => \pwm_out[13]_INST_0_i_211_n_0\,
      S(0) => \pwm_out[13]_INST_0_i_212_n_0\
    );
\pwm_out[13]_INST_0_i_188\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[13]_INST_0_i_208_n_0\,
      CO(3) => \pwm_out[13]_INST_0_i_188_n_0\,
      CO(2) => \pwm_out[13]_INST_0_i_188_n_1\,
      CO(1) => \pwm_out[13]_INST_0_i_188_n_2\,
      CO(0) => \pwm_out[13]_INST_0_i_188_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(6 downto 3),
      O(3) => \pwm_out[13]_INST_0_i_188_n_4\,
      O(2) => \pwm_out[13]_INST_0_i_188_n_5\,
      O(1) => \pwm_out[13]_INST_0_i_188_n_6\,
      O(0) => \pwm_out[13]_INST_0_i_188_n_7\,
      S(3) => \pwm_out[13]_INST_0_i_213_n_0\,
      S(2) => \pwm_out[13]_INST_0_i_214_n_0\,
      S(1) => \pwm_out[13]_INST_0_i_215_n_0\,
      S(0) => \pwm_out[13]_INST_0_i_216_n_0\
    );
\pwm_out[13]_INST_0_i_189\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(18),
      I1 => \pwm_out[13]_INST_0_i_207_n_7\,
      O => \pwm_out[13]_INST_0_i_189_n_0\
    );
\pwm_out[13]_INST_0_i_190\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(17),
      I1 => \pwm_out[13]_INST_0_i_217_n_4\,
      O => \pwm_out[13]_INST_0_i_190_n_0\
    );
\pwm_out[13]_INST_0_i_191\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(16),
      I1 => \pwm_out[13]_INST_0_i_217_n_5\,
      O => \pwm_out[13]_INST_0_i_191_n_0\
    );
\pwm_out[13]_INST_0_i_192\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(15),
      I1 => \pwm_out[13]_INST_0_i_217_n_6\,
      O => \pwm_out[13]_INST_0_i_192_n_0\
    );
\pwm_out[13]_INST_0_i_193\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(14),
      I1 => \pwm_out[13]_INST_0_i_217_n_7\,
      O => \pwm_out[13]_INST_0_i_193_n_0\
    );
\pwm_out[13]_INST_0_i_194\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(13),
      I1 => \pwm_out[13]_INST_0_i_218_n_4\,
      O => \pwm_out[13]_INST_0_i_194_n_0\
    );
\pwm_out[13]_INST_0_i_195\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(12),
      I1 => \pwm_out[13]_INST_0_i_218_n_5\,
      O => \pwm_out[13]_INST_0_i_195_n_0\
    );
\pwm_out[13]_INST_0_i_196\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(11),
      I1 => \pwm_out[13]_INST_0_i_218_n_6\,
      O => \pwm_out[13]_INST_0_i_196_n_0\
    );
\pwm_out[13]_INST_0_i_197\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[13]_INST_0_i_198_n_0\,
      CO(3 downto 1) => \NLW_pwm_out[13]_INST_0_i_197_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \pwm_out[13]_INST_0_i_197_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => phase(29),
      O(3 downto 2) => \NLW_pwm_out[13]_INST_0_i_197_O_UNCONNECTED\(3 downto 2),
      O(1) => \pwm_out[13]_INST_0_i_197_n_6\,
      O(0) => \pwm_out[13]_INST_0_i_197_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \pwm_out[13]_INST_0_i_219_n_0\,
      S(0) => \pwm_out[13]_INST_0_i_220_n_0\
    );
\pwm_out[13]_INST_0_i_198\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[13]_INST_0_i_207_n_0\,
      CO(3) => \pwm_out[13]_INST_0_i_198_n_0\,
      CO(2) => \pwm_out[13]_INST_0_i_198_n_1\,
      CO(1) => \pwm_out[13]_INST_0_i_198_n_2\,
      CO(0) => \pwm_out[13]_INST_0_i_198_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(28 downto 25),
      O(3) => \pwm_out[13]_INST_0_i_198_n_4\,
      O(2) => \pwm_out[13]_INST_0_i_198_n_5\,
      O(1) => \pwm_out[13]_INST_0_i_198_n_6\,
      O(0) => \pwm_out[13]_INST_0_i_198_n_7\,
      S(3) => \pwm_out[13]_INST_0_i_221_n_0\,
      S(2) => \pwm_out[13]_INST_0_i_222_n_0\,
      S(1) => \pwm_out[13]_INST_0_i_223_n_0\,
      S(0) => \pwm_out[13]_INST_0_i_224_n_0\
    );
\pwm_out[13]_INST_0_i_207\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[13]_INST_0_i_217_n_0\,
      CO(3) => \pwm_out[13]_INST_0_i_207_n_0\,
      CO(2) => \pwm_out[13]_INST_0_i_207_n_1\,
      CO(1) => \pwm_out[13]_INST_0_i_207_n_2\,
      CO(0) => \pwm_out[13]_INST_0_i_207_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(24 downto 21),
      O(3) => \pwm_out[13]_INST_0_i_207_n_4\,
      O(2) => \pwm_out[13]_INST_0_i_207_n_5\,
      O(1) => \pwm_out[13]_INST_0_i_207_n_6\,
      O(0) => \pwm_out[13]_INST_0_i_207_n_7\,
      S(3) => \pwm_out[13]_INST_0_i_225_n_0\,
      S(2) => \pwm_out[13]_INST_0_i_226_n_0\,
      S(1) => \pwm_out[13]_INST_0_i_227_n_0\,
      S(0) => \pwm_out[13]_INST_0_i_228_n_0\
    );
\pwm_out[13]_INST_0_i_208\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[13]_INST_0_i_208_n_0\,
      CO(2) => \pwm_out[13]_INST_0_i_208_n_1\,
      CO(1) => \pwm_out[13]_INST_0_i_208_n_2\,
      CO(0) => \pwm_out[13]_INST_0_i_208_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => phase(2 downto 0),
      DI(0) => '0',
      O(3) => \pwm_out[13]_INST_0_i_208_n_4\,
      O(2) => \pwm_out[13]_INST_0_i_208_n_5\,
      O(1) => \pwm_out[13]_INST_0_i_208_n_6\,
      O(0) => \pwm_out[13]_INST_0_i_208_n_7\,
      S(3) => \pwm_out[13]_INST_0_i_229_n_0\,
      S(2) => \pwm_out[13]_INST_0_i_230_n_0\,
      S(1) => \pwm_out[13]_INST_0_i_231_n_0\,
      S(0) => \pwm_out[13]_INST_0_i_232_n_6\
    );
\pwm_out[13]_INST_0_i_209\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(10),
      I1 => \pwm_out[13]_INST_0_i_218_n_7\,
      O => \pwm_out[13]_INST_0_i_209_n_0\
    );
\pwm_out[13]_INST_0_i_210\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(9),
      I1 => \pwm_out[13]_INST_0_i_233_n_4\,
      O => \pwm_out[13]_INST_0_i_210_n_0\
    );
\pwm_out[13]_INST_0_i_211\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(8),
      I1 => \pwm_out[13]_INST_0_i_233_n_5\,
      O => \pwm_out[13]_INST_0_i_211_n_0\
    );
\pwm_out[13]_INST_0_i_212\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(7),
      I1 => \pwm_out[13]_INST_0_i_233_n_6\,
      O => \pwm_out[13]_INST_0_i_212_n_0\
    );
\pwm_out[13]_INST_0_i_213\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(6),
      I1 => \pwm_out[13]_INST_0_i_233_n_7\,
      O => \pwm_out[13]_INST_0_i_213_n_0\
    );
\pwm_out[13]_INST_0_i_214\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(5),
      I1 => \pwm_out[13]_INST_0_i_234_n_4\,
      O => \pwm_out[13]_INST_0_i_214_n_0\
    );
\pwm_out[13]_INST_0_i_215\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(4),
      I1 => \pwm_out[13]_INST_0_i_234_n_5\,
      O => \pwm_out[13]_INST_0_i_215_n_0\
    );
\pwm_out[13]_INST_0_i_216\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(3),
      I1 => \pwm_out[13]_INST_0_i_234_n_6\,
      O => \pwm_out[13]_INST_0_i_216_n_0\
    );
\pwm_out[13]_INST_0_i_217\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[13]_INST_0_i_218_n_0\,
      CO(3) => \pwm_out[13]_INST_0_i_217_n_0\,
      CO(2) => \pwm_out[13]_INST_0_i_217_n_1\,
      CO(1) => \pwm_out[13]_INST_0_i_217_n_2\,
      CO(0) => \pwm_out[13]_INST_0_i_217_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(20 downto 17),
      O(3) => \pwm_out[13]_INST_0_i_217_n_4\,
      O(2) => \pwm_out[13]_INST_0_i_217_n_5\,
      O(1) => \pwm_out[13]_INST_0_i_217_n_6\,
      O(0) => \pwm_out[13]_INST_0_i_217_n_7\,
      S(3) => \pwm_out[13]_INST_0_i_235_n_0\,
      S(2) => \pwm_out[13]_INST_0_i_236_n_0\,
      S(1) => \pwm_out[13]_INST_0_i_237_n_0\,
      S(0) => \pwm_out[13]_INST_0_i_238_n_0\
    );
\pwm_out[13]_INST_0_i_218\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[13]_INST_0_i_233_n_0\,
      CO(3) => \pwm_out[13]_INST_0_i_218_n_0\,
      CO(2) => \pwm_out[13]_INST_0_i_218_n_1\,
      CO(1) => \pwm_out[13]_INST_0_i_218_n_2\,
      CO(0) => \pwm_out[13]_INST_0_i_218_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(16 downto 13),
      O(3) => \pwm_out[13]_INST_0_i_218_n_4\,
      O(2) => \pwm_out[13]_INST_0_i_218_n_5\,
      O(1) => \pwm_out[13]_INST_0_i_218_n_6\,
      O(0) => \pwm_out[13]_INST_0_i_218_n_7\,
      S(3) => \pwm_out[13]_INST_0_i_239_n_0\,
      S(2) => \pwm_out[13]_INST_0_i_240_n_0\,
      S(1) => \pwm_out[13]_INST_0_i_241_n_0\,
      S(0) => \pwm_out[13]_INST_0_i_242_n_0\
    );
\pwm_out[13]_INST_0_i_219\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(30),
      I1 => phase(28),
      O => \pwm_out[13]_INST_0_i_219_n_0\
    );
\pwm_out[13]_INST_0_i_220\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(29),
      I1 => phase(27),
      O => \pwm_out[13]_INST_0_i_220_n_0\
    );
\pwm_out[13]_INST_0_i_221\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(28),
      I1 => phase(26),
      O => \pwm_out[13]_INST_0_i_221_n_0\
    );
\pwm_out[13]_INST_0_i_222\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(27),
      I1 => phase(25),
      O => \pwm_out[13]_INST_0_i_222_n_0\
    );
\pwm_out[13]_INST_0_i_223\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(26),
      I1 => phase(24),
      O => \pwm_out[13]_INST_0_i_223_n_0\
    );
\pwm_out[13]_INST_0_i_224\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(25),
      I1 => phase(23),
      O => \pwm_out[13]_INST_0_i_224_n_0\
    );
\pwm_out[13]_INST_0_i_225\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(24),
      I1 => phase(22),
      O => \pwm_out[13]_INST_0_i_225_n_0\
    );
\pwm_out[13]_INST_0_i_226\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(23),
      I1 => phase(21),
      O => \pwm_out[13]_INST_0_i_226_n_0\
    );
\pwm_out[13]_INST_0_i_227\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(22),
      I1 => phase(20),
      O => \pwm_out[13]_INST_0_i_227_n_0\
    );
\pwm_out[13]_INST_0_i_228\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(21),
      I1 => phase(19),
      O => \pwm_out[13]_INST_0_i_228_n_0\
    );
\pwm_out[13]_INST_0_i_229\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(2),
      I1 => \pwm_out[13]_INST_0_i_234_n_7\,
      O => \pwm_out[13]_INST_0_i_229_n_0\
    );
\pwm_out[13]_INST_0_i_230\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(1),
      I1 => \pwm_out[13]_INST_0_i_232_n_4\,
      O => \pwm_out[13]_INST_0_i_230_n_0\
    );
\pwm_out[13]_INST_0_i_231\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(0),
      I1 => \pwm_out[13]_INST_0_i_232_n_5\,
      O => \pwm_out[13]_INST_0_i_231_n_0\
    );
\pwm_out[13]_INST_0_i_232\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[13]_INST_0_i_232_n_0\,
      CO(2) => \pwm_out[13]_INST_0_i_232_n_1\,
      CO(1) => \pwm_out[13]_INST_0_i_232_n_2\,
      CO(0) => \pwm_out[13]_INST_0_i_232_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => phase(4 downto 2),
      DI(0) => '0',
      O(3) => \pwm_out[13]_INST_0_i_232_n_4\,
      O(2) => \pwm_out[13]_INST_0_i_232_n_5\,
      O(1) => \pwm_out[13]_INST_0_i_232_n_6\,
      O(0) => \NLW_pwm_out[13]_INST_0_i_232_O_UNCONNECTED\(0),
      S(3) => \pwm_out[13]_INST_0_i_243_n_0\,
      S(2) => \pwm_out[13]_INST_0_i_244_n_0\,
      S(1) => \pwm_out[13]_INST_0_i_245_n_0\,
      S(0) => phase(1)
    );
\pwm_out[13]_INST_0_i_233\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[13]_INST_0_i_234_n_0\,
      CO(3) => \pwm_out[13]_INST_0_i_233_n_0\,
      CO(2) => \pwm_out[13]_INST_0_i_233_n_1\,
      CO(1) => \pwm_out[13]_INST_0_i_233_n_2\,
      CO(0) => \pwm_out[13]_INST_0_i_233_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(12 downto 9),
      O(3) => \pwm_out[13]_INST_0_i_233_n_4\,
      O(2) => \pwm_out[13]_INST_0_i_233_n_5\,
      O(1) => \pwm_out[13]_INST_0_i_233_n_6\,
      O(0) => \pwm_out[13]_INST_0_i_233_n_7\,
      S(3) => \pwm_out[13]_INST_0_i_246_n_0\,
      S(2) => \pwm_out[13]_INST_0_i_247_n_0\,
      S(1) => \pwm_out[13]_INST_0_i_248_n_0\,
      S(0) => \pwm_out[13]_INST_0_i_249_n_0\
    );
\pwm_out[13]_INST_0_i_234\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[13]_INST_0_i_232_n_0\,
      CO(3) => \pwm_out[13]_INST_0_i_234_n_0\,
      CO(2) => \pwm_out[13]_INST_0_i_234_n_1\,
      CO(1) => \pwm_out[13]_INST_0_i_234_n_2\,
      CO(0) => \pwm_out[13]_INST_0_i_234_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(8 downto 5),
      O(3) => \pwm_out[13]_INST_0_i_234_n_4\,
      O(2) => \pwm_out[13]_INST_0_i_234_n_5\,
      O(1) => \pwm_out[13]_INST_0_i_234_n_6\,
      O(0) => \pwm_out[13]_INST_0_i_234_n_7\,
      S(3) => \pwm_out[13]_INST_0_i_250_n_0\,
      S(2) => \pwm_out[13]_INST_0_i_251_n_0\,
      S(1) => \pwm_out[13]_INST_0_i_252_n_0\,
      S(0) => \pwm_out[13]_INST_0_i_253_n_0\
    );
\pwm_out[13]_INST_0_i_235\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(20),
      I1 => phase(18),
      O => \pwm_out[13]_INST_0_i_235_n_0\
    );
\pwm_out[13]_INST_0_i_236\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(19),
      I1 => phase(17),
      O => \pwm_out[13]_INST_0_i_236_n_0\
    );
\pwm_out[13]_INST_0_i_237\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(18),
      I1 => phase(16),
      O => \pwm_out[13]_INST_0_i_237_n_0\
    );
\pwm_out[13]_INST_0_i_238\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(17),
      I1 => phase(15),
      O => \pwm_out[13]_INST_0_i_238_n_0\
    );
\pwm_out[13]_INST_0_i_239\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(16),
      I1 => phase(14),
      O => \pwm_out[13]_INST_0_i_239_n_0\
    );
\pwm_out[13]_INST_0_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[13]_INST_0_i_40_n_0\,
      CO(3) => \pwm_out[13]_INST_0_i_24_n_0\,
      CO(2) => \pwm_out[13]_INST_0_i_24_n_1\,
      CO(1) => \pwm_out[13]_INST_0_i_24_n_2\,
      CO(0) => \pwm_out[13]_INST_0_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[13].pwm_inst/p_0_in\(27 downto 24),
      O(3 downto 0) => \gen_pwm[13].pwm_inst/effective_value0\(27 downto 24),
      S(3) => \pwm_out[13]_INST_0_i_71_n_0\,
      S(2) => \pwm_out[13]_INST_0_i_72_n_0\,
      S(1) => \pwm_out[13]_INST_0_i_73_n_0\,
      S(0) => \pwm_out[13]_INST_0_i_74_n_0\
    );
\pwm_out[13]_INST_0_i_240\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(15),
      I1 => phase(13),
      O => \pwm_out[13]_INST_0_i_240_n_0\
    );
\pwm_out[13]_INST_0_i_241\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(14),
      I1 => phase(12),
      O => \pwm_out[13]_INST_0_i_241_n_0\
    );
\pwm_out[13]_INST_0_i_242\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(13),
      I1 => phase(11),
      O => \pwm_out[13]_INST_0_i_242_n_0\
    );
\pwm_out[13]_INST_0_i_243\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(4),
      I1 => phase(2),
      O => \pwm_out[13]_INST_0_i_243_n_0\
    );
\pwm_out[13]_INST_0_i_244\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(3),
      I1 => phase(1),
      O => \pwm_out[13]_INST_0_i_244_n_0\
    );
\pwm_out[13]_INST_0_i_245\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(2),
      I1 => phase(0),
      O => \pwm_out[13]_INST_0_i_245_n_0\
    );
\pwm_out[13]_INST_0_i_246\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(12),
      I1 => phase(10),
      O => \pwm_out[13]_INST_0_i_246_n_0\
    );
\pwm_out[13]_INST_0_i_247\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(11),
      I1 => phase(9),
      O => \pwm_out[13]_INST_0_i_247_n_0\
    );
\pwm_out[13]_INST_0_i_248\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(10),
      I1 => phase(8),
      O => \pwm_out[13]_INST_0_i_248_n_0\
    );
\pwm_out[13]_INST_0_i_249\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(9),
      I1 => phase(7),
      O => \pwm_out[13]_INST_0_i_249_n_0\
    );
\pwm_out[13]_INST_0_i_250\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(8),
      I1 => phase(6),
      O => \pwm_out[13]_INST_0_i_250_n_0\
    );
\pwm_out[13]_INST_0_i_251\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(7),
      I1 => phase(5),
      O => \pwm_out[13]_INST_0_i_251_n_0\
    );
\pwm_out[13]_INST_0_i_252\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(6),
      I1 => phase(4),
      O => \pwm_out[13]_INST_0_i_252_n_0\
    );
\pwm_out[13]_INST_0_i_253\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(5),
      I1 => phase(3),
      O => \pwm_out[13]_INST_0_i_253_n_0\
    );
\pwm_out[13]_INST_0_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[13]_INST_0_i_44_n_0\,
      CO(3) => \pwm_out[13]_INST_0_i_40_n_0\,
      CO(2) => \pwm_out[13]_INST_0_i_40_n_1\,
      CO(1) => \pwm_out[13]_INST_0_i_40_n_2\,
      CO(0) => \pwm_out[13]_INST_0_i_40_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[13].pwm_inst/p_0_in\(23 downto 20),
      O(3 downto 0) => \gen_pwm[13].pwm_inst/effective_value0\(23 downto 20),
      S(3) => \pwm_out[13]_INST_0_i_99_n_0\,
      S(2) => \pwm_out[13]_INST_0_i_100_n_0\,
      S(1) => \pwm_out[13]_INST_0_i_101_n_0\,
      S(0) => \pwm_out[13]_INST_0_i_102_n_0\
    );
\pwm_out[13]_INST_0_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[13]_INST_0_i_84_n_0\,
      CO(3) => \pwm_out[13]_INST_0_i_44_n_0\,
      CO(2) => \pwm_out[13]_INST_0_i_44_n_1\,
      CO(1) => \pwm_out[13]_INST_0_i_44_n_2\,
      CO(0) => \pwm_out[13]_INST_0_i_44_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[13].pwm_inst/p_0_in\(19 downto 16),
      O(3 downto 0) => \gen_pwm[13].pwm_inst/effective_value0\(19 downto 16),
      S(3) => \pwm_out[13]_INST_0_i_107_n_0\,
      S(2) => \pwm_out[13]_INST_0_i_108_n_0\,
      S(1) => \pwm_out[13]_INST_0_i_109_n_0\,
      S(0) => \pwm_out[13]_INST_0_i_110_n_0\
    );
\pwm_out[13]_INST_0_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(31),
      O => \pwm_out[13]_INST_0_i_54_n_0\
    );
\pwm_out[13]_INST_0_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[13].pwm_inst/p_0_in\(30),
      I1 => period(30),
      O => \pwm_out[13]_INST_0_i_55_n_0\
    );
\pwm_out[13]_INST_0_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[13].pwm_inst/p_0_in\(29),
      I1 => period(29),
      O => \pwm_out[13]_INST_0_i_56_n_0\
    );
\pwm_out[13]_INST_0_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[13].pwm_inst/p_0_in\(28),
      I1 => period(28),
      O => \pwm_out[13]_INST_0_i_57_n_0\
    );
\pwm_out[13]_INST_0_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \gen_pwm[13].pwm_inst/p_0_in\(30),
      I1 => period(30),
      I2 => period(31),
      O => \pwm_out[13]_INST_0_i_59_n_0\
    );
\pwm_out[13]_INST_0_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \gen_pwm[13].pwm_inst/p_0_in\(28),
      I1 => period(28),
      I2 => period(29),
      I3 => \gen_pwm[13].pwm_inst/p_0_in\(29),
      O => \pwm_out[13]_INST_0_i_60_n_0\
    );
\pwm_out[13]_INST_0_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \gen_pwm[13].pwm_inst/p_0_in\(30),
      I1 => period(30),
      I2 => period(31),
      O => \pwm_out[13]_INST_0_i_63_n_0\
    );
\pwm_out[13]_INST_0_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gen_pwm[13].pwm_inst/p_0_in\(28),
      I1 => period(28),
      I2 => \gen_pwm[13].pwm_inst/p_0_in\(29),
      I3 => period(29),
      O => \pwm_out[13]_INST_0_i_64_n_0\
    );
\pwm_out[13]_INST_0_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[13].pwm_inst/p_0_in\(27),
      I1 => period(27),
      O => \pwm_out[13]_INST_0_i_71_n_0\
    );
\pwm_out[13]_INST_0_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[13].pwm_inst/p_0_in\(26),
      I1 => period(26),
      O => \pwm_out[13]_INST_0_i_72_n_0\
    );
\pwm_out[13]_INST_0_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[13].pwm_inst/p_0_in\(25),
      I1 => period(25),
      O => \pwm_out[13]_INST_0_i_73_n_0\
    );
\pwm_out[13]_INST_0_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[13].pwm_inst/p_0_in\(24),
      I1 => period(24),
      O => \pwm_out[13]_INST_0_i_74_n_0\
    );
\pwm_out[13]_INST_0_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[13]_INST_0_i_88_n_0\,
      CO(3) => \pwm_out[13]_INST_0_i_84_n_0\,
      CO(2) => \pwm_out[13]_INST_0_i_84_n_1\,
      CO(1) => \pwm_out[13]_INST_0_i_84_n_2\,
      CO(0) => \pwm_out[13]_INST_0_i_84_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[13].pwm_inst/p_0_in\(15 downto 12),
      O(3 downto 0) => \gen_pwm[13].pwm_inst/effective_value0\(15 downto 12),
      S(3) => \pwm_out[13]_INST_0_i_139_n_0\,
      S(2) => \pwm_out[13]_INST_0_i_140_n_0\,
      S(1) => \pwm_out[13]_INST_0_i_141_n_0\,
      S(0) => \pwm_out[13]_INST_0_i_142_n_0\
    );
\pwm_out[13]_INST_0_i_88\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[13]_INST_0_i_124_n_0\,
      CO(3) => \pwm_out[13]_INST_0_i_88_n_0\,
      CO(2) => \pwm_out[13]_INST_0_i_88_n_1\,
      CO(1) => \pwm_out[13]_INST_0_i_88_n_2\,
      CO(0) => \pwm_out[13]_INST_0_i_88_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[13].pwm_inst/p_0_in\(11 downto 8),
      O(3 downto 0) => \gen_pwm[13].pwm_inst/effective_value0\(11 downto 8),
      S(3) => \pwm_out[13]_INST_0_i_147_n_0\,
      S(2) => \pwm_out[13]_INST_0_i_148_n_0\,
      S(1) => \pwm_out[13]_INST_0_i_149_n_0\,
      S(0) => \pwm_out[13]_INST_0_i_150_n_0\
    );
\pwm_out[13]_INST_0_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[13].pwm_inst/p_0_in\(23),
      I1 => period(23),
      O => \pwm_out[13]_INST_0_i_99_n_0\
    );
\pwm_out[14]_INST_0_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[14].pwm_inst/p_0_in\(22),
      I1 => period(22),
      O => \pwm_out[14]_INST_0_i_100_n_0\
    );
\pwm_out[14]_INST_0_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[14].pwm_inst/p_0_in\(21),
      I1 => period(21),
      O => \pwm_out[14]_INST_0_i_101_n_0\
    );
\pwm_out[14]_INST_0_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[14].pwm_inst/p_0_in\(20),
      I1 => period(20),
      O => \pwm_out[14]_INST_0_i_102_n_0\
    );
\pwm_out[14]_INST_0_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[14].pwm_inst/p_0_in\(19),
      I1 => period(19),
      O => \pwm_out[14]_INST_0_i_107_n_0\
    );
\pwm_out[14]_INST_0_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[14].pwm_inst/p_0_in\(18),
      I1 => period(18),
      O => \pwm_out[14]_INST_0_i_108_n_0\
    );
\pwm_out[14]_INST_0_i_109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[14].pwm_inst/p_0_in\(17),
      I1 => period(17),
      O => \pwm_out[14]_INST_0_i_109_n_0\
    );
\pwm_out[14]_INST_0_i_110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[14].pwm_inst/p_0_in\(16),
      I1 => period(16),
      O => \pwm_out[14]_INST_0_i_110_n_0\
    );
\pwm_out[14]_INST_0_i_115\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[14]_INST_0_i_116_n_0\,
      CO(3 downto 0) => \NLW_pwm_out[14]_INST_0_i_115_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_pwm_out[14]_INST_0_i_115_O_UNCONNECTED\(3 downto 1),
      O(0) => \pwm_out[14]_INST_0_i_115_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \pwm_out[14]_INST_0_i_157_n_0\
    );
\pwm_out[14]_INST_0_i_116\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[14]_INST_0_i_126_n_0\,
      CO(3) => \pwm_out[14]_INST_0_i_116_n_0\,
      CO(2) => \pwm_out[14]_INST_0_i_116_n_1\,
      CO(1) => \pwm_out[14]_INST_0_i_116_n_2\,
      CO(0) => \pwm_out[14]_INST_0_i_116_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(26 downto 23),
      O(3) => \pwm_out[14]_INST_0_i_116_n_4\,
      O(2) => \pwm_out[14]_INST_0_i_116_n_5\,
      O(1) => \pwm_out[14]_INST_0_i_116_n_6\,
      O(0) => \pwm_out[14]_INST_0_i_116_n_7\,
      S(3) => \pwm_out[14]_INST_0_i_158_n_0\,
      S(2) => \pwm_out[14]_INST_0_i_159_n_0\,
      S(1) => \pwm_out[14]_INST_0_i_160_n_0\,
      S(0) => \pwm_out[14]_INST_0_i_161_n_0\
    );
\pwm_out[14]_INST_0_i_126\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[14]_INST_0_i_127_n_0\,
      CO(3) => \pwm_out[14]_INST_0_i_126_n_0\,
      CO(2) => \pwm_out[14]_INST_0_i_126_n_1\,
      CO(1) => \pwm_out[14]_INST_0_i_126_n_2\,
      CO(0) => \pwm_out[14]_INST_0_i_126_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(22 downto 19),
      O(3) => \pwm_out[14]_INST_0_i_126_n_4\,
      O(2) => \pwm_out[14]_INST_0_i_126_n_5\,
      O(1) => \pwm_out[14]_INST_0_i_126_n_6\,
      O(0) => \pwm_out[14]_INST_0_i_126_n_7\,
      S(3) => \pwm_out[14]_INST_0_i_171_n_0\,
      S(2) => \pwm_out[14]_INST_0_i_172_n_0\,
      S(1) => \pwm_out[14]_INST_0_i_173_n_0\,
      S(0) => \pwm_out[14]_INST_0_i_174_n_0\
    );
\pwm_out[14]_INST_0_i_127\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[14]_INST_0_i_155_n_0\,
      CO(3) => \pwm_out[14]_INST_0_i_127_n_0\,
      CO(2) => \pwm_out[14]_INST_0_i_127_n_1\,
      CO(1) => \pwm_out[14]_INST_0_i_127_n_2\,
      CO(0) => \pwm_out[14]_INST_0_i_127_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(18 downto 15),
      O(3) => \pwm_out[14]_INST_0_i_127_n_4\,
      O(2) => \pwm_out[14]_INST_0_i_127_n_5\,
      O(1) => \pwm_out[14]_INST_0_i_127_n_6\,
      O(0) => \pwm_out[14]_INST_0_i_127_n_7\,
      S(3) => \pwm_out[14]_INST_0_i_175_n_0\,
      S(2) => \pwm_out[14]_INST_0_i_176_n_0\,
      S(1) => \pwm_out[14]_INST_0_i_177_n_0\,
      S(0) => \pwm_out[14]_INST_0_i_178_n_0\
    );
\pwm_out[14]_INST_0_i_139\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[14].pwm_inst/p_0_in\(15),
      I1 => period(15),
      O => \pwm_out[14]_INST_0_i_139_n_0\
    );
\pwm_out[14]_INST_0_i_140\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[14].pwm_inst/p_0_in\(14),
      I1 => period(14),
      O => \pwm_out[14]_INST_0_i_140_n_0\
    );
\pwm_out[14]_INST_0_i_141\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[14].pwm_inst/p_0_in\(13),
      I1 => period(13),
      O => \pwm_out[14]_INST_0_i_141_n_0\
    );
\pwm_out[14]_INST_0_i_142\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[14].pwm_inst/p_0_in\(12),
      I1 => period(12),
      O => \pwm_out[14]_INST_0_i_142_n_0\
    );
\pwm_out[14]_INST_0_i_147\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[14].pwm_inst/p_0_in\(11),
      I1 => period(11),
      O => \pwm_out[14]_INST_0_i_147_n_0\
    );
\pwm_out[14]_INST_0_i_148\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[14].pwm_inst/p_0_in\(10),
      I1 => period(10),
      O => \pwm_out[14]_INST_0_i_148_n_0\
    );
\pwm_out[14]_INST_0_i_149\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[14].pwm_inst/p_0_in\(9),
      I1 => period(9),
      O => \pwm_out[14]_INST_0_i_149_n_0\
    );
\pwm_out[14]_INST_0_i_150\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[14].pwm_inst/p_0_in\(8),
      I1 => period(8),
      O => \pwm_out[14]_INST_0_i_150_n_0\
    );
\pwm_out[14]_INST_0_i_155\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[14]_INST_0_i_156_n_0\,
      CO(3) => \pwm_out[14]_INST_0_i_155_n_0\,
      CO(2) => \pwm_out[14]_INST_0_i_155_n_1\,
      CO(1) => \pwm_out[14]_INST_0_i_155_n_2\,
      CO(0) => \pwm_out[14]_INST_0_i_155_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(14 downto 11),
      O(3) => \pwm_out[14]_INST_0_i_155_n_4\,
      O(2) => \pwm_out[14]_INST_0_i_155_n_5\,
      O(1) => \pwm_out[14]_INST_0_i_155_n_6\,
      O(0) => \pwm_out[14]_INST_0_i_155_n_7\,
      S(3) => \pwm_out[14]_INST_0_i_194_n_0\,
      S(2) => \pwm_out[14]_INST_0_i_195_n_0\,
      S(1) => \pwm_out[14]_INST_0_i_196_n_0\,
      S(0) => \pwm_out[14]_INST_0_i_197_n_0\
    );
\pwm_out[14]_INST_0_i_156\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[14]_INST_0_i_192_n_0\,
      CO(3) => \pwm_out[14]_INST_0_i_156_n_0\,
      CO(2) => \pwm_out[14]_INST_0_i_156_n_1\,
      CO(1) => \pwm_out[14]_INST_0_i_156_n_2\,
      CO(0) => \pwm_out[14]_INST_0_i_156_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(10 downto 7),
      O(3) => \pwm_out[14]_INST_0_i_156_n_4\,
      O(2) => \pwm_out[14]_INST_0_i_156_n_5\,
      O(1) => \pwm_out[14]_INST_0_i_156_n_6\,
      O(0) => \pwm_out[14]_INST_0_i_156_n_7\,
      S(3) => \pwm_out[14]_INST_0_i_198_n_0\,
      S(2) => \pwm_out[14]_INST_0_i_199_n_0\,
      S(1) => \pwm_out[14]_INST_0_i_200_n_0\,
      S(0) => \pwm_out[14]_INST_0_i_201_n_0\
    );
\pwm_out[14]_INST_0_i_157\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(27),
      I1 => \pwm_out[14]_INST_0_i_202_n_6\,
      O => \pwm_out[14]_INST_0_i_157_n_0\
    );
\pwm_out[14]_INST_0_i_158\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(26),
      I1 => \pwm_out[14]_INST_0_i_202_n_7\,
      O => \pwm_out[14]_INST_0_i_158_n_0\
    );
\pwm_out[14]_INST_0_i_159\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(25),
      I1 => \pwm_out[14]_INST_0_i_203_n_4\,
      O => \pwm_out[14]_INST_0_i_159_n_0\
    );
\pwm_out[14]_INST_0_i_160\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(24),
      I1 => \pwm_out[14]_INST_0_i_203_n_5\,
      O => \pwm_out[14]_INST_0_i_160_n_0\
    );
\pwm_out[14]_INST_0_i_161\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(23),
      I1 => \pwm_out[14]_INST_0_i_203_n_6\,
      O => \pwm_out[14]_INST_0_i_161_n_0\
    );
\pwm_out[14]_INST_0_i_171\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(22),
      I1 => \pwm_out[14]_INST_0_i_203_n_7\,
      O => \pwm_out[14]_INST_0_i_171_n_0\
    );
\pwm_out[14]_INST_0_i_172\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(21),
      I1 => \pwm_out[14]_INST_0_i_212_n_4\,
      O => \pwm_out[14]_INST_0_i_172_n_0\
    );
\pwm_out[14]_INST_0_i_173\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(20),
      I1 => \pwm_out[14]_INST_0_i_212_n_5\,
      O => \pwm_out[14]_INST_0_i_173_n_0\
    );
\pwm_out[14]_INST_0_i_174\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(19),
      I1 => \pwm_out[14]_INST_0_i_212_n_6\,
      O => \pwm_out[14]_INST_0_i_174_n_0\
    );
\pwm_out[14]_INST_0_i_175\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(18),
      I1 => \pwm_out[14]_INST_0_i_212_n_7\,
      O => \pwm_out[14]_INST_0_i_175_n_0\
    );
\pwm_out[14]_INST_0_i_176\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(17),
      I1 => \pwm_out[14]_INST_0_i_213_n_4\,
      O => \pwm_out[14]_INST_0_i_176_n_0\
    );
\pwm_out[14]_INST_0_i_177\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(16),
      I1 => \pwm_out[14]_INST_0_i_213_n_5\,
      O => \pwm_out[14]_INST_0_i_177_n_0\
    );
\pwm_out[14]_INST_0_i_178\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(15),
      I1 => \pwm_out[14]_INST_0_i_213_n_6\,
      O => \pwm_out[14]_INST_0_i_178_n_0\
    );
\pwm_out[14]_INST_0_i_179\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[14].pwm_inst/p_0_in\(7),
      I1 => period(7),
      O => \pwm_out[14]_INST_0_i_179_n_0\
    );
\pwm_out[14]_INST_0_i_180\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[14].pwm_inst/p_0_in\(6),
      I1 => period(6),
      O => \pwm_out[14]_INST_0_i_180_n_0\
    );
\pwm_out[14]_INST_0_i_181\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[14].pwm_inst/p_0_in\(5),
      I1 => period(5),
      O => \pwm_out[14]_INST_0_i_181_n_0\
    );
\pwm_out[14]_INST_0_i_182\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[14].pwm_inst/p_0_in\(4),
      I1 => period(4),
      O => \pwm_out[14]_INST_0_i_182_n_0\
    );
\pwm_out[14]_INST_0_i_188\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[14].pwm_inst/p_0_in\(3),
      I1 => period(3),
      O => \pwm_out[14]_INST_0_i_188_n_0\
    );
\pwm_out[14]_INST_0_i_189\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[14].pwm_inst/p_0_in\(2),
      I1 => period(2),
      O => \pwm_out[14]_INST_0_i_189_n_0\
    );
\pwm_out[14]_INST_0_i_192\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[14]_INST_0_i_193_n_0\,
      CO(3) => \pwm_out[14]_INST_0_i_192_n_0\,
      CO(2) => \pwm_out[14]_INST_0_i_192_n_1\,
      CO(1) => \pwm_out[14]_INST_0_i_192_n_2\,
      CO(0) => \pwm_out[14]_INST_0_i_192_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(6 downto 3),
      O(3) => \pwm_out[14]_INST_0_i_192_n_4\,
      O(2) => \pwm_out[14]_INST_0_i_192_n_5\,
      O(1) => \pwm_out[14]_INST_0_i_192_n_6\,
      O(0) => \pwm_out[14]_INST_0_i_192_n_7\,
      S(3) => \pwm_out[14]_INST_0_i_214_n_0\,
      S(2) => \pwm_out[14]_INST_0_i_215_n_0\,
      S(1) => \pwm_out[14]_INST_0_i_216_n_0\,
      S(0) => \pwm_out[14]_INST_0_i_217_n_0\
    );
\pwm_out[14]_INST_0_i_193\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[14]_INST_0_i_193_n_0\,
      CO(2) => \pwm_out[14]_INST_0_i_193_n_1\,
      CO(1) => \pwm_out[14]_INST_0_i_193_n_2\,
      CO(0) => \pwm_out[14]_INST_0_i_193_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => phase(2 downto 0),
      DI(0) => '0',
      O(3) => \pwm_out[14]_INST_0_i_193_n_4\,
      O(2) => \pwm_out[14]_INST_0_i_193_n_5\,
      O(1) => \pwm_out[14]_INST_0_i_193_n_6\,
      O(0) => \pwm_out[14]_INST_0_i_193_n_7\,
      S(3) => \pwm_out[14]_INST_0_i_218_n_0\,
      S(2) => \pwm_out[14]_INST_0_i_219_n_0\,
      S(1) => \pwm_out[14]_INST_0_i_220_n_0\,
      S(0) => \pwm_out[14]_INST_0_i_221_n_6\
    );
\pwm_out[14]_INST_0_i_194\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(14),
      I1 => \pwm_out[14]_INST_0_i_213_n_7\,
      O => \pwm_out[14]_INST_0_i_194_n_0\
    );
\pwm_out[14]_INST_0_i_195\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(13),
      I1 => \pwm_out[14]_INST_0_i_222_n_4\,
      O => \pwm_out[14]_INST_0_i_195_n_0\
    );
\pwm_out[14]_INST_0_i_196\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(12),
      I1 => \pwm_out[14]_INST_0_i_222_n_5\,
      O => \pwm_out[14]_INST_0_i_196_n_0\
    );
\pwm_out[14]_INST_0_i_197\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(11),
      I1 => \pwm_out[14]_INST_0_i_222_n_6\,
      O => \pwm_out[14]_INST_0_i_197_n_0\
    );
\pwm_out[14]_INST_0_i_198\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(10),
      I1 => \pwm_out[14]_INST_0_i_222_n_7\,
      O => \pwm_out[14]_INST_0_i_198_n_0\
    );
\pwm_out[14]_INST_0_i_199\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(9),
      I1 => \pwm_out[14]_INST_0_i_223_n_4\,
      O => \pwm_out[14]_INST_0_i_199_n_0\
    );
\pwm_out[14]_INST_0_i_200\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(8),
      I1 => \pwm_out[14]_INST_0_i_223_n_5\,
      O => \pwm_out[14]_INST_0_i_200_n_0\
    );
\pwm_out[14]_INST_0_i_201\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(7),
      I1 => \pwm_out[14]_INST_0_i_223_n_6\,
      O => \pwm_out[14]_INST_0_i_201_n_0\
    );
\pwm_out[14]_INST_0_i_202\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[14]_INST_0_i_203_n_0\,
      CO(3 downto 1) => \NLW_pwm_out[14]_INST_0_i_202_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \pwm_out[14]_INST_0_i_202_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => phase(26),
      O(3 downto 2) => \NLW_pwm_out[14]_INST_0_i_202_O_UNCONNECTED\(3 downto 2),
      O(1) => \pwm_out[14]_INST_0_i_202_n_6\,
      O(0) => \pwm_out[14]_INST_0_i_202_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \pwm_out[14]_INST_0_i_224_n_0\,
      S(0) => \pwm_out[14]_INST_0_i_225_n_0\
    );
\pwm_out[14]_INST_0_i_203\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[14]_INST_0_i_212_n_0\,
      CO(3) => \pwm_out[14]_INST_0_i_203_n_0\,
      CO(2) => \pwm_out[14]_INST_0_i_203_n_1\,
      CO(1) => \pwm_out[14]_INST_0_i_203_n_2\,
      CO(0) => \pwm_out[14]_INST_0_i_203_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(25 downto 22),
      O(3) => \pwm_out[14]_INST_0_i_203_n_4\,
      O(2) => \pwm_out[14]_INST_0_i_203_n_5\,
      O(1) => \pwm_out[14]_INST_0_i_203_n_6\,
      O(0) => \pwm_out[14]_INST_0_i_203_n_7\,
      S(3) => \pwm_out[14]_INST_0_i_226_n_0\,
      S(2) => \pwm_out[14]_INST_0_i_227_n_0\,
      S(1) => \pwm_out[14]_INST_0_i_228_n_0\,
      S(0) => \pwm_out[14]_INST_0_i_229_n_0\
    );
\pwm_out[14]_INST_0_i_212\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[14]_INST_0_i_213_n_0\,
      CO(3) => \pwm_out[14]_INST_0_i_212_n_0\,
      CO(2) => \pwm_out[14]_INST_0_i_212_n_1\,
      CO(1) => \pwm_out[14]_INST_0_i_212_n_2\,
      CO(0) => \pwm_out[14]_INST_0_i_212_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(21 downto 18),
      O(3) => \pwm_out[14]_INST_0_i_212_n_4\,
      O(2) => \pwm_out[14]_INST_0_i_212_n_5\,
      O(1) => \pwm_out[14]_INST_0_i_212_n_6\,
      O(0) => \pwm_out[14]_INST_0_i_212_n_7\,
      S(3) => \pwm_out[14]_INST_0_i_230_n_0\,
      S(2) => \pwm_out[14]_INST_0_i_231_n_0\,
      S(1) => \pwm_out[14]_INST_0_i_232_n_0\,
      S(0) => \pwm_out[14]_INST_0_i_233_n_0\
    );
\pwm_out[14]_INST_0_i_213\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[14]_INST_0_i_222_n_0\,
      CO(3) => \pwm_out[14]_INST_0_i_213_n_0\,
      CO(2) => \pwm_out[14]_INST_0_i_213_n_1\,
      CO(1) => \pwm_out[14]_INST_0_i_213_n_2\,
      CO(0) => \pwm_out[14]_INST_0_i_213_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(17 downto 14),
      O(3) => \pwm_out[14]_INST_0_i_213_n_4\,
      O(2) => \pwm_out[14]_INST_0_i_213_n_5\,
      O(1) => \pwm_out[14]_INST_0_i_213_n_6\,
      O(0) => \pwm_out[14]_INST_0_i_213_n_7\,
      S(3) => \pwm_out[14]_INST_0_i_234_n_0\,
      S(2) => \pwm_out[14]_INST_0_i_235_n_0\,
      S(1) => \pwm_out[14]_INST_0_i_236_n_0\,
      S(0) => \pwm_out[14]_INST_0_i_237_n_0\
    );
\pwm_out[14]_INST_0_i_214\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(6),
      I1 => \pwm_out[14]_INST_0_i_223_n_7\,
      O => \pwm_out[14]_INST_0_i_214_n_0\
    );
\pwm_out[14]_INST_0_i_215\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(5),
      I1 => \pwm_out[14]_INST_0_i_238_n_4\,
      O => \pwm_out[14]_INST_0_i_215_n_0\
    );
\pwm_out[14]_INST_0_i_216\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(4),
      I1 => \pwm_out[14]_INST_0_i_238_n_5\,
      O => \pwm_out[14]_INST_0_i_216_n_0\
    );
\pwm_out[14]_INST_0_i_217\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(3),
      I1 => \pwm_out[14]_INST_0_i_238_n_6\,
      O => \pwm_out[14]_INST_0_i_217_n_0\
    );
\pwm_out[14]_INST_0_i_218\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(2),
      I1 => \pwm_out[14]_INST_0_i_238_n_7\,
      O => \pwm_out[14]_INST_0_i_218_n_0\
    );
\pwm_out[14]_INST_0_i_219\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(1),
      I1 => \pwm_out[14]_INST_0_i_221_n_4\,
      O => \pwm_out[14]_INST_0_i_219_n_0\
    );
\pwm_out[14]_INST_0_i_220\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(0),
      I1 => \pwm_out[14]_INST_0_i_221_n_5\,
      O => \pwm_out[14]_INST_0_i_220_n_0\
    );
\pwm_out[14]_INST_0_i_221\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[14]_INST_0_i_221_n_0\,
      CO(2) => \pwm_out[14]_INST_0_i_221_n_1\,
      CO(1) => \pwm_out[14]_INST_0_i_221_n_2\,
      CO(0) => \pwm_out[14]_INST_0_i_221_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => phase(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3) => \pwm_out[14]_INST_0_i_221_n_4\,
      O(2) => \pwm_out[14]_INST_0_i_221_n_5\,
      O(1) => \pwm_out[14]_INST_0_i_221_n_6\,
      O(0) => \NLW_pwm_out[14]_INST_0_i_221_O_UNCONNECTED\(0),
      S(3) => \pwm_out[14]_INST_0_i_239_n_0\,
      S(2) => \pwm_out[14]_INST_0_i_240_n_0\,
      S(1) => \pwm_out[14]_INST_0_i_241_n_0\,
      S(0) => phase(0)
    );
\pwm_out[14]_INST_0_i_222\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[14]_INST_0_i_223_n_0\,
      CO(3) => \pwm_out[14]_INST_0_i_222_n_0\,
      CO(2) => \pwm_out[14]_INST_0_i_222_n_1\,
      CO(1) => \pwm_out[14]_INST_0_i_222_n_2\,
      CO(0) => \pwm_out[14]_INST_0_i_222_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(13 downto 10),
      O(3) => \pwm_out[14]_INST_0_i_222_n_4\,
      O(2) => \pwm_out[14]_INST_0_i_222_n_5\,
      O(1) => \pwm_out[14]_INST_0_i_222_n_6\,
      O(0) => \pwm_out[14]_INST_0_i_222_n_7\,
      S(3) => \pwm_out[14]_INST_0_i_242_n_0\,
      S(2) => \pwm_out[14]_INST_0_i_243_n_0\,
      S(1) => \pwm_out[14]_INST_0_i_244_n_0\,
      S(0) => \pwm_out[14]_INST_0_i_245_n_0\
    );
\pwm_out[14]_INST_0_i_223\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[14]_INST_0_i_238_n_0\,
      CO(3) => \pwm_out[14]_INST_0_i_223_n_0\,
      CO(2) => \pwm_out[14]_INST_0_i_223_n_1\,
      CO(1) => \pwm_out[14]_INST_0_i_223_n_2\,
      CO(0) => \pwm_out[14]_INST_0_i_223_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(9 downto 6),
      O(3) => \pwm_out[14]_INST_0_i_223_n_4\,
      O(2) => \pwm_out[14]_INST_0_i_223_n_5\,
      O(1) => \pwm_out[14]_INST_0_i_223_n_6\,
      O(0) => \pwm_out[14]_INST_0_i_223_n_7\,
      S(3) => \pwm_out[14]_INST_0_i_246_n_0\,
      S(2) => \pwm_out[14]_INST_0_i_247_n_0\,
      S(1) => \pwm_out[14]_INST_0_i_248_n_0\,
      S(0) => \pwm_out[14]_INST_0_i_249_n_0\
    );
\pwm_out[14]_INST_0_i_224\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(29),
      I1 => phase(27),
      O => \pwm_out[14]_INST_0_i_224_n_0\
    );
\pwm_out[14]_INST_0_i_225\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(28),
      I1 => phase(26),
      O => \pwm_out[14]_INST_0_i_225_n_0\
    );
\pwm_out[14]_INST_0_i_226\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(27),
      I1 => phase(25),
      O => \pwm_out[14]_INST_0_i_226_n_0\
    );
\pwm_out[14]_INST_0_i_227\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(26),
      I1 => phase(24),
      O => \pwm_out[14]_INST_0_i_227_n_0\
    );
\pwm_out[14]_INST_0_i_228\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(25),
      I1 => phase(23),
      O => \pwm_out[14]_INST_0_i_228_n_0\
    );
\pwm_out[14]_INST_0_i_229\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(24),
      I1 => phase(22),
      O => \pwm_out[14]_INST_0_i_229_n_0\
    );
\pwm_out[14]_INST_0_i_230\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(23),
      I1 => phase(21),
      O => \pwm_out[14]_INST_0_i_230_n_0\
    );
\pwm_out[14]_INST_0_i_231\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(22),
      I1 => phase(20),
      O => \pwm_out[14]_INST_0_i_231_n_0\
    );
\pwm_out[14]_INST_0_i_232\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(21),
      I1 => phase(19),
      O => \pwm_out[14]_INST_0_i_232_n_0\
    );
\pwm_out[14]_INST_0_i_233\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(20),
      I1 => phase(18),
      O => \pwm_out[14]_INST_0_i_233_n_0\
    );
\pwm_out[14]_INST_0_i_234\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(19),
      I1 => phase(17),
      O => \pwm_out[14]_INST_0_i_234_n_0\
    );
\pwm_out[14]_INST_0_i_235\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(18),
      I1 => phase(16),
      O => \pwm_out[14]_INST_0_i_235_n_0\
    );
\pwm_out[14]_INST_0_i_236\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(17),
      I1 => phase(15),
      O => \pwm_out[14]_INST_0_i_236_n_0\
    );
\pwm_out[14]_INST_0_i_237\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(14),
      I1 => phase(16),
      O => \pwm_out[14]_INST_0_i_237_n_0\
    );
\pwm_out[14]_INST_0_i_238\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[14]_INST_0_i_221_n_0\,
      CO(3) => \pwm_out[14]_INST_0_i_238_n_0\,
      CO(2) => \pwm_out[14]_INST_0_i_238_n_1\,
      CO(1) => \pwm_out[14]_INST_0_i_238_n_2\,
      CO(0) => \pwm_out[14]_INST_0_i_238_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(5 downto 2),
      O(3) => \pwm_out[14]_INST_0_i_238_n_4\,
      O(2) => \pwm_out[14]_INST_0_i_238_n_5\,
      O(1) => \pwm_out[14]_INST_0_i_238_n_6\,
      O(0) => \pwm_out[14]_INST_0_i_238_n_7\,
      S(3) => \pwm_out[14]_INST_0_i_250_n_0\,
      S(2) => \pwm_out[14]_INST_0_i_251_n_0\,
      S(1) => \pwm_out[14]_INST_0_i_252_n_0\,
      S(0) => \pwm_out[14]_INST_0_i_253_n_0\
    );
\pwm_out[14]_INST_0_i_239\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(3),
      I1 => phase(1),
      O => \pwm_out[14]_INST_0_i_239_n_0\
    );
\pwm_out[14]_INST_0_i_240\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(2),
      I1 => phase(0),
      O => \pwm_out[14]_INST_0_i_240_n_0\
    );
\pwm_out[14]_INST_0_i_241\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(1),
      O => \pwm_out[14]_INST_0_i_241_n_0\
    );
\pwm_out[14]_INST_0_i_242\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(15),
      I1 => phase(13),
      O => \pwm_out[14]_INST_0_i_242_n_0\
    );
\pwm_out[14]_INST_0_i_243\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(14),
      I1 => phase(12),
      O => \pwm_out[14]_INST_0_i_243_n_0\
    );
\pwm_out[14]_INST_0_i_244\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(13),
      I1 => phase(11),
      O => \pwm_out[14]_INST_0_i_244_n_0\
    );
\pwm_out[14]_INST_0_i_245\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(12),
      I1 => phase(10),
      O => \pwm_out[14]_INST_0_i_245_n_0\
    );
\pwm_out[14]_INST_0_i_246\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(11),
      I1 => phase(9),
      O => \pwm_out[14]_INST_0_i_246_n_0\
    );
\pwm_out[14]_INST_0_i_247\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(10),
      I1 => phase(8),
      O => \pwm_out[14]_INST_0_i_247_n_0\
    );
\pwm_out[14]_INST_0_i_248\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(9),
      I1 => phase(7),
      O => \pwm_out[14]_INST_0_i_248_n_0\
    );
\pwm_out[14]_INST_0_i_249\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(6),
      I1 => phase(8),
      O => \pwm_out[14]_INST_0_i_249_n_0\
    );
\pwm_out[14]_INST_0_i_250\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(7),
      I1 => phase(5),
      O => \pwm_out[14]_INST_0_i_250_n_0\
    );
\pwm_out[14]_INST_0_i_251\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(6),
      I1 => phase(4),
      O => \pwm_out[14]_INST_0_i_251_n_0\
    );
\pwm_out[14]_INST_0_i_252\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(5),
      I1 => phase(3),
      O => \pwm_out[14]_INST_0_i_252_n_0\
    );
\pwm_out[14]_INST_0_i_253\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(4),
      I1 => phase(2),
      O => \pwm_out[14]_INST_0_i_253_n_0\
    );
\pwm_out[14]_INST_0_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(31),
      O => \pwm_out[14]_INST_0_i_54_n_0\
    );
\pwm_out[14]_INST_0_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[14].pwm_inst/p_0_in\(30),
      I1 => period(30),
      O => \pwm_out[14]_INST_0_i_55_n_0\
    );
\pwm_out[14]_INST_0_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[14].pwm_inst/p_0_in\(29),
      I1 => period(29),
      O => \pwm_out[14]_INST_0_i_56_n_0\
    );
\pwm_out[14]_INST_0_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[14].pwm_inst/p_0_in\(28),
      I1 => period(28),
      O => \pwm_out[14]_INST_0_i_57_n_0\
    );
\pwm_out[14]_INST_0_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \gen_pwm[14].pwm_inst/p_0_in\(30),
      I1 => period(30),
      I2 => period(31),
      O => \pwm_out[14]_INST_0_i_59_n_0\
    );
\pwm_out[14]_INST_0_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \gen_pwm[14].pwm_inst/p_0_in\(30),
      I1 => period(30),
      I2 => period(31),
      O => \pwm_out[14]_INST_0_i_63_n_0\
    );
\pwm_out[14]_INST_0_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[14].pwm_inst/p_0_in\(27),
      I1 => period(27),
      O => \pwm_out[14]_INST_0_i_71_n_0\
    );
\pwm_out[14]_INST_0_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[14].pwm_inst/p_0_in\(26),
      I1 => period(26),
      O => \pwm_out[14]_INST_0_i_72_n_0\
    );
\pwm_out[14]_INST_0_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[14].pwm_inst/p_0_in\(25),
      I1 => period(25),
      O => \pwm_out[14]_INST_0_i_73_n_0\
    );
\pwm_out[14]_INST_0_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[14].pwm_inst/p_0_in\(24),
      I1 => period(24),
      O => \pwm_out[14]_INST_0_i_74_n_0\
    );
\pwm_out[14]_INST_0_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[14].pwm_inst/p_0_in\(23),
      I1 => period(23),
      O => \pwm_out[14]_INST_0_i_99_n_0\
    );
\pwm_out[15]_INST_0_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[15].pwm_inst/p_0_in\(22),
      I1 => period(22),
      O => \pwm_out[15]_INST_0_i_100_n_0\
    );
\pwm_out[15]_INST_0_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[15].pwm_inst/p_0_in\(21),
      I1 => period(21),
      O => \pwm_out[15]_INST_0_i_101_n_0\
    );
\pwm_out[15]_INST_0_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[15].pwm_inst/p_0_in\(20),
      I1 => period(20),
      O => \pwm_out[15]_INST_0_i_102_n_0\
    );
\pwm_out[15]_INST_0_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[15].pwm_inst/p_0_in\(19),
      I1 => period(19),
      O => \pwm_out[15]_INST_0_i_107_n_0\
    );
\pwm_out[15]_INST_0_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[15].pwm_inst/p_0_in\(18),
      I1 => period(18),
      O => \pwm_out[15]_INST_0_i_108_n_0\
    );
\pwm_out[15]_INST_0_i_109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[15].pwm_inst/p_0_in\(17),
      I1 => period(17),
      O => \pwm_out[15]_INST_0_i_109_n_0\
    );
\pwm_out[15]_INST_0_i_110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[15].pwm_inst/p_0_in\(16),
      I1 => period(16),
      O => \pwm_out[15]_INST_0_i_110_n_0\
    );
\pwm_out[15]_INST_0_i_111\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[15]_INST_0_i_112_n_0\,
      CO(3 downto 0) => \NLW_pwm_out[15]_INST_0_i_111_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_pwm_out[15]_INST_0_i_111_O_UNCONNECTED\(3 downto 1),
      O(0) => \pwm_out[15]_INST_0_i_111_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \pwm_out[15]_INST_0_i_153_n_0\
    );
\pwm_out[15]_INST_0_i_112\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[15]_INST_0_i_122_n_0\,
      CO(3) => \pwm_out[15]_INST_0_i_112_n_0\,
      CO(2) => \pwm_out[15]_INST_0_i_112_n_1\,
      CO(1) => \pwm_out[15]_INST_0_i_112_n_2\,
      CO(0) => \pwm_out[15]_INST_0_i_112_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(26 downto 23),
      O(3) => \pwm_out[15]_INST_0_i_112_n_4\,
      O(2) => \pwm_out[15]_INST_0_i_112_n_5\,
      O(1) => \pwm_out[15]_INST_0_i_112_n_6\,
      O(0) => \pwm_out[15]_INST_0_i_112_n_7\,
      S(3) => \pwm_out[15]_INST_0_i_154_n_0\,
      S(2) => \pwm_out[15]_INST_0_i_155_n_0\,
      S(1) => \pwm_out[15]_INST_0_i_156_n_0\,
      S(0) => \pwm_out[15]_INST_0_i_157_n_0\
    );
\pwm_out[15]_INST_0_i_122\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[15]_INST_0_i_151_n_0\,
      CO(3) => \pwm_out[15]_INST_0_i_122_n_0\,
      CO(2) => \pwm_out[15]_INST_0_i_122_n_1\,
      CO(1) => \pwm_out[15]_INST_0_i_122_n_2\,
      CO(0) => \pwm_out[15]_INST_0_i_122_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(22 downto 19),
      O(3) => \pwm_out[15]_INST_0_i_122_n_4\,
      O(2) => \pwm_out[15]_INST_0_i_122_n_5\,
      O(1) => \pwm_out[15]_INST_0_i_122_n_6\,
      O(0) => \pwm_out[15]_INST_0_i_122_n_7\,
      S(3) => \pwm_out[15]_INST_0_i_167_n_0\,
      S(2) => \pwm_out[15]_INST_0_i_168_n_0\,
      S(1) => \pwm_out[15]_INST_0_i_169_n_0\,
      S(0) => \pwm_out[15]_INST_0_i_170_n_0\
    );
\pwm_out[15]_INST_0_i_124\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[15]_INST_0_i_128_n_0\,
      CO(3) => \pwm_out[15]_INST_0_i_124_n_0\,
      CO(2) => \pwm_out[15]_INST_0_i_124_n_1\,
      CO(1) => \pwm_out[15]_INST_0_i_124_n_2\,
      CO(0) => \pwm_out[15]_INST_0_i_124_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[15].pwm_inst/p_0_in\(7 downto 4),
      O(3 downto 0) => \gen_pwm[15].pwm_inst/effective_value0\(7 downto 4),
      S(3) => \pwm_out[15]_INST_0_i_175_n_0\,
      S(2) => \pwm_out[15]_INST_0_i_176_n_0\,
      S(1) => \pwm_out[15]_INST_0_i_177_n_0\,
      S(0) => \pwm_out[15]_INST_0_i_178_n_0\
    );
\pwm_out[15]_INST_0_i_128\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[15]_INST_0_i_128_n_0\,
      CO(2) => \pwm_out[15]_INST_0_i_128_n_1\,
      CO(1) => \pwm_out[15]_INST_0_i_128_n_2\,
      CO(0) => \pwm_out[15]_INST_0_i_128_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \gen_pwm[15].pwm_inst/p_0_in\(3 downto 0),
      O(3 downto 0) => \gen_pwm[15].pwm_inst/effective_value0\(3 downto 0),
      S(3) => \pwm_out[15]_INST_0_i_183_n_0\,
      S(2) => \pwm_out[15]_INST_0_i_184_n_0\,
      S(1) => \pwm_out[15]_INST_0_i_185_n_0\,
      S(0) => \pwm_out[15]_INST_0_i_186_n_0\
    );
\pwm_out[15]_INST_0_i_139\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[15].pwm_inst/p_0_in\(15),
      I1 => period(15),
      O => \pwm_out[15]_INST_0_i_139_n_0\
    );
\pwm_out[15]_INST_0_i_140\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[15].pwm_inst/p_0_in\(14),
      I1 => period(14),
      O => \pwm_out[15]_INST_0_i_140_n_0\
    );
\pwm_out[15]_INST_0_i_141\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[15].pwm_inst/p_0_in\(13),
      I1 => period(13),
      O => \pwm_out[15]_INST_0_i_141_n_0\
    );
\pwm_out[15]_INST_0_i_142\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[15].pwm_inst/p_0_in\(12),
      I1 => period(12),
      O => \pwm_out[15]_INST_0_i_142_n_0\
    );
\pwm_out[15]_INST_0_i_147\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[15].pwm_inst/p_0_in\(11),
      I1 => period(11),
      O => \pwm_out[15]_INST_0_i_147_n_0\
    );
\pwm_out[15]_INST_0_i_148\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[15].pwm_inst/p_0_in\(10),
      I1 => period(10),
      O => \pwm_out[15]_INST_0_i_148_n_0\
    );
\pwm_out[15]_INST_0_i_149\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[15].pwm_inst/p_0_in\(9),
      I1 => period(9),
      O => \pwm_out[15]_INST_0_i_149_n_0\
    );
\pwm_out[15]_INST_0_i_150\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[15].pwm_inst/p_0_in\(8),
      I1 => period(8),
      O => \pwm_out[15]_INST_0_i_150_n_0\
    );
\pwm_out[15]_INST_0_i_151\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[15]_INST_0_i_152_n_0\,
      CO(3) => \pwm_out[15]_INST_0_i_151_n_0\,
      CO(2) => \pwm_out[15]_INST_0_i_151_n_1\,
      CO(1) => \pwm_out[15]_INST_0_i_151_n_2\,
      CO(0) => \pwm_out[15]_INST_0_i_151_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(18 downto 15),
      O(3) => \pwm_out[15]_INST_0_i_151_n_4\,
      O(2) => \pwm_out[15]_INST_0_i_151_n_5\,
      O(1) => \pwm_out[15]_INST_0_i_151_n_6\,
      O(0) => \pwm_out[15]_INST_0_i_151_n_7\,
      S(3) => \pwm_out[15]_INST_0_i_189_n_0\,
      S(2) => \pwm_out[15]_INST_0_i_190_n_0\,
      S(1) => \pwm_out[15]_INST_0_i_191_n_0\,
      S(0) => \pwm_out[15]_INST_0_i_192_n_0\
    );
\pwm_out[15]_INST_0_i_152\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[15]_INST_0_i_187_n_0\,
      CO(3) => \pwm_out[15]_INST_0_i_152_n_0\,
      CO(2) => \pwm_out[15]_INST_0_i_152_n_1\,
      CO(1) => \pwm_out[15]_INST_0_i_152_n_2\,
      CO(0) => \pwm_out[15]_INST_0_i_152_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(14 downto 11),
      O(3) => \pwm_out[15]_INST_0_i_152_n_4\,
      O(2) => \pwm_out[15]_INST_0_i_152_n_5\,
      O(1) => \pwm_out[15]_INST_0_i_152_n_6\,
      O(0) => \pwm_out[15]_INST_0_i_152_n_7\,
      S(3) => \pwm_out[15]_INST_0_i_193_n_0\,
      S(2) => \pwm_out[15]_INST_0_i_194_n_0\,
      S(1) => \pwm_out[15]_INST_0_i_195_n_0\,
      S(0) => \pwm_out[15]_INST_0_i_196_n_0\
    );
\pwm_out[15]_INST_0_i_153\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(27),
      I1 => \pwm_out[15]_INST_0_i_197_n_5\,
      O => \pwm_out[15]_INST_0_i_153_n_0\
    );
\pwm_out[15]_INST_0_i_154\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(26),
      I1 => \pwm_out[15]_INST_0_i_197_n_6\,
      O => \pwm_out[15]_INST_0_i_154_n_0\
    );
\pwm_out[15]_INST_0_i_155\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(25),
      I1 => \pwm_out[15]_INST_0_i_197_n_7\,
      O => \pwm_out[15]_INST_0_i_155_n_0\
    );
\pwm_out[15]_INST_0_i_156\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(24),
      I1 => \pwm_out[15]_INST_0_i_198_n_4\,
      O => \pwm_out[15]_INST_0_i_156_n_0\
    );
\pwm_out[15]_INST_0_i_157\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(23),
      I1 => \pwm_out[15]_INST_0_i_198_n_5\,
      O => \pwm_out[15]_INST_0_i_157_n_0\
    );
\pwm_out[15]_INST_0_i_167\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(22),
      I1 => \pwm_out[15]_INST_0_i_198_n_6\,
      O => \pwm_out[15]_INST_0_i_167_n_0\
    );
\pwm_out[15]_INST_0_i_168\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(21),
      I1 => \pwm_out[15]_INST_0_i_198_n_7\,
      O => \pwm_out[15]_INST_0_i_168_n_0\
    );
\pwm_out[15]_INST_0_i_169\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(20),
      I1 => \pwm_out[15]_INST_0_i_207_n_4\,
      O => \pwm_out[15]_INST_0_i_169_n_0\
    );
\pwm_out[15]_INST_0_i_170\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(19),
      I1 => \pwm_out[15]_INST_0_i_207_n_5\,
      O => \pwm_out[15]_INST_0_i_170_n_0\
    );
\pwm_out[15]_INST_0_i_175\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[15].pwm_inst/p_0_in\(7),
      I1 => period(7),
      O => \pwm_out[15]_INST_0_i_175_n_0\
    );
\pwm_out[15]_INST_0_i_176\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[15].pwm_inst/p_0_in\(6),
      I1 => period(6),
      O => \pwm_out[15]_INST_0_i_176_n_0\
    );
\pwm_out[15]_INST_0_i_177\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[15].pwm_inst/p_0_in\(5),
      I1 => period(5),
      O => \pwm_out[15]_INST_0_i_177_n_0\
    );
\pwm_out[15]_INST_0_i_178\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[15].pwm_inst/p_0_in\(4),
      I1 => period(4),
      O => \pwm_out[15]_INST_0_i_178_n_0\
    );
\pwm_out[15]_INST_0_i_183\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[15].pwm_inst/p_0_in\(3),
      I1 => period(3),
      O => \pwm_out[15]_INST_0_i_183_n_0\
    );
\pwm_out[15]_INST_0_i_184\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[15].pwm_inst/p_0_in\(2),
      I1 => period(2),
      O => \pwm_out[15]_INST_0_i_184_n_0\
    );
\pwm_out[15]_INST_0_i_185\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[15].pwm_inst/p_0_in\(1),
      I1 => period(1),
      O => \pwm_out[15]_INST_0_i_185_n_0\
    );
\pwm_out[15]_INST_0_i_186\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[15].pwm_inst/p_0_in\(0),
      I1 => period(0),
      O => \pwm_out[15]_INST_0_i_186_n_0\
    );
\pwm_out[15]_INST_0_i_187\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[15]_INST_0_i_188_n_0\,
      CO(3) => \pwm_out[15]_INST_0_i_187_n_0\,
      CO(2) => \pwm_out[15]_INST_0_i_187_n_1\,
      CO(1) => \pwm_out[15]_INST_0_i_187_n_2\,
      CO(0) => \pwm_out[15]_INST_0_i_187_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(10 downto 7),
      O(3) => \pwm_out[15]_INST_0_i_187_n_4\,
      O(2) => \pwm_out[15]_INST_0_i_187_n_5\,
      O(1) => \pwm_out[15]_INST_0_i_187_n_6\,
      O(0) => \pwm_out[15]_INST_0_i_187_n_7\,
      S(3) => \pwm_out[15]_INST_0_i_210_n_0\,
      S(2) => \pwm_out[15]_INST_0_i_211_n_0\,
      S(1) => \pwm_out[15]_INST_0_i_212_n_0\,
      S(0) => \pwm_out[15]_INST_0_i_213_n_0\
    );
\pwm_out[15]_INST_0_i_188\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[15]_INST_0_i_208_n_0\,
      CO(3) => \pwm_out[15]_INST_0_i_188_n_0\,
      CO(2) => \pwm_out[15]_INST_0_i_188_n_1\,
      CO(1) => \pwm_out[15]_INST_0_i_188_n_2\,
      CO(0) => \pwm_out[15]_INST_0_i_188_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(6 downto 3),
      O(3) => \pwm_out[15]_INST_0_i_188_n_4\,
      O(2) => \pwm_out[15]_INST_0_i_188_n_5\,
      O(1) => \pwm_out[15]_INST_0_i_188_n_6\,
      O(0) => \pwm_out[15]_INST_0_i_188_n_7\,
      S(3) => \pwm_out[15]_INST_0_i_214_n_0\,
      S(2) => \pwm_out[15]_INST_0_i_215_n_0\,
      S(1) => \pwm_out[15]_INST_0_i_216_n_0\,
      S(0) => \pwm_out[15]_INST_0_i_217_n_0\
    );
\pwm_out[15]_INST_0_i_189\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(18),
      I1 => \pwm_out[15]_INST_0_i_207_n_6\,
      O => \pwm_out[15]_INST_0_i_189_n_0\
    );
\pwm_out[15]_INST_0_i_190\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(17),
      I1 => \pwm_out[15]_INST_0_i_207_n_7\,
      O => \pwm_out[15]_INST_0_i_190_n_0\
    );
\pwm_out[15]_INST_0_i_191\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(16),
      I1 => \pwm_out[15]_INST_0_i_218_n_4\,
      O => \pwm_out[15]_INST_0_i_191_n_0\
    );
\pwm_out[15]_INST_0_i_192\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(15),
      I1 => \pwm_out[15]_INST_0_i_218_n_5\,
      O => \pwm_out[15]_INST_0_i_192_n_0\
    );
\pwm_out[15]_INST_0_i_193\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(14),
      I1 => \pwm_out[15]_INST_0_i_218_n_6\,
      O => \pwm_out[15]_INST_0_i_193_n_0\
    );
\pwm_out[15]_INST_0_i_194\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(13),
      I1 => \pwm_out[15]_INST_0_i_218_n_7\,
      O => \pwm_out[15]_INST_0_i_194_n_0\
    );
\pwm_out[15]_INST_0_i_195\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(12),
      I1 => \pwm_out[15]_INST_0_i_219_n_4\,
      O => \pwm_out[15]_INST_0_i_195_n_0\
    );
\pwm_out[15]_INST_0_i_196\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(11),
      I1 => \pwm_out[15]_INST_0_i_219_n_5\,
      O => \pwm_out[15]_INST_0_i_196_n_0\
    );
\pwm_out[15]_INST_0_i_197\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[15]_INST_0_i_198_n_0\,
      CO(3 downto 2) => \NLW_pwm_out[15]_INST_0_i_197_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pwm_out[15]_INST_0_i_197_n_2\,
      CO(0) => \pwm_out[15]_INST_0_i_197_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => phase(26 downto 25),
      O(3) => \NLW_pwm_out[15]_INST_0_i_197_O_UNCONNECTED\(3),
      O(2) => \pwm_out[15]_INST_0_i_197_n_5\,
      O(1) => \pwm_out[15]_INST_0_i_197_n_6\,
      O(0) => \pwm_out[15]_INST_0_i_197_n_7\,
      S(3) => '0',
      S(2) => \pwm_out[15]_INST_0_i_220_n_0\,
      S(1) => \pwm_out[15]_INST_0_i_221_n_0\,
      S(0) => \pwm_out[15]_INST_0_i_222_n_0\
    );
\pwm_out[15]_INST_0_i_198\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[15]_INST_0_i_207_n_0\,
      CO(3) => \pwm_out[15]_INST_0_i_198_n_0\,
      CO(2) => \pwm_out[15]_INST_0_i_198_n_1\,
      CO(1) => \pwm_out[15]_INST_0_i_198_n_2\,
      CO(0) => \pwm_out[15]_INST_0_i_198_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(24 downto 21),
      O(3) => \pwm_out[15]_INST_0_i_198_n_4\,
      O(2) => \pwm_out[15]_INST_0_i_198_n_5\,
      O(1) => \pwm_out[15]_INST_0_i_198_n_6\,
      O(0) => \pwm_out[15]_INST_0_i_198_n_7\,
      S(3) => \pwm_out[15]_INST_0_i_223_n_0\,
      S(2) => \pwm_out[15]_INST_0_i_224_n_0\,
      S(1) => \pwm_out[15]_INST_0_i_225_n_0\,
      S(0) => \pwm_out[15]_INST_0_i_226_n_0\
    );
\pwm_out[15]_INST_0_i_207\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[15]_INST_0_i_218_n_0\,
      CO(3) => \pwm_out[15]_INST_0_i_207_n_0\,
      CO(2) => \pwm_out[15]_INST_0_i_207_n_1\,
      CO(1) => \pwm_out[15]_INST_0_i_207_n_2\,
      CO(0) => \pwm_out[15]_INST_0_i_207_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(20 downto 17),
      O(3) => \pwm_out[15]_INST_0_i_207_n_4\,
      O(2) => \pwm_out[15]_INST_0_i_207_n_5\,
      O(1) => \pwm_out[15]_INST_0_i_207_n_6\,
      O(0) => \pwm_out[15]_INST_0_i_207_n_7\,
      S(3) => \pwm_out[15]_INST_0_i_227_n_0\,
      S(2) => \pwm_out[15]_INST_0_i_228_n_0\,
      S(1) => \pwm_out[15]_INST_0_i_229_n_0\,
      S(0) => \pwm_out[15]_INST_0_i_230_n_0\
    );
\pwm_out[15]_INST_0_i_208\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[15]_INST_0_i_208_n_0\,
      CO(2) => \pwm_out[15]_INST_0_i_208_n_1\,
      CO(1) => \pwm_out[15]_INST_0_i_208_n_2\,
      CO(0) => \pwm_out[15]_INST_0_i_208_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => phase(2 downto 0),
      DI(0) => '0',
      O(3) => \pwm_out[15]_INST_0_i_208_n_4\,
      O(2) => \pwm_out[15]_INST_0_i_208_n_5\,
      O(1) => \pwm_out[15]_INST_0_i_208_n_6\,
      O(0) => \pwm_out[15]_INST_0_i_208_n_7\,
      S(3) => \pwm_out[15]_INST_0_i_231_n_0\,
      S(2) => \pwm_out[15]_INST_0_i_232_n_0\,
      S(1) => \pwm_out[15]_INST_0_i_233_n_0\,
      S(0) => \pwm_out[15]_INST_0_i_209_n_5\
    );
\pwm_out[15]_INST_0_i_209\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[15]_INST_0_i_209_n_0\,
      CO(2) => \pwm_out[15]_INST_0_i_209_n_1\,
      CO(1) => \pwm_out[15]_INST_0_i_209_n_2\,
      CO(0) => \pwm_out[15]_INST_0_i_209_n_3\,
      CYINIT => '0',
      DI(3) => phase(0),
      DI(2 downto 0) => B"001",
      O(3) => \pwm_out[15]_INST_0_i_209_n_4\,
      O(2) => \pwm_out[15]_INST_0_i_209_n_5\,
      O(1) => \pwm_out[15]_INST_0_i_209_n_6\,
      O(0) => \NLW_pwm_out[15]_INST_0_i_209_O_UNCONNECTED\(0),
      S(3) => \pwm_out[15]_INST_0_i_234_n_0\,
      S(2) => \pwm_out[15]_INST_0_i_235_n_0\,
      S(1) => \pwm_out[15]_INST_0_i_236_n_0\,
      S(0) => phase(0)
    );
\pwm_out[15]_INST_0_i_210\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(10),
      I1 => \pwm_out[15]_INST_0_i_219_n_6\,
      O => \pwm_out[15]_INST_0_i_210_n_0\
    );
\pwm_out[15]_INST_0_i_211\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(9),
      I1 => \pwm_out[15]_INST_0_i_219_n_7\,
      O => \pwm_out[15]_INST_0_i_211_n_0\
    );
\pwm_out[15]_INST_0_i_212\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(8),
      I1 => \pwm_out[15]_INST_0_i_237_n_4\,
      O => \pwm_out[15]_INST_0_i_212_n_0\
    );
\pwm_out[15]_INST_0_i_213\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(7),
      I1 => \pwm_out[15]_INST_0_i_237_n_5\,
      O => \pwm_out[15]_INST_0_i_213_n_0\
    );
\pwm_out[15]_INST_0_i_214\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(6),
      I1 => \pwm_out[15]_INST_0_i_237_n_6\,
      O => \pwm_out[15]_INST_0_i_214_n_0\
    );
\pwm_out[15]_INST_0_i_215\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(5),
      I1 => \pwm_out[15]_INST_0_i_237_n_7\,
      O => \pwm_out[15]_INST_0_i_215_n_0\
    );
\pwm_out[15]_INST_0_i_216\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(4),
      I1 => \pwm_out[15]_INST_0_i_238_n_4\,
      O => \pwm_out[15]_INST_0_i_216_n_0\
    );
\pwm_out[15]_INST_0_i_217\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(3),
      I1 => \pwm_out[15]_INST_0_i_238_n_5\,
      O => \pwm_out[15]_INST_0_i_217_n_0\
    );
\pwm_out[15]_INST_0_i_218\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[15]_INST_0_i_219_n_0\,
      CO(3) => \pwm_out[15]_INST_0_i_218_n_0\,
      CO(2) => \pwm_out[15]_INST_0_i_218_n_1\,
      CO(1) => \pwm_out[15]_INST_0_i_218_n_2\,
      CO(0) => \pwm_out[15]_INST_0_i_218_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(16 downto 13),
      O(3) => \pwm_out[15]_INST_0_i_218_n_4\,
      O(2) => \pwm_out[15]_INST_0_i_218_n_5\,
      O(1) => \pwm_out[15]_INST_0_i_218_n_6\,
      O(0) => \pwm_out[15]_INST_0_i_218_n_7\,
      S(3) => \pwm_out[15]_INST_0_i_239_n_0\,
      S(2) => \pwm_out[15]_INST_0_i_240_n_0\,
      S(1) => \pwm_out[15]_INST_0_i_241_n_0\,
      S(0) => \pwm_out[15]_INST_0_i_242_n_0\
    );
\pwm_out[15]_INST_0_i_219\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[15]_INST_0_i_237_n_0\,
      CO(3) => \pwm_out[15]_INST_0_i_219_n_0\,
      CO(2) => \pwm_out[15]_INST_0_i_219_n_1\,
      CO(1) => \pwm_out[15]_INST_0_i_219_n_2\,
      CO(0) => \pwm_out[15]_INST_0_i_219_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(12 downto 9),
      O(3) => \pwm_out[15]_INST_0_i_219_n_4\,
      O(2) => \pwm_out[15]_INST_0_i_219_n_5\,
      O(1) => \pwm_out[15]_INST_0_i_219_n_6\,
      O(0) => \pwm_out[15]_INST_0_i_219_n_7\,
      S(3) => \pwm_out[15]_INST_0_i_243_n_0\,
      S(2) => \pwm_out[15]_INST_0_i_244_n_0\,
      S(1) => \pwm_out[15]_INST_0_i_245_n_0\,
      S(0) => \pwm_out[15]_INST_0_i_246_n_0\
    );
\pwm_out[15]_INST_0_i_220\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(30),
      I1 => phase(27),
      O => \pwm_out[15]_INST_0_i_220_n_0\
    );
\pwm_out[15]_INST_0_i_221\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(29),
      I1 => phase(26),
      O => \pwm_out[15]_INST_0_i_221_n_0\
    );
\pwm_out[15]_INST_0_i_222\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(28),
      I1 => phase(25),
      O => \pwm_out[15]_INST_0_i_222_n_0\
    );
\pwm_out[15]_INST_0_i_223\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(27),
      I1 => phase(24),
      O => \pwm_out[15]_INST_0_i_223_n_0\
    );
\pwm_out[15]_INST_0_i_224\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(26),
      I1 => phase(23),
      O => \pwm_out[15]_INST_0_i_224_n_0\
    );
\pwm_out[15]_INST_0_i_225\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(25),
      I1 => phase(22),
      O => \pwm_out[15]_INST_0_i_225_n_0\
    );
\pwm_out[15]_INST_0_i_226\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(24),
      I1 => phase(21),
      O => \pwm_out[15]_INST_0_i_226_n_0\
    );
\pwm_out[15]_INST_0_i_227\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(23),
      I1 => phase(20),
      O => \pwm_out[15]_INST_0_i_227_n_0\
    );
\pwm_out[15]_INST_0_i_228\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(22),
      I1 => phase(19),
      O => \pwm_out[15]_INST_0_i_228_n_0\
    );
\pwm_out[15]_INST_0_i_229\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(18),
      I1 => phase(21),
      O => \pwm_out[15]_INST_0_i_229_n_0\
    );
\pwm_out[15]_INST_0_i_230\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(17),
      I1 => phase(20),
      O => \pwm_out[15]_INST_0_i_230_n_0\
    );
\pwm_out[15]_INST_0_i_231\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(2),
      I1 => \pwm_out[15]_INST_0_i_238_n_6\,
      O => \pwm_out[15]_INST_0_i_231_n_0\
    );
\pwm_out[15]_INST_0_i_232\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(1),
      I1 => \pwm_out[15]_INST_0_i_238_n_7\,
      O => \pwm_out[15]_INST_0_i_232_n_0\
    );
\pwm_out[15]_INST_0_i_233\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(0),
      I1 => \pwm_out[15]_INST_0_i_209_n_4\,
      O => \pwm_out[15]_INST_0_i_233_n_0\
    );
\pwm_out[15]_INST_0_i_234\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(0),
      I1 => phase(3),
      O => \pwm_out[15]_INST_0_i_234_n_0\
    );
\pwm_out[15]_INST_0_i_235\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(2),
      O => \pwm_out[15]_INST_0_i_235_n_0\
    );
\pwm_out[15]_INST_0_i_236\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(1),
      O => \pwm_out[15]_INST_0_i_236_n_0\
    );
\pwm_out[15]_INST_0_i_237\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[15]_INST_0_i_238_n_0\,
      CO(3) => \pwm_out[15]_INST_0_i_237_n_0\,
      CO(2) => \pwm_out[15]_INST_0_i_237_n_1\,
      CO(1) => \pwm_out[15]_INST_0_i_237_n_2\,
      CO(0) => \pwm_out[15]_INST_0_i_237_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(8 downto 5),
      O(3) => \pwm_out[15]_INST_0_i_237_n_4\,
      O(2) => \pwm_out[15]_INST_0_i_237_n_5\,
      O(1) => \pwm_out[15]_INST_0_i_237_n_6\,
      O(0) => \pwm_out[15]_INST_0_i_237_n_7\,
      S(3) => \pwm_out[15]_INST_0_i_247_n_0\,
      S(2) => \pwm_out[15]_INST_0_i_248_n_0\,
      S(1) => \pwm_out[15]_INST_0_i_249_n_0\,
      S(0) => \pwm_out[15]_INST_0_i_250_n_0\
    );
\pwm_out[15]_INST_0_i_238\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[15]_INST_0_i_209_n_0\,
      CO(3) => \pwm_out[15]_INST_0_i_238_n_0\,
      CO(2) => \pwm_out[15]_INST_0_i_238_n_1\,
      CO(1) => \pwm_out[15]_INST_0_i_238_n_2\,
      CO(0) => \pwm_out[15]_INST_0_i_238_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(4 downto 1),
      O(3) => \pwm_out[15]_INST_0_i_238_n_4\,
      O(2) => \pwm_out[15]_INST_0_i_238_n_5\,
      O(1) => \pwm_out[15]_INST_0_i_238_n_6\,
      O(0) => \pwm_out[15]_INST_0_i_238_n_7\,
      S(3) => \pwm_out[15]_INST_0_i_251_n_0\,
      S(2) => \pwm_out[15]_INST_0_i_252_n_0\,
      S(1) => \pwm_out[15]_INST_0_i_253_n_0\,
      S(0) => \pwm_out[15]_INST_0_i_254_n_0\
    );
\pwm_out[15]_INST_0_i_239\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(19),
      I1 => phase(16),
      O => \pwm_out[15]_INST_0_i_239_n_0\
    );
\pwm_out[15]_INST_0_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[15]_INST_0_i_40_n_0\,
      CO(3) => \pwm_out[15]_INST_0_i_24_n_0\,
      CO(2) => \pwm_out[15]_INST_0_i_24_n_1\,
      CO(1) => \pwm_out[15]_INST_0_i_24_n_2\,
      CO(0) => \pwm_out[15]_INST_0_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[15].pwm_inst/p_0_in\(27 downto 24),
      O(3 downto 0) => \gen_pwm[15].pwm_inst/effective_value0\(27 downto 24),
      S(3) => \pwm_out[15]_INST_0_i_71_n_0\,
      S(2) => \pwm_out[15]_INST_0_i_72_n_0\,
      S(1) => \pwm_out[15]_INST_0_i_73_n_0\,
      S(0) => \pwm_out[15]_INST_0_i_74_n_0\
    );
\pwm_out[15]_INST_0_i_240\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(18),
      I1 => phase(15),
      O => \pwm_out[15]_INST_0_i_240_n_0\
    );
\pwm_out[15]_INST_0_i_241\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(17),
      I1 => phase(14),
      O => \pwm_out[15]_INST_0_i_241_n_0\
    );
\pwm_out[15]_INST_0_i_242\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(16),
      I1 => phase(13),
      O => \pwm_out[15]_INST_0_i_242_n_0\
    );
\pwm_out[15]_INST_0_i_243\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(15),
      I1 => phase(12),
      O => \pwm_out[15]_INST_0_i_243_n_0\
    );
\pwm_out[15]_INST_0_i_244\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(14),
      I1 => phase(11),
      O => \pwm_out[15]_INST_0_i_244_n_0\
    );
\pwm_out[15]_INST_0_i_245\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(10),
      I1 => phase(13),
      O => \pwm_out[15]_INST_0_i_245_n_0\
    );
\pwm_out[15]_INST_0_i_246\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(9),
      I1 => phase(12),
      O => \pwm_out[15]_INST_0_i_246_n_0\
    );
\pwm_out[15]_INST_0_i_247\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(11),
      I1 => phase(8),
      O => \pwm_out[15]_INST_0_i_247_n_0\
    );
\pwm_out[15]_INST_0_i_248\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(10),
      I1 => phase(7),
      O => \pwm_out[15]_INST_0_i_248_n_0\
    );
\pwm_out[15]_INST_0_i_249\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(9),
      I1 => phase(6),
      O => \pwm_out[15]_INST_0_i_249_n_0\
    );
\pwm_out[15]_INST_0_i_250\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(8),
      I1 => phase(5),
      O => \pwm_out[15]_INST_0_i_250_n_0\
    );
\pwm_out[15]_INST_0_i_251\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(7),
      I1 => phase(4),
      O => \pwm_out[15]_INST_0_i_251_n_0\
    );
\pwm_out[15]_INST_0_i_252\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(6),
      I1 => phase(3),
      O => \pwm_out[15]_INST_0_i_252_n_0\
    );
\pwm_out[15]_INST_0_i_253\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(2),
      I1 => phase(5),
      O => \pwm_out[15]_INST_0_i_253_n_0\
    );
\pwm_out[15]_INST_0_i_254\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(1),
      I1 => phase(4),
      O => \pwm_out[15]_INST_0_i_254_n_0\
    );
\pwm_out[15]_INST_0_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[15]_INST_0_i_44_n_0\,
      CO(3) => \pwm_out[15]_INST_0_i_40_n_0\,
      CO(2) => \pwm_out[15]_INST_0_i_40_n_1\,
      CO(1) => \pwm_out[15]_INST_0_i_40_n_2\,
      CO(0) => \pwm_out[15]_INST_0_i_40_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[15].pwm_inst/p_0_in\(23 downto 20),
      O(3 downto 0) => \gen_pwm[15].pwm_inst/effective_value0\(23 downto 20),
      S(3) => \pwm_out[15]_INST_0_i_99_n_0\,
      S(2) => \pwm_out[15]_INST_0_i_100_n_0\,
      S(1) => \pwm_out[15]_INST_0_i_101_n_0\,
      S(0) => \pwm_out[15]_INST_0_i_102_n_0\
    );
\pwm_out[15]_INST_0_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[15]_INST_0_i_84_n_0\,
      CO(3) => \pwm_out[15]_INST_0_i_44_n_0\,
      CO(2) => \pwm_out[15]_INST_0_i_44_n_1\,
      CO(1) => \pwm_out[15]_INST_0_i_44_n_2\,
      CO(0) => \pwm_out[15]_INST_0_i_44_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[15].pwm_inst/p_0_in\(19 downto 16),
      O(3 downto 0) => \gen_pwm[15].pwm_inst/effective_value0\(19 downto 16),
      S(3) => \pwm_out[15]_INST_0_i_107_n_0\,
      S(2) => \pwm_out[15]_INST_0_i_108_n_0\,
      S(1) => \pwm_out[15]_INST_0_i_109_n_0\,
      S(0) => \pwm_out[15]_INST_0_i_110_n_0\
    );
\pwm_out[15]_INST_0_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(31),
      O => \pwm_out[15]_INST_0_i_54_n_0\
    );
\pwm_out[15]_INST_0_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[15].pwm_inst/p_0_in\(30),
      I1 => period(30),
      O => \pwm_out[15]_INST_0_i_55_n_0\
    );
\pwm_out[15]_INST_0_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[15].pwm_inst/p_0_in\(29),
      I1 => period(29),
      O => \pwm_out[15]_INST_0_i_56_n_0\
    );
\pwm_out[15]_INST_0_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[15].pwm_inst/p_0_in\(28),
      I1 => period(28),
      O => \pwm_out[15]_INST_0_i_57_n_0\
    );
\pwm_out[15]_INST_0_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \gen_pwm[15].pwm_inst/p_0_in\(30),
      I1 => period(30),
      I2 => period(31),
      O => \pwm_out[15]_INST_0_i_59_n_0\
    );
\pwm_out[15]_INST_0_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \gen_pwm[15].pwm_inst/p_0_in\(28),
      I1 => period(28),
      I2 => period(29),
      I3 => \gen_pwm[15].pwm_inst/p_0_in\(29),
      O => \pwm_out[15]_INST_0_i_60_n_0\
    );
\pwm_out[15]_INST_0_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \gen_pwm[15].pwm_inst/p_0_in\(30),
      I1 => period(30),
      I2 => period(31),
      O => \pwm_out[15]_INST_0_i_63_n_0\
    );
\pwm_out[15]_INST_0_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gen_pwm[15].pwm_inst/p_0_in\(28),
      I1 => period(28),
      I2 => \gen_pwm[15].pwm_inst/p_0_in\(29),
      I3 => period(29),
      O => \pwm_out[15]_INST_0_i_64_n_0\
    );
\pwm_out[15]_INST_0_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[15].pwm_inst/p_0_in\(27),
      I1 => period(27),
      O => \pwm_out[15]_INST_0_i_71_n_0\
    );
\pwm_out[15]_INST_0_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[15].pwm_inst/p_0_in\(26),
      I1 => period(26),
      O => \pwm_out[15]_INST_0_i_72_n_0\
    );
\pwm_out[15]_INST_0_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[15].pwm_inst/p_0_in\(25),
      I1 => period(25),
      O => \pwm_out[15]_INST_0_i_73_n_0\
    );
\pwm_out[15]_INST_0_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[15].pwm_inst/p_0_in\(24),
      I1 => period(24),
      O => \pwm_out[15]_INST_0_i_74_n_0\
    );
\pwm_out[15]_INST_0_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[15]_INST_0_i_88_n_0\,
      CO(3) => \pwm_out[15]_INST_0_i_84_n_0\,
      CO(2) => \pwm_out[15]_INST_0_i_84_n_1\,
      CO(1) => \pwm_out[15]_INST_0_i_84_n_2\,
      CO(0) => \pwm_out[15]_INST_0_i_84_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[15].pwm_inst/p_0_in\(15 downto 12),
      O(3 downto 0) => \gen_pwm[15].pwm_inst/effective_value0\(15 downto 12),
      S(3) => \pwm_out[15]_INST_0_i_139_n_0\,
      S(2) => \pwm_out[15]_INST_0_i_140_n_0\,
      S(1) => \pwm_out[15]_INST_0_i_141_n_0\,
      S(0) => \pwm_out[15]_INST_0_i_142_n_0\
    );
\pwm_out[15]_INST_0_i_88\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[15]_INST_0_i_124_n_0\,
      CO(3) => \pwm_out[15]_INST_0_i_88_n_0\,
      CO(2) => \pwm_out[15]_INST_0_i_88_n_1\,
      CO(1) => \pwm_out[15]_INST_0_i_88_n_2\,
      CO(0) => \pwm_out[15]_INST_0_i_88_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[15].pwm_inst/p_0_in\(11 downto 8),
      O(3 downto 0) => \gen_pwm[15].pwm_inst/effective_value0\(11 downto 8),
      S(3) => \pwm_out[15]_INST_0_i_147_n_0\,
      S(2) => \pwm_out[15]_INST_0_i_148_n_0\,
      S(1) => \pwm_out[15]_INST_0_i_149_n_0\,
      S(0) => \pwm_out[15]_INST_0_i_150_n_0\
    );
\pwm_out[15]_INST_0_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[15].pwm_inst/p_0_in\(23),
      I1 => period(23),
      O => \pwm_out[15]_INST_0_i_99_n_0\
    );
\pwm_out[16]_INST_0_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[16].pwm_inst/p_0_in\(22),
      I1 => period(22),
      O => \pwm_out[16]_INST_0_i_100_n_0\
    );
\pwm_out[16]_INST_0_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[16].pwm_inst/p_0_in\(21),
      I1 => period(21),
      O => \pwm_out[16]_INST_0_i_101_n_0\
    );
\pwm_out[16]_INST_0_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[16].pwm_inst/p_0_in\(20),
      I1 => period(20),
      O => \pwm_out[16]_INST_0_i_102_n_0\
    );
\pwm_out[16]_INST_0_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[16].pwm_inst/p_0_in\(19),
      I1 => period(19),
      O => \pwm_out[16]_INST_0_i_107_n_0\
    );
\pwm_out[16]_INST_0_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[16].pwm_inst/p_0_in\(18),
      I1 => period(18),
      O => \pwm_out[16]_INST_0_i_108_n_0\
    );
\pwm_out[16]_INST_0_i_109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[16].pwm_inst/p_0_in\(17),
      I1 => period(17),
      O => \pwm_out[16]_INST_0_i_109_n_0\
    );
\pwm_out[16]_INST_0_i_110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[16].pwm_inst/p_0_in\(16),
      I1 => period(16),
      O => \pwm_out[16]_INST_0_i_110_n_0\
    );
\pwm_out[16]_INST_0_i_135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[16].pwm_inst/p_0_in\(15),
      I1 => period(15),
      O => \pwm_out[16]_INST_0_i_135_n_0\
    );
\pwm_out[16]_INST_0_i_136\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[16].pwm_inst/p_0_in\(14),
      I1 => period(14),
      O => \pwm_out[16]_INST_0_i_136_n_0\
    );
\pwm_out[16]_INST_0_i_137\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[16].pwm_inst/p_0_in\(13),
      I1 => period(13),
      O => \pwm_out[16]_INST_0_i_137_n_0\
    );
\pwm_out[16]_INST_0_i_138\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[16].pwm_inst/p_0_in\(12),
      I1 => period(12),
      O => \pwm_out[16]_INST_0_i_138_n_0\
    );
\pwm_out[16]_INST_0_i_143\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[16].pwm_inst/p_0_in\(11),
      I1 => period(11),
      O => \pwm_out[16]_INST_0_i_143_n_0\
    );
\pwm_out[16]_INST_0_i_144\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[16].pwm_inst/p_0_in\(10),
      I1 => period(10),
      O => \pwm_out[16]_INST_0_i_144_n_0\
    );
\pwm_out[16]_INST_0_i_145\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[16].pwm_inst/p_0_in\(9),
      I1 => period(9),
      O => \pwm_out[16]_INST_0_i_145_n_0\
    );
\pwm_out[16]_INST_0_i_146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[16].pwm_inst/p_0_in\(8),
      I1 => period(8),
      O => \pwm_out[16]_INST_0_i_146_n_0\
    );
\pwm_out[16]_INST_0_i_161\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[16].pwm_inst/p_0_in\(7),
      I1 => period(7),
      O => \pwm_out[16]_INST_0_i_161_n_0\
    );
\pwm_out[16]_INST_0_i_162\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[16].pwm_inst/p_0_in\(6),
      I1 => period(6),
      O => \pwm_out[16]_INST_0_i_162_n_0\
    );
\pwm_out[16]_INST_0_i_163\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[16].pwm_inst/p_0_in\(5),
      I1 => period(5),
      O => \pwm_out[16]_INST_0_i_163_n_0\
    );
\pwm_out[16]_INST_0_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(31),
      O => \pwm_out[16]_INST_0_i_54_n_0\
    );
\pwm_out[16]_INST_0_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[16].pwm_inst/p_0_in\(30),
      I1 => period(30),
      O => \pwm_out[16]_INST_0_i_55_n_0\
    );
\pwm_out[16]_INST_0_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[16].pwm_inst/p_0_in\(29),
      I1 => period(29),
      O => \pwm_out[16]_INST_0_i_56_n_0\
    );
\pwm_out[16]_INST_0_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[16].pwm_inst/p_0_in\(28),
      I1 => period(28),
      O => \pwm_out[16]_INST_0_i_57_n_0\
    );
\pwm_out[16]_INST_0_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \gen_pwm[16].pwm_inst/p_0_in\(30),
      I1 => period(30),
      I2 => period(31),
      O => \pwm_out[16]_INST_0_i_59_n_0\
    );
\pwm_out[16]_INST_0_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \gen_pwm[16].pwm_inst/p_0_in\(28),
      I1 => period(28),
      I2 => period(29),
      I3 => \gen_pwm[16].pwm_inst/p_0_in\(29),
      O => \pwm_out[16]_INST_0_i_60_n_0\
    );
\pwm_out[16]_INST_0_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \gen_pwm[16].pwm_inst/p_0_in\(30),
      I1 => period(30),
      I2 => period(31),
      O => \pwm_out[16]_INST_0_i_63_n_0\
    );
\pwm_out[16]_INST_0_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gen_pwm[16].pwm_inst/p_0_in\(28),
      I1 => period(28),
      I2 => \gen_pwm[16].pwm_inst/p_0_in\(29),
      I3 => period(29),
      O => \pwm_out[16]_INST_0_i_64_n_0\
    );
\pwm_out[16]_INST_0_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[16].pwm_inst/p_0_in\(27),
      I1 => period(27),
      O => \pwm_out[16]_INST_0_i_71_n_0\
    );
\pwm_out[16]_INST_0_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[16].pwm_inst/p_0_in\(26),
      I1 => period(26),
      O => \pwm_out[16]_INST_0_i_72_n_0\
    );
\pwm_out[16]_INST_0_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[16].pwm_inst/p_0_in\(25),
      I1 => period(25),
      O => \pwm_out[16]_INST_0_i_73_n_0\
    );
\pwm_out[16]_INST_0_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[16].pwm_inst/p_0_in\(24),
      I1 => period(24),
      O => \pwm_out[16]_INST_0_i_74_n_0\
    );
\pwm_out[16]_INST_0_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[16].pwm_inst/p_0_in\(23),
      I1 => period(23),
      O => \pwm_out[16]_INST_0_i_99_n_0\
    );
\pwm_out[17]_INST_0_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[17].pwm_inst/p_0_in\(22),
      I1 => period(22),
      O => \pwm_out[17]_INST_0_i_100_n_0\
    );
\pwm_out[17]_INST_0_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[17].pwm_inst/p_0_in\(21),
      I1 => period(21),
      O => \pwm_out[17]_INST_0_i_101_n_0\
    );
\pwm_out[17]_INST_0_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[17].pwm_inst/p_0_in\(20),
      I1 => period(20),
      O => \pwm_out[17]_INST_0_i_102_n_0\
    );
\pwm_out[17]_INST_0_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[17].pwm_inst/p_0_in\(19),
      I1 => period(19),
      O => \pwm_out[17]_INST_0_i_107_n_0\
    );
\pwm_out[17]_INST_0_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[17].pwm_inst/p_0_in\(18),
      I1 => period(18),
      O => \pwm_out[17]_INST_0_i_108_n_0\
    );
\pwm_out[17]_INST_0_i_109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[17].pwm_inst/p_0_in\(17),
      I1 => period(17),
      O => \pwm_out[17]_INST_0_i_109_n_0\
    );
\pwm_out[17]_INST_0_i_110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[17].pwm_inst/p_0_in\(16),
      I1 => period(16),
      O => \pwm_out[17]_INST_0_i_110_n_0\
    );
\pwm_out[17]_INST_0_i_111\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[17]_INST_0_i_121_n_0\,
      CO(3 downto 2) => \NLW_pwm_out[17]_INST_0_i_111_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pwm_out[17]_INST_0_i_111_n_2\,
      CO(0) => \pwm_out[17]_INST_0_i_111_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \pwm_out[17]_INST_0_i_152_n_0\,
      DI(0) => \pwm_out[17]_INST_0_i_153_n_0\,
      O(3) => \NLW_pwm_out[17]_INST_0_i_111_O_UNCONNECTED\(3),
      O(2) => \pwm_out[17]_INST_0_i_111_n_5\,
      O(1) => \pwm_out[17]_INST_0_i_111_n_6\,
      O(0) => \pwm_out[17]_INST_0_i_111_n_7\,
      S(3) => '0',
      S(2) => \pwm_out[17]_INST_0_i_154_n_0\,
      S(1) => \pwm_out[17]_INST_0_i_155_n_0\,
      S(0) => \pwm_out[17]_INST_0_i_156_n_0\
    );
\pwm_out[17]_INST_0_i_121\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[17]_INST_0_i_150_n_0\,
      CO(3) => \pwm_out[17]_INST_0_i_121_n_0\,
      CO(2) => \pwm_out[17]_INST_0_i_121_n_1\,
      CO(1) => \pwm_out[17]_INST_0_i_121_n_2\,
      CO(0) => \pwm_out[17]_INST_0_i_121_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[17]_INST_0_i_166_n_0\,
      DI(2) => \pwm_out[17]_INST_0_i_167_n_0\,
      DI(1) => \pwm_out[17]_INST_0_i_168_n_0\,
      DI(0) => \pwm_out[17]_INST_0_i_169_n_0\,
      O(3) => \pwm_out[17]_INST_0_i_121_n_4\,
      O(2) => \pwm_out[17]_INST_0_i_121_n_5\,
      O(1) => \pwm_out[17]_INST_0_i_121_n_6\,
      O(0) => \pwm_out[17]_INST_0_i_121_n_7\,
      S(3) => \pwm_out[17]_INST_0_i_170_n_0\,
      S(2) => \pwm_out[17]_INST_0_i_171_n_0\,
      S(1) => \pwm_out[17]_INST_0_i_172_n_0\,
      S(0) => \pwm_out[17]_INST_0_i_173_n_0\
    );
\pwm_out[17]_INST_0_i_123\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[17]_INST_0_i_127_n_0\,
      CO(3) => \pwm_out[17]_INST_0_i_123_n_0\,
      CO(2) => \pwm_out[17]_INST_0_i_123_n_1\,
      CO(1) => \pwm_out[17]_INST_0_i_123_n_2\,
      CO(0) => \pwm_out[17]_INST_0_i_123_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[17].pwm_inst/p_0_in\(7 downto 4),
      O(3 downto 0) => \gen_pwm[17].pwm_inst/effective_value0\(7 downto 4),
      S(3) => \pwm_out[17]_INST_0_i_178_n_0\,
      S(2) => \pwm_out[17]_INST_0_i_179_n_0\,
      S(1) => \pwm_out[17]_INST_0_i_180_n_0\,
      S(0) => \pwm_out[17]_INST_0_i_181_n_0\
    );
\pwm_out[17]_INST_0_i_127\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[17]_INST_0_i_127_n_0\,
      CO(2) => \pwm_out[17]_INST_0_i_127_n_1\,
      CO(1) => \pwm_out[17]_INST_0_i_127_n_2\,
      CO(0) => \pwm_out[17]_INST_0_i_127_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \gen_pwm[17].pwm_inst/p_0_in\(3 downto 0),
      O(3 downto 0) => \gen_pwm[17].pwm_inst/effective_value0\(3 downto 0),
      S(3) => \pwm_out[17]_INST_0_i_186_n_0\,
      S(2) => \pwm_out[17]_INST_0_i_187_n_0\,
      S(1) => \pwm_out[17]_INST_0_i_188_n_0\,
      S(0) => \pwm_out[17]_INST_0_i_189_n_0\
    );
\pwm_out[17]_INST_0_i_138\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[17].pwm_inst/p_0_in\(15),
      I1 => period(15),
      O => \pwm_out[17]_INST_0_i_138_n_0\
    );
\pwm_out[17]_INST_0_i_139\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[17].pwm_inst/p_0_in\(14),
      I1 => period(14),
      O => \pwm_out[17]_INST_0_i_139_n_0\
    );
\pwm_out[17]_INST_0_i_140\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[17].pwm_inst/p_0_in\(13),
      I1 => period(13),
      O => \pwm_out[17]_INST_0_i_140_n_0\
    );
\pwm_out[17]_INST_0_i_141\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[17].pwm_inst/p_0_in\(12),
      I1 => period(12),
      O => \pwm_out[17]_INST_0_i_141_n_0\
    );
\pwm_out[17]_INST_0_i_146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[17].pwm_inst/p_0_in\(11),
      I1 => period(11),
      O => \pwm_out[17]_INST_0_i_146_n_0\
    );
\pwm_out[17]_INST_0_i_147\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[17].pwm_inst/p_0_in\(10),
      I1 => period(10),
      O => \pwm_out[17]_INST_0_i_147_n_0\
    );
\pwm_out[17]_INST_0_i_148\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[17].pwm_inst/p_0_in\(9),
      I1 => period(9),
      O => \pwm_out[17]_INST_0_i_148_n_0\
    );
\pwm_out[17]_INST_0_i_149\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[17].pwm_inst/p_0_in\(8),
      I1 => period(8),
      O => \pwm_out[17]_INST_0_i_149_n_0\
    );
\pwm_out[17]_INST_0_i_150\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[17]_INST_0_i_151_n_0\,
      CO(3) => \pwm_out[17]_INST_0_i_150_n_0\,
      CO(2) => \pwm_out[17]_INST_0_i_150_n_1\,
      CO(1) => \pwm_out[17]_INST_0_i_150_n_2\,
      CO(0) => \pwm_out[17]_INST_0_i_150_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[17]_INST_0_i_192_n_0\,
      DI(2) => \pwm_out[17]_INST_0_i_193_n_0\,
      DI(1) => \pwm_out[17]_INST_0_i_194_n_0\,
      DI(0) => \pwm_out[17]_INST_0_i_195_n_0\,
      O(3) => \pwm_out[17]_INST_0_i_150_n_4\,
      O(2) => \pwm_out[17]_INST_0_i_150_n_5\,
      O(1) => \pwm_out[17]_INST_0_i_150_n_6\,
      O(0) => \pwm_out[17]_INST_0_i_150_n_7\,
      S(3) => \pwm_out[17]_INST_0_i_196_n_0\,
      S(2) => \pwm_out[17]_INST_0_i_197_n_0\,
      S(1) => \pwm_out[17]_INST_0_i_198_n_0\,
      S(0) => \pwm_out[17]_INST_0_i_199_n_0\
    );
\pwm_out[17]_INST_0_i_151\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[17]_INST_0_i_190_n_0\,
      CO(3) => \pwm_out[17]_INST_0_i_151_n_0\,
      CO(2) => \pwm_out[17]_INST_0_i_151_n_1\,
      CO(1) => \pwm_out[17]_INST_0_i_151_n_2\,
      CO(0) => \pwm_out[17]_INST_0_i_151_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[17]_INST_0_i_200_n_0\,
      DI(2) => \pwm_out[17]_INST_0_i_201_n_0\,
      DI(1) => \pwm_out[17]_INST_0_i_202_n_0\,
      DI(0) => \pwm_out[17]_INST_0_i_203_n_0\,
      O(3) => \pwm_out[17]_INST_0_i_151_n_4\,
      O(2) => \pwm_out[17]_INST_0_i_151_n_5\,
      O(1) => \pwm_out[17]_INST_0_i_151_n_6\,
      O(0) => \pwm_out[17]_INST_0_i_151_n_7\,
      S(3) => \pwm_out[17]_INST_0_i_204_n_0\,
      S(2) => \pwm_out[17]_INST_0_i_205_n_0\,
      S(1) => \pwm_out[17]_INST_0_i_206_n_0\,
      S(0) => \pwm_out[17]_INST_0_i_207_n_0\
    );
\pwm_out[17]_INST_0_i_152\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[17]_INST_0_i_208_n_7\,
      I1 => phase(28),
      O => \pwm_out[17]_INST_0_i_152_n_0\
    );
\pwm_out[17]_INST_0_i_153\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[17]_INST_0_i_209_n_4\,
      I1 => phase(27),
      O => \pwm_out[17]_INST_0_i_153_n_0\
    );
\pwm_out[17]_INST_0_i_154\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(29),
      I1 => \pwm_out[17]_INST_0_i_208_n_6\,
      I2 => \pwm_out[17]_INST_0_i_208_n_5\,
      I3 => phase(30),
      O => \pwm_out[17]_INST_0_i_154_n_0\
    );
\pwm_out[17]_INST_0_i_155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(28),
      I1 => \pwm_out[17]_INST_0_i_208_n_7\,
      I2 => \pwm_out[17]_INST_0_i_208_n_6\,
      I3 => phase(29),
      O => \pwm_out[17]_INST_0_i_155_n_0\
    );
\pwm_out[17]_INST_0_i_156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(27),
      I1 => \pwm_out[17]_INST_0_i_209_n_4\,
      I2 => \pwm_out[17]_INST_0_i_208_n_7\,
      I3 => phase(28),
      O => \pwm_out[17]_INST_0_i_156_n_0\
    );
\pwm_out[17]_INST_0_i_166\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[17]_INST_0_i_209_n_5\,
      I1 => phase(26),
      O => \pwm_out[17]_INST_0_i_166_n_0\
    );
\pwm_out[17]_INST_0_i_167\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[17]_INST_0_i_209_n_6\,
      I1 => phase(25),
      O => \pwm_out[17]_INST_0_i_167_n_0\
    );
\pwm_out[17]_INST_0_i_168\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[17]_INST_0_i_209_n_7\,
      I1 => phase(24),
      O => \pwm_out[17]_INST_0_i_168_n_0\
    );
\pwm_out[17]_INST_0_i_169\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[17]_INST_0_i_218_n_4\,
      I1 => phase(23),
      O => \pwm_out[17]_INST_0_i_169_n_0\
    );
\pwm_out[17]_INST_0_i_170\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(26),
      I1 => \pwm_out[17]_INST_0_i_209_n_5\,
      I2 => \pwm_out[17]_INST_0_i_209_n_4\,
      I3 => phase(27),
      O => \pwm_out[17]_INST_0_i_170_n_0\
    );
\pwm_out[17]_INST_0_i_171\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(25),
      I1 => \pwm_out[17]_INST_0_i_209_n_6\,
      I2 => \pwm_out[17]_INST_0_i_209_n_5\,
      I3 => phase(26),
      O => \pwm_out[17]_INST_0_i_171_n_0\
    );
\pwm_out[17]_INST_0_i_172\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(24),
      I1 => \pwm_out[17]_INST_0_i_209_n_7\,
      I2 => \pwm_out[17]_INST_0_i_209_n_6\,
      I3 => phase(25),
      O => \pwm_out[17]_INST_0_i_172_n_0\
    );
\pwm_out[17]_INST_0_i_173\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(23),
      I1 => \pwm_out[17]_INST_0_i_218_n_4\,
      I2 => \pwm_out[17]_INST_0_i_209_n_7\,
      I3 => phase(24),
      O => \pwm_out[17]_INST_0_i_173_n_0\
    );
\pwm_out[17]_INST_0_i_178\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[17].pwm_inst/p_0_in\(7),
      I1 => period(7),
      O => \pwm_out[17]_INST_0_i_178_n_0\
    );
\pwm_out[17]_INST_0_i_179\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[17].pwm_inst/p_0_in\(6),
      I1 => period(6),
      O => \pwm_out[17]_INST_0_i_179_n_0\
    );
\pwm_out[17]_INST_0_i_180\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[17].pwm_inst/p_0_in\(5),
      I1 => period(5),
      O => \pwm_out[17]_INST_0_i_180_n_0\
    );
\pwm_out[17]_INST_0_i_181\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[17].pwm_inst/p_0_in\(4),
      I1 => period(4),
      O => \pwm_out[17]_INST_0_i_181_n_0\
    );
\pwm_out[17]_INST_0_i_186\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[17].pwm_inst/p_0_in\(3),
      I1 => period(3),
      O => \pwm_out[17]_INST_0_i_186_n_0\
    );
\pwm_out[17]_INST_0_i_187\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[17].pwm_inst/p_0_in\(2),
      I1 => period(2),
      O => \pwm_out[17]_INST_0_i_187_n_0\
    );
\pwm_out[17]_INST_0_i_188\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[17].pwm_inst/p_0_in\(1),
      I1 => period(1),
      O => \pwm_out[17]_INST_0_i_188_n_0\
    );
\pwm_out[17]_INST_0_i_189\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[17].pwm_inst/p_0_in\(0),
      I1 => period(0),
      O => \pwm_out[17]_INST_0_i_189_n_0\
    );
\pwm_out[17]_INST_0_i_190\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[17]_INST_0_i_191_n_0\,
      CO(3) => \pwm_out[17]_INST_0_i_190_n_0\,
      CO(2) => \pwm_out[17]_INST_0_i_190_n_1\,
      CO(1) => \pwm_out[17]_INST_0_i_190_n_2\,
      CO(0) => \pwm_out[17]_INST_0_i_190_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[17]_INST_0_i_220_n_0\,
      DI(2) => \pwm_out[17]_INST_0_i_221_n_0\,
      DI(1) => \pwm_out[17]_INST_0_i_222_n_0\,
      DI(0) => \pwm_out[17]_INST_0_i_223_n_0\,
      O(3) => \pwm_out[17]_INST_0_i_190_n_4\,
      O(2) => \pwm_out[17]_INST_0_i_190_n_5\,
      O(1) => \pwm_out[17]_INST_0_i_190_n_6\,
      O(0) => \pwm_out[17]_INST_0_i_190_n_7\,
      S(3) => \pwm_out[17]_INST_0_i_224_n_0\,
      S(2) => \pwm_out[17]_INST_0_i_225_n_0\,
      S(1) => \pwm_out[17]_INST_0_i_226_n_0\,
      S(0) => \pwm_out[17]_INST_0_i_227_n_0\
    );
\pwm_out[17]_INST_0_i_191\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[17]_INST_0_i_219_n_0\,
      CO(3) => \pwm_out[17]_INST_0_i_191_n_0\,
      CO(2) => \pwm_out[17]_INST_0_i_191_n_1\,
      CO(1) => \pwm_out[17]_INST_0_i_191_n_2\,
      CO(0) => \pwm_out[17]_INST_0_i_191_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[17]_INST_0_i_228_n_0\,
      DI(2) => \pwm_out[17]_INST_0_i_229_n_0\,
      DI(1) => \pwm_out[17]_INST_0_i_230_n_0\,
      DI(0) => \pwm_out[17]_INST_0_i_231_n_0\,
      O(3) => \pwm_out[17]_INST_0_i_191_n_4\,
      O(2) => \pwm_out[17]_INST_0_i_191_n_5\,
      O(1) => \pwm_out[17]_INST_0_i_191_n_6\,
      O(0) => \pwm_out[17]_INST_0_i_191_n_7\,
      S(3) => \pwm_out[17]_INST_0_i_232_n_0\,
      S(2) => \pwm_out[17]_INST_0_i_233_n_0\,
      S(1) => \pwm_out[17]_INST_0_i_234_n_0\,
      S(0) => \pwm_out[17]_INST_0_i_235_n_0\
    );
\pwm_out[17]_INST_0_i_192\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[17]_INST_0_i_218_n_5\,
      I1 => phase(22),
      O => \pwm_out[17]_INST_0_i_192_n_0\
    );
\pwm_out[17]_INST_0_i_193\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[17]_INST_0_i_218_n_6\,
      I1 => phase(21),
      O => \pwm_out[17]_INST_0_i_193_n_0\
    );
\pwm_out[17]_INST_0_i_194\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[17]_INST_0_i_218_n_7\,
      I1 => phase(20),
      O => \pwm_out[17]_INST_0_i_194_n_0\
    );
\pwm_out[17]_INST_0_i_195\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[17]_INST_0_i_236_n_4\,
      I1 => phase(19),
      O => \pwm_out[17]_INST_0_i_195_n_0\
    );
\pwm_out[17]_INST_0_i_196\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(22),
      I1 => \pwm_out[17]_INST_0_i_218_n_5\,
      I2 => \pwm_out[17]_INST_0_i_218_n_4\,
      I3 => phase(23),
      O => \pwm_out[17]_INST_0_i_196_n_0\
    );
\pwm_out[17]_INST_0_i_197\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(21),
      I1 => \pwm_out[17]_INST_0_i_218_n_6\,
      I2 => \pwm_out[17]_INST_0_i_218_n_5\,
      I3 => phase(22),
      O => \pwm_out[17]_INST_0_i_197_n_0\
    );
\pwm_out[17]_INST_0_i_198\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(20),
      I1 => \pwm_out[17]_INST_0_i_218_n_7\,
      I2 => \pwm_out[17]_INST_0_i_218_n_6\,
      I3 => phase(21),
      O => \pwm_out[17]_INST_0_i_198_n_0\
    );
\pwm_out[17]_INST_0_i_199\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(19),
      I1 => \pwm_out[17]_INST_0_i_236_n_4\,
      I2 => \pwm_out[17]_INST_0_i_218_n_7\,
      I3 => phase(20),
      O => \pwm_out[17]_INST_0_i_199_n_0\
    );
\pwm_out[17]_INST_0_i_200\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[17]_INST_0_i_236_n_5\,
      I1 => phase(18),
      O => \pwm_out[17]_INST_0_i_200_n_0\
    );
\pwm_out[17]_INST_0_i_201\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[17]_INST_0_i_236_n_6\,
      I1 => phase(17),
      O => \pwm_out[17]_INST_0_i_201_n_0\
    );
\pwm_out[17]_INST_0_i_202\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[17]_INST_0_i_236_n_7\,
      I1 => phase(16),
      O => \pwm_out[17]_INST_0_i_202_n_0\
    );
\pwm_out[17]_INST_0_i_203\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[17]_INST_0_i_237_n_4\,
      I1 => phase(15),
      O => \pwm_out[17]_INST_0_i_203_n_0\
    );
\pwm_out[17]_INST_0_i_204\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(18),
      I1 => \pwm_out[17]_INST_0_i_236_n_5\,
      I2 => \pwm_out[17]_INST_0_i_236_n_4\,
      I3 => phase(19),
      O => \pwm_out[17]_INST_0_i_204_n_0\
    );
\pwm_out[17]_INST_0_i_205\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(17),
      I1 => \pwm_out[17]_INST_0_i_236_n_6\,
      I2 => \pwm_out[17]_INST_0_i_236_n_5\,
      I3 => phase(18),
      O => \pwm_out[17]_INST_0_i_205_n_0\
    );
\pwm_out[17]_INST_0_i_206\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(16),
      I1 => \pwm_out[17]_INST_0_i_236_n_7\,
      I2 => \pwm_out[17]_INST_0_i_236_n_6\,
      I3 => phase(17),
      O => \pwm_out[17]_INST_0_i_206_n_0\
    );
\pwm_out[17]_INST_0_i_207\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(15),
      I1 => \pwm_out[17]_INST_0_i_237_n_4\,
      I2 => \pwm_out[17]_INST_0_i_236_n_7\,
      I3 => phase(16),
      O => \pwm_out[17]_INST_0_i_207_n_0\
    );
\pwm_out[17]_INST_0_i_208\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[17]_INST_0_i_209_n_0\,
      CO(3 downto 2) => \NLW_pwm_out[17]_INST_0_i_208_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pwm_out[17]_INST_0_i_208_n_2\,
      CO(0) => \pwm_out[17]_INST_0_i_208_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => phase(25 downto 24),
      O(3) => \NLW_pwm_out[17]_INST_0_i_208_O_UNCONNECTED\(3),
      O(2) => \pwm_out[17]_INST_0_i_208_n_5\,
      O(1) => \pwm_out[17]_INST_0_i_208_n_6\,
      O(0) => \pwm_out[17]_INST_0_i_208_n_7\,
      S(3) => '0',
      S(2) => \pwm_out[17]_INST_0_i_238_n_0\,
      S(1) => \pwm_out[17]_INST_0_i_239_n_0\,
      S(0) => \pwm_out[17]_INST_0_i_240_n_0\
    );
\pwm_out[17]_INST_0_i_209\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[17]_INST_0_i_218_n_0\,
      CO(3) => \pwm_out[17]_INST_0_i_209_n_0\,
      CO(2) => \pwm_out[17]_INST_0_i_209_n_1\,
      CO(1) => \pwm_out[17]_INST_0_i_209_n_2\,
      CO(0) => \pwm_out[17]_INST_0_i_209_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(23 downto 20),
      O(3) => \pwm_out[17]_INST_0_i_209_n_4\,
      O(2) => \pwm_out[17]_INST_0_i_209_n_5\,
      O(1) => \pwm_out[17]_INST_0_i_209_n_6\,
      O(0) => \pwm_out[17]_INST_0_i_209_n_7\,
      S(3) => \pwm_out[17]_INST_0_i_241_n_0\,
      S(2) => \pwm_out[17]_INST_0_i_242_n_0\,
      S(1) => \pwm_out[17]_INST_0_i_243_n_0\,
      S(0) => \pwm_out[17]_INST_0_i_244_n_0\
    );
\pwm_out[17]_INST_0_i_218\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[17]_INST_0_i_236_n_0\,
      CO(3) => \pwm_out[17]_INST_0_i_218_n_0\,
      CO(2) => \pwm_out[17]_INST_0_i_218_n_1\,
      CO(1) => \pwm_out[17]_INST_0_i_218_n_2\,
      CO(0) => \pwm_out[17]_INST_0_i_218_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(19 downto 16),
      O(3) => \pwm_out[17]_INST_0_i_218_n_4\,
      O(2) => \pwm_out[17]_INST_0_i_218_n_5\,
      O(1) => \pwm_out[17]_INST_0_i_218_n_6\,
      O(0) => \pwm_out[17]_INST_0_i_218_n_7\,
      S(3) => \pwm_out[17]_INST_0_i_245_n_0\,
      S(2) => \pwm_out[17]_INST_0_i_246_n_0\,
      S(1) => \pwm_out[17]_INST_0_i_247_n_0\,
      S(0) => \pwm_out[17]_INST_0_i_248_n_0\
    );
\pwm_out[17]_INST_0_i_219\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[17]_INST_0_i_219_n_0\,
      CO(2) => \pwm_out[17]_INST_0_i_219_n_1\,
      CO(1) => \pwm_out[17]_INST_0_i_219_n_2\,
      CO(0) => \pwm_out[17]_INST_0_i_219_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[17]_INST_0_i_249_n_0\,
      DI(2) => \pwm_out[17]_INST_0_i_250_n_6\,
      DI(1 downto 0) => phase(5 downto 4),
      O(3) => \pwm_out[17]_INST_0_i_219_n_4\,
      O(2) => \pwm_out[17]_INST_0_i_219_n_5\,
      O(1) => \pwm_out[17]_INST_0_i_219_n_6\,
      O(0) => \NLW_pwm_out[17]_INST_0_i_219_O_UNCONNECTED\(0),
      S(3) => \pwm_out[17]_INST_0_i_251_n_0\,
      S(2) => \pwm_out[17]_INST_0_i_252_n_0\,
      S(1) => \pwm_out[17]_INST_0_i_253_n_0\,
      S(0) => \pwm_out[17]_INST_0_i_254_n_0\
    );
\pwm_out[17]_INST_0_i_220\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[17]_INST_0_i_237_n_5\,
      I1 => phase(14),
      O => \pwm_out[17]_INST_0_i_220_n_0\
    );
\pwm_out[17]_INST_0_i_221\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[17]_INST_0_i_237_n_6\,
      I1 => phase(13),
      O => \pwm_out[17]_INST_0_i_221_n_0\
    );
\pwm_out[17]_INST_0_i_222\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[17]_INST_0_i_237_n_7\,
      I1 => phase(12),
      O => \pwm_out[17]_INST_0_i_222_n_0\
    );
\pwm_out[17]_INST_0_i_223\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[17]_INST_0_i_255_n_4\,
      I1 => phase(11),
      O => \pwm_out[17]_INST_0_i_223_n_0\
    );
\pwm_out[17]_INST_0_i_224\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(14),
      I1 => \pwm_out[17]_INST_0_i_237_n_5\,
      I2 => \pwm_out[17]_INST_0_i_237_n_4\,
      I3 => phase(15),
      O => \pwm_out[17]_INST_0_i_224_n_0\
    );
\pwm_out[17]_INST_0_i_225\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(13),
      I1 => \pwm_out[17]_INST_0_i_237_n_6\,
      I2 => \pwm_out[17]_INST_0_i_237_n_5\,
      I3 => phase(14),
      O => \pwm_out[17]_INST_0_i_225_n_0\
    );
\pwm_out[17]_INST_0_i_226\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(12),
      I1 => \pwm_out[17]_INST_0_i_237_n_7\,
      I2 => \pwm_out[17]_INST_0_i_237_n_6\,
      I3 => phase(13),
      O => \pwm_out[17]_INST_0_i_226_n_0\
    );
\pwm_out[17]_INST_0_i_227\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(11),
      I1 => \pwm_out[17]_INST_0_i_255_n_4\,
      I2 => \pwm_out[17]_INST_0_i_237_n_7\,
      I3 => phase(12),
      O => \pwm_out[17]_INST_0_i_227_n_0\
    );
\pwm_out[17]_INST_0_i_228\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[17]_INST_0_i_255_n_5\,
      I1 => phase(10),
      O => \pwm_out[17]_INST_0_i_228_n_0\
    );
\pwm_out[17]_INST_0_i_229\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[17]_INST_0_i_255_n_6\,
      I1 => phase(9),
      O => \pwm_out[17]_INST_0_i_229_n_0\
    );
\pwm_out[17]_INST_0_i_230\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[17]_INST_0_i_255_n_7\,
      I1 => phase(8),
      O => \pwm_out[17]_INST_0_i_230_n_0\
    );
\pwm_out[17]_INST_0_i_231\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[17]_INST_0_i_250_n_4\,
      I1 => phase(7),
      O => \pwm_out[17]_INST_0_i_231_n_0\
    );
\pwm_out[17]_INST_0_i_232\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(10),
      I1 => \pwm_out[17]_INST_0_i_255_n_5\,
      I2 => \pwm_out[17]_INST_0_i_255_n_4\,
      I3 => phase(11),
      O => \pwm_out[17]_INST_0_i_232_n_0\
    );
\pwm_out[17]_INST_0_i_233\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(9),
      I1 => \pwm_out[17]_INST_0_i_255_n_6\,
      I2 => \pwm_out[17]_INST_0_i_255_n_5\,
      I3 => phase(10),
      O => \pwm_out[17]_INST_0_i_233_n_0\
    );
\pwm_out[17]_INST_0_i_234\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(8),
      I1 => \pwm_out[17]_INST_0_i_255_n_7\,
      I2 => \pwm_out[17]_INST_0_i_255_n_6\,
      I3 => phase(9),
      O => \pwm_out[17]_INST_0_i_234_n_0\
    );
\pwm_out[17]_INST_0_i_235\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(7),
      I1 => \pwm_out[17]_INST_0_i_250_n_4\,
      I2 => \pwm_out[17]_INST_0_i_255_n_7\,
      I3 => phase(8),
      O => \pwm_out[17]_INST_0_i_235_n_0\
    );
\pwm_out[17]_INST_0_i_236\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[17]_INST_0_i_237_n_0\,
      CO(3) => \pwm_out[17]_INST_0_i_236_n_0\,
      CO(2) => \pwm_out[17]_INST_0_i_236_n_1\,
      CO(1) => \pwm_out[17]_INST_0_i_236_n_2\,
      CO(0) => \pwm_out[17]_INST_0_i_236_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(15 downto 12),
      O(3) => \pwm_out[17]_INST_0_i_236_n_4\,
      O(2) => \pwm_out[17]_INST_0_i_236_n_5\,
      O(1) => \pwm_out[17]_INST_0_i_236_n_6\,
      O(0) => \pwm_out[17]_INST_0_i_236_n_7\,
      S(3) => \pwm_out[17]_INST_0_i_256_n_0\,
      S(2) => \pwm_out[17]_INST_0_i_257_n_0\,
      S(1) => \pwm_out[17]_INST_0_i_258_n_0\,
      S(0) => \pwm_out[17]_INST_0_i_259_n_0\
    );
\pwm_out[17]_INST_0_i_237\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[17]_INST_0_i_255_n_0\,
      CO(3) => \pwm_out[17]_INST_0_i_237_n_0\,
      CO(2) => \pwm_out[17]_INST_0_i_237_n_1\,
      CO(1) => \pwm_out[17]_INST_0_i_237_n_2\,
      CO(0) => \pwm_out[17]_INST_0_i_237_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(11 downto 8),
      O(3) => \pwm_out[17]_INST_0_i_237_n_4\,
      O(2) => \pwm_out[17]_INST_0_i_237_n_5\,
      O(1) => \pwm_out[17]_INST_0_i_237_n_6\,
      O(0) => \pwm_out[17]_INST_0_i_237_n_7\,
      S(3) => \pwm_out[17]_INST_0_i_260_n_0\,
      S(2) => \pwm_out[17]_INST_0_i_261_n_0\,
      S(1) => \pwm_out[17]_INST_0_i_262_n_0\,
      S(0) => \pwm_out[17]_INST_0_i_263_n_0\
    );
\pwm_out[17]_INST_0_i_238\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(26),
      O => \pwm_out[17]_INST_0_i_238_n_0\
    );
\pwm_out[17]_INST_0_i_239\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(25),
      O => \pwm_out[17]_INST_0_i_239_n_0\
    );
\pwm_out[17]_INST_0_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[17]_INST_0_i_40_n_0\,
      CO(3) => \pwm_out[17]_INST_0_i_24_n_0\,
      CO(2) => \pwm_out[17]_INST_0_i_24_n_1\,
      CO(1) => \pwm_out[17]_INST_0_i_24_n_2\,
      CO(0) => \pwm_out[17]_INST_0_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[17].pwm_inst/p_0_in\(27 downto 24),
      O(3 downto 0) => \gen_pwm[17].pwm_inst/effective_value0\(27 downto 24),
      S(3) => \pwm_out[17]_INST_0_i_71_n_0\,
      S(2) => \pwm_out[17]_INST_0_i_72_n_0\,
      S(1) => \pwm_out[17]_INST_0_i_73_n_0\,
      S(0) => \pwm_out[17]_INST_0_i_74_n_0\
    );
\pwm_out[17]_INST_0_i_240\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(24),
      O => \pwm_out[17]_INST_0_i_240_n_0\
    );
\pwm_out[17]_INST_0_i_241\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(23),
      O => \pwm_out[17]_INST_0_i_241_n_0\
    );
\pwm_out[17]_INST_0_i_242\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(22),
      O => \pwm_out[17]_INST_0_i_242_n_0\
    );
\pwm_out[17]_INST_0_i_243\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(21),
      O => \pwm_out[17]_INST_0_i_243_n_0\
    );
\pwm_out[17]_INST_0_i_244\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(20),
      O => \pwm_out[17]_INST_0_i_244_n_0\
    );
\pwm_out[17]_INST_0_i_245\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(19),
      O => \pwm_out[17]_INST_0_i_245_n_0\
    );
\pwm_out[17]_INST_0_i_246\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(18),
      O => \pwm_out[17]_INST_0_i_246_n_0\
    );
\pwm_out[17]_INST_0_i_247\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(17),
      O => \pwm_out[17]_INST_0_i_247_n_0\
    );
\pwm_out[17]_INST_0_i_248\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(16),
      O => \pwm_out[17]_INST_0_i_248_n_0\
    );
\pwm_out[17]_INST_0_i_249\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[17]_INST_0_i_250_n_5\,
      I1 => phase(6),
      O => \pwm_out[17]_INST_0_i_249_n_0\
    );
\pwm_out[17]_INST_0_i_250\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[17]_INST_0_i_250_n_0\,
      CO(2) => \pwm_out[17]_INST_0_i_250_n_1\,
      CO(1) => \pwm_out[17]_INST_0_i_250_n_2\,
      CO(0) => \pwm_out[17]_INST_0_i_250_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => phase(3 downto 1),
      DI(0) => '0',
      O(3) => \pwm_out[17]_INST_0_i_250_n_4\,
      O(2) => \pwm_out[17]_INST_0_i_250_n_5\,
      O(1) => \pwm_out[17]_INST_0_i_250_n_6\,
      O(0) => \NLW_pwm_out[17]_INST_0_i_250_O_UNCONNECTED\(0),
      S(3) => \pwm_out[17]_INST_0_i_264_n_0\,
      S(2) => \pwm_out[17]_INST_0_i_265_n_0\,
      S(1) => \pwm_out[17]_INST_0_i_266_n_0\,
      S(0) => phase(0)
    );
\pwm_out[17]_INST_0_i_251\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(6),
      I1 => \pwm_out[17]_INST_0_i_250_n_5\,
      I2 => \pwm_out[17]_INST_0_i_250_n_4\,
      I3 => phase(7),
      O => \pwm_out[17]_INST_0_i_251_n_0\
    );
\pwm_out[17]_INST_0_i_252\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \pwm_out[17]_INST_0_i_250_n_6\,
      I1 => \pwm_out[17]_INST_0_i_250_n_5\,
      I2 => phase(6),
      O => \pwm_out[17]_INST_0_i_252_n_0\
    );
\pwm_out[17]_INST_0_i_253\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwm_out[17]_INST_0_i_250_n_6\,
      I1 => phase(5),
      O => \pwm_out[17]_INST_0_i_253_n_0\
    );
\pwm_out[17]_INST_0_i_254\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(4),
      I1 => phase(0),
      O => \pwm_out[17]_INST_0_i_254_n_0\
    );
\pwm_out[17]_INST_0_i_255\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[17]_INST_0_i_250_n_0\,
      CO(3) => \pwm_out[17]_INST_0_i_255_n_0\,
      CO(2) => \pwm_out[17]_INST_0_i_255_n_1\,
      CO(1) => \pwm_out[17]_INST_0_i_255_n_2\,
      CO(0) => \pwm_out[17]_INST_0_i_255_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(7 downto 4),
      O(3) => \pwm_out[17]_INST_0_i_255_n_4\,
      O(2) => \pwm_out[17]_INST_0_i_255_n_5\,
      O(1) => \pwm_out[17]_INST_0_i_255_n_6\,
      O(0) => \pwm_out[17]_INST_0_i_255_n_7\,
      S(3) => \pwm_out[17]_INST_0_i_267_n_0\,
      S(2) => \pwm_out[17]_INST_0_i_268_n_0\,
      S(1) => \pwm_out[17]_INST_0_i_269_n_0\,
      S(0) => \pwm_out[17]_INST_0_i_270_n_0\
    );
\pwm_out[17]_INST_0_i_256\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(15),
      O => \pwm_out[17]_INST_0_i_256_n_0\
    );
\pwm_out[17]_INST_0_i_257\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(14),
      O => \pwm_out[17]_INST_0_i_257_n_0\
    );
\pwm_out[17]_INST_0_i_258\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(13),
      O => \pwm_out[17]_INST_0_i_258_n_0\
    );
\pwm_out[17]_INST_0_i_259\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(12),
      O => \pwm_out[17]_INST_0_i_259_n_0\
    );
\pwm_out[17]_INST_0_i_260\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(11),
      O => \pwm_out[17]_INST_0_i_260_n_0\
    );
\pwm_out[17]_INST_0_i_261\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(10),
      O => \pwm_out[17]_INST_0_i_261_n_0\
    );
\pwm_out[17]_INST_0_i_262\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(9),
      O => \pwm_out[17]_INST_0_i_262_n_0\
    );
\pwm_out[17]_INST_0_i_263\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(8),
      O => \pwm_out[17]_INST_0_i_263_n_0\
    );
\pwm_out[17]_INST_0_i_264\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(3),
      O => \pwm_out[17]_INST_0_i_264_n_0\
    );
\pwm_out[17]_INST_0_i_265\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(2),
      O => \pwm_out[17]_INST_0_i_265_n_0\
    );
\pwm_out[17]_INST_0_i_266\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(1),
      O => \pwm_out[17]_INST_0_i_266_n_0\
    );
\pwm_out[17]_INST_0_i_267\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(7),
      O => \pwm_out[17]_INST_0_i_267_n_0\
    );
\pwm_out[17]_INST_0_i_268\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(6),
      O => \pwm_out[17]_INST_0_i_268_n_0\
    );
\pwm_out[17]_INST_0_i_269\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(5),
      O => \pwm_out[17]_INST_0_i_269_n_0\
    );
\pwm_out[17]_INST_0_i_270\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(4),
      O => \pwm_out[17]_INST_0_i_270_n_0\
    );
\pwm_out[17]_INST_0_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[17]_INST_0_i_44_n_0\,
      CO(3) => \pwm_out[17]_INST_0_i_40_n_0\,
      CO(2) => \pwm_out[17]_INST_0_i_40_n_1\,
      CO(1) => \pwm_out[17]_INST_0_i_40_n_2\,
      CO(0) => \pwm_out[17]_INST_0_i_40_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[17].pwm_inst/p_0_in\(23 downto 20),
      O(3 downto 0) => \gen_pwm[17].pwm_inst/effective_value0\(23 downto 20),
      S(3) => \pwm_out[17]_INST_0_i_99_n_0\,
      S(2) => \pwm_out[17]_INST_0_i_100_n_0\,
      S(1) => \pwm_out[17]_INST_0_i_101_n_0\,
      S(0) => \pwm_out[17]_INST_0_i_102_n_0\
    );
\pwm_out[17]_INST_0_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[17]_INST_0_i_84_n_0\,
      CO(3) => \pwm_out[17]_INST_0_i_44_n_0\,
      CO(2) => \pwm_out[17]_INST_0_i_44_n_1\,
      CO(1) => \pwm_out[17]_INST_0_i_44_n_2\,
      CO(0) => \pwm_out[17]_INST_0_i_44_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[17].pwm_inst/p_0_in\(19 downto 16),
      O(3 downto 0) => \gen_pwm[17].pwm_inst/effective_value0\(19 downto 16),
      S(3) => \pwm_out[17]_INST_0_i_107_n_0\,
      S(2) => \pwm_out[17]_INST_0_i_108_n_0\,
      S(1) => \pwm_out[17]_INST_0_i_109_n_0\,
      S(0) => \pwm_out[17]_INST_0_i_110_n_0\
    );
\pwm_out[17]_INST_0_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(31),
      O => \pwm_out[17]_INST_0_i_54_n_0\
    );
\pwm_out[17]_INST_0_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[17].pwm_inst/p_0_in\(30),
      I1 => period(30),
      O => \pwm_out[17]_INST_0_i_55_n_0\
    );
\pwm_out[17]_INST_0_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[17].pwm_inst/p_0_in\(29),
      I1 => period(29),
      O => \pwm_out[17]_INST_0_i_56_n_0\
    );
\pwm_out[17]_INST_0_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[17].pwm_inst/p_0_in\(28),
      I1 => period(28),
      O => \pwm_out[17]_INST_0_i_57_n_0\
    );
\pwm_out[17]_INST_0_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \gen_pwm[17].pwm_inst/p_0_in\(30),
      I1 => period(30),
      I2 => period(31),
      O => \pwm_out[17]_INST_0_i_59_n_0\
    );
\pwm_out[17]_INST_0_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \gen_pwm[17].pwm_inst/p_0_in\(28),
      I1 => period(28),
      I2 => period(29),
      I3 => \gen_pwm[17].pwm_inst/p_0_in\(29),
      O => \pwm_out[17]_INST_0_i_60_n_0\
    );
\pwm_out[17]_INST_0_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \gen_pwm[17].pwm_inst/p_0_in\(30),
      I1 => period(30),
      I2 => period(31),
      O => \pwm_out[17]_INST_0_i_63_n_0\
    );
\pwm_out[17]_INST_0_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gen_pwm[17].pwm_inst/p_0_in\(28),
      I1 => period(28),
      I2 => \gen_pwm[17].pwm_inst/p_0_in\(29),
      I3 => period(29),
      O => \pwm_out[17]_INST_0_i_64_n_0\
    );
\pwm_out[17]_INST_0_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[17].pwm_inst/p_0_in\(27),
      I1 => period(27),
      O => \pwm_out[17]_INST_0_i_71_n_0\
    );
\pwm_out[17]_INST_0_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[17].pwm_inst/p_0_in\(26),
      I1 => period(26),
      O => \pwm_out[17]_INST_0_i_72_n_0\
    );
\pwm_out[17]_INST_0_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[17].pwm_inst/p_0_in\(25),
      I1 => period(25),
      O => \pwm_out[17]_INST_0_i_73_n_0\
    );
\pwm_out[17]_INST_0_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[17].pwm_inst/p_0_in\(24),
      I1 => period(24),
      O => \pwm_out[17]_INST_0_i_74_n_0\
    );
\pwm_out[17]_INST_0_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[17]_INST_0_i_88_n_0\,
      CO(3) => \pwm_out[17]_INST_0_i_84_n_0\,
      CO(2) => \pwm_out[17]_INST_0_i_84_n_1\,
      CO(1) => \pwm_out[17]_INST_0_i_84_n_2\,
      CO(0) => \pwm_out[17]_INST_0_i_84_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[17].pwm_inst/p_0_in\(15 downto 12),
      O(3 downto 0) => \gen_pwm[17].pwm_inst/effective_value0\(15 downto 12),
      S(3) => \pwm_out[17]_INST_0_i_138_n_0\,
      S(2) => \pwm_out[17]_INST_0_i_139_n_0\,
      S(1) => \pwm_out[17]_INST_0_i_140_n_0\,
      S(0) => \pwm_out[17]_INST_0_i_141_n_0\
    );
\pwm_out[17]_INST_0_i_88\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[17]_INST_0_i_123_n_0\,
      CO(3) => \pwm_out[17]_INST_0_i_88_n_0\,
      CO(2) => \pwm_out[17]_INST_0_i_88_n_1\,
      CO(1) => \pwm_out[17]_INST_0_i_88_n_2\,
      CO(0) => \pwm_out[17]_INST_0_i_88_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[17].pwm_inst/p_0_in\(11 downto 8),
      O(3 downto 0) => \gen_pwm[17].pwm_inst/effective_value0\(11 downto 8),
      S(3) => \pwm_out[17]_INST_0_i_146_n_0\,
      S(2) => \pwm_out[17]_INST_0_i_147_n_0\,
      S(1) => \pwm_out[17]_INST_0_i_148_n_0\,
      S(0) => \pwm_out[17]_INST_0_i_149_n_0\
    );
\pwm_out[17]_INST_0_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[17].pwm_inst/p_0_in\(23),
      I1 => period(23),
      O => \pwm_out[17]_INST_0_i_99_n_0\
    );
\pwm_out[18]_INST_0_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[18].pwm_inst/p_0_in\(22),
      I1 => period(22),
      O => \pwm_out[18]_INST_0_i_100_n_0\
    );
\pwm_out[18]_INST_0_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[18].pwm_inst/p_0_in\(21),
      I1 => period(21),
      O => \pwm_out[18]_INST_0_i_101_n_0\
    );
\pwm_out[18]_INST_0_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[18].pwm_inst/p_0_in\(20),
      I1 => period(20),
      O => \pwm_out[18]_INST_0_i_102_n_0\
    );
\pwm_out[18]_INST_0_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[18].pwm_inst/p_0_in\(19),
      I1 => period(19),
      O => \pwm_out[18]_INST_0_i_107_n_0\
    );
\pwm_out[18]_INST_0_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[18].pwm_inst/p_0_in\(18),
      I1 => period(18),
      O => \pwm_out[18]_INST_0_i_108_n_0\
    );
\pwm_out[18]_INST_0_i_109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[18].pwm_inst/p_0_in\(17),
      I1 => period(17),
      O => \pwm_out[18]_INST_0_i_109_n_0\
    );
\pwm_out[18]_INST_0_i_110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[18].pwm_inst/p_0_in\(16),
      I1 => period(16),
      O => \pwm_out[18]_INST_0_i_110_n_0\
    );
\pwm_out[18]_INST_0_i_115\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[18]_INST_0_i_125_n_0\,
      CO(3 downto 2) => \NLW_pwm_out[18]_INST_0_i_115_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pwm_out[18]_INST_0_i_115_n_2\,
      CO(0) => \pwm_out[18]_INST_0_i_115_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \pwm_out[18]_INST_0_i_156_n_0\,
      DI(0) => \pwm_out[18]_INST_0_i_157_n_0\,
      O(3) => \NLW_pwm_out[18]_INST_0_i_115_O_UNCONNECTED\(3),
      O(2 downto 0) => compute_phase(30 downto 28),
      S(3) => '0',
      S(2) => \pwm_out[18]_INST_0_i_158_n_0\,
      S(1) => \pwm_out[18]_INST_0_i_159_n_0\,
      S(0) => \pwm_out[18]_INST_0_i_160_n_0\
    );
\pwm_out[18]_INST_0_i_125\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[18]_INST_0_i_126_n_0\,
      CO(3) => \pwm_out[18]_INST_0_i_125_n_0\,
      CO(2) => \pwm_out[18]_INST_0_i_125_n_1\,
      CO(1) => \pwm_out[18]_INST_0_i_125_n_2\,
      CO(0) => \pwm_out[18]_INST_0_i_125_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[18]_INST_0_i_170_n_0\,
      DI(2) => \pwm_out[18]_INST_0_i_171_n_0\,
      DI(1) => \pwm_out[18]_INST_0_i_172_n_0\,
      DI(0) => \pwm_out[18]_INST_0_i_173_n_0\,
      O(3 downto 0) => compute_phase(27 downto 24),
      S(3) => \pwm_out[18]_INST_0_i_174_n_0\,
      S(2) => \pwm_out[18]_INST_0_i_175_n_0\,
      S(1) => \pwm_out[18]_INST_0_i_176_n_0\,
      S(0) => \pwm_out[18]_INST_0_i_177_n_0\
    );
\pwm_out[18]_INST_0_i_126\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[18]_INST_0_i_154_n_0\,
      CO(3) => \pwm_out[18]_INST_0_i_126_n_0\,
      CO(2) => \pwm_out[18]_INST_0_i_126_n_1\,
      CO(1) => \pwm_out[18]_INST_0_i_126_n_2\,
      CO(0) => \pwm_out[18]_INST_0_i_126_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[18]_INST_0_i_178_n_0\,
      DI(2) => \pwm_out[18]_INST_0_i_179_n_0\,
      DI(1) => \pwm_out[18]_INST_0_i_180_n_0\,
      DI(0) => \pwm_out[18]_INST_0_i_181_n_0\,
      O(3 downto 0) => compute_phase(23 downto 20),
      S(3) => \pwm_out[18]_INST_0_i_182_n_0\,
      S(2) => \pwm_out[18]_INST_0_i_183_n_0\,
      S(1) => \pwm_out[18]_INST_0_i_184_n_0\,
      S(0) => \pwm_out[18]_INST_0_i_185_n_0\
    );
\pwm_out[18]_INST_0_i_138\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[18].pwm_inst/p_0_in\(15),
      I1 => period(15),
      O => \pwm_out[18]_INST_0_i_138_n_0\
    );
\pwm_out[18]_INST_0_i_139\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[18].pwm_inst/p_0_in\(14),
      I1 => period(14),
      O => \pwm_out[18]_INST_0_i_139_n_0\
    );
\pwm_out[18]_INST_0_i_140\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[18].pwm_inst/p_0_in\(13),
      I1 => period(13),
      O => \pwm_out[18]_INST_0_i_140_n_0\
    );
\pwm_out[18]_INST_0_i_141\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[18].pwm_inst/p_0_in\(12),
      I1 => period(12),
      O => \pwm_out[18]_INST_0_i_141_n_0\
    );
\pwm_out[18]_INST_0_i_146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[18].pwm_inst/p_0_in\(11),
      I1 => period(11),
      O => \pwm_out[18]_INST_0_i_146_n_0\
    );
\pwm_out[18]_INST_0_i_147\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[18].pwm_inst/p_0_in\(10),
      I1 => period(10),
      O => \pwm_out[18]_INST_0_i_147_n_0\
    );
\pwm_out[18]_INST_0_i_148\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[18].pwm_inst/p_0_in\(9),
      I1 => period(9),
      O => \pwm_out[18]_INST_0_i_148_n_0\
    );
\pwm_out[18]_INST_0_i_149\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[18].pwm_inst/p_0_in\(8),
      I1 => period(8),
      O => \pwm_out[18]_INST_0_i_149_n_0\
    );
\pwm_out[18]_INST_0_i_154\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[18]_INST_0_i_155_n_0\,
      CO(3) => \pwm_out[18]_INST_0_i_154_n_0\,
      CO(2) => \pwm_out[18]_INST_0_i_154_n_1\,
      CO(1) => \pwm_out[18]_INST_0_i_154_n_2\,
      CO(0) => \pwm_out[18]_INST_0_i_154_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[18]_INST_0_i_201_n_0\,
      DI(2) => \pwm_out[18]_INST_0_i_202_n_0\,
      DI(1) => \pwm_out[18]_INST_0_i_203_n_0\,
      DI(0) => \pwm_out[18]_INST_0_i_204_n_0\,
      O(3 downto 0) => compute_phase(19 downto 16),
      S(3) => \pwm_out[18]_INST_0_i_205_n_0\,
      S(2) => \pwm_out[18]_INST_0_i_206_n_0\,
      S(1) => \pwm_out[18]_INST_0_i_207_n_0\,
      S(0) => \pwm_out[18]_INST_0_i_208_n_0\
    );
\pwm_out[18]_INST_0_i_155\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[18]_INST_0_i_199_n_0\,
      CO(3) => \pwm_out[18]_INST_0_i_155_n_0\,
      CO(2) => \pwm_out[18]_INST_0_i_155_n_1\,
      CO(1) => \pwm_out[18]_INST_0_i_155_n_2\,
      CO(0) => \pwm_out[18]_INST_0_i_155_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[18]_INST_0_i_209_n_0\,
      DI(2) => \pwm_out[18]_INST_0_i_210_n_0\,
      DI(1) => \pwm_out[18]_INST_0_i_211_n_0\,
      DI(0) => \pwm_out[18]_INST_0_i_212_n_0\,
      O(3 downto 0) => compute_phase(15 downto 12),
      S(3) => \pwm_out[18]_INST_0_i_213_n_0\,
      S(2) => \pwm_out[18]_INST_0_i_214_n_0\,
      S(1) => \pwm_out[18]_INST_0_i_215_n_0\,
      S(0) => \pwm_out[18]_INST_0_i_216_n_0\
    );
\pwm_out[18]_INST_0_i_156\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[18]_INST_0_i_217_n_7\,
      I1 => phase(27),
      O => \pwm_out[18]_INST_0_i_156_n_0\
    );
\pwm_out[18]_INST_0_i_157\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[18]_INST_0_i_218_n_4\,
      I1 => phase(26),
      O => \pwm_out[18]_INST_0_i_157_n_0\
    );
\pwm_out[18]_INST_0_i_158\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(28),
      I1 => \pwm_out[18]_INST_0_i_217_n_6\,
      I2 => \pwm_out[18]_INST_0_i_217_n_5\,
      I3 => phase(29),
      O => \pwm_out[18]_INST_0_i_158_n_0\
    );
\pwm_out[18]_INST_0_i_159\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(27),
      I1 => \pwm_out[18]_INST_0_i_217_n_7\,
      I2 => \pwm_out[18]_INST_0_i_217_n_6\,
      I3 => phase(28),
      O => \pwm_out[18]_INST_0_i_159_n_0\
    );
\pwm_out[18]_INST_0_i_160\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(26),
      I1 => \pwm_out[18]_INST_0_i_218_n_4\,
      I2 => \pwm_out[18]_INST_0_i_217_n_7\,
      I3 => phase(27),
      O => \pwm_out[18]_INST_0_i_160_n_0\
    );
\pwm_out[18]_INST_0_i_170\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[18]_INST_0_i_218_n_5\,
      I1 => phase(25),
      O => \pwm_out[18]_INST_0_i_170_n_0\
    );
\pwm_out[18]_INST_0_i_171\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[18]_INST_0_i_218_n_6\,
      I1 => phase(24),
      O => \pwm_out[18]_INST_0_i_171_n_0\
    );
\pwm_out[18]_INST_0_i_172\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[18]_INST_0_i_218_n_7\,
      I1 => phase(23),
      O => \pwm_out[18]_INST_0_i_172_n_0\
    );
\pwm_out[18]_INST_0_i_173\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[18]_INST_0_i_227_n_4\,
      I1 => phase(22),
      O => \pwm_out[18]_INST_0_i_173_n_0\
    );
\pwm_out[18]_INST_0_i_174\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(25),
      I1 => \pwm_out[18]_INST_0_i_218_n_5\,
      I2 => \pwm_out[18]_INST_0_i_218_n_4\,
      I3 => phase(26),
      O => \pwm_out[18]_INST_0_i_174_n_0\
    );
\pwm_out[18]_INST_0_i_175\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(24),
      I1 => \pwm_out[18]_INST_0_i_218_n_6\,
      I2 => \pwm_out[18]_INST_0_i_218_n_5\,
      I3 => phase(25),
      O => \pwm_out[18]_INST_0_i_175_n_0\
    );
\pwm_out[18]_INST_0_i_176\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(23),
      I1 => \pwm_out[18]_INST_0_i_218_n_7\,
      I2 => \pwm_out[18]_INST_0_i_218_n_6\,
      I3 => phase(24),
      O => \pwm_out[18]_INST_0_i_176_n_0\
    );
\pwm_out[18]_INST_0_i_177\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(22),
      I1 => \pwm_out[18]_INST_0_i_227_n_4\,
      I2 => \pwm_out[18]_INST_0_i_218_n_7\,
      I3 => phase(23),
      O => \pwm_out[18]_INST_0_i_177_n_0\
    );
\pwm_out[18]_INST_0_i_178\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[18]_INST_0_i_227_n_5\,
      I1 => phase(21),
      O => \pwm_out[18]_INST_0_i_178_n_0\
    );
\pwm_out[18]_INST_0_i_179\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[18]_INST_0_i_227_n_6\,
      I1 => phase(20),
      O => \pwm_out[18]_INST_0_i_179_n_0\
    );
\pwm_out[18]_INST_0_i_180\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[18]_INST_0_i_227_n_7\,
      I1 => phase(19),
      O => \pwm_out[18]_INST_0_i_180_n_0\
    );
\pwm_out[18]_INST_0_i_181\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[18]_INST_0_i_228_n_4\,
      I1 => phase(18),
      O => \pwm_out[18]_INST_0_i_181_n_0\
    );
\pwm_out[18]_INST_0_i_182\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(21),
      I1 => \pwm_out[18]_INST_0_i_227_n_5\,
      I2 => \pwm_out[18]_INST_0_i_227_n_4\,
      I3 => phase(22),
      O => \pwm_out[18]_INST_0_i_182_n_0\
    );
\pwm_out[18]_INST_0_i_183\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(20),
      I1 => \pwm_out[18]_INST_0_i_227_n_6\,
      I2 => \pwm_out[18]_INST_0_i_227_n_5\,
      I3 => phase(21),
      O => \pwm_out[18]_INST_0_i_183_n_0\
    );
\pwm_out[18]_INST_0_i_184\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(19),
      I1 => \pwm_out[18]_INST_0_i_227_n_7\,
      I2 => \pwm_out[18]_INST_0_i_227_n_6\,
      I3 => phase(20),
      O => \pwm_out[18]_INST_0_i_184_n_0\
    );
\pwm_out[18]_INST_0_i_185\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(18),
      I1 => \pwm_out[18]_INST_0_i_228_n_4\,
      I2 => \pwm_out[18]_INST_0_i_227_n_7\,
      I3 => phase(19),
      O => \pwm_out[18]_INST_0_i_185_n_0\
    );
\pwm_out[18]_INST_0_i_186\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[18].pwm_inst/p_0_in\(7),
      I1 => period(7),
      O => \pwm_out[18]_INST_0_i_186_n_0\
    );
\pwm_out[18]_INST_0_i_187\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[18].pwm_inst/p_0_in\(6),
      I1 => period(6),
      O => \pwm_out[18]_INST_0_i_187_n_0\
    );
\pwm_out[18]_INST_0_i_188\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[18].pwm_inst/p_0_in\(5),
      I1 => period(5),
      O => \pwm_out[18]_INST_0_i_188_n_0\
    );
\pwm_out[18]_INST_0_i_189\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[18].pwm_inst/p_0_in\(4),
      I1 => period(4),
      O => \pwm_out[18]_INST_0_i_189_n_0\
    );
\pwm_out[18]_INST_0_i_195\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[18].pwm_inst/p_0_in\(3),
      I1 => period(3),
      O => \pwm_out[18]_INST_0_i_195_n_0\
    );
\pwm_out[18]_INST_0_i_196\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[18].pwm_inst/p_0_in\(2),
      I1 => period(2),
      O => \pwm_out[18]_INST_0_i_196_n_0\
    );
\pwm_out[18]_INST_0_i_199\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[18]_INST_0_i_200_n_0\,
      CO(3) => \pwm_out[18]_INST_0_i_199_n_0\,
      CO(2) => \pwm_out[18]_INST_0_i_199_n_1\,
      CO(1) => \pwm_out[18]_INST_0_i_199_n_2\,
      CO(0) => \pwm_out[18]_INST_0_i_199_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[18]_INST_0_i_230_n_0\,
      DI(2) => \pwm_out[18]_INST_0_i_231_n_0\,
      DI(1) => \pwm_out[18]_INST_0_i_232_n_0\,
      DI(0) => \pwm_out[18]_INST_0_i_233_n_0\,
      O(3 downto 0) => compute_phase(11 downto 8),
      S(3) => \pwm_out[18]_INST_0_i_234_n_0\,
      S(2) => \pwm_out[18]_INST_0_i_235_n_0\,
      S(1) => \pwm_out[18]_INST_0_i_236_n_0\,
      S(0) => \pwm_out[18]_INST_0_i_237_n_0\
    );
\pwm_out[18]_INST_0_i_200\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[18]_INST_0_i_200_n_0\,
      CO(2) => \pwm_out[18]_INST_0_i_200_n_1\,
      CO(1) => \pwm_out[18]_INST_0_i_200_n_2\,
      CO(0) => \pwm_out[18]_INST_0_i_200_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_out[18]_INST_0_i_238_n_0\,
      DI(2) => \pwm_out[18]_INST_0_i_239_n_6\,
      DI(1 downto 0) => phase(4 downto 3),
      O(3 downto 1) => compute_phase(7 downto 5),
      O(0) => \NLW_pwm_out[18]_INST_0_i_200_O_UNCONNECTED\(0),
      S(3) => \pwm_out[18]_INST_0_i_240_n_0\,
      S(2) => \pwm_out[18]_INST_0_i_241_n_0\,
      S(1) => \pwm_out[18]_INST_0_i_242_n_0\,
      S(0) => compute_phase(4)
    );
\pwm_out[18]_INST_0_i_201\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[18]_INST_0_i_228_n_5\,
      I1 => phase(17),
      O => \pwm_out[18]_INST_0_i_201_n_0\
    );
\pwm_out[18]_INST_0_i_202\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[18]_INST_0_i_228_n_6\,
      I1 => phase(16),
      O => \pwm_out[18]_INST_0_i_202_n_0\
    );
\pwm_out[18]_INST_0_i_203\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[18]_INST_0_i_228_n_7\,
      I1 => phase(15),
      O => \pwm_out[18]_INST_0_i_203_n_0\
    );
\pwm_out[18]_INST_0_i_204\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[18]_INST_0_i_244_n_4\,
      I1 => phase(14),
      O => \pwm_out[18]_INST_0_i_204_n_0\
    );
\pwm_out[18]_INST_0_i_205\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(17),
      I1 => \pwm_out[18]_INST_0_i_228_n_5\,
      I2 => \pwm_out[18]_INST_0_i_228_n_4\,
      I3 => phase(18),
      O => \pwm_out[18]_INST_0_i_205_n_0\
    );
\pwm_out[18]_INST_0_i_206\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(16),
      I1 => \pwm_out[18]_INST_0_i_228_n_6\,
      I2 => \pwm_out[18]_INST_0_i_228_n_5\,
      I3 => phase(17),
      O => \pwm_out[18]_INST_0_i_206_n_0\
    );
\pwm_out[18]_INST_0_i_207\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(15),
      I1 => \pwm_out[18]_INST_0_i_228_n_7\,
      I2 => \pwm_out[18]_INST_0_i_228_n_6\,
      I3 => phase(16),
      O => \pwm_out[18]_INST_0_i_207_n_0\
    );
\pwm_out[18]_INST_0_i_208\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(14),
      I1 => \pwm_out[18]_INST_0_i_244_n_4\,
      I2 => \pwm_out[18]_INST_0_i_228_n_7\,
      I3 => phase(15),
      O => \pwm_out[18]_INST_0_i_208_n_0\
    );
\pwm_out[18]_INST_0_i_209\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[18]_INST_0_i_244_n_5\,
      I1 => phase(13),
      O => \pwm_out[18]_INST_0_i_209_n_0\
    );
\pwm_out[18]_INST_0_i_210\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[18]_INST_0_i_244_n_6\,
      I1 => phase(12),
      O => \pwm_out[18]_INST_0_i_210_n_0\
    );
\pwm_out[18]_INST_0_i_211\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[18]_INST_0_i_244_n_7\,
      I1 => phase(11),
      O => \pwm_out[18]_INST_0_i_211_n_0\
    );
\pwm_out[18]_INST_0_i_212\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[18]_INST_0_i_245_n_4\,
      I1 => phase(10),
      O => \pwm_out[18]_INST_0_i_212_n_0\
    );
\pwm_out[18]_INST_0_i_213\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(13),
      I1 => \pwm_out[18]_INST_0_i_244_n_5\,
      I2 => \pwm_out[18]_INST_0_i_244_n_4\,
      I3 => phase(14),
      O => \pwm_out[18]_INST_0_i_213_n_0\
    );
\pwm_out[18]_INST_0_i_214\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(12),
      I1 => \pwm_out[18]_INST_0_i_244_n_6\,
      I2 => \pwm_out[18]_INST_0_i_244_n_5\,
      I3 => phase(13),
      O => \pwm_out[18]_INST_0_i_214_n_0\
    );
\pwm_out[18]_INST_0_i_215\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(11),
      I1 => \pwm_out[18]_INST_0_i_244_n_7\,
      I2 => \pwm_out[18]_INST_0_i_244_n_6\,
      I3 => phase(12),
      O => \pwm_out[18]_INST_0_i_215_n_0\
    );
\pwm_out[18]_INST_0_i_216\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(10),
      I1 => \pwm_out[18]_INST_0_i_245_n_4\,
      I2 => \pwm_out[18]_INST_0_i_244_n_7\,
      I3 => phase(11),
      O => \pwm_out[18]_INST_0_i_216_n_0\
    );
\pwm_out[18]_INST_0_i_217\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[18]_INST_0_i_218_n_0\,
      CO(3 downto 2) => \NLW_pwm_out[18]_INST_0_i_217_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pwm_out[18]_INST_0_i_217_n_2\,
      CO(0) => \pwm_out[18]_INST_0_i_217_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => phase(25 downto 24),
      O(3) => \NLW_pwm_out[18]_INST_0_i_217_O_UNCONNECTED\(3),
      O(2) => \pwm_out[18]_INST_0_i_217_n_5\,
      O(1) => \pwm_out[18]_INST_0_i_217_n_6\,
      O(0) => \pwm_out[18]_INST_0_i_217_n_7\,
      S(3) => '0',
      S(2) => \pwm_out[18]_INST_0_i_246_n_0\,
      S(1) => \pwm_out[18]_INST_0_i_247_n_0\,
      S(0) => \pwm_out[18]_INST_0_i_248_n_0\
    );
\pwm_out[18]_INST_0_i_218\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[18]_INST_0_i_227_n_0\,
      CO(3) => \pwm_out[18]_INST_0_i_218_n_0\,
      CO(2) => \pwm_out[18]_INST_0_i_218_n_1\,
      CO(1) => \pwm_out[18]_INST_0_i_218_n_2\,
      CO(0) => \pwm_out[18]_INST_0_i_218_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(23 downto 20),
      O(3) => \pwm_out[18]_INST_0_i_218_n_4\,
      O(2) => \pwm_out[18]_INST_0_i_218_n_5\,
      O(1) => \pwm_out[18]_INST_0_i_218_n_6\,
      O(0) => \pwm_out[18]_INST_0_i_218_n_7\,
      S(3) => \pwm_out[18]_INST_0_i_249_n_0\,
      S(2) => \pwm_out[18]_INST_0_i_250_n_0\,
      S(1) => \pwm_out[18]_INST_0_i_251_n_0\,
      S(0) => \pwm_out[18]_INST_0_i_252_n_0\
    );
\pwm_out[18]_INST_0_i_227\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[18]_INST_0_i_228_n_0\,
      CO(3) => \pwm_out[18]_INST_0_i_227_n_0\,
      CO(2) => \pwm_out[18]_INST_0_i_227_n_1\,
      CO(1) => \pwm_out[18]_INST_0_i_227_n_2\,
      CO(0) => \pwm_out[18]_INST_0_i_227_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(19 downto 16),
      O(3) => \pwm_out[18]_INST_0_i_227_n_4\,
      O(2) => \pwm_out[18]_INST_0_i_227_n_5\,
      O(1) => \pwm_out[18]_INST_0_i_227_n_6\,
      O(0) => \pwm_out[18]_INST_0_i_227_n_7\,
      S(3) => \pwm_out[18]_INST_0_i_253_n_0\,
      S(2) => \pwm_out[18]_INST_0_i_254_n_0\,
      S(1) => \pwm_out[18]_INST_0_i_255_n_0\,
      S(0) => \pwm_out[18]_INST_0_i_256_n_0\
    );
\pwm_out[18]_INST_0_i_228\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[18]_INST_0_i_244_n_0\,
      CO(3) => \pwm_out[18]_INST_0_i_228_n_0\,
      CO(2) => \pwm_out[18]_INST_0_i_228_n_1\,
      CO(1) => \pwm_out[18]_INST_0_i_228_n_2\,
      CO(0) => \pwm_out[18]_INST_0_i_228_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(15 downto 12),
      O(3) => \pwm_out[18]_INST_0_i_228_n_4\,
      O(2) => \pwm_out[18]_INST_0_i_228_n_5\,
      O(1) => \pwm_out[18]_INST_0_i_228_n_6\,
      O(0) => \pwm_out[18]_INST_0_i_228_n_7\,
      S(3) => \pwm_out[18]_INST_0_i_257_n_0\,
      S(2) => \pwm_out[18]_INST_0_i_258_n_0\,
      S(1) => \pwm_out[18]_INST_0_i_259_n_0\,
      S(0) => \pwm_out[18]_INST_0_i_260_n_0\
    );
\pwm_out[18]_INST_0_i_229\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[18]_INST_0_i_229_n_0\,
      CO(2) => \pwm_out[18]_INST_0_i_229_n_1\,
      CO(1) => \pwm_out[18]_INST_0_i_229_n_2\,
      CO(0) => \pwm_out[18]_INST_0_i_229_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => phase(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3) => \pwm_out[18]_INST_0_i_229_n_4\,
      O(2) => \pwm_out[18]_INST_0_i_229_n_5\,
      O(1) => \pwm_out[18]_INST_0_i_229_n_6\,
      O(0) => \pwm_out[18]_INST_0_i_229_n_7\,
      S(3) => \pwm_out[18]_INST_0_i_261_n_0\,
      S(2) => \pwm_out[18]_INST_0_i_262_n_0\,
      S(1) => \pwm_out[18]_INST_0_i_263_n_0\,
      S(0) => phase(0)
    );
\pwm_out[18]_INST_0_i_230\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[18]_INST_0_i_245_n_5\,
      I1 => phase(9),
      O => \pwm_out[18]_INST_0_i_230_n_0\
    );
\pwm_out[18]_INST_0_i_231\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[18]_INST_0_i_245_n_6\,
      I1 => phase(8),
      O => \pwm_out[18]_INST_0_i_231_n_0\
    );
\pwm_out[18]_INST_0_i_232\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[18]_INST_0_i_245_n_7\,
      I1 => phase(7),
      O => \pwm_out[18]_INST_0_i_232_n_0\
    );
\pwm_out[18]_INST_0_i_233\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[18]_INST_0_i_239_n_4\,
      I1 => phase(6),
      O => \pwm_out[18]_INST_0_i_233_n_0\
    );
\pwm_out[18]_INST_0_i_234\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(9),
      I1 => \pwm_out[18]_INST_0_i_245_n_5\,
      I2 => \pwm_out[18]_INST_0_i_245_n_4\,
      I3 => phase(10),
      O => \pwm_out[18]_INST_0_i_234_n_0\
    );
\pwm_out[18]_INST_0_i_235\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(8),
      I1 => \pwm_out[18]_INST_0_i_245_n_6\,
      I2 => \pwm_out[18]_INST_0_i_245_n_5\,
      I3 => phase(9),
      O => \pwm_out[18]_INST_0_i_235_n_0\
    );
\pwm_out[18]_INST_0_i_236\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(7),
      I1 => \pwm_out[18]_INST_0_i_245_n_7\,
      I2 => \pwm_out[18]_INST_0_i_245_n_6\,
      I3 => phase(8),
      O => \pwm_out[18]_INST_0_i_236_n_0\
    );
\pwm_out[18]_INST_0_i_237\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(6),
      I1 => \pwm_out[18]_INST_0_i_239_n_4\,
      I2 => \pwm_out[18]_INST_0_i_245_n_7\,
      I3 => phase(7),
      O => \pwm_out[18]_INST_0_i_237_n_0\
    );
\pwm_out[18]_INST_0_i_238\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pwm_out[18]_INST_0_i_239_n_5\,
      I1 => phase(5),
      O => \pwm_out[18]_INST_0_i_238_n_0\
    );
\pwm_out[18]_INST_0_i_239\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[18]_INST_0_i_239_n_0\,
      CO(2) => \pwm_out[18]_INST_0_i_239_n_1\,
      CO(1) => \pwm_out[18]_INST_0_i_239_n_2\,
      CO(0) => \pwm_out[18]_INST_0_i_239_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => phase(3 downto 1),
      DI(0) => '0',
      O(3) => \pwm_out[18]_INST_0_i_239_n_4\,
      O(2) => \pwm_out[18]_INST_0_i_239_n_5\,
      O(1) => \pwm_out[18]_INST_0_i_239_n_6\,
      O(0) => \NLW_pwm_out[18]_INST_0_i_239_O_UNCONNECTED\(0),
      S(3) => \pwm_out[18]_INST_0_i_264_n_0\,
      S(2) => \pwm_out[18]_INST_0_i_265_n_0\,
      S(1) => \pwm_out[18]_INST_0_i_266_n_0\,
      S(0) => phase(0)
    );
\pwm_out[18]_INST_0_i_240\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phase(5),
      I1 => \pwm_out[18]_INST_0_i_239_n_5\,
      I2 => \pwm_out[18]_INST_0_i_239_n_4\,
      I3 => phase(6),
      O => \pwm_out[18]_INST_0_i_240_n_0\
    );
\pwm_out[18]_INST_0_i_241\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \pwm_out[18]_INST_0_i_239_n_6\,
      I1 => \pwm_out[18]_INST_0_i_239_n_5\,
      I2 => phase(5),
      O => \pwm_out[18]_INST_0_i_241_n_0\
    );
\pwm_out[18]_INST_0_i_242\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwm_out[18]_INST_0_i_239_n_6\,
      I1 => phase(4),
      O => \pwm_out[18]_INST_0_i_242_n_0\
    );
\pwm_out[18]_INST_0_i_243\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(3),
      I1 => \pwm_out[18]_INST_0_i_229_n_7\,
      O => compute_phase(4)
    );
\pwm_out[18]_INST_0_i_244\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[18]_INST_0_i_245_n_0\,
      CO(3) => \pwm_out[18]_INST_0_i_244_n_0\,
      CO(2) => \pwm_out[18]_INST_0_i_244_n_1\,
      CO(1) => \pwm_out[18]_INST_0_i_244_n_2\,
      CO(0) => \pwm_out[18]_INST_0_i_244_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(11 downto 8),
      O(3) => \pwm_out[18]_INST_0_i_244_n_4\,
      O(2) => \pwm_out[18]_INST_0_i_244_n_5\,
      O(1) => \pwm_out[18]_INST_0_i_244_n_6\,
      O(0) => \pwm_out[18]_INST_0_i_244_n_7\,
      S(3) => \pwm_out[18]_INST_0_i_267_n_0\,
      S(2) => \pwm_out[18]_INST_0_i_268_n_0\,
      S(1) => \pwm_out[18]_INST_0_i_269_n_0\,
      S(0) => \pwm_out[18]_INST_0_i_270_n_0\
    );
\pwm_out[18]_INST_0_i_245\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[18]_INST_0_i_239_n_0\,
      CO(3) => \pwm_out[18]_INST_0_i_245_n_0\,
      CO(2) => \pwm_out[18]_INST_0_i_245_n_1\,
      CO(1) => \pwm_out[18]_INST_0_i_245_n_2\,
      CO(0) => \pwm_out[18]_INST_0_i_245_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(7 downto 4),
      O(3) => \pwm_out[18]_INST_0_i_245_n_4\,
      O(2) => \pwm_out[18]_INST_0_i_245_n_5\,
      O(1) => \pwm_out[18]_INST_0_i_245_n_6\,
      O(0) => \pwm_out[18]_INST_0_i_245_n_7\,
      S(3) => \pwm_out[18]_INST_0_i_271_n_0\,
      S(2) => \pwm_out[18]_INST_0_i_272_n_0\,
      S(1) => \pwm_out[18]_INST_0_i_273_n_0\,
      S(0) => \pwm_out[18]_INST_0_i_274_n_0\
    );
\pwm_out[18]_INST_0_i_246\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(26),
      O => \pwm_out[18]_INST_0_i_246_n_0\
    );
\pwm_out[18]_INST_0_i_247\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(25),
      O => \pwm_out[18]_INST_0_i_247_n_0\
    );
\pwm_out[18]_INST_0_i_248\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(24),
      O => \pwm_out[18]_INST_0_i_248_n_0\
    );
\pwm_out[18]_INST_0_i_249\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(23),
      O => \pwm_out[18]_INST_0_i_249_n_0\
    );
\pwm_out[18]_INST_0_i_250\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(22),
      O => \pwm_out[18]_INST_0_i_250_n_0\
    );
\pwm_out[18]_INST_0_i_251\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(21),
      O => \pwm_out[18]_INST_0_i_251_n_0\
    );
\pwm_out[18]_INST_0_i_252\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(20),
      O => \pwm_out[18]_INST_0_i_252_n_0\
    );
\pwm_out[18]_INST_0_i_253\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(19),
      O => \pwm_out[18]_INST_0_i_253_n_0\
    );
\pwm_out[18]_INST_0_i_254\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(18),
      O => \pwm_out[18]_INST_0_i_254_n_0\
    );
\pwm_out[18]_INST_0_i_255\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(17),
      O => \pwm_out[18]_INST_0_i_255_n_0\
    );
\pwm_out[18]_INST_0_i_256\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(16),
      O => \pwm_out[18]_INST_0_i_256_n_0\
    );
\pwm_out[18]_INST_0_i_257\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(15),
      O => \pwm_out[18]_INST_0_i_257_n_0\
    );
\pwm_out[18]_INST_0_i_258\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(14),
      O => \pwm_out[18]_INST_0_i_258_n_0\
    );
\pwm_out[18]_INST_0_i_259\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(13),
      O => \pwm_out[18]_INST_0_i_259_n_0\
    );
\pwm_out[18]_INST_0_i_260\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(12),
      O => \pwm_out[18]_INST_0_i_260_n_0\
    );
\pwm_out[18]_INST_0_i_261\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(3),
      I1 => phase(1),
      O => \pwm_out[18]_INST_0_i_261_n_0\
    );
\pwm_out[18]_INST_0_i_262\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(2),
      I1 => phase(0),
      O => \pwm_out[18]_INST_0_i_262_n_0\
    );
\pwm_out[18]_INST_0_i_263\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(1),
      O => \pwm_out[18]_INST_0_i_263_n_0\
    );
\pwm_out[18]_INST_0_i_264\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(3),
      O => \pwm_out[18]_INST_0_i_264_n_0\
    );
\pwm_out[18]_INST_0_i_265\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(2),
      O => \pwm_out[18]_INST_0_i_265_n_0\
    );
\pwm_out[18]_INST_0_i_266\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(1),
      O => \pwm_out[18]_INST_0_i_266_n_0\
    );
\pwm_out[18]_INST_0_i_267\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(11),
      O => \pwm_out[18]_INST_0_i_267_n_0\
    );
\pwm_out[18]_INST_0_i_268\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(10),
      O => \pwm_out[18]_INST_0_i_268_n_0\
    );
\pwm_out[18]_INST_0_i_269\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(9),
      O => \pwm_out[18]_INST_0_i_269_n_0\
    );
\pwm_out[18]_INST_0_i_270\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(8),
      O => \pwm_out[18]_INST_0_i_270_n_0\
    );
\pwm_out[18]_INST_0_i_271\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(7),
      O => \pwm_out[18]_INST_0_i_271_n_0\
    );
\pwm_out[18]_INST_0_i_272\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(6),
      O => \pwm_out[18]_INST_0_i_272_n_0\
    );
\pwm_out[18]_INST_0_i_273\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(5),
      O => \pwm_out[18]_INST_0_i_273_n_0\
    );
\pwm_out[18]_INST_0_i_274\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(4),
      O => \pwm_out[18]_INST_0_i_274_n_0\
    );
\pwm_out[18]_INST_0_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(31),
      O => \pwm_out[18]_INST_0_i_54_n_0\
    );
\pwm_out[18]_INST_0_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[18].pwm_inst/p_0_in\(30),
      I1 => period(30),
      O => \pwm_out[18]_INST_0_i_55_n_0\
    );
\pwm_out[18]_INST_0_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[18].pwm_inst/p_0_in\(29),
      I1 => period(29),
      O => \pwm_out[18]_INST_0_i_56_n_0\
    );
\pwm_out[18]_INST_0_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[18].pwm_inst/p_0_in\(28),
      I1 => period(28),
      O => \pwm_out[18]_INST_0_i_57_n_0\
    );
\pwm_out[18]_INST_0_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \gen_pwm[18].pwm_inst/p_0_in\(30),
      I1 => period(30),
      I2 => period(31),
      O => \pwm_out[18]_INST_0_i_59_n_0\
    );
\pwm_out[18]_INST_0_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \gen_pwm[18].pwm_inst/p_0_in\(30),
      I1 => period(30),
      I2 => period(31),
      O => \pwm_out[18]_INST_0_i_63_n_0\
    );
\pwm_out[18]_INST_0_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[18].pwm_inst/p_0_in\(27),
      I1 => period(27),
      O => \pwm_out[18]_INST_0_i_71_n_0\
    );
\pwm_out[18]_INST_0_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[18].pwm_inst/p_0_in\(26),
      I1 => period(26),
      O => \pwm_out[18]_INST_0_i_72_n_0\
    );
\pwm_out[18]_INST_0_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[18].pwm_inst/p_0_in\(25),
      I1 => period(25),
      O => \pwm_out[18]_INST_0_i_73_n_0\
    );
\pwm_out[18]_INST_0_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[18].pwm_inst/p_0_in\(24),
      I1 => period(24),
      O => \pwm_out[18]_INST_0_i_74_n_0\
    );
\pwm_out[18]_INST_0_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[18].pwm_inst/p_0_in\(23),
      I1 => period(23),
      O => \pwm_out[18]_INST_0_i_99_n_0\
    );
\pwm_out[1]_INST_0_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[1].pwm_inst/p_0_in\(22),
      I1 => period(22),
      O => \pwm_out[1]_INST_0_i_100_n_0\
    );
\pwm_out[1]_INST_0_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[1].pwm_inst/p_0_in\(21),
      I1 => period(21),
      O => \pwm_out[1]_INST_0_i_101_n_0\
    );
\pwm_out[1]_INST_0_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[1].pwm_inst/p_0_in\(20),
      I1 => period(20),
      O => \pwm_out[1]_INST_0_i_102_n_0\
    );
\pwm_out[1]_INST_0_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[1].pwm_inst/p_0_in\(19),
      I1 => period(19),
      O => \pwm_out[1]_INST_0_i_107_n_0\
    );
\pwm_out[1]_INST_0_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[1].pwm_inst/p_0_in\(18),
      I1 => period(18),
      O => \pwm_out[1]_INST_0_i_108_n_0\
    );
\pwm_out[1]_INST_0_i_109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[1].pwm_inst/p_0_in\(17),
      I1 => period(17),
      O => \pwm_out[1]_INST_0_i_109_n_0\
    );
\pwm_out[1]_INST_0_i_110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[1].pwm_inst/p_0_in\(16),
      I1 => period(16),
      O => \pwm_out[1]_INST_0_i_110_n_0\
    );
\pwm_out[1]_INST_0_i_121\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[1]_INST_0_i_125_n_0\,
      CO(3) => \pwm_out[1]_INST_0_i_121_n_0\,
      CO(2) => \pwm_out[1]_INST_0_i_121_n_1\,
      CO(1) => \pwm_out[1]_INST_0_i_121_n_2\,
      CO(0) => \pwm_out[1]_INST_0_i_121_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[1].pwm_inst/p_0_in\(7 downto 4),
      O(3 downto 0) => \gen_pwm[1].pwm_inst/effective_value0\(7 downto 4),
      S(3) => \pwm_out[1]_INST_0_i_161_n_0\,
      S(2) => \pwm_out[1]_INST_0_i_162_n_0\,
      S(1) => \pwm_out[1]_INST_0_i_163_n_0\,
      S(0) => \pwm_out[1]_INST_0_i_164_n_0\
    );
\pwm_out[1]_INST_0_i_125\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[1]_INST_0_i_125_n_0\,
      CO(2) => \pwm_out[1]_INST_0_i_125_n_1\,
      CO(1) => \pwm_out[1]_INST_0_i_125_n_2\,
      CO(0) => \pwm_out[1]_INST_0_i_125_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \gen_pwm[1].pwm_inst/p_0_in\(3 downto 0),
      O(3 downto 0) => \gen_pwm[1].pwm_inst/effective_value0\(3 downto 0),
      S(3) => \pwm_out[1]_INST_0_i_169_n_0\,
      S(2) => \pwm_out[1]_INST_0_i_170_n_0\,
      S(1) => \pwm_out[1]_INST_0_i_171_n_0\,
      S(0) => \pwm_out[1]_INST_0_i_172_n_0\
    );
\pwm_out[1]_INST_0_i_136\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[1].pwm_inst/p_0_in\(15),
      I1 => period(15),
      O => \pwm_out[1]_INST_0_i_136_n_0\
    );
\pwm_out[1]_INST_0_i_137\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[1].pwm_inst/p_0_in\(14),
      I1 => period(14),
      O => \pwm_out[1]_INST_0_i_137_n_0\
    );
\pwm_out[1]_INST_0_i_138\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[1].pwm_inst/p_0_in\(13),
      I1 => period(13),
      O => \pwm_out[1]_INST_0_i_138_n_0\
    );
\pwm_out[1]_INST_0_i_139\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[1].pwm_inst/p_0_in\(12),
      I1 => period(12),
      O => \pwm_out[1]_INST_0_i_139_n_0\
    );
\pwm_out[1]_INST_0_i_144\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[1].pwm_inst/p_0_in\(11),
      I1 => period(11),
      O => \pwm_out[1]_INST_0_i_144_n_0\
    );
\pwm_out[1]_INST_0_i_145\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[1].pwm_inst/p_0_in\(10),
      I1 => period(10),
      O => \pwm_out[1]_INST_0_i_145_n_0\
    );
\pwm_out[1]_INST_0_i_146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[1].pwm_inst/p_0_in\(9),
      I1 => period(9),
      O => \pwm_out[1]_INST_0_i_146_n_0\
    );
\pwm_out[1]_INST_0_i_147\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[1].pwm_inst/p_0_in\(8),
      I1 => period(8),
      O => \pwm_out[1]_INST_0_i_147_n_0\
    );
\pwm_out[1]_INST_0_i_161\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[1].pwm_inst/p_0_in\(7),
      I1 => period(7),
      O => \pwm_out[1]_INST_0_i_161_n_0\
    );
\pwm_out[1]_INST_0_i_162\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[1].pwm_inst/p_0_in\(6),
      I1 => period(6),
      O => \pwm_out[1]_INST_0_i_162_n_0\
    );
\pwm_out[1]_INST_0_i_163\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[1].pwm_inst/p_0_in\(5),
      I1 => period(5),
      O => \pwm_out[1]_INST_0_i_163_n_0\
    );
\pwm_out[1]_INST_0_i_164\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[1].pwm_inst/p_0_in\(4),
      I1 => period(4),
      O => \pwm_out[1]_INST_0_i_164_n_0\
    );
\pwm_out[1]_INST_0_i_169\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[1].pwm_inst/p_0_in\(3),
      I1 => period(3),
      O => \pwm_out[1]_INST_0_i_169_n_0\
    );
\pwm_out[1]_INST_0_i_170\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[1].pwm_inst/p_0_in\(2),
      I1 => period(2),
      O => \pwm_out[1]_INST_0_i_170_n_0\
    );
\pwm_out[1]_INST_0_i_171\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[1].pwm_inst/p_0_in\(1),
      I1 => period(1),
      O => \pwm_out[1]_INST_0_i_171_n_0\
    );
\pwm_out[1]_INST_0_i_172\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[1].pwm_inst/p_0_in\(0),
      I1 => period(0),
      O => \pwm_out[1]_INST_0_i_172_n_0\
    );
\pwm_out[1]_INST_0_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[1]_INST_0_i_40_n_0\,
      CO(3) => \pwm_out[1]_INST_0_i_24_n_0\,
      CO(2) => \pwm_out[1]_INST_0_i_24_n_1\,
      CO(1) => \pwm_out[1]_INST_0_i_24_n_2\,
      CO(0) => \pwm_out[1]_INST_0_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[1].pwm_inst/p_0_in\(27 downto 24),
      O(3 downto 0) => \gen_pwm[1].pwm_inst/effective_value0\(27 downto 24),
      S(3) => \pwm_out[1]_INST_0_i_71_n_0\,
      S(2) => \pwm_out[1]_INST_0_i_72_n_0\,
      S(1) => \pwm_out[1]_INST_0_i_73_n_0\,
      S(0) => \pwm_out[1]_INST_0_i_74_n_0\
    );
\pwm_out[1]_INST_0_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[1]_INST_0_i_44_n_0\,
      CO(3) => \pwm_out[1]_INST_0_i_40_n_0\,
      CO(2) => \pwm_out[1]_INST_0_i_40_n_1\,
      CO(1) => \pwm_out[1]_INST_0_i_40_n_2\,
      CO(0) => \pwm_out[1]_INST_0_i_40_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[1].pwm_inst/p_0_in\(23 downto 20),
      O(3 downto 0) => \gen_pwm[1].pwm_inst/effective_value0\(23 downto 20),
      S(3) => \pwm_out[1]_INST_0_i_99_n_0\,
      S(2) => \pwm_out[1]_INST_0_i_100_n_0\,
      S(1) => \pwm_out[1]_INST_0_i_101_n_0\,
      S(0) => \pwm_out[1]_INST_0_i_102_n_0\
    );
\pwm_out[1]_INST_0_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[1]_INST_0_i_84_n_0\,
      CO(3) => \pwm_out[1]_INST_0_i_44_n_0\,
      CO(2) => \pwm_out[1]_INST_0_i_44_n_1\,
      CO(1) => \pwm_out[1]_INST_0_i_44_n_2\,
      CO(0) => \pwm_out[1]_INST_0_i_44_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[1].pwm_inst/p_0_in\(19 downto 16),
      O(3 downto 0) => \gen_pwm[1].pwm_inst/effective_value0\(19 downto 16),
      S(3) => \pwm_out[1]_INST_0_i_107_n_0\,
      S(2) => \pwm_out[1]_INST_0_i_108_n_0\,
      S(1) => \pwm_out[1]_INST_0_i_109_n_0\,
      S(0) => \pwm_out[1]_INST_0_i_110_n_0\
    );
\pwm_out[1]_INST_0_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(31),
      O => \pwm_out[1]_INST_0_i_54_n_0\
    );
\pwm_out[1]_INST_0_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[1].pwm_inst/p_0_in\(30),
      I1 => period(30),
      O => \pwm_out[1]_INST_0_i_55_n_0\
    );
\pwm_out[1]_INST_0_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[1].pwm_inst/p_0_in\(29),
      I1 => period(29),
      O => \pwm_out[1]_INST_0_i_56_n_0\
    );
\pwm_out[1]_INST_0_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[1].pwm_inst/p_0_in\(28),
      I1 => period(28),
      O => \pwm_out[1]_INST_0_i_57_n_0\
    );
\pwm_out[1]_INST_0_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \gen_pwm[1].pwm_inst/p_0_in\(30),
      I1 => period(30),
      I2 => period(31),
      O => \pwm_out[1]_INST_0_i_59_n_0\
    );
\pwm_out[1]_INST_0_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \gen_pwm[1].pwm_inst/p_0_in\(28),
      I1 => period(28),
      I2 => period(29),
      I3 => \gen_pwm[1].pwm_inst/p_0_in\(29),
      O => \pwm_out[1]_INST_0_i_60_n_0\
    );
\pwm_out[1]_INST_0_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \gen_pwm[1].pwm_inst/p_0_in\(30),
      I1 => period(30),
      I2 => period(31),
      O => \pwm_out[1]_INST_0_i_63_n_0\
    );
\pwm_out[1]_INST_0_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gen_pwm[1].pwm_inst/p_0_in\(28),
      I1 => period(28),
      I2 => \gen_pwm[1].pwm_inst/p_0_in\(29),
      I3 => period(29),
      O => \pwm_out[1]_INST_0_i_64_n_0\
    );
\pwm_out[1]_INST_0_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[1].pwm_inst/p_0_in\(27),
      I1 => period(27),
      O => \pwm_out[1]_INST_0_i_71_n_0\
    );
\pwm_out[1]_INST_0_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[1].pwm_inst/p_0_in\(26),
      I1 => period(26),
      O => \pwm_out[1]_INST_0_i_72_n_0\
    );
\pwm_out[1]_INST_0_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[1].pwm_inst/p_0_in\(25),
      I1 => period(25),
      O => \pwm_out[1]_INST_0_i_73_n_0\
    );
\pwm_out[1]_INST_0_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[1].pwm_inst/p_0_in\(24),
      I1 => period(24),
      O => \pwm_out[1]_INST_0_i_74_n_0\
    );
\pwm_out[1]_INST_0_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[1]_INST_0_i_88_n_0\,
      CO(3) => \pwm_out[1]_INST_0_i_84_n_0\,
      CO(2) => \pwm_out[1]_INST_0_i_84_n_1\,
      CO(1) => \pwm_out[1]_INST_0_i_84_n_2\,
      CO(0) => \pwm_out[1]_INST_0_i_84_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[1].pwm_inst/p_0_in\(15 downto 12),
      O(3 downto 0) => \gen_pwm[1].pwm_inst/effective_value0\(15 downto 12),
      S(3) => \pwm_out[1]_INST_0_i_136_n_0\,
      S(2) => \pwm_out[1]_INST_0_i_137_n_0\,
      S(1) => \pwm_out[1]_INST_0_i_138_n_0\,
      S(0) => \pwm_out[1]_INST_0_i_139_n_0\
    );
\pwm_out[1]_INST_0_i_88\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[1]_INST_0_i_121_n_0\,
      CO(3) => \pwm_out[1]_INST_0_i_88_n_0\,
      CO(2) => \pwm_out[1]_INST_0_i_88_n_1\,
      CO(1) => \pwm_out[1]_INST_0_i_88_n_2\,
      CO(0) => \pwm_out[1]_INST_0_i_88_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[1].pwm_inst/p_0_in\(11 downto 8),
      O(3 downto 0) => \gen_pwm[1].pwm_inst/effective_value0\(11 downto 8),
      S(3) => \pwm_out[1]_INST_0_i_144_n_0\,
      S(2) => \pwm_out[1]_INST_0_i_145_n_0\,
      S(1) => \pwm_out[1]_INST_0_i_146_n_0\,
      S(0) => \pwm_out[1]_INST_0_i_147_n_0\
    );
\pwm_out[1]_INST_0_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[1].pwm_inst/p_0_in\(23),
      I1 => period(23),
      O => \pwm_out[1]_INST_0_i_99_n_0\
    );
\pwm_out[2]_INST_0_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[2].pwm_inst/p_0_in\(22),
      I1 => period(22),
      O => \pwm_out[2]_INST_0_i_100_n_0\
    );
\pwm_out[2]_INST_0_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[2].pwm_inst/p_0_in\(21),
      I1 => period(21),
      O => \pwm_out[2]_INST_0_i_101_n_0\
    );
\pwm_out[2]_INST_0_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[2].pwm_inst/p_0_in\(20),
      I1 => period(20),
      O => \pwm_out[2]_INST_0_i_102_n_0\
    );
\pwm_out[2]_INST_0_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[2].pwm_inst/p_0_in\(19),
      I1 => period(19),
      O => \pwm_out[2]_INST_0_i_107_n_0\
    );
\pwm_out[2]_INST_0_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[2].pwm_inst/p_0_in\(18),
      I1 => period(18),
      O => \pwm_out[2]_INST_0_i_108_n_0\
    );
\pwm_out[2]_INST_0_i_109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[2].pwm_inst/p_0_in\(17),
      I1 => period(17),
      O => \pwm_out[2]_INST_0_i_109_n_0\
    );
\pwm_out[2]_INST_0_i_110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[2].pwm_inst/p_0_in\(16),
      I1 => period(16),
      O => \pwm_out[2]_INST_0_i_110_n_0\
    );
\pwm_out[2]_INST_0_i_135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[2].pwm_inst/p_0_in\(15),
      I1 => period(15),
      O => \pwm_out[2]_INST_0_i_135_n_0\
    );
\pwm_out[2]_INST_0_i_136\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[2].pwm_inst/p_0_in\(14),
      I1 => period(14),
      O => \pwm_out[2]_INST_0_i_136_n_0\
    );
\pwm_out[2]_INST_0_i_137\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[2].pwm_inst/p_0_in\(13),
      I1 => period(13),
      O => \pwm_out[2]_INST_0_i_137_n_0\
    );
\pwm_out[2]_INST_0_i_138\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[2].pwm_inst/p_0_in\(12),
      I1 => period(12),
      O => \pwm_out[2]_INST_0_i_138_n_0\
    );
\pwm_out[2]_INST_0_i_143\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[2].pwm_inst/p_0_in\(11),
      I1 => period(11),
      O => \pwm_out[2]_INST_0_i_143_n_0\
    );
\pwm_out[2]_INST_0_i_144\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[2].pwm_inst/p_0_in\(10),
      I1 => period(10),
      O => \pwm_out[2]_INST_0_i_144_n_0\
    );
\pwm_out[2]_INST_0_i_145\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[2].pwm_inst/p_0_in\(9),
      I1 => period(9),
      O => \pwm_out[2]_INST_0_i_145_n_0\
    );
\pwm_out[2]_INST_0_i_146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[2].pwm_inst/p_0_in\(8),
      I1 => period(8),
      O => \pwm_out[2]_INST_0_i_146_n_0\
    );
\pwm_out[2]_INST_0_i_160\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[2].pwm_inst/p_0_in\(7),
      I1 => period(7),
      O => \pwm_out[2]_INST_0_i_160_n_0\
    );
\pwm_out[2]_INST_0_i_161\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[2].pwm_inst/p_0_in\(6),
      I1 => period(6),
      O => \pwm_out[2]_INST_0_i_161_n_0\
    );
\pwm_out[2]_INST_0_i_162\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[2].pwm_inst/p_0_in\(5),
      I1 => period(5),
      O => \pwm_out[2]_INST_0_i_162_n_0\
    );
\pwm_out[2]_INST_0_i_163\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[2].pwm_inst/p_0_in\(4),
      I1 => period(4),
      O => \pwm_out[2]_INST_0_i_163_n_0\
    );
\pwm_out[2]_INST_0_i_169\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[2].pwm_inst/p_0_in\(3),
      I1 => period(3),
      O => \pwm_out[2]_INST_0_i_169_n_0\
    );
\pwm_out[2]_INST_0_i_170\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[2].pwm_inst/p_0_in\(2),
      I1 => period(2),
      O => \pwm_out[2]_INST_0_i_170_n_0\
    );
\pwm_out[2]_INST_0_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(31),
      O => \pwm_out[2]_INST_0_i_54_n_0\
    );
\pwm_out[2]_INST_0_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[2].pwm_inst/p_0_in\(30),
      I1 => period(30),
      O => \pwm_out[2]_INST_0_i_55_n_0\
    );
\pwm_out[2]_INST_0_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[2].pwm_inst/p_0_in\(29),
      I1 => period(29),
      O => \pwm_out[2]_INST_0_i_56_n_0\
    );
\pwm_out[2]_INST_0_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[2].pwm_inst/p_0_in\(28),
      I1 => period(28),
      O => \pwm_out[2]_INST_0_i_57_n_0\
    );
\pwm_out[2]_INST_0_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \gen_pwm[2].pwm_inst/p_0_in\(30),
      I1 => period(30),
      I2 => period(31),
      O => \pwm_out[2]_INST_0_i_59_n_0\
    );
\pwm_out[2]_INST_0_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \gen_pwm[2].pwm_inst/p_0_in\(30),
      I1 => period(30),
      I2 => period(31),
      O => \pwm_out[2]_INST_0_i_63_n_0\
    );
\pwm_out[2]_INST_0_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[2].pwm_inst/p_0_in\(27),
      I1 => period(27),
      O => \pwm_out[2]_INST_0_i_71_n_0\
    );
\pwm_out[2]_INST_0_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[2].pwm_inst/p_0_in\(26),
      I1 => period(26),
      O => \pwm_out[2]_INST_0_i_72_n_0\
    );
\pwm_out[2]_INST_0_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[2].pwm_inst/p_0_in\(25),
      I1 => period(25),
      O => \pwm_out[2]_INST_0_i_73_n_0\
    );
\pwm_out[2]_INST_0_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[2].pwm_inst/p_0_in\(24),
      I1 => period(24),
      O => \pwm_out[2]_INST_0_i_74_n_0\
    );
\pwm_out[2]_INST_0_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[2].pwm_inst/p_0_in\(23),
      I1 => period(23),
      O => \pwm_out[2]_INST_0_i_99_n_0\
    );
\pwm_out[3]_INST_0_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[3].pwm_inst/p_0_in\(22),
      I1 => period(22),
      O => \pwm_out[3]_INST_0_i_100_n_0\
    );
\pwm_out[3]_INST_0_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[3].pwm_inst/p_0_in\(21),
      I1 => period(21),
      O => \pwm_out[3]_INST_0_i_101_n_0\
    );
\pwm_out[3]_INST_0_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[3].pwm_inst/p_0_in\(20),
      I1 => period(20),
      O => \pwm_out[3]_INST_0_i_102_n_0\
    );
\pwm_out[3]_INST_0_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[3].pwm_inst/p_0_in\(19),
      I1 => period(19),
      O => \pwm_out[3]_INST_0_i_107_n_0\
    );
\pwm_out[3]_INST_0_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[3].pwm_inst/p_0_in\(18),
      I1 => period(18),
      O => \pwm_out[3]_INST_0_i_108_n_0\
    );
\pwm_out[3]_INST_0_i_109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[3].pwm_inst/p_0_in\(17),
      I1 => period(17),
      O => \pwm_out[3]_INST_0_i_109_n_0\
    );
\pwm_out[3]_INST_0_i_110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[3].pwm_inst/p_0_in\(16),
      I1 => period(16),
      O => \pwm_out[3]_INST_0_i_110_n_0\
    );
\pwm_out[3]_INST_0_i_111\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[3]_INST_0_i_121_n_0\,
      CO(3 downto 2) => \NLW_pwm_out[3]_INST_0_i_111_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pwm_out[3]_INST_0_i_111_n_2\,
      CO(0) => \pwm_out[3]_INST_0_i_111_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => phase(27 downto 26),
      O(3) => \NLW_pwm_out[3]_INST_0_i_111_O_UNCONNECTED\(3),
      O(2) => \pwm_out[3]_INST_0_i_111_n_5\,
      O(1) => \pwm_out[3]_INST_0_i_111_n_6\,
      O(0) => \pwm_out[3]_INST_0_i_111_n_7\,
      S(3) => '0',
      S(2) => \pwm_out[3]_INST_0_i_152_n_0\,
      S(1) => \pwm_out[3]_INST_0_i_153_n_0\,
      S(0) => \pwm_out[3]_INST_0_i_154_n_0\
    );
\pwm_out[3]_INST_0_i_121\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[3]_INST_0_i_150_n_0\,
      CO(3) => \pwm_out[3]_INST_0_i_121_n_0\,
      CO(2) => \pwm_out[3]_INST_0_i_121_n_1\,
      CO(1) => \pwm_out[3]_INST_0_i_121_n_2\,
      CO(0) => \pwm_out[3]_INST_0_i_121_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(25 downto 22),
      O(3) => \pwm_out[3]_INST_0_i_121_n_4\,
      O(2) => \pwm_out[3]_INST_0_i_121_n_5\,
      O(1) => \pwm_out[3]_INST_0_i_121_n_6\,
      O(0) => \pwm_out[3]_INST_0_i_121_n_7\,
      S(3) => \pwm_out[3]_INST_0_i_164_n_0\,
      S(2) => \pwm_out[3]_INST_0_i_165_n_0\,
      S(1) => \pwm_out[3]_INST_0_i_166_n_0\,
      S(0) => \pwm_out[3]_INST_0_i_167_n_0\
    );
\pwm_out[3]_INST_0_i_123\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[3]_INST_0_i_127_n_0\,
      CO(3) => \pwm_out[3]_INST_0_i_123_n_0\,
      CO(2) => \pwm_out[3]_INST_0_i_123_n_1\,
      CO(1) => \pwm_out[3]_INST_0_i_123_n_2\,
      CO(0) => \pwm_out[3]_INST_0_i_123_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[3].pwm_inst/p_0_in\(7 downto 4),
      O(3 downto 0) => \gen_pwm[3].pwm_inst/effective_value0\(7 downto 4),
      S(3) => \pwm_out[3]_INST_0_i_172_n_0\,
      S(2) => \pwm_out[3]_INST_0_i_173_n_0\,
      S(1) => \pwm_out[3]_INST_0_i_174_n_0\,
      S(0) => \pwm_out[3]_INST_0_i_175_n_0\
    );
\pwm_out[3]_INST_0_i_127\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[3]_INST_0_i_127_n_0\,
      CO(2) => \pwm_out[3]_INST_0_i_127_n_1\,
      CO(1) => \pwm_out[3]_INST_0_i_127_n_2\,
      CO(0) => \pwm_out[3]_INST_0_i_127_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \gen_pwm[3].pwm_inst/p_0_in\(3 downto 0),
      O(3 downto 0) => \gen_pwm[3].pwm_inst/effective_value0\(3 downto 0),
      S(3) => \pwm_out[3]_INST_0_i_180_n_0\,
      S(2) => \pwm_out[3]_INST_0_i_181_n_0\,
      S(1) => \pwm_out[3]_INST_0_i_182_n_0\,
      S(0) => \pwm_out[3]_INST_0_i_183_n_0\
    );
\pwm_out[3]_INST_0_i_138\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[3].pwm_inst/p_0_in\(15),
      I1 => period(15),
      O => \pwm_out[3]_INST_0_i_138_n_0\
    );
\pwm_out[3]_INST_0_i_139\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[3].pwm_inst/p_0_in\(14),
      I1 => period(14),
      O => \pwm_out[3]_INST_0_i_139_n_0\
    );
\pwm_out[3]_INST_0_i_140\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[3].pwm_inst/p_0_in\(13),
      I1 => period(13),
      O => \pwm_out[3]_INST_0_i_140_n_0\
    );
\pwm_out[3]_INST_0_i_141\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[3].pwm_inst/p_0_in\(12),
      I1 => period(12),
      O => \pwm_out[3]_INST_0_i_141_n_0\
    );
\pwm_out[3]_INST_0_i_146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[3].pwm_inst/p_0_in\(11),
      I1 => period(11),
      O => \pwm_out[3]_INST_0_i_146_n_0\
    );
\pwm_out[3]_INST_0_i_147\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[3].pwm_inst/p_0_in\(10),
      I1 => period(10),
      O => \pwm_out[3]_INST_0_i_147_n_0\
    );
\pwm_out[3]_INST_0_i_148\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[3].pwm_inst/p_0_in\(9),
      I1 => period(9),
      O => \pwm_out[3]_INST_0_i_148_n_0\
    );
\pwm_out[3]_INST_0_i_149\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[3].pwm_inst/p_0_in\(8),
      I1 => period(8),
      O => \pwm_out[3]_INST_0_i_149_n_0\
    );
\pwm_out[3]_INST_0_i_150\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[3]_INST_0_i_151_n_0\,
      CO(3) => \pwm_out[3]_INST_0_i_150_n_0\,
      CO(2) => \pwm_out[3]_INST_0_i_150_n_1\,
      CO(1) => \pwm_out[3]_INST_0_i_150_n_2\,
      CO(0) => \pwm_out[3]_INST_0_i_150_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(21 downto 18),
      O(3) => \pwm_out[3]_INST_0_i_150_n_4\,
      O(2) => \pwm_out[3]_INST_0_i_150_n_5\,
      O(1) => \pwm_out[3]_INST_0_i_150_n_6\,
      O(0) => \pwm_out[3]_INST_0_i_150_n_7\,
      S(3) => \pwm_out[3]_INST_0_i_186_n_0\,
      S(2) => \pwm_out[3]_INST_0_i_187_n_0\,
      S(1) => \pwm_out[3]_INST_0_i_188_n_0\,
      S(0) => \pwm_out[3]_INST_0_i_189_n_0\
    );
\pwm_out[3]_INST_0_i_151\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[3]_INST_0_i_184_n_0\,
      CO(3) => \pwm_out[3]_INST_0_i_151_n_0\,
      CO(2) => \pwm_out[3]_INST_0_i_151_n_1\,
      CO(1) => \pwm_out[3]_INST_0_i_151_n_2\,
      CO(0) => \pwm_out[3]_INST_0_i_151_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(17 downto 14),
      O(3) => \pwm_out[3]_INST_0_i_151_n_4\,
      O(2) => \pwm_out[3]_INST_0_i_151_n_5\,
      O(1) => \pwm_out[3]_INST_0_i_151_n_6\,
      O(0) => \pwm_out[3]_INST_0_i_151_n_7\,
      S(3) => \pwm_out[3]_INST_0_i_190_n_0\,
      S(2) => \pwm_out[3]_INST_0_i_191_n_0\,
      S(1) => \pwm_out[3]_INST_0_i_192_n_0\,
      S(0) => \pwm_out[3]_INST_0_i_193_n_0\
    );
\pwm_out[3]_INST_0_i_152\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(28),
      I1 => phase(30),
      O => \pwm_out[3]_INST_0_i_152_n_0\
    );
\pwm_out[3]_INST_0_i_153\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(29),
      I1 => phase(27),
      O => \pwm_out[3]_INST_0_i_153_n_0\
    );
\pwm_out[3]_INST_0_i_154\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(28),
      I1 => phase(26),
      O => \pwm_out[3]_INST_0_i_154_n_0\
    );
\pwm_out[3]_INST_0_i_164\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(27),
      I1 => phase(25),
      O => \pwm_out[3]_INST_0_i_164_n_0\
    );
\pwm_out[3]_INST_0_i_165\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(26),
      I1 => phase(24),
      O => \pwm_out[3]_INST_0_i_165_n_0\
    );
\pwm_out[3]_INST_0_i_166\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(25),
      I1 => phase(23),
      O => \pwm_out[3]_INST_0_i_166_n_0\
    );
\pwm_out[3]_INST_0_i_167\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(24),
      I1 => phase(22),
      O => \pwm_out[3]_INST_0_i_167_n_0\
    );
\pwm_out[3]_INST_0_i_172\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[3].pwm_inst/p_0_in\(7),
      I1 => period(7),
      O => \pwm_out[3]_INST_0_i_172_n_0\
    );
\pwm_out[3]_INST_0_i_173\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[3].pwm_inst/p_0_in\(6),
      I1 => period(6),
      O => \pwm_out[3]_INST_0_i_173_n_0\
    );
\pwm_out[3]_INST_0_i_174\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[3].pwm_inst/p_0_in\(5),
      I1 => period(5),
      O => \pwm_out[3]_INST_0_i_174_n_0\
    );
\pwm_out[3]_INST_0_i_175\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[3].pwm_inst/p_0_in\(4),
      I1 => period(4),
      O => \pwm_out[3]_INST_0_i_175_n_0\
    );
\pwm_out[3]_INST_0_i_180\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[3].pwm_inst/p_0_in\(3),
      I1 => period(3),
      O => \pwm_out[3]_INST_0_i_180_n_0\
    );
\pwm_out[3]_INST_0_i_181\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[3].pwm_inst/p_0_in\(2),
      I1 => period(2),
      O => \pwm_out[3]_INST_0_i_181_n_0\
    );
\pwm_out[3]_INST_0_i_182\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[3].pwm_inst/p_0_in\(1),
      I1 => period(1),
      O => \pwm_out[3]_INST_0_i_182_n_0\
    );
\pwm_out[3]_INST_0_i_183\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[3].pwm_inst/p_0_in\(0),
      I1 => period(0),
      O => \pwm_out[3]_INST_0_i_183_n_0\
    );
\pwm_out[3]_INST_0_i_184\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[3]_INST_0_i_185_n_0\,
      CO(3) => \pwm_out[3]_INST_0_i_184_n_0\,
      CO(2) => \pwm_out[3]_INST_0_i_184_n_1\,
      CO(1) => \pwm_out[3]_INST_0_i_184_n_2\,
      CO(0) => \pwm_out[3]_INST_0_i_184_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(13 downto 10),
      O(3) => \pwm_out[3]_INST_0_i_184_n_4\,
      O(2) => \pwm_out[3]_INST_0_i_184_n_5\,
      O(1) => \pwm_out[3]_INST_0_i_184_n_6\,
      O(0) => \pwm_out[3]_INST_0_i_184_n_7\,
      S(3) => \pwm_out[3]_INST_0_i_203_n_0\,
      S(2) => \pwm_out[3]_INST_0_i_204_n_0\,
      S(1) => \pwm_out[3]_INST_0_i_205_n_0\,
      S(0) => \pwm_out[3]_INST_0_i_206_n_0\
    );
\pwm_out[3]_INST_0_i_185\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[3]_INST_0_i_202_n_0\,
      CO(3) => \pwm_out[3]_INST_0_i_185_n_0\,
      CO(2) => \pwm_out[3]_INST_0_i_185_n_1\,
      CO(1) => \pwm_out[3]_INST_0_i_185_n_2\,
      CO(0) => \pwm_out[3]_INST_0_i_185_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(9 downto 6),
      O(3) => \pwm_out[3]_INST_0_i_185_n_4\,
      O(2) => \pwm_out[3]_INST_0_i_185_n_5\,
      O(1) => \pwm_out[3]_INST_0_i_185_n_6\,
      O(0) => \pwm_out[3]_INST_0_i_185_n_7\,
      S(3) => \pwm_out[3]_INST_0_i_207_n_0\,
      S(2) => \pwm_out[3]_INST_0_i_208_n_0\,
      S(1) => \pwm_out[3]_INST_0_i_209_n_0\,
      S(0) => \pwm_out[3]_INST_0_i_210_n_0\
    );
\pwm_out[3]_INST_0_i_186\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(23),
      I1 => phase(21),
      O => \pwm_out[3]_INST_0_i_186_n_0\
    );
\pwm_out[3]_INST_0_i_187\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(22),
      I1 => phase(20),
      O => \pwm_out[3]_INST_0_i_187_n_0\
    );
\pwm_out[3]_INST_0_i_188\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(21),
      I1 => phase(19),
      O => \pwm_out[3]_INST_0_i_188_n_0\
    );
\pwm_out[3]_INST_0_i_189\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(20),
      I1 => phase(18),
      O => \pwm_out[3]_INST_0_i_189_n_0\
    );
\pwm_out[3]_INST_0_i_190\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(19),
      I1 => phase(17),
      O => \pwm_out[3]_INST_0_i_190_n_0\
    );
\pwm_out[3]_INST_0_i_191\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(18),
      I1 => phase(16),
      O => \pwm_out[3]_INST_0_i_191_n_0\
    );
\pwm_out[3]_INST_0_i_192\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(17),
      I1 => phase(15),
      O => \pwm_out[3]_INST_0_i_192_n_0\
    );
\pwm_out[3]_INST_0_i_193\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(14),
      I1 => phase(16),
      O => \pwm_out[3]_INST_0_i_193_n_0\
    );
\pwm_out[3]_INST_0_i_202\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[18]_INST_0_i_229_n_0\,
      CO(3) => \pwm_out[3]_INST_0_i_202_n_0\,
      CO(2) => \pwm_out[3]_INST_0_i_202_n_1\,
      CO(1) => \pwm_out[3]_INST_0_i_202_n_2\,
      CO(0) => \pwm_out[3]_INST_0_i_202_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(5 downto 2),
      O(3) => \pwm_out[3]_INST_0_i_202_n_4\,
      O(2) => \pwm_out[3]_INST_0_i_202_n_5\,
      O(1) => \pwm_out[3]_INST_0_i_202_n_6\,
      O(0) => \pwm_out[3]_INST_0_i_202_n_7\,
      S(3) => \pwm_out[3]_INST_0_i_211_n_0\,
      S(2) => \pwm_out[3]_INST_0_i_212_n_0\,
      S(1) => \pwm_out[3]_INST_0_i_213_n_0\,
      S(0) => \pwm_out[3]_INST_0_i_214_n_0\
    );
\pwm_out[3]_INST_0_i_203\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(15),
      I1 => phase(13),
      O => \pwm_out[3]_INST_0_i_203_n_0\
    );
\pwm_out[3]_INST_0_i_204\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(14),
      I1 => phase(12),
      O => \pwm_out[3]_INST_0_i_204_n_0\
    );
\pwm_out[3]_INST_0_i_205\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(13),
      I1 => phase(11),
      O => \pwm_out[3]_INST_0_i_205_n_0\
    );
\pwm_out[3]_INST_0_i_206\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(12),
      I1 => phase(10),
      O => \pwm_out[3]_INST_0_i_206_n_0\
    );
\pwm_out[3]_INST_0_i_207\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(11),
      I1 => phase(9),
      O => \pwm_out[3]_INST_0_i_207_n_0\
    );
\pwm_out[3]_INST_0_i_208\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(10),
      I1 => phase(8),
      O => \pwm_out[3]_INST_0_i_208_n_0\
    );
\pwm_out[3]_INST_0_i_209\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(9),
      I1 => phase(7),
      O => \pwm_out[3]_INST_0_i_209_n_0\
    );
\pwm_out[3]_INST_0_i_210\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(6),
      I1 => phase(8),
      O => \pwm_out[3]_INST_0_i_210_n_0\
    );
\pwm_out[3]_INST_0_i_211\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(7),
      I1 => phase(5),
      O => \pwm_out[3]_INST_0_i_211_n_0\
    );
\pwm_out[3]_INST_0_i_212\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(6),
      I1 => phase(4),
      O => \pwm_out[3]_INST_0_i_212_n_0\
    );
\pwm_out[3]_INST_0_i_213\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(5),
      I1 => phase(3),
      O => \pwm_out[3]_INST_0_i_213_n_0\
    );
\pwm_out[3]_INST_0_i_214\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(4),
      I1 => phase(2),
      O => \pwm_out[3]_INST_0_i_214_n_0\
    );
\pwm_out[3]_INST_0_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[3]_INST_0_i_40_n_0\,
      CO(3) => \pwm_out[3]_INST_0_i_24_n_0\,
      CO(2) => \pwm_out[3]_INST_0_i_24_n_1\,
      CO(1) => \pwm_out[3]_INST_0_i_24_n_2\,
      CO(0) => \pwm_out[3]_INST_0_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[3].pwm_inst/p_0_in\(27 downto 24),
      O(3 downto 0) => \gen_pwm[3].pwm_inst/effective_value0\(27 downto 24),
      S(3) => \pwm_out[3]_INST_0_i_71_n_0\,
      S(2) => \pwm_out[3]_INST_0_i_72_n_0\,
      S(1) => \pwm_out[3]_INST_0_i_73_n_0\,
      S(0) => \pwm_out[3]_INST_0_i_74_n_0\
    );
\pwm_out[3]_INST_0_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[3]_INST_0_i_44_n_0\,
      CO(3) => \pwm_out[3]_INST_0_i_40_n_0\,
      CO(2) => \pwm_out[3]_INST_0_i_40_n_1\,
      CO(1) => \pwm_out[3]_INST_0_i_40_n_2\,
      CO(0) => \pwm_out[3]_INST_0_i_40_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[3].pwm_inst/p_0_in\(23 downto 20),
      O(3 downto 0) => \gen_pwm[3].pwm_inst/effective_value0\(23 downto 20),
      S(3) => \pwm_out[3]_INST_0_i_99_n_0\,
      S(2) => \pwm_out[3]_INST_0_i_100_n_0\,
      S(1) => \pwm_out[3]_INST_0_i_101_n_0\,
      S(0) => \pwm_out[3]_INST_0_i_102_n_0\
    );
\pwm_out[3]_INST_0_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[3]_INST_0_i_84_n_0\,
      CO(3) => \pwm_out[3]_INST_0_i_44_n_0\,
      CO(2) => \pwm_out[3]_INST_0_i_44_n_1\,
      CO(1) => \pwm_out[3]_INST_0_i_44_n_2\,
      CO(0) => \pwm_out[3]_INST_0_i_44_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[3].pwm_inst/p_0_in\(19 downto 16),
      O(3 downto 0) => \gen_pwm[3].pwm_inst/effective_value0\(19 downto 16),
      S(3) => \pwm_out[3]_INST_0_i_107_n_0\,
      S(2) => \pwm_out[3]_INST_0_i_108_n_0\,
      S(1) => \pwm_out[3]_INST_0_i_109_n_0\,
      S(0) => \pwm_out[3]_INST_0_i_110_n_0\
    );
\pwm_out[3]_INST_0_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(31),
      O => \pwm_out[3]_INST_0_i_54_n_0\
    );
\pwm_out[3]_INST_0_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[3].pwm_inst/p_0_in\(30),
      I1 => period(30),
      O => \pwm_out[3]_INST_0_i_55_n_0\
    );
\pwm_out[3]_INST_0_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[3].pwm_inst/p_0_in\(29),
      I1 => period(29),
      O => \pwm_out[3]_INST_0_i_56_n_0\
    );
\pwm_out[3]_INST_0_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[3].pwm_inst/p_0_in\(28),
      I1 => period(28),
      O => \pwm_out[3]_INST_0_i_57_n_0\
    );
\pwm_out[3]_INST_0_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \gen_pwm[3].pwm_inst/p_0_in\(30),
      I1 => period(30),
      I2 => period(31),
      O => \pwm_out[3]_INST_0_i_59_n_0\
    );
\pwm_out[3]_INST_0_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \gen_pwm[3].pwm_inst/p_0_in\(28),
      I1 => period(28),
      I2 => period(29),
      I3 => \gen_pwm[3].pwm_inst/p_0_in\(29),
      O => \pwm_out[3]_INST_0_i_60_n_0\
    );
\pwm_out[3]_INST_0_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \gen_pwm[3].pwm_inst/p_0_in\(30),
      I1 => period(30),
      I2 => period(31),
      O => \pwm_out[3]_INST_0_i_63_n_0\
    );
\pwm_out[3]_INST_0_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gen_pwm[3].pwm_inst/p_0_in\(28),
      I1 => period(28),
      I2 => \gen_pwm[3].pwm_inst/p_0_in\(29),
      I3 => period(29),
      O => \pwm_out[3]_INST_0_i_64_n_0\
    );
\pwm_out[3]_INST_0_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[3].pwm_inst/p_0_in\(27),
      I1 => period(27),
      O => \pwm_out[3]_INST_0_i_71_n_0\
    );
\pwm_out[3]_INST_0_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[3].pwm_inst/p_0_in\(26),
      I1 => period(26),
      O => \pwm_out[3]_INST_0_i_72_n_0\
    );
\pwm_out[3]_INST_0_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[3].pwm_inst/p_0_in\(25),
      I1 => period(25),
      O => \pwm_out[3]_INST_0_i_73_n_0\
    );
\pwm_out[3]_INST_0_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[3].pwm_inst/p_0_in\(24),
      I1 => period(24),
      O => \pwm_out[3]_INST_0_i_74_n_0\
    );
\pwm_out[3]_INST_0_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[3]_INST_0_i_88_n_0\,
      CO(3) => \pwm_out[3]_INST_0_i_84_n_0\,
      CO(2) => \pwm_out[3]_INST_0_i_84_n_1\,
      CO(1) => \pwm_out[3]_INST_0_i_84_n_2\,
      CO(0) => \pwm_out[3]_INST_0_i_84_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[3].pwm_inst/p_0_in\(15 downto 12),
      O(3 downto 0) => \gen_pwm[3].pwm_inst/effective_value0\(15 downto 12),
      S(3) => \pwm_out[3]_INST_0_i_138_n_0\,
      S(2) => \pwm_out[3]_INST_0_i_139_n_0\,
      S(1) => \pwm_out[3]_INST_0_i_140_n_0\,
      S(0) => \pwm_out[3]_INST_0_i_141_n_0\
    );
\pwm_out[3]_INST_0_i_88\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[3]_INST_0_i_123_n_0\,
      CO(3) => \pwm_out[3]_INST_0_i_88_n_0\,
      CO(2) => \pwm_out[3]_INST_0_i_88_n_1\,
      CO(1) => \pwm_out[3]_INST_0_i_88_n_2\,
      CO(0) => \pwm_out[3]_INST_0_i_88_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[3].pwm_inst/p_0_in\(11 downto 8),
      O(3 downto 0) => \gen_pwm[3].pwm_inst/effective_value0\(11 downto 8),
      S(3) => \pwm_out[3]_INST_0_i_146_n_0\,
      S(2) => \pwm_out[3]_INST_0_i_147_n_0\,
      S(1) => \pwm_out[3]_INST_0_i_148_n_0\,
      S(0) => \pwm_out[3]_INST_0_i_149_n_0\
    );
\pwm_out[3]_INST_0_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[3].pwm_inst/p_0_in\(23),
      I1 => period(23),
      O => \pwm_out[3]_INST_0_i_99_n_0\
    );
\pwm_out[4]_INST_0_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[4].pwm_inst/p_0_in\(21),
      I1 => period(21),
      O => \pwm_out[4]_INST_0_i_100_n_0\
    );
\pwm_out[4]_INST_0_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[4].pwm_inst/p_0_in\(20),
      I1 => period(20),
      O => \pwm_out[4]_INST_0_i_101_n_0\
    );
\pwm_out[4]_INST_0_i_106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[4].pwm_inst/p_0_in\(19),
      I1 => period(19),
      O => \pwm_out[4]_INST_0_i_106_n_0\
    );
\pwm_out[4]_INST_0_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[4].pwm_inst/p_0_in\(18),
      I1 => period(18),
      O => \pwm_out[4]_INST_0_i_107_n_0\
    );
\pwm_out[4]_INST_0_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[4].pwm_inst/p_0_in\(17),
      I1 => period(17),
      O => \pwm_out[4]_INST_0_i_108_n_0\
    );
\pwm_out[4]_INST_0_i_109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[4].pwm_inst/p_0_in\(16),
      I1 => period(16),
      O => \pwm_out[4]_INST_0_i_109_n_0\
    );
\pwm_out[4]_INST_0_i_134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[4].pwm_inst/p_0_in\(15),
      I1 => period(15),
      O => \pwm_out[4]_INST_0_i_134_n_0\
    );
\pwm_out[4]_INST_0_i_135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[4].pwm_inst/p_0_in\(14),
      I1 => period(14),
      O => \pwm_out[4]_INST_0_i_135_n_0\
    );
\pwm_out[4]_INST_0_i_136\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[4].pwm_inst/p_0_in\(13),
      I1 => period(13),
      O => \pwm_out[4]_INST_0_i_136_n_0\
    );
\pwm_out[4]_INST_0_i_137\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[4].pwm_inst/p_0_in\(12),
      I1 => period(12),
      O => \pwm_out[4]_INST_0_i_137_n_0\
    );
\pwm_out[4]_INST_0_i_142\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[4].pwm_inst/p_0_in\(11),
      I1 => period(11),
      O => \pwm_out[4]_INST_0_i_142_n_0\
    );
\pwm_out[4]_INST_0_i_143\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[4].pwm_inst/p_0_in\(10),
      I1 => period(10),
      O => \pwm_out[4]_INST_0_i_143_n_0\
    );
\pwm_out[4]_INST_0_i_144\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[4].pwm_inst/p_0_in\(9),
      I1 => period(9),
      O => \pwm_out[4]_INST_0_i_144_n_0\
    );
\pwm_out[4]_INST_0_i_145\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[4].pwm_inst/p_0_in\(8),
      I1 => period(8),
      O => \pwm_out[4]_INST_0_i_145_n_0\
    );
\pwm_out[4]_INST_0_i_159\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[4].pwm_inst/p_0_in\(7),
      I1 => period(7),
      O => \pwm_out[4]_INST_0_i_159_n_0\
    );
\pwm_out[4]_INST_0_i_160\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[4].pwm_inst/p_0_in\(6),
      I1 => period(6),
      O => \pwm_out[4]_INST_0_i_160_n_0\
    );
\pwm_out[4]_INST_0_i_161\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[4].pwm_inst/p_0_in\(5),
      I1 => period(5),
      O => \pwm_out[4]_INST_0_i_161_n_0\
    );
\pwm_out[4]_INST_0_i_162\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[4].pwm_inst/p_0_in\(4),
      I1 => period(4),
      O => \pwm_out[4]_INST_0_i_162_n_0\
    );
\pwm_out[4]_INST_0_i_168\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[4].pwm_inst/p_0_in\(3),
      I1 => period(3),
      O => \pwm_out[4]_INST_0_i_168_n_0\
    );
\pwm_out[4]_INST_0_i_53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(31),
      O => \pwm_out[4]_INST_0_i_53_n_0\
    );
\pwm_out[4]_INST_0_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[4].pwm_inst/p_0_in\(30),
      I1 => period(30),
      O => \pwm_out[4]_INST_0_i_54_n_0\
    );
\pwm_out[4]_INST_0_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[4].pwm_inst/p_0_in\(29),
      I1 => period(29),
      O => \pwm_out[4]_INST_0_i_55_n_0\
    );
\pwm_out[4]_INST_0_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[4].pwm_inst/p_0_in\(28),
      I1 => period(28),
      O => \pwm_out[4]_INST_0_i_56_n_0\
    );
\pwm_out[4]_INST_0_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \gen_pwm[4].pwm_inst/p_0_in\(30),
      I1 => period(30),
      I2 => period(31),
      O => \pwm_out[4]_INST_0_i_58_n_0\
    );
\pwm_out[4]_INST_0_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \gen_pwm[4].pwm_inst/p_0_in\(30),
      I1 => period(30),
      I2 => period(31),
      O => \pwm_out[4]_INST_0_i_62_n_0\
    );
\pwm_out[4]_INST_0_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[4].pwm_inst/p_0_in\(27),
      I1 => period(27),
      O => \pwm_out[4]_INST_0_i_70_n_0\
    );
\pwm_out[4]_INST_0_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[4].pwm_inst/p_0_in\(26),
      I1 => period(26),
      O => \pwm_out[4]_INST_0_i_71_n_0\
    );
\pwm_out[4]_INST_0_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[4].pwm_inst/p_0_in\(25),
      I1 => period(25),
      O => \pwm_out[4]_INST_0_i_72_n_0\
    );
\pwm_out[4]_INST_0_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[4].pwm_inst/p_0_in\(24),
      I1 => period(24),
      O => \pwm_out[4]_INST_0_i_73_n_0\
    );
\pwm_out[4]_INST_0_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[4].pwm_inst/p_0_in\(23),
      I1 => period(23),
      O => \pwm_out[4]_INST_0_i_98_n_0\
    );
\pwm_out[4]_INST_0_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[4].pwm_inst/p_0_in\(22),
      I1 => period(22),
      O => \pwm_out[4]_INST_0_i_99_n_0\
    );
\pwm_out[5]_INST_0_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[5].pwm_inst/p_0_in\(22),
      I1 => period(22),
      O => \pwm_out[5]_INST_0_i_100_n_0\
    );
\pwm_out[5]_INST_0_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[5].pwm_inst/p_0_in\(21),
      I1 => period(21),
      O => \pwm_out[5]_INST_0_i_101_n_0\
    );
\pwm_out[5]_INST_0_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[5].pwm_inst/p_0_in\(20),
      I1 => period(20),
      O => \pwm_out[5]_INST_0_i_102_n_0\
    );
\pwm_out[5]_INST_0_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[5].pwm_inst/p_0_in\(19),
      I1 => period(19),
      O => \pwm_out[5]_INST_0_i_107_n_0\
    );
\pwm_out[5]_INST_0_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[5].pwm_inst/p_0_in\(18),
      I1 => period(18),
      O => \pwm_out[5]_INST_0_i_108_n_0\
    );
\pwm_out[5]_INST_0_i_109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[5].pwm_inst/p_0_in\(17),
      I1 => period(17),
      O => \pwm_out[5]_INST_0_i_109_n_0\
    );
\pwm_out[5]_INST_0_i_110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[5].pwm_inst/p_0_in\(16),
      I1 => period(16),
      O => \pwm_out[5]_INST_0_i_110_n_0\
    );
\pwm_out[5]_INST_0_i_111\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[5]_INST_0_i_112_n_0\,
      CO(3 downto 1) => \NLW_pwm_out[5]_INST_0_i_111_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \pwm_out[5]_INST_0_i_111_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => phase(29),
      O(3 downto 2) => \NLW_pwm_out[5]_INST_0_i_111_O_UNCONNECTED\(3 downto 2),
      O(1) => \pwm_out[5]_INST_0_i_111_n_6\,
      O(0) => \pwm_out[5]_INST_0_i_111_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \pwm_out[5]_INST_0_i_153_n_0\,
      S(0) => \pwm_out[5]_INST_0_i_154_n_0\
    );
\pwm_out[5]_INST_0_i_112\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[5]_INST_0_i_122_n_0\,
      CO(3) => \pwm_out[5]_INST_0_i_112_n_0\,
      CO(2) => \pwm_out[5]_INST_0_i_112_n_1\,
      CO(1) => \pwm_out[5]_INST_0_i_112_n_2\,
      CO(0) => \pwm_out[5]_INST_0_i_112_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(28 downto 25),
      O(3) => \pwm_out[5]_INST_0_i_112_n_4\,
      O(2) => \pwm_out[5]_INST_0_i_112_n_5\,
      O(1) => \pwm_out[5]_INST_0_i_112_n_6\,
      O(0) => \pwm_out[5]_INST_0_i_112_n_7\,
      S(3) => \pwm_out[5]_INST_0_i_155_n_0\,
      S(2) => \pwm_out[5]_INST_0_i_156_n_0\,
      S(1) => \pwm_out[5]_INST_0_i_157_n_0\,
      S(0) => \pwm_out[5]_INST_0_i_158_n_0\
    );
\pwm_out[5]_INST_0_i_122\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[5]_INST_0_i_151_n_0\,
      CO(3) => \pwm_out[5]_INST_0_i_122_n_0\,
      CO(2) => \pwm_out[5]_INST_0_i_122_n_1\,
      CO(1) => \pwm_out[5]_INST_0_i_122_n_2\,
      CO(0) => \pwm_out[5]_INST_0_i_122_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(24 downto 21),
      O(3) => \pwm_out[5]_INST_0_i_122_n_4\,
      O(2) => \pwm_out[5]_INST_0_i_122_n_5\,
      O(1) => \pwm_out[5]_INST_0_i_122_n_6\,
      O(0) => \pwm_out[5]_INST_0_i_122_n_7\,
      S(3) => \pwm_out[5]_INST_0_i_168_n_0\,
      S(2) => \pwm_out[5]_INST_0_i_169_n_0\,
      S(1) => \pwm_out[5]_INST_0_i_170_n_0\,
      S(0) => \pwm_out[5]_INST_0_i_171_n_0\
    );
\pwm_out[5]_INST_0_i_124\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[5]_INST_0_i_128_n_0\,
      CO(3) => \pwm_out[5]_INST_0_i_124_n_0\,
      CO(2) => \pwm_out[5]_INST_0_i_124_n_1\,
      CO(1) => \pwm_out[5]_INST_0_i_124_n_2\,
      CO(0) => \pwm_out[5]_INST_0_i_124_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[5].pwm_inst/p_0_in\(7 downto 4),
      O(3 downto 0) => \gen_pwm[5].pwm_inst/effective_value0\(7 downto 4),
      S(3) => \pwm_out[5]_INST_0_i_176_n_0\,
      S(2) => \pwm_out[5]_INST_0_i_177_n_0\,
      S(1) => \pwm_out[5]_INST_0_i_178_n_0\,
      S(0) => \pwm_out[5]_INST_0_i_179_n_0\
    );
\pwm_out[5]_INST_0_i_128\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[5]_INST_0_i_128_n_0\,
      CO(2) => \pwm_out[5]_INST_0_i_128_n_1\,
      CO(1) => \pwm_out[5]_INST_0_i_128_n_2\,
      CO(0) => \pwm_out[5]_INST_0_i_128_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \gen_pwm[5].pwm_inst/p_0_in\(3 downto 0),
      O(3 downto 0) => \gen_pwm[5].pwm_inst/effective_value0\(3 downto 0),
      S(3) => \pwm_out[5]_INST_0_i_184_n_0\,
      S(2) => \pwm_out[5]_INST_0_i_185_n_0\,
      S(1) => \pwm_out[5]_INST_0_i_186_n_0\,
      S(0) => \pwm_out[5]_INST_0_i_187_n_0\
    );
\pwm_out[5]_INST_0_i_139\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[5].pwm_inst/p_0_in\(15),
      I1 => period(15),
      O => \pwm_out[5]_INST_0_i_139_n_0\
    );
\pwm_out[5]_INST_0_i_140\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[5].pwm_inst/p_0_in\(14),
      I1 => period(14),
      O => \pwm_out[5]_INST_0_i_140_n_0\
    );
\pwm_out[5]_INST_0_i_141\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[5].pwm_inst/p_0_in\(13),
      I1 => period(13),
      O => \pwm_out[5]_INST_0_i_141_n_0\
    );
\pwm_out[5]_INST_0_i_142\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[5].pwm_inst/p_0_in\(12),
      I1 => period(12),
      O => \pwm_out[5]_INST_0_i_142_n_0\
    );
\pwm_out[5]_INST_0_i_147\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[5].pwm_inst/p_0_in\(11),
      I1 => period(11),
      O => \pwm_out[5]_INST_0_i_147_n_0\
    );
\pwm_out[5]_INST_0_i_148\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[5].pwm_inst/p_0_in\(10),
      I1 => period(10),
      O => \pwm_out[5]_INST_0_i_148_n_0\
    );
\pwm_out[5]_INST_0_i_149\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[5].pwm_inst/p_0_in\(9),
      I1 => period(9),
      O => \pwm_out[5]_INST_0_i_149_n_0\
    );
\pwm_out[5]_INST_0_i_150\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[5].pwm_inst/p_0_in\(8),
      I1 => period(8),
      O => \pwm_out[5]_INST_0_i_150_n_0\
    );
\pwm_out[5]_INST_0_i_151\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[5]_INST_0_i_152_n_0\,
      CO(3) => \pwm_out[5]_INST_0_i_151_n_0\,
      CO(2) => \pwm_out[5]_INST_0_i_151_n_1\,
      CO(1) => \pwm_out[5]_INST_0_i_151_n_2\,
      CO(0) => \pwm_out[5]_INST_0_i_151_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(20 downto 17),
      O(3) => \pwm_out[5]_INST_0_i_151_n_4\,
      O(2) => \pwm_out[5]_INST_0_i_151_n_5\,
      O(1) => \pwm_out[5]_INST_0_i_151_n_6\,
      O(0) => \pwm_out[5]_INST_0_i_151_n_7\,
      S(3) => \pwm_out[5]_INST_0_i_190_n_0\,
      S(2) => \pwm_out[5]_INST_0_i_191_n_0\,
      S(1) => \pwm_out[5]_INST_0_i_192_n_0\,
      S(0) => \pwm_out[5]_INST_0_i_193_n_0\
    );
\pwm_out[5]_INST_0_i_152\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[5]_INST_0_i_188_n_0\,
      CO(3) => \pwm_out[5]_INST_0_i_152_n_0\,
      CO(2) => \pwm_out[5]_INST_0_i_152_n_1\,
      CO(1) => \pwm_out[5]_INST_0_i_152_n_2\,
      CO(0) => \pwm_out[5]_INST_0_i_152_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(16 downto 13),
      O(3) => \pwm_out[5]_INST_0_i_152_n_4\,
      O(2) => \pwm_out[5]_INST_0_i_152_n_5\,
      O(1) => \pwm_out[5]_INST_0_i_152_n_6\,
      O(0) => \pwm_out[5]_INST_0_i_152_n_7\,
      S(3) => \pwm_out[5]_INST_0_i_194_n_0\,
      S(2) => \pwm_out[5]_INST_0_i_195_n_0\,
      S(1) => \pwm_out[5]_INST_0_i_196_n_0\,
      S(0) => \pwm_out[5]_INST_0_i_197_n_0\
    );
\pwm_out[5]_INST_0_i_153\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(30),
      I1 => phase(28),
      O => \pwm_out[5]_INST_0_i_153_n_0\
    );
\pwm_out[5]_INST_0_i_154\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(29),
      I1 => phase(27),
      O => \pwm_out[5]_INST_0_i_154_n_0\
    );
\pwm_out[5]_INST_0_i_155\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(28),
      I1 => phase(26),
      O => \pwm_out[5]_INST_0_i_155_n_0\
    );
\pwm_out[5]_INST_0_i_156\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(27),
      I1 => phase(25),
      O => \pwm_out[5]_INST_0_i_156_n_0\
    );
\pwm_out[5]_INST_0_i_157\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(26),
      I1 => phase(24),
      O => \pwm_out[5]_INST_0_i_157_n_0\
    );
\pwm_out[5]_INST_0_i_158\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(25),
      I1 => phase(23),
      O => \pwm_out[5]_INST_0_i_158_n_0\
    );
\pwm_out[5]_INST_0_i_168\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(24),
      I1 => phase(22),
      O => \pwm_out[5]_INST_0_i_168_n_0\
    );
\pwm_out[5]_INST_0_i_169\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(23),
      I1 => phase(21),
      O => \pwm_out[5]_INST_0_i_169_n_0\
    );
\pwm_out[5]_INST_0_i_170\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(22),
      I1 => phase(20),
      O => \pwm_out[5]_INST_0_i_170_n_0\
    );
\pwm_out[5]_INST_0_i_171\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(21),
      I1 => phase(19),
      O => \pwm_out[5]_INST_0_i_171_n_0\
    );
\pwm_out[5]_INST_0_i_176\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[5].pwm_inst/p_0_in\(7),
      I1 => period(7),
      O => \pwm_out[5]_INST_0_i_176_n_0\
    );
\pwm_out[5]_INST_0_i_177\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[5].pwm_inst/p_0_in\(6),
      I1 => period(6),
      O => \pwm_out[5]_INST_0_i_177_n_0\
    );
\pwm_out[5]_INST_0_i_178\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[5].pwm_inst/p_0_in\(5),
      I1 => period(5),
      O => \pwm_out[5]_INST_0_i_178_n_0\
    );
\pwm_out[5]_INST_0_i_179\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[5].pwm_inst/p_0_in\(4),
      I1 => period(4),
      O => \pwm_out[5]_INST_0_i_179_n_0\
    );
\pwm_out[5]_INST_0_i_184\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[5].pwm_inst/p_0_in\(3),
      I1 => period(3),
      O => \pwm_out[5]_INST_0_i_184_n_0\
    );
\pwm_out[5]_INST_0_i_185\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[5].pwm_inst/p_0_in\(2),
      I1 => period(2),
      O => \pwm_out[5]_INST_0_i_185_n_0\
    );
\pwm_out[5]_INST_0_i_186\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[5].pwm_inst/p_0_in\(1),
      I1 => period(1),
      O => \pwm_out[5]_INST_0_i_186_n_0\
    );
\pwm_out[5]_INST_0_i_187\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[5].pwm_inst/p_0_in\(0),
      I1 => period(0),
      O => \pwm_out[5]_INST_0_i_187_n_0\
    );
\pwm_out[5]_INST_0_i_188\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[5]_INST_0_i_189_n_0\,
      CO(3) => \pwm_out[5]_INST_0_i_188_n_0\,
      CO(2) => \pwm_out[5]_INST_0_i_188_n_1\,
      CO(1) => \pwm_out[5]_INST_0_i_188_n_2\,
      CO(0) => \pwm_out[5]_INST_0_i_188_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(12 downto 9),
      O(3) => \pwm_out[5]_INST_0_i_188_n_4\,
      O(2) => \pwm_out[5]_INST_0_i_188_n_5\,
      O(1) => \pwm_out[5]_INST_0_i_188_n_6\,
      O(0) => \pwm_out[5]_INST_0_i_188_n_7\,
      S(3) => \pwm_out[5]_INST_0_i_206_n_0\,
      S(2) => \pwm_out[5]_INST_0_i_207_n_0\,
      S(1) => \pwm_out[5]_INST_0_i_208_n_0\,
      S(0) => \pwm_out[5]_INST_0_i_209_n_0\
    );
\pwm_out[5]_INST_0_i_189\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[10]_INST_0_i_210_n_0\,
      CO(3) => \pwm_out[5]_INST_0_i_189_n_0\,
      CO(2) => \pwm_out[5]_INST_0_i_189_n_1\,
      CO(1) => \pwm_out[5]_INST_0_i_189_n_2\,
      CO(0) => \pwm_out[5]_INST_0_i_189_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(8 downto 5),
      O(3) => \pwm_out[5]_INST_0_i_189_n_4\,
      O(2) => \pwm_out[5]_INST_0_i_189_n_5\,
      O(1) => \pwm_out[5]_INST_0_i_189_n_6\,
      O(0) => \pwm_out[5]_INST_0_i_189_n_7\,
      S(3) => \pwm_out[5]_INST_0_i_210_n_0\,
      S(2) => \pwm_out[5]_INST_0_i_211_n_0\,
      S(1) => \pwm_out[5]_INST_0_i_212_n_0\,
      S(0) => \pwm_out[5]_INST_0_i_213_n_0\
    );
\pwm_out[5]_INST_0_i_190\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(20),
      I1 => phase(18),
      O => \pwm_out[5]_INST_0_i_190_n_0\
    );
\pwm_out[5]_INST_0_i_191\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(19),
      I1 => phase(17),
      O => \pwm_out[5]_INST_0_i_191_n_0\
    );
\pwm_out[5]_INST_0_i_192\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(18),
      I1 => phase(16),
      O => \pwm_out[5]_INST_0_i_192_n_0\
    );
\pwm_out[5]_INST_0_i_193\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(17),
      I1 => phase(15),
      O => \pwm_out[5]_INST_0_i_193_n_0\
    );
\pwm_out[5]_INST_0_i_194\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(16),
      I1 => phase(14),
      O => \pwm_out[5]_INST_0_i_194_n_0\
    );
\pwm_out[5]_INST_0_i_195\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(15),
      I1 => phase(13),
      O => \pwm_out[5]_INST_0_i_195_n_0\
    );
\pwm_out[5]_INST_0_i_196\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(14),
      I1 => phase(12),
      O => \pwm_out[5]_INST_0_i_196_n_0\
    );
\pwm_out[5]_INST_0_i_197\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(13),
      I1 => phase(11),
      O => \pwm_out[5]_INST_0_i_197_n_0\
    );
\pwm_out[5]_INST_0_i_206\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(12),
      I1 => phase(10),
      O => \pwm_out[5]_INST_0_i_206_n_0\
    );
\pwm_out[5]_INST_0_i_207\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(11),
      I1 => phase(9),
      O => \pwm_out[5]_INST_0_i_207_n_0\
    );
\pwm_out[5]_INST_0_i_208\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(10),
      I1 => phase(8),
      O => \pwm_out[5]_INST_0_i_208_n_0\
    );
\pwm_out[5]_INST_0_i_209\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(9),
      I1 => phase(7),
      O => \pwm_out[5]_INST_0_i_209_n_0\
    );
\pwm_out[5]_INST_0_i_210\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(8),
      I1 => phase(6),
      O => \pwm_out[5]_INST_0_i_210_n_0\
    );
\pwm_out[5]_INST_0_i_211\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(7),
      I1 => phase(5),
      O => \pwm_out[5]_INST_0_i_211_n_0\
    );
\pwm_out[5]_INST_0_i_212\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(6),
      I1 => phase(4),
      O => \pwm_out[5]_INST_0_i_212_n_0\
    );
\pwm_out[5]_INST_0_i_213\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(5),
      I1 => phase(3),
      O => \pwm_out[5]_INST_0_i_213_n_0\
    );
\pwm_out[5]_INST_0_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[5]_INST_0_i_40_n_0\,
      CO(3) => \pwm_out[5]_INST_0_i_24_n_0\,
      CO(2) => \pwm_out[5]_INST_0_i_24_n_1\,
      CO(1) => \pwm_out[5]_INST_0_i_24_n_2\,
      CO(0) => \pwm_out[5]_INST_0_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[5].pwm_inst/p_0_in\(27 downto 24),
      O(3 downto 0) => \gen_pwm[5].pwm_inst/effective_value0\(27 downto 24),
      S(3) => \pwm_out[5]_INST_0_i_71_n_0\,
      S(2) => \pwm_out[5]_INST_0_i_72_n_0\,
      S(1) => \pwm_out[5]_INST_0_i_73_n_0\,
      S(0) => \pwm_out[5]_INST_0_i_74_n_0\
    );
\pwm_out[5]_INST_0_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[5]_INST_0_i_44_n_0\,
      CO(3) => \pwm_out[5]_INST_0_i_40_n_0\,
      CO(2) => \pwm_out[5]_INST_0_i_40_n_1\,
      CO(1) => \pwm_out[5]_INST_0_i_40_n_2\,
      CO(0) => \pwm_out[5]_INST_0_i_40_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[5].pwm_inst/p_0_in\(23 downto 20),
      O(3 downto 0) => \gen_pwm[5].pwm_inst/effective_value0\(23 downto 20),
      S(3) => \pwm_out[5]_INST_0_i_99_n_0\,
      S(2) => \pwm_out[5]_INST_0_i_100_n_0\,
      S(1) => \pwm_out[5]_INST_0_i_101_n_0\,
      S(0) => \pwm_out[5]_INST_0_i_102_n_0\
    );
\pwm_out[5]_INST_0_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[5]_INST_0_i_84_n_0\,
      CO(3) => \pwm_out[5]_INST_0_i_44_n_0\,
      CO(2) => \pwm_out[5]_INST_0_i_44_n_1\,
      CO(1) => \pwm_out[5]_INST_0_i_44_n_2\,
      CO(0) => \pwm_out[5]_INST_0_i_44_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[5].pwm_inst/p_0_in\(19 downto 16),
      O(3 downto 0) => \gen_pwm[5].pwm_inst/effective_value0\(19 downto 16),
      S(3) => \pwm_out[5]_INST_0_i_107_n_0\,
      S(2) => \pwm_out[5]_INST_0_i_108_n_0\,
      S(1) => \pwm_out[5]_INST_0_i_109_n_0\,
      S(0) => \pwm_out[5]_INST_0_i_110_n_0\
    );
\pwm_out[5]_INST_0_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(31),
      O => \pwm_out[5]_INST_0_i_54_n_0\
    );
\pwm_out[5]_INST_0_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[5].pwm_inst/p_0_in\(30),
      I1 => period(30),
      O => \pwm_out[5]_INST_0_i_55_n_0\
    );
\pwm_out[5]_INST_0_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[5].pwm_inst/p_0_in\(29),
      I1 => period(29),
      O => \pwm_out[5]_INST_0_i_56_n_0\
    );
\pwm_out[5]_INST_0_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[5].pwm_inst/p_0_in\(28),
      I1 => period(28),
      O => \pwm_out[5]_INST_0_i_57_n_0\
    );
\pwm_out[5]_INST_0_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \gen_pwm[5].pwm_inst/p_0_in\(30),
      I1 => period(30),
      I2 => period(31),
      O => \pwm_out[5]_INST_0_i_59_n_0\
    );
\pwm_out[5]_INST_0_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \gen_pwm[5].pwm_inst/p_0_in\(28),
      I1 => period(28),
      I2 => period(29),
      I3 => \gen_pwm[5].pwm_inst/p_0_in\(29),
      O => \pwm_out[5]_INST_0_i_60_n_0\
    );
\pwm_out[5]_INST_0_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \gen_pwm[5].pwm_inst/p_0_in\(30),
      I1 => period(30),
      I2 => period(31),
      O => \pwm_out[5]_INST_0_i_63_n_0\
    );
\pwm_out[5]_INST_0_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gen_pwm[5].pwm_inst/p_0_in\(28),
      I1 => period(28),
      I2 => \gen_pwm[5].pwm_inst/p_0_in\(29),
      I3 => period(29),
      O => \pwm_out[5]_INST_0_i_64_n_0\
    );
\pwm_out[5]_INST_0_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[5].pwm_inst/p_0_in\(27),
      I1 => period(27),
      O => \pwm_out[5]_INST_0_i_71_n_0\
    );
\pwm_out[5]_INST_0_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[5].pwm_inst/p_0_in\(26),
      I1 => period(26),
      O => \pwm_out[5]_INST_0_i_72_n_0\
    );
\pwm_out[5]_INST_0_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[5].pwm_inst/p_0_in\(25),
      I1 => period(25),
      O => \pwm_out[5]_INST_0_i_73_n_0\
    );
\pwm_out[5]_INST_0_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[5].pwm_inst/p_0_in\(24),
      I1 => period(24),
      O => \pwm_out[5]_INST_0_i_74_n_0\
    );
\pwm_out[5]_INST_0_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[5]_INST_0_i_88_n_0\,
      CO(3) => \pwm_out[5]_INST_0_i_84_n_0\,
      CO(2) => \pwm_out[5]_INST_0_i_84_n_1\,
      CO(1) => \pwm_out[5]_INST_0_i_84_n_2\,
      CO(0) => \pwm_out[5]_INST_0_i_84_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[5].pwm_inst/p_0_in\(15 downto 12),
      O(3 downto 0) => \gen_pwm[5].pwm_inst/effective_value0\(15 downto 12),
      S(3) => \pwm_out[5]_INST_0_i_139_n_0\,
      S(2) => \pwm_out[5]_INST_0_i_140_n_0\,
      S(1) => \pwm_out[5]_INST_0_i_141_n_0\,
      S(0) => \pwm_out[5]_INST_0_i_142_n_0\
    );
\pwm_out[5]_INST_0_i_88\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[5]_INST_0_i_124_n_0\,
      CO(3) => \pwm_out[5]_INST_0_i_88_n_0\,
      CO(2) => \pwm_out[5]_INST_0_i_88_n_1\,
      CO(1) => \pwm_out[5]_INST_0_i_88_n_2\,
      CO(0) => \pwm_out[5]_INST_0_i_88_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[5].pwm_inst/p_0_in\(11 downto 8),
      O(3 downto 0) => \gen_pwm[5].pwm_inst/effective_value0\(11 downto 8),
      S(3) => \pwm_out[5]_INST_0_i_147_n_0\,
      S(2) => \pwm_out[5]_INST_0_i_148_n_0\,
      S(1) => \pwm_out[5]_INST_0_i_149_n_0\,
      S(0) => \pwm_out[5]_INST_0_i_150_n_0\
    );
\pwm_out[5]_INST_0_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[5].pwm_inst/p_0_in\(23),
      I1 => period(23),
      O => \pwm_out[5]_INST_0_i_99_n_0\
    );
\pwm_out[6]_INST_0_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[6].pwm_inst/p_0_in\(22),
      I1 => period(22),
      O => \pwm_out[6]_INST_0_i_100_n_0\
    );
\pwm_out[6]_INST_0_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[6].pwm_inst/p_0_in\(21),
      I1 => period(21),
      O => \pwm_out[6]_INST_0_i_101_n_0\
    );
\pwm_out[6]_INST_0_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[6].pwm_inst/p_0_in\(20),
      I1 => period(20),
      O => \pwm_out[6]_INST_0_i_102_n_0\
    );
\pwm_out[6]_INST_0_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[6].pwm_inst/p_0_in\(19),
      I1 => period(19),
      O => \pwm_out[6]_INST_0_i_107_n_0\
    );
\pwm_out[6]_INST_0_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[6].pwm_inst/p_0_in\(18),
      I1 => period(18),
      O => \pwm_out[6]_INST_0_i_108_n_0\
    );
\pwm_out[6]_INST_0_i_109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[6].pwm_inst/p_0_in\(17),
      I1 => period(17),
      O => \pwm_out[6]_INST_0_i_109_n_0\
    );
\pwm_out[6]_INST_0_i_110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[6].pwm_inst/p_0_in\(16),
      I1 => period(16),
      O => \pwm_out[6]_INST_0_i_110_n_0\
    );
\pwm_out[6]_INST_0_i_115\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[6]_INST_0_i_125_n_0\,
      CO(3 downto 1) => \NLW_pwm_out[6]_INST_0_i_115_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \pwm_out[6]_INST_0_i_115_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => phase(26),
      O(3 downto 2) => \NLW_pwm_out[6]_INST_0_i_115_O_UNCONNECTED\(3 downto 2),
      O(1) => \pwm_out[6]_INST_0_i_115_n_6\,
      O(0) => \pwm_out[6]_INST_0_i_115_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \pwm_out[6]_INST_0_i_156_n_0\,
      S(0) => \pwm_out[6]_INST_0_i_157_n_0\
    );
\pwm_out[6]_INST_0_i_125\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[6]_INST_0_i_126_n_0\,
      CO(3) => \pwm_out[6]_INST_0_i_125_n_0\,
      CO(2) => \pwm_out[6]_INST_0_i_125_n_1\,
      CO(1) => \pwm_out[6]_INST_0_i_125_n_2\,
      CO(0) => \pwm_out[6]_INST_0_i_125_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(25 downto 22),
      O(3) => \pwm_out[6]_INST_0_i_125_n_4\,
      O(2) => \pwm_out[6]_INST_0_i_125_n_5\,
      O(1) => \pwm_out[6]_INST_0_i_125_n_6\,
      O(0) => \pwm_out[6]_INST_0_i_125_n_7\,
      S(3) => \pwm_out[6]_INST_0_i_167_n_0\,
      S(2) => \pwm_out[6]_INST_0_i_168_n_0\,
      S(1) => \pwm_out[6]_INST_0_i_169_n_0\,
      S(0) => \pwm_out[6]_INST_0_i_170_n_0\
    );
\pwm_out[6]_INST_0_i_126\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[6]_INST_0_i_154_n_0\,
      CO(3) => \pwm_out[6]_INST_0_i_126_n_0\,
      CO(2) => \pwm_out[6]_INST_0_i_126_n_1\,
      CO(1) => \pwm_out[6]_INST_0_i_126_n_2\,
      CO(0) => \pwm_out[6]_INST_0_i_126_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(21 downto 18),
      O(3) => \pwm_out[6]_INST_0_i_126_n_4\,
      O(2) => \pwm_out[6]_INST_0_i_126_n_5\,
      O(1) => \pwm_out[6]_INST_0_i_126_n_6\,
      O(0) => \pwm_out[6]_INST_0_i_126_n_7\,
      S(3) => \pwm_out[6]_INST_0_i_171_n_0\,
      S(2) => \pwm_out[6]_INST_0_i_172_n_0\,
      S(1) => \pwm_out[6]_INST_0_i_173_n_0\,
      S(0) => \pwm_out[6]_INST_0_i_174_n_0\
    );
\pwm_out[6]_INST_0_i_138\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[6].pwm_inst/p_0_in\(15),
      I1 => period(15),
      O => \pwm_out[6]_INST_0_i_138_n_0\
    );
\pwm_out[6]_INST_0_i_139\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[6].pwm_inst/p_0_in\(14),
      I1 => period(14),
      O => \pwm_out[6]_INST_0_i_139_n_0\
    );
\pwm_out[6]_INST_0_i_140\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[6].pwm_inst/p_0_in\(13),
      I1 => period(13),
      O => \pwm_out[6]_INST_0_i_140_n_0\
    );
\pwm_out[6]_INST_0_i_141\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[6].pwm_inst/p_0_in\(12),
      I1 => period(12),
      O => \pwm_out[6]_INST_0_i_141_n_0\
    );
\pwm_out[6]_INST_0_i_146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[6].pwm_inst/p_0_in\(11),
      I1 => period(11),
      O => \pwm_out[6]_INST_0_i_146_n_0\
    );
\pwm_out[6]_INST_0_i_147\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[6].pwm_inst/p_0_in\(10),
      I1 => period(10),
      O => \pwm_out[6]_INST_0_i_147_n_0\
    );
\pwm_out[6]_INST_0_i_148\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[6].pwm_inst/p_0_in\(9),
      I1 => period(9),
      O => \pwm_out[6]_INST_0_i_148_n_0\
    );
\pwm_out[6]_INST_0_i_149\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[6].pwm_inst/p_0_in\(8),
      I1 => period(8),
      O => \pwm_out[6]_INST_0_i_149_n_0\
    );
\pwm_out[6]_INST_0_i_154\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[6]_INST_0_i_155_n_0\,
      CO(3) => \pwm_out[6]_INST_0_i_154_n_0\,
      CO(2) => \pwm_out[6]_INST_0_i_154_n_1\,
      CO(1) => \pwm_out[6]_INST_0_i_154_n_2\,
      CO(0) => \pwm_out[6]_INST_0_i_154_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(17 downto 14),
      O(3) => \pwm_out[6]_INST_0_i_154_n_4\,
      O(2) => \pwm_out[6]_INST_0_i_154_n_5\,
      O(1) => \pwm_out[6]_INST_0_i_154_n_6\,
      O(0) => \pwm_out[6]_INST_0_i_154_n_7\,
      S(3) => \pwm_out[6]_INST_0_i_190_n_0\,
      S(2) => \pwm_out[6]_INST_0_i_191_n_0\,
      S(1) => \pwm_out[6]_INST_0_i_192_n_0\,
      S(0) => \pwm_out[6]_INST_0_i_193_n_0\
    );
\pwm_out[6]_INST_0_i_155\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[6]_INST_0_i_188_n_0\,
      CO(3) => \pwm_out[6]_INST_0_i_155_n_0\,
      CO(2) => \pwm_out[6]_INST_0_i_155_n_1\,
      CO(1) => \pwm_out[6]_INST_0_i_155_n_2\,
      CO(0) => \pwm_out[6]_INST_0_i_155_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(13 downto 10),
      O(3) => \pwm_out[6]_INST_0_i_155_n_4\,
      O(2) => \pwm_out[6]_INST_0_i_155_n_5\,
      O(1) => \pwm_out[6]_INST_0_i_155_n_6\,
      O(0) => \pwm_out[6]_INST_0_i_155_n_7\,
      S(3) => \pwm_out[6]_INST_0_i_194_n_0\,
      S(2) => \pwm_out[6]_INST_0_i_195_n_0\,
      S(1) => \pwm_out[6]_INST_0_i_196_n_0\,
      S(0) => \pwm_out[6]_INST_0_i_197_n_0\
    );
\pwm_out[6]_INST_0_i_156\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(29),
      I1 => phase(27),
      O => \pwm_out[6]_INST_0_i_156_n_0\
    );
\pwm_out[6]_INST_0_i_157\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(28),
      I1 => phase(26),
      O => \pwm_out[6]_INST_0_i_157_n_0\
    );
\pwm_out[6]_INST_0_i_167\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(27),
      I1 => phase(25),
      O => \pwm_out[6]_INST_0_i_167_n_0\
    );
\pwm_out[6]_INST_0_i_168\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(26),
      I1 => phase(24),
      O => \pwm_out[6]_INST_0_i_168_n_0\
    );
\pwm_out[6]_INST_0_i_169\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(25),
      I1 => phase(23),
      O => \pwm_out[6]_INST_0_i_169_n_0\
    );
\pwm_out[6]_INST_0_i_170\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(24),
      I1 => phase(22),
      O => \pwm_out[6]_INST_0_i_170_n_0\
    );
\pwm_out[6]_INST_0_i_171\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(23),
      I1 => phase(21),
      O => \pwm_out[6]_INST_0_i_171_n_0\
    );
\pwm_out[6]_INST_0_i_172\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(22),
      I1 => phase(20),
      O => \pwm_out[6]_INST_0_i_172_n_0\
    );
\pwm_out[6]_INST_0_i_173\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(21),
      I1 => phase(19),
      O => \pwm_out[6]_INST_0_i_173_n_0\
    );
\pwm_out[6]_INST_0_i_174\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(20),
      I1 => phase(18),
      O => \pwm_out[6]_INST_0_i_174_n_0\
    );
\pwm_out[6]_INST_0_i_175\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[6].pwm_inst/p_0_in\(7),
      I1 => period(7),
      O => \pwm_out[6]_INST_0_i_175_n_0\
    );
\pwm_out[6]_INST_0_i_176\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[6].pwm_inst/p_0_in\(6),
      I1 => period(6),
      O => \pwm_out[6]_INST_0_i_176_n_0\
    );
\pwm_out[6]_INST_0_i_177\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[6].pwm_inst/p_0_in\(5),
      I1 => period(5),
      O => \pwm_out[6]_INST_0_i_177_n_0\
    );
\pwm_out[6]_INST_0_i_178\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[6].pwm_inst/p_0_in\(4),
      I1 => period(4),
      O => \pwm_out[6]_INST_0_i_178_n_0\
    );
\pwm_out[6]_INST_0_i_184\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[6].pwm_inst/p_0_in\(3),
      I1 => period(3),
      O => \pwm_out[6]_INST_0_i_184_n_0\
    );
\pwm_out[6]_INST_0_i_185\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[6].pwm_inst/p_0_in\(2),
      I1 => period(2),
      O => \pwm_out[6]_INST_0_i_185_n_0\
    );
\pwm_out[6]_INST_0_i_188\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[6]_INST_0_i_189_n_0\,
      CO(3) => \pwm_out[6]_INST_0_i_188_n_0\,
      CO(2) => \pwm_out[6]_INST_0_i_188_n_1\,
      CO(1) => \pwm_out[6]_INST_0_i_188_n_2\,
      CO(0) => \pwm_out[6]_INST_0_i_188_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(9 downto 6),
      O(3) => \pwm_out[6]_INST_0_i_188_n_4\,
      O(2) => \pwm_out[6]_INST_0_i_188_n_5\,
      O(1) => \pwm_out[6]_INST_0_i_188_n_6\,
      O(0) => \pwm_out[6]_INST_0_i_188_n_7\,
      S(3) => \pwm_out[6]_INST_0_i_207_n_0\,
      S(2) => \pwm_out[6]_INST_0_i_208_n_0\,
      S(1) => \pwm_out[6]_INST_0_i_209_n_0\,
      S(0) => \pwm_out[6]_INST_0_i_210_n_0\
    );
\pwm_out[6]_INST_0_i_189\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[6]_INST_0_i_206_n_0\,
      CO(3) => \pwm_out[6]_INST_0_i_189_n_0\,
      CO(2) => \pwm_out[6]_INST_0_i_189_n_1\,
      CO(1) => \pwm_out[6]_INST_0_i_189_n_2\,
      CO(0) => \pwm_out[6]_INST_0_i_189_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(5 downto 2),
      O(3) => \pwm_out[6]_INST_0_i_189_n_4\,
      O(2) => \pwm_out[6]_INST_0_i_189_n_5\,
      O(1) => \pwm_out[6]_INST_0_i_189_n_6\,
      O(0) => \pwm_out[6]_INST_0_i_189_n_7\,
      S(3) => \pwm_out[6]_INST_0_i_211_n_0\,
      S(2) => \pwm_out[6]_INST_0_i_212_n_0\,
      S(1) => \pwm_out[6]_INST_0_i_213_n_0\,
      S(0) => \pwm_out[6]_INST_0_i_214_n_0\
    );
\pwm_out[6]_INST_0_i_190\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(19),
      I1 => phase(17),
      O => \pwm_out[6]_INST_0_i_190_n_0\
    );
\pwm_out[6]_INST_0_i_191\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(18),
      I1 => phase(16),
      O => \pwm_out[6]_INST_0_i_191_n_0\
    );
\pwm_out[6]_INST_0_i_192\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(17),
      I1 => phase(15),
      O => \pwm_out[6]_INST_0_i_192_n_0\
    );
\pwm_out[6]_INST_0_i_193\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(14),
      I1 => phase(16),
      O => \pwm_out[6]_INST_0_i_193_n_0\
    );
\pwm_out[6]_INST_0_i_194\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(15),
      I1 => phase(13),
      O => \pwm_out[6]_INST_0_i_194_n_0\
    );
\pwm_out[6]_INST_0_i_195\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(14),
      I1 => phase(12),
      O => \pwm_out[6]_INST_0_i_195_n_0\
    );
\pwm_out[6]_INST_0_i_196\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(13),
      I1 => phase(11),
      O => \pwm_out[6]_INST_0_i_196_n_0\
    );
\pwm_out[6]_INST_0_i_197\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(12),
      I1 => phase(10),
      O => \pwm_out[6]_INST_0_i_197_n_0\
    );
\pwm_out[6]_INST_0_i_206\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[6]_INST_0_i_206_n_0\,
      CO(2) => \pwm_out[6]_INST_0_i_206_n_1\,
      CO(1) => \pwm_out[6]_INST_0_i_206_n_2\,
      CO(0) => \pwm_out[6]_INST_0_i_206_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => phase(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3) => \pwm_out[6]_INST_0_i_206_n_4\,
      O(2) => \pwm_out[6]_INST_0_i_206_n_5\,
      O(1) => \pwm_out[6]_INST_0_i_206_n_6\,
      O(0) => \NLW_pwm_out[6]_INST_0_i_206_O_UNCONNECTED\(0),
      S(3) => \pwm_out[6]_INST_0_i_215_n_0\,
      S(2) => \pwm_out[6]_INST_0_i_216_n_0\,
      S(1) => \pwm_out[6]_INST_0_i_217_n_0\,
      S(0) => phase(0)
    );
\pwm_out[6]_INST_0_i_207\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(11),
      I1 => phase(9),
      O => \pwm_out[6]_INST_0_i_207_n_0\
    );
\pwm_out[6]_INST_0_i_208\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(10),
      I1 => phase(8),
      O => \pwm_out[6]_INST_0_i_208_n_0\
    );
\pwm_out[6]_INST_0_i_209\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(9),
      I1 => phase(7),
      O => \pwm_out[6]_INST_0_i_209_n_0\
    );
\pwm_out[6]_INST_0_i_210\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(6),
      I1 => phase(8),
      O => \pwm_out[6]_INST_0_i_210_n_0\
    );
\pwm_out[6]_INST_0_i_211\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(7),
      I1 => phase(5),
      O => \pwm_out[6]_INST_0_i_211_n_0\
    );
\pwm_out[6]_INST_0_i_212\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(6),
      I1 => phase(4),
      O => \pwm_out[6]_INST_0_i_212_n_0\
    );
\pwm_out[6]_INST_0_i_213\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(5),
      I1 => phase(3),
      O => \pwm_out[6]_INST_0_i_213_n_0\
    );
\pwm_out[6]_INST_0_i_214\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(4),
      I1 => phase(2),
      O => \pwm_out[6]_INST_0_i_214_n_0\
    );
\pwm_out[6]_INST_0_i_215\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(3),
      I1 => phase(1),
      O => \pwm_out[6]_INST_0_i_215_n_0\
    );
\pwm_out[6]_INST_0_i_216\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(2),
      I1 => phase(0),
      O => \pwm_out[6]_INST_0_i_216_n_0\
    );
\pwm_out[6]_INST_0_i_217\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(1),
      O => \pwm_out[6]_INST_0_i_217_n_0\
    );
\pwm_out[6]_INST_0_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(31),
      O => \pwm_out[6]_INST_0_i_54_n_0\
    );
\pwm_out[6]_INST_0_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[6].pwm_inst/p_0_in\(30),
      I1 => period(30),
      O => \pwm_out[6]_INST_0_i_55_n_0\
    );
\pwm_out[6]_INST_0_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[6].pwm_inst/p_0_in\(29),
      I1 => period(29),
      O => \pwm_out[6]_INST_0_i_56_n_0\
    );
\pwm_out[6]_INST_0_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[6].pwm_inst/p_0_in\(28),
      I1 => period(28),
      O => \pwm_out[6]_INST_0_i_57_n_0\
    );
\pwm_out[6]_INST_0_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \gen_pwm[6].pwm_inst/p_0_in\(30),
      I1 => period(30),
      I2 => period(31),
      O => \pwm_out[6]_INST_0_i_59_n_0\
    );
\pwm_out[6]_INST_0_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \gen_pwm[6].pwm_inst/p_0_in\(30),
      I1 => period(30),
      I2 => period(31),
      O => \pwm_out[6]_INST_0_i_63_n_0\
    );
\pwm_out[6]_INST_0_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[6].pwm_inst/p_0_in\(27),
      I1 => period(27),
      O => \pwm_out[6]_INST_0_i_71_n_0\
    );
\pwm_out[6]_INST_0_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[6].pwm_inst/p_0_in\(26),
      I1 => period(26),
      O => \pwm_out[6]_INST_0_i_72_n_0\
    );
\pwm_out[6]_INST_0_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[6].pwm_inst/p_0_in\(25),
      I1 => period(25),
      O => \pwm_out[6]_INST_0_i_73_n_0\
    );
\pwm_out[6]_INST_0_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[6].pwm_inst/p_0_in\(24),
      I1 => period(24),
      O => \pwm_out[6]_INST_0_i_74_n_0\
    );
\pwm_out[6]_INST_0_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[6].pwm_inst/p_0_in\(23),
      I1 => period(23),
      O => \pwm_out[6]_INST_0_i_99_n_0\
    );
\pwm_out[7]_INST_0_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[7].pwm_inst/p_0_in\(22),
      I1 => period(22),
      O => \pwm_out[7]_INST_0_i_100_n_0\
    );
\pwm_out[7]_INST_0_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[7].pwm_inst/p_0_in\(21),
      I1 => period(21),
      O => \pwm_out[7]_INST_0_i_101_n_0\
    );
\pwm_out[7]_INST_0_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[7].pwm_inst/p_0_in\(20),
      I1 => period(20),
      O => \pwm_out[7]_INST_0_i_102_n_0\
    );
\pwm_out[7]_INST_0_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[7].pwm_inst/p_0_in\(19),
      I1 => period(19),
      O => \pwm_out[7]_INST_0_i_107_n_0\
    );
\pwm_out[7]_INST_0_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[7].pwm_inst/p_0_in\(18),
      I1 => period(18),
      O => \pwm_out[7]_INST_0_i_108_n_0\
    );
\pwm_out[7]_INST_0_i_109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[7].pwm_inst/p_0_in\(17),
      I1 => period(17),
      O => \pwm_out[7]_INST_0_i_109_n_0\
    );
\pwm_out[7]_INST_0_i_110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[7].pwm_inst/p_0_in\(16),
      I1 => period(16),
      O => \pwm_out[7]_INST_0_i_110_n_0\
    );
\pwm_out[7]_INST_0_i_111\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[7]_INST_0_i_121_n_0\,
      CO(3 downto 2) => \NLW_pwm_out[7]_INST_0_i_111_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pwm_out[7]_INST_0_i_111_n_2\,
      CO(0) => \pwm_out[7]_INST_0_i_111_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => phase(26 downto 25),
      O(3) => \NLW_pwm_out[7]_INST_0_i_111_O_UNCONNECTED\(3),
      O(2) => \pwm_out[7]_INST_0_i_111_n_5\,
      O(1) => \pwm_out[7]_INST_0_i_111_n_6\,
      O(0) => \pwm_out[7]_INST_0_i_111_n_7\,
      S(3) => '0',
      S(2) => \pwm_out[7]_INST_0_i_152_n_0\,
      S(1) => \pwm_out[7]_INST_0_i_153_n_0\,
      S(0) => \pwm_out[7]_INST_0_i_154_n_0\
    );
\pwm_out[7]_INST_0_i_121\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[7]_INST_0_i_150_n_0\,
      CO(3) => \pwm_out[7]_INST_0_i_121_n_0\,
      CO(2) => \pwm_out[7]_INST_0_i_121_n_1\,
      CO(1) => \pwm_out[7]_INST_0_i_121_n_2\,
      CO(0) => \pwm_out[7]_INST_0_i_121_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(24 downto 21),
      O(3) => \pwm_out[7]_INST_0_i_121_n_4\,
      O(2) => \pwm_out[7]_INST_0_i_121_n_5\,
      O(1) => \pwm_out[7]_INST_0_i_121_n_6\,
      O(0) => \pwm_out[7]_INST_0_i_121_n_7\,
      S(3) => \pwm_out[7]_INST_0_i_164_n_0\,
      S(2) => \pwm_out[7]_INST_0_i_165_n_0\,
      S(1) => \pwm_out[7]_INST_0_i_166_n_0\,
      S(0) => \pwm_out[7]_INST_0_i_167_n_0\
    );
\pwm_out[7]_INST_0_i_123\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[7]_INST_0_i_127_n_0\,
      CO(3) => \pwm_out[7]_INST_0_i_123_n_0\,
      CO(2) => \pwm_out[7]_INST_0_i_123_n_1\,
      CO(1) => \pwm_out[7]_INST_0_i_123_n_2\,
      CO(0) => \pwm_out[7]_INST_0_i_123_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[7].pwm_inst/p_0_in\(7 downto 4),
      O(3 downto 0) => \gen_pwm[7].pwm_inst/effective_value0\(7 downto 4),
      S(3) => \pwm_out[7]_INST_0_i_172_n_0\,
      S(2) => \pwm_out[7]_INST_0_i_173_n_0\,
      S(1) => \pwm_out[7]_INST_0_i_174_n_0\,
      S(0) => \pwm_out[7]_INST_0_i_175_n_0\
    );
\pwm_out[7]_INST_0_i_127\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[7]_INST_0_i_127_n_0\,
      CO(2) => \pwm_out[7]_INST_0_i_127_n_1\,
      CO(1) => \pwm_out[7]_INST_0_i_127_n_2\,
      CO(0) => \pwm_out[7]_INST_0_i_127_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \gen_pwm[7].pwm_inst/p_0_in\(3 downto 0),
      O(3 downto 0) => \gen_pwm[7].pwm_inst/effective_value0\(3 downto 0),
      S(3) => \pwm_out[7]_INST_0_i_180_n_0\,
      S(2) => \pwm_out[7]_INST_0_i_181_n_0\,
      S(1) => \pwm_out[7]_INST_0_i_182_n_0\,
      S(0) => \pwm_out[7]_INST_0_i_183_n_0\
    );
\pwm_out[7]_INST_0_i_138\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[7].pwm_inst/p_0_in\(15),
      I1 => period(15),
      O => \pwm_out[7]_INST_0_i_138_n_0\
    );
\pwm_out[7]_INST_0_i_139\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[7].pwm_inst/p_0_in\(14),
      I1 => period(14),
      O => \pwm_out[7]_INST_0_i_139_n_0\
    );
\pwm_out[7]_INST_0_i_140\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[7].pwm_inst/p_0_in\(13),
      I1 => period(13),
      O => \pwm_out[7]_INST_0_i_140_n_0\
    );
\pwm_out[7]_INST_0_i_141\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[7].pwm_inst/p_0_in\(12),
      I1 => period(12),
      O => \pwm_out[7]_INST_0_i_141_n_0\
    );
\pwm_out[7]_INST_0_i_146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[7].pwm_inst/p_0_in\(11),
      I1 => period(11),
      O => \pwm_out[7]_INST_0_i_146_n_0\
    );
\pwm_out[7]_INST_0_i_147\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[7].pwm_inst/p_0_in\(10),
      I1 => period(10),
      O => \pwm_out[7]_INST_0_i_147_n_0\
    );
\pwm_out[7]_INST_0_i_148\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[7].pwm_inst/p_0_in\(9),
      I1 => period(9),
      O => \pwm_out[7]_INST_0_i_148_n_0\
    );
\pwm_out[7]_INST_0_i_149\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[7].pwm_inst/p_0_in\(8),
      I1 => period(8),
      O => \pwm_out[7]_INST_0_i_149_n_0\
    );
\pwm_out[7]_INST_0_i_150\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[7]_INST_0_i_151_n_0\,
      CO(3) => \pwm_out[7]_INST_0_i_150_n_0\,
      CO(2) => \pwm_out[7]_INST_0_i_150_n_1\,
      CO(1) => \pwm_out[7]_INST_0_i_150_n_2\,
      CO(0) => \pwm_out[7]_INST_0_i_150_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(20 downto 17),
      O(3) => \pwm_out[7]_INST_0_i_150_n_4\,
      O(2) => \pwm_out[7]_INST_0_i_150_n_5\,
      O(1) => \pwm_out[7]_INST_0_i_150_n_6\,
      O(0) => \pwm_out[7]_INST_0_i_150_n_7\,
      S(3) => \pwm_out[7]_INST_0_i_186_n_0\,
      S(2) => \pwm_out[7]_INST_0_i_187_n_0\,
      S(1) => \pwm_out[7]_INST_0_i_188_n_0\,
      S(0) => \pwm_out[7]_INST_0_i_189_n_0\
    );
\pwm_out[7]_INST_0_i_151\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[7]_INST_0_i_184_n_0\,
      CO(3) => \pwm_out[7]_INST_0_i_151_n_0\,
      CO(2) => \pwm_out[7]_INST_0_i_151_n_1\,
      CO(1) => \pwm_out[7]_INST_0_i_151_n_2\,
      CO(0) => \pwm_out[7]_INST_0_i_151_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(16 downto 13),
      O(3) => \pwm_out[7]_INST_0_i_151_n_4\,
      O(2) => \pwm_out[7]_INST_0_i_151_n_5\,
      O(1) => \pwm_out[7]_INST_0_i_151_n_6\,
      O(0) => \pwm_out[7]_INST_0_i_151_n_7\,
      S(3) => \pwm_out[7]_INST_0_i_190_n_0\,
      S(2) => \pwm_out[7]_INST_0_i_191_n_0\,
      S(1) => \pwm_out[7]_INST_0_i_192_n_0\,
      S(0) => \pwm_out[7]_INST_0_i_193_n_0\
    );
\pwm_out[7]_INST_0_i_152\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(30),
      I1 => phase(27),
      O => \pwm_out[7]_INST_0_i_152_n_0\
    );
\pwm_out[7]_INST_0_i_153\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(29),
      I1 => phase(26),
      O => \pwm_out[7]_INST_0_i_153_n_0\
    );
\pwm_out[7]_INST_0_i_154\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(28),
      I1 => phase(25),
      O => \pwm_out[7]_INST_0_i_154_n_0\
    );
\pwm_out[7]_INST_0_i_164\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(27),
      I1 => phase(24),
      O => \pwm_out[7]_INST_0_i_164_n_0\
    );
\pwm_out[7]_INST_0_i_165\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(26),
      I1 => phase(23),
      O => \pwm_out[7]_INST_0_i_165_n_0\
    );
\pwm_out[7]_INST_0_i_166\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(25),
      I1 => phase(22),
      O => \pwm_out[7]_INST_0_i_166_n_0\
    );
\pwm_out[7]_INST_0_i_167\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(24),
      I1 => phase(21),
      O => \pwm_out[7]_INST_0_i_167_n_0\
    );
\pwm_out[7]_INST_0_i_172\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[7].pwm_inst/p_0_in\(7),
      I1 => period(7),
      O => \pwm_out[7]_INST_0_i_172_n_0\
    );
\pwm_out[7]_INST_0_i_173\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[7].pwm_inst/p_0_in\(6),
      I1 => period(6),
      O => \pwm_out[7]_INST_0_i_173_n_0\
    );
\pwm_out[7]_INST_0_i_174\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[7].pwm_inst/p_0_in\(5),
      I1 => period(5),
      O => \pwm_out[7]_INST_0_i_174_n_0\
    );
\pwm_out[7]_INST_0_i_175\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[7].pwm_inst/p_0_in\(4),
      I1 => period(4),
      O => \pwm_out[7]_INST_0_i_175_n_0\
    );
\pwm_out[7]_INST_0_i_180\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[7].pwm_inst/p_0_in\(3),
      I1 => period(3),
      O => \pwm_out[7]_INST_0_i_180_n_0\
    );
\pwm_out[7]_INST_0_i_181\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[7].pwm_inst/p_0_in\(2),
      I1 => period(2),
      O => \pwm_out[7]_INST_0_i_181_n_0\
    );
\pwm_out[7]_INST_0_i_182\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[7].pwm_inst/p_0_in\(1),
      I1 => period(1),
      O => \pwm_out[7]_INST_0_i_182_n_0\
    );
\pwm_out[7]_INST_0_i_183\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[7].pwm_inst/p_0_in\(0),
      I1 => period(0),
      O => \pwm_out[7]_INST_0_i_183_n_0\
    );
\pwm_out[7]_INST_0_i_184\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[7]_INST_0_i_185_n_0\,
      CO(3) => \pwm_out[7]_INST_0_i_184_n_0\,
      CO(2) => \pwm_out[7]_INST_0_i_184_n_1\,
      CO(1) => \pwm_out[7]_INST_0_i_184_n_2\,
      CO(0) => \pwm_out[7]_INST_0_i_184_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(12 downto 9),
      O(3) => \pwm_out[7]_INST_0_i_184_n_4\,
      O(2) => \pwm_out[7]_INST_0_i_184_n_5\,
      O(1) => \pwm_out[7]_INST_0_i_184_n_6\,
      O(0) => \pwm_out[7]_INST_0_i_184_n_7\,
      S(3) => \pwm_out[7]_INST_0_i_204_n_0\,
      S(2) => \pwm_out[7]_INST_0_i_205_n_0\,
      S(1) => \pwm_out[7]_INST_0_i_206_n_0\,
      S(0) => \pwm_out[7]_INST_0_i_207_n_0\
    );
\pwm_out[7]_INST_0_i_185\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[7]_INST_0_i_202_n_0\,
      CO(3) => \pwm_out[7]_INST_0_i_185_n_0\,
      CO(2) => \pwm_out[7]_INST_0_i_185_n_1\,
      CO(1) => \pwm_out[7]_INST_0_i_185_n_2\,
      CO(0) => \pwm_out[7]_INST_0_i_185_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(8 downto 5),
      O(3) => \pwm_out[7]_INST_0_i_185_n_4\,
      O(2) => \pwm_out[7]_INST_0_i_185_n_5\,
      O(1) => \pwm_out[7]_INST_0_i_185_n_6\,
      O(0) => \pwm_out[7]_INST_0_i_185_n_7\,
      S(3) => \pwm_out[7]_INST_0_i_208_n_0\,
      S(2) => \pwm_out[7]_INST_0_i_209_n_0\,
      S(1) => \pwm_out[7]_INST_0_i_210_n_0\,
      S(0) => \pwm_out[7]_INST_0_i_211_n_0\
    );
\pwm_out[7]_INST_0_i_186\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(23),
      I1 => phase(20),
      O => \pwm_out[7]_INST_0_i_186_n_0\
    );
\pwm_out[7]_INST_0_i_187\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(22),
      I1 => phase(19),
      O => \pwm_out[7]_INST_0_i_187_n_0\
    );
\pwm_out[7]_INST_0_i_188\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(18),
      I1 => phase(21),
      O => \pwm_out[7]_INST_0_i_188_n_0\
    );
\pwm_out[7]_INST_0_i_189\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(17),
      I1 => phase(20),
      O => \pwm_out[7]_INST_0_i_189_n_0\
    );
\pwm_out[7]_INST_0_i_190\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(19),
      I1 => phase(16),
      O => \pwm_out[7]_INST_0_i_190_n_0\
    );
\pwm_out[7]_INST_0_i_191\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(18),
      I1 => phase(15),
      O => \pwm_out[7]_INST_0_i_191_n_0\
    );
\pwm_out[7]_INST_0_i_192\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(17),
      I1 => phase(14),
      O => \pwm_out[7]_INST_0_i_192_n_0\
    );
\pwm_out[7]_INST_0_i_193\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(16),
      I1 => phase(13),
      O => \pwm_out[7]_INST_0_i_193_n_0\
    );
\pwm_out[7]_INST_0_i_202\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[7]_INST_0_i_203_n_0\,
      CO(3) => \pwm_out[7]_INST_0_i_202_n_0\,
      CO(2) => \pwm_out[7]_INST_0_i_202_n_1\,
      CO(1) => \pwm_out[7]_INST_0_i_202_n_2\,
      CO(0) => \pwm_out[7]_INST_0_i_202_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(4 downto 1),
      O(3) => \pwm_out[7]_INST_0_i_202_n_4\,
      O(2) => \pwm_out[7]_INST_0_i_202_n_5\,
      O(1) => \pwm_out[7]_INST_0_i_202_n_6\,
      O(0) => \pwm_out[7]_INST_0_i_202_n_7\,
      S(3) => \pwm_out[7]_INST_0_i_212_n_0\,
      S(2) => \pwm_out[7]_INST_0_i_213_n_0\,
      S(1) => \pwm_out[7]_INST_0_i_214_n_0\,
      S(0) => \pwm_out[7]_INST_0_i_215_n_0\
    );
\pwm_out[7]_INST_0_i_203\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[7]_INST_0_i_203_n_0\,
      CO(2) => \pwm_out[7]_INST_0_i_203_n_1\,
      CO(1) => \pwm_out[7]_INST_0_i_203_n_2\,
      CO(0) => \pwm_out[7]_INST_0_i_203_n_3\,
      CYINIT => '0',
      DI(3) => phase(0),
      DI(2 downto 0) => B"001",
      O(3) => \pwm_out[7]_INST_0_i_203_n_4\,
      O(2) => \pwm_out[7]_INST_0_i_203_n_5\,
      O(1) => \pwm_out[7]_INST_0_i_203_n_6\,
      O(0) => \NLW_pwm_out[7]_INST_0_i_203_O_UNCONNECTED\(0),
      S(3) => \pwm_out[7]_INST_0_i_216_n_0\,
      S(2) => \pwm_out[7]_INST_0_i_217_n_0\,
      S(1) => \pwm_out[7]_INST_0_i_218_n_0\,
      S(0) => phase(0)
    );
\pwm_out[7]_INST_0_i_204\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(15),
      I1 => phase(12),
      O => \pwm_out[7]_INST_0_i_204_n_0\
    );
\pwm_out[7]_INST_0_i_205\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(14),
      I1 => phase(11),
      O => \pwm_out[7]_INST_0_i_205_n_0\
    );
\pwm_out[7]_INST_0_i_206\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(10),
      I1 => phase(13),
      O => \pwm_out[7]_INST_0_i_206_n_0\
    );
\pwm_out[7]_INST_0_i_207\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(9),
      I1 => phase(12),
      O => \pwm_out[7]_INST_0_i_207_n_0\
    );
\pwm_out[7]_INST_0_i_208\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(11),
      I1 => phase(8),
      O => \pwm_out[7]_INST_0_i_208_n_0\
    );
\pwm_out[7]_INST_0_i_209\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(10),
      I1 => phase(7),
      O => \pwm_out[7]_INST_0_i_209_n_0\
    );
\pwm_out[7]_INST_0_i_210\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(9),
      I1 => phase(6),
      O => \pwm_out[7]_INST_0_i_210_n_0\
    );
\pwm_out[7]_INST_0_i_211\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(8),
      I1 => phase(5),
      O => \pwm_out[7]_INST_0_i_211_n_0\
    );
\pwm_out[7]_INST_0_i_212\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(7),
      I1 => phase(4),
      O => \pwm_out[7]_INST_0_i_212_n_0\
    );
\pwm_out[7]_INST_0_i_213\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(6),
      I1 => phase(3),
      O => \pwm_out[7]_INST_0_i_213_n_0\
    );
\pwm_out[7]_INST_0_i_214\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(2),
      I1 => phase(5),
      O => \pwm_out[7]_INST_0_i_214_n_0\
    );
\pwm_out[7]_INST_0_i_215\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(1),
      I1 => phase(4),
      O => \pwm_out[7]_INST_0_i_215_n_0\
    );
\pwm_out[7]_INST_0_i_216\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phase(0),
      I1 => phase(3),
      O => \pwm_out[7]_INST_0_i_216_n_0\
    );
\pwm_out[7]_INST_0_i_217\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(2),
      O => \pwm_out[7]_INST_0_i_217_n_0\
    );
\pwm_out[7]_INST_0_i_218\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phase(1),
      O => \pwm_out[7]_INST_0_i_218_n_0\
    );
\pwm_out[7]_INST_0_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[7]_INST_0_i_40_n_0\,
      CO(3) => \pwm_out[7]_INST_0_i_24_n_0\,
      CO(2) => \pwm_out[7]_INST_0_i_24_n_1\,
      CO(1) => \pwm_out[7]_INST_0_i_24_n_2\,
      CO(0) => \pwm_out[7]_INST_0_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[7].pwm_inst/p_0_in\(27 downto 24),
      O(3 downto 0) => \gen_pwm[7].pwm_inst/effective_value0\(27 downto 24),
      S(3) => \pwm_out[7]_INST_0_i_71_n_0\,
      S(2) => \pwm_out[7]_INST_0_i_72_n_0\,
      S(1) => \pwm_out[7]_INST_0_i_73_n_0\,
      S(0) => \pwm_out[7]_INST_0_i_74_n_0\
    );
\pwm_out[7]_INST_0_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[7]_INST_0_i_44_n_0\,
      CO(3) => \pwm_out[7]_INST_0_i_40_n_0\,
      CO(2) => \pwm_out[7]_INST_0_i_40_n_1\,
      CO(1) => \pwm_out[7]_INST_0_i_40_n_2\,
      CO(0) => \pwm_out[7]_INST_0_i_40_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[7].pwm_inst/p_0_in\(23 downto 20),
      O(3 downto 0) => \gen_pwm[7].pwm_inst/effective_value0\(23 downto 20),
      S(3) => \pwm_out[7]_INST_0_i_99_n_0\,
      S(2) => \pwm_out[7]_INST_0_i_100_n_0\,
      S(1) => \pwm_out[7]_INST_0_i_101_n_0\,
      S(0) => \pwm_out[7]_INST_0_i_102_n_0\
    );
\pwm_out[7]_INST_0_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[7]_INST_0_i_84_n_0\,
      CO(3) => \pwm_out[7]_INST_0_i_44_n_0\,
      CO(2) => \pwm_out[7]_INST_0_i_44_n_1\,
      CO(1) => \pwm_out[7]_INST_0_i_44_n_2\,
      CO(0) => \pwm_out[7]_INST_0_i_44_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[7].pwm_inst/p_0_in\(19 downto 16),
      O(3 downto 0) => \gen_pwm[7].pwm_inst/effective_value0\(19 downto 16),
      S(3) => \pwm_out[7]_INST_0_i_107_n_0\,
      S(2) => \pwm_out[7]_INST_0_i_108_n_0\,
      S(1) => \pwm_out[7]_INST_0_i_109_n_0\,
      S(0) => \pwm_out[7]_INST_0_i_110_n_0\
    );
\pwm_out[7]_INST_0_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(31),
      O => \pwm_out[7]_INST_0_i_54_n_0\
    );
\pwm_out[7]_INST_0_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[7].pwm_inst/p_0_in\(30),
      I1 => period(30),
      O => \pwm_out[7]_INST_0_i_55_n_0\
    );
\pwm_out[7]_INST_0_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[7].pwm_inst/p_0_in\(29),
      I1 => period(29),
      O => \pwm_out[7]_INST_0_i_56_n_0\
    );
\pwm_out[7]_INST_0_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[7].pwm_inst/p_0_in\(28),
      I1 => period(28),
      O => \pwm_out[7]_INST_0_i_57_n_0\
    );
\pwm_out[7]_INST_0_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \gen_pwm[7].pwm_inst/p_0_in\(30),
      I1 => period(30),
      I2 => period(31),
      O => \pwm_out[7]_INST_0_i_59_n_0\
    );
\pwm_out[7]_INST_0_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \gen_pwm[7].pwm_inst/p_0_in\(28),
      I1 => period(28),
      I2 => period(29),
      I3 => \gen_pwm[7].pwm_inst/p_0_in\(29),
      O => \pwm_out[7]_INST_0_i_60_n_0\
    );
\pwm_out[7]_INST_0_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \gen_pwm[7].pwm_inst/p_0_in\(30),
      I1 => period(30),
      I2 => period(31),
      O => \pwm_out[7]_INST_0_i_63_n_0\
    );
\pwm_out[7]_INST_0_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gen_pwm[7].pwm_inst/p_0_in\(28),
      I1 => period(28),
      I2 => \gen_pwm[7].pwm_inst/p_0_in\(29),
      I3 => period(29),
      O => \pwm_out[7]_INST_0_i_64_n_0\
    );
\pwm_out[7]_INST_0_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[7].pwm_inst/p_0_in\(27),
      I1 => period(27),
      O => \pwm_out[7]_INST_0_i_71_n_0\
    );
\pwm_out[7]_INST_0_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[7].pwm_inst/p_0_in\(26),
      I1 => period(26),
      O => \pwm_out[7]_INST_0_i_72_n_0\
    );
\pwm_out[7]_INST_0_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[7].pwm_inst/p_0_in\(25),
      I1 => period(25),
      O => \pwm_out[7]_INST_0_i_73_n_0\
    );
\pwm_out[7]_INST_0_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[7].pwm_inst/p_0_in\(24),
      I1 => period(24),
      O => \pwm_out[7]_INST_0_i_74_n_0\
    );
\pwm_out[7]_INST_0_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[7]_INST_0_i_88_n_0\,
      CO(3) => \pwm_out[7]_INST_0_i_84_n_0\,
      CO(2) => \pwm_out[7]_INST_0_i_84_n_1\,
      CO(1) => \pwm_out[7]_INST_0_i_84_n_2\,
      CO(0) => \pwm_out[7]_INST_0_i_84_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[7].pwm_inst/p_0_in\(15 downto 12),
      O(3 downto 0) => \gen_pwm[7].pwm_inst/effective_value0\(15 downto 12),
      S(3) => \pwm_out[7]_INST_0_i_138_n_0\,
      S(2) => \pwm_out[7]_INST_0_i_139_n_0\,
      S(1) => \pwm_out[7]_INST_0_i_140_n_0\,
      S(0) => \pwm_out[7]_INST_0_i_141_n_0\
    );
\pwm_out[7]_INST_0_i_88\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[7]_INST_0_i_123_n_0\,
      CO(3) => \pwm_out[7]_INST_0_i_88_n_0\,
      CO(2) => \pwm_out[7]_INST_0_i_88_n_1\,
      CO(1) => \pwm_out[7]_INST_0_i_88_n_2\,
      CO(0) => \pwm_out[7]_INST_0_i_88_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[7].pwm_inst/p_0_in\(11 downto 8),
      O(3 downto 0) => \gen_pwm[7].pwm_inst/effective_value0\(11 downto 8),
      S(3) => \pwm_out[7]_INST_0_i_146_n_0\,
      S(2) => \pwm_out[7]_INST_0_i_147_n_0\,
      S(1) => \pwm_out[7]_INST_0_i_148_n_0\,
      S(0) => \pwm_out[7]_INST_0_i_149_n_0\
    );
\pwm_out[7]_INST_0_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[7].pwm_inst/p_0_in\(23),
      I1 => period(23),
      O => \pwm_out[7]_INST_0_i_99_n_0\
    );
\pwm_out[8]_INST_0_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[8].pwm_inst/p_0_in\(23),
      I1 => period(23),
      O => \pwm_out[8]_INST_0_i_100_n_0\
    );
\pwm_out[8]_INST_0_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[8].pwm_inst/p_0_in\(22),
      I1 => period(22),
      O => \pwm_out[8]_INST_0_i_101_n_0\
    );
\pwm_out[8]_INST_0_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[8].pwm_inst/p_0_in\(21),
      I1 => period(21),
      O => \pwm_out[8]_INST_0_i_102_n_0\
    );
\pwm_out[8]_INST_0_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[8].pwm_inst/p_0_in\(20),
      I1 => period(20),
      O => \pwm_out[8]_INST_0_i_103_n_0\
    );
\pwm_out[8]_INST_0_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[8].pwm_inst/p_0_in\(19),
      I1 => period(19),
      O => \pwm_out[8]_INST_0_i_108_n_0\
    );
\pwm_out[8]_INST_0_i_109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[8].pwm_inst/p_0_in\(18),
      I1 => period(18),
      O => \pwm_out[8]_INST_0_i_109_n_0\
    );
\pwm_out[8]_INST_0_i_110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[8].pwm_inst/p_0_in\(17),
      I1 => period(17),
      O => \pwm_out[8]_INST_0_i_110_n_0\
    );
\pwm_out[8]_INST_0_i_111\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[8].pwm_inst/p_0_in\(16),
      I1 => period(16),
      O => \pwm_out[8]_INST_0_i_111_n_0\
    );
\pwm_out[8]_INST_0_i_136\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[8].pwm_inst/p_0_in\(15),
      I1 => period(15),
      O => \pwm_out[8]_INST_0_i_136_n_0\
    );
\pwm_out[8]_INST_0_i_137\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[8].pwm_inst/p_0_in\(14),
      I1 => period(14),
      O => \pwm_out[8]_INST_0_i_137_n_0\
    );
\pwm_out[8]_INST_0_i_138\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[8].pwm_inst/p_0_in\(13),
      I1 => period(13),
      O => \pwm_out[8]_INST_0_i_138_n_0\
    );
\pwm_out[8]_INST_0_i_139\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[8].pwm_inst/p_0_in\(12),
      I1 => period(12),
      O => \pwm_out[8]_INST_0_i_139_n_0\
    );
\pwm_out[8]_INST_0_i_144\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[8].pwm_inst/p_0_in\(11),
      I1 => period(11),
      O => \pwm_out[8]_INST_0_i_144_n_0\
    );
\pwm_out[8]_INST_0_i_145\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[8].pwm_inst/p_0_in\(10),
      I1 => period(10),
      O => \pwm_out[8]_INST_0_i_145_n_0\
    );
\pwm_out[8]_INST_0_i_146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[8].pwm_inst/p_0_in\(9),
      I1 => period(9),
      O => \pwm_out[8]_INST_0_i_146_n_0\
    );
\pwm_out[8]_INST_0_i_147\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[8].pwm_inst/p_0_in\(8),
      I1 => period(8),
      O => \pwm_out[8]_INST_0_i_147_n_0\
    );
\pwm_out[8]_INST_0_i_161\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[8].pwm_inst/p_0_in\(7),
      I1 => period(7),
      O => \pwm_out[8]_INST_0_i_161_n_0\
    );
\pwm_out[8]_INST_0_i_162\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[8].pwm_inst/p_0_in\(6),
      I1 => period(6),
      O => \pwm_out[8]_INST_0_i_162_n_0\
    );
\pwm_out[8]_INST_0_i_163\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[8].pwm_inst/p_0_in\(5),
      I1 => period(5),
      O => \pwm_out[8]_INST_0_i_163_n_0\
    );
\pwm_out[8]_INST_0_i_164\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[8].pwm_inst/p_0_in\(4),
      I1 => period(4),
      O => \pwm_out[8]_INST_0_i_164_n_0\
    );
\pwm_out[8]_INST_0_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(31),
      O => \pwm_out[8]_INST_0_i_55_n_0\
    );
\pwm_out[8]_INST_0_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[8].pwm_inst/p_0_in\(30),
      I1 => period(30),
      O => \pwm_out[8]_INST_0_i_56_n_0\
    );
\pwm_out[8]_INST_0_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[8].pwm_inst/p_0_in\(29),
      I1 => period(29),
      O => \pwm_out[8]_INST_0_i_57_n_0\
    );
\pwm_out[8]_INST_0_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[8].pwm_inst/p_0_in\(28),
      I1 => period(28),
      O => \pwm_out[8]_INST_0_i_58_n_0\
    );
\pwm_out[8]_INST_0_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \gen_pwm[8].pwm_inst/p_0_in\(30),
      I1 => period(30),
      I2 => period(31),
      O => \pwm_out[8]_INST_0_i_60_n_0\
    );
\pwm_out[8]_INST_0_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \gen_pwm[8].pwm_inst/p_0_in\(28),
      I1 => period(28),
      I2 => period(29),
      I3 => \gen_pwm[8].pwm_inst/p_0_in\(29),
      O => \pwm_out[8]_INST_0_i_61_n_0\
    );
\pwm_out[8]_INST_0_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \gen_pwm[8].pwm_inst/p_0_in\(30),
      I1 => period(30),
      I2 => period(31),
      O => \pwm_out[8]_INST_0_i_64_n_0\
    );
\pwm_out[8]_INST_0_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gen_pwm[8].pwm_inst/p_0_in\(28),
      I1 => period(28),
      I2 => \gen_pwm[8].pwm_inst/p_0_in\(29),
      I3 => period(29),
      O => \pwm_out[8]_INST_0_i_65_n_0\
    );
\pwm_out[8]_INST_0_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[8].pwm_inst/p_0_in\(27),
      I1 => period(27),
      O => \pwm_out[8]_INST_0_i_72_n_0\
    );
\pwm_out[8]_INST_0_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[8].pwm_inst/p_0_in\(26),
      I1 => period(26),
      O => \pwm_out[8]_INST_0_i_73_n_0\
    );
\pwm_out[8]_INST_0_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[8].pwm_inst/p_0_in\(25),
      I1 => period(25),
      O => \pwm_out[8]_INST_0_i_74_n_0\
    );
\pwm_out[8]_INST_0_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[8].pwm_inst/p_0_in\(24),
      I1 => period(24),
      O => \pwm_out[8]_INST_0_i_75_n_0\
    );
\pwm_out[9]_INST_0_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[9].pwm_inst/p_0_in\(22),
      I1 => period(22),
      O => \pwm_out[9]_INST_0_i_100_n_0\
    );
\pwm_out[9]_INST_0_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[9].pwm_inst/p_0_in\(21),
      I1 => period(21),
      O => \pwm_out[9]_INST_0_i_101_n_0\
    );
\pwm_out[9]_INST_0_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[9].pwm_inst/p_0_in\(20),
      I1 => period(20),
      O => \pwm_out[9]_INST_0_i_102_n_0\
    );
\pwm_out[9]_INST_0_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[9].pwm_inst/p_0_in\(19),
      I1 => period(19),
      O => \pwm_out[9]_INST_0_i_107_n_0\
    );
\pwm_out[9]_INST_0_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[9].pwm_inst/p_0_in\(18),
      I1 => period(18),
      O => \pwm_out[9]_INST_0_i_108_n_0\
    );
\pwm_out[9]_INST_0_i_109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[9].pwm_inst/p_0_in\(17),
      I1 => period(17),
      O => \pwm_out[9]_INST_0_i_109_n_0\
    );
\pwm_out[9]_INST_0_i_110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[9].pwm_inst/p_0_in\(16),
      I1 => period(16),
      O => \pwm_out[9]_INST_0_i_110_n_0\
    );
\pwm_out[9]_INST_0_i_111\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[9]_INST_0_i_112_n_0\,
      CO(3 downto 0) => \NLW_pwm_out[9]_INST_0_i_111_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_pwm_out[9]_INST_0_i_111_O_UNCONNECTED\(3 downto 1),
      O(0) => \pwm_out[9]_INST_0_i_111_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \pwm_out[9]_INST_0_i_153_n_0\
    );
\pwm_out[9]_INST_0_i_112\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[9]_INST_0_i_122_n_0\,
      CO(3) => \pwm_out[9]_INST_0_i_112_n_0\,
      CO(2) => \pwm_out[9]_INST_0_i_112_n_1\,
      CO(1) => \pwm_out[9]_INST_0_i_112_n_2\,
      CO(0) => \pwm_out[9]_INST_0_i_112_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(26 downto 23),
      O(3) => \pwm_out[9]_INST_0_i_112_n_4\,
      O(2) => \pwm_out[9]_INST_0_i_112_n_5\,
      O(1) => \pwm_out[9]_INST_0_i_112_n_6\,
      O(0) => \pwm_out[9]_INST_0_i_112_n_7\,
      S(3) => \pwm_out[9]_INST_0_i_154_n_0\,
      S(2) => \pwm_out[9]_INST_0_i_155_n_0\,
      S(1) => \pwm_out[9]_INST_0_i_156_n_0\,
      S(0) => \pwm_out[9]_INST_0_i_157_n_0\
    );
\pwm_out[9]_INST_0_i_122\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[9]_INST_0_i_151_n_0\,
      CO(3) => \pwm_out[9]_INST_0_i_122_n_0\,
      CO(2) => \pwm_out[9]_INST_0_i_122_n_1\,
      CO(1) => \pwm_out[9]_INST_0_i_122_n_2\,
      CO(0) => \pwm_out[9]_INST_0_i_122_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(22 downto 19),
      O(3) => \pwm_out[9]_INST_0_i_122_n_4\,
      O(2) => \pwm_out[9]_INST_0_i_122_n_5\,
      O(1) => \pwm_out[9]_INST_0_i_122_n_6\,
      O(0) => \pwm_out[9]_INST_0_i_122_n_7\,
      S(3) => \pwm_out[9]_INST_0_i_167_n_0\,
      S(2) => \pwm_out[9]_INST_0_i_168_n_0\,
      S(1) => \pwm_out[9]_INST_0_i_169_n_0\,
      S(0) => \pwm_out[9]_INST_0_i_170_n_0\
    );
\pwm_out[9]_INST_0_i_124\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[9]_INST_0_i_128_n_0\,
      CO(3) => \pwm_out[9]_INST_0_i_124_n_0\,
      CO(2) => \pwm_out[9]_INST_0_i_124_n_1\,
      CO(1) => \pwm_out[9]_INST_0_i_124_n_2\,
      CO(0) => \pwm_out[9]_INST_0_i_124_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[9].pwm_inst/p_0_in\(7 downto 4),
      O(3 downto 0) => \gen_pwm[9].pwm_inst/effective_value0\(7 downto 4),
      S(3) => \pwm_out[9]_INST_0_i_175_n_0\,
      S(2) => \pwm_out[9]_INST_0_i_176_n_0\,
      S(1) => \pwm_out[9]_INST_0_i_177_n_0\,
      S(0) => \pwm_out[9]_INST_0_i_178_n_0\
    );
\pwm_out[9]_INST_0_i_128\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[9]_INST_0_i_128_n_0\,
      CO(2) => \pwm_out[9]_INST_0_i_128_n_1\,
      CO(1) => \pwm_out[9]_INST_0_i_128_n_2\,
      CO(0) => \pwm_out[9]_INST_0_i_128_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \gen_pwm[9].pwm_inst/p_0_in\(3 downto 0),
      O(3 downto 0) => \gen_pwm[9].pwm_inst/effective_value0\(3 downto 0),
      S(3) => \pwm_out[9]_INST_0_i_183_n_0\,
      S(2) => \pwm_out[9]_INST_0_i_184_n_0\,
      S(1) => \pwm_out[9]_INST_0_i_185_n_0\,
      S(0) => \pwm_out[9]_INST_0_i_186_n_0\
    );
\pwm_out[9]_INST_0_i_139\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[9].pwm_inst/p_0_in\(15),
      I1 => period(15),
      O => \pwm_out[9]_INST_0_i_139_n_0\
    );
\pwm_out[9]_INST_0_i_140\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[9].pwm_inst/p_0_in\(14),
      I1 => period(14),
      O => \pwm_out[9]_INST_0_i_140_n_0\
    );
\pwm_out[9]_INST_0_i_141\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[9].pwm_inst/p_0_in\(13),
      I1 => period(13),
      O => \pwm_out[9]_INST_0_i_141_n_0\
    );
\pwm_out[9]_INST_0_i_142\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[9].pwm_inst/p_0_in\(12),
      I1 => period(12),
      O => \pwm_out[9]_INST_0_i_142_n_0\
    );
\pwm_out[9]_INST_0_i_147\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[9].pwm_inst/p_0_in\(11),
      I1 => period(11),
      O => \pwm_out[9]_INST_0_i_147_n_0\
    );
\pwm_out[9]_INST_0_i_148\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[9].pwm_inst/p_0_in\(10),
      I1 => period(10),
      O => \pwm_out[9]_INST_0_i_148_n_0\
    );
\pwm_out[9]_INST_0_i_149\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[9].pwm_inst/p_0_in\(9),
      I1 => period(9),
      O => \pwm_out[9]_INST_0_i_149_n_0\
    );
\pwm_out[9]_INST_0_i_150\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[9].pwm_inst/p_0_in\(8),
      I1 => period(8),
      O => \pwm_out[9]_INST_0_i_150_n_0\
    );
\pwm_out[9]_INST_0_i_151\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[9]_INST_0_i_152_n_0\,
      CO(3) => \pwm_out[9]_INST_0_i_151_n_0\,
      CO(2) => \pwm_out[9]_INST_0_i_151_n_1\,
      CO(1) => \pwm_out[9]_INST_0_i_151_n_2\,
      CO(0) => \pwm_out[9]_INST_0_i_151_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(18 downto 15),
      O(3) => \pwm_out[9]_INST_0_i_151_n_4\,
      O(2) => \pwm_out[9]_INST_0_i_151_n_5\,
      O(1) => \pwm_out[9]_INST_0_i_151_n_6\,
      O(0) => \pwm_out[9]_INST_0_i_151_n_7\,
      S(3) => \pwm_out[9]_INST_0_i_189_n_0\,
      S(2) => \pwm_out[9]_INST_0_i_190_n_0\,
      S(1) => \pwm_out[9]_INST_0_i_191_n_0\,
      S(0) => \pwm_out[9]_INST_0_i_192_n_0\
    );
\pwm_out[9]_INST_0_i_152\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[9]_INST_0_i_187_n_0\,
      CO(3) => \pwm_out[9]_INST_0_i_152_n_0\,
      CO(2) => \pwm_out[9]_INST_0_i_152_n_1\,
      CO(1) => \pwm_out[9]_INST_0_i_152_n_2\,
      CO(0) => \pwm_out[9]_INST_0_i_152_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(14 downto 11),
      O(3) => \pwm_out[9]_INST_0_i_152_n_4\,
      O(2) => \pwm_out[9]_INST_0_i_152_n_5\,
      O(1) => \pwm_out[9]_INST_0_i_152_n_6\,
      O(0) => \pwm_out[9]_INST_0_i_152_n_7\,
      S(3) => \pwm_out[9]_INST_0_i_193_n_0\,
      S(2) => \pwm_out[9]_INST_0_i_194_n_0\,
      S(1) => \pwm_out[9]_INST_0_i_195_n_0\,
      S(0) => \pwm_out[9]_INST_0_i_196_n_0\
    );
\pwm_out[9]_INST_0_i_153\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(27),
      I1 => phase(30),
      O => \pwm_out[9]_INST_0_i_153_n_0\
    );
\pwm_out[9]_INST_0_i_154\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(26),
      I1 => phase(29),
      O => \pwm_out[9]_INST_0_i_154_n_0\
    );
\pwm_out[9]_INST_0_i_155\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(25),
      I1 => phase(28),
      O => \pwm_out[9]_INST_0_i_155_n_0\
    );
\pwm_out[9]_INST_0_i_156\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(24),
      I1 => phase(27),
      O => \pwm_out[9]_INST_0_i_156_n_0\
    );
\pwm_out[9]_INST_0_i_157\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(23),
      I1 => phase(26),
      O => \pwm_out[9]_INST_0_i_157_n_0\
    );
\pwm_out[9]_INST_0_i_167\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(22),
      I1 => phase(25),
      O => \pwm_out[9]_INST_0_i_167_n_0\
    );
\pwm_out[9]_INST_0_i_168\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(21),
      I1 => phase(24),
      O => \pwm_out[9]_INST_0_i_168_n_0\
    );
\pwm_out[9]_INST_0_i_169\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(20),
      I1 => phase(23),
      O => \pwm_out[9]_INST_0_i_169_n_0\
    );
\pwm_out[9]_INST_0_i_170\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(19),
      I1 => phase(22),
      O => \pwm_out[9]_INST_0_i_170_n_0\
    );
\pwm_out[9]_INST_0_i_175\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[9].pwm_inst/p_0_in\(7),
      I1 => period(7),
      O => \pwm_out[9]_INST_0_i_175_n_0\
    );
\pwm_out[9]_INST_0_i_176\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[9].pwm_inst/p_0_in\(6),
      I1 => period(6),
      O => \pwm_out[9]_INST_0_i_176_n_0\
    );
\pwm_out[9]_INST_0_i_177\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[9].pwm_inst/p_0_in\(5),
      I1 => period(5),
      O => \pwm_out[9]_INST_0_i_177_n_0\
    );
\pwm_out[9]_INST_0_i_178\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[9].pwm_inst/p_0_in\(4),
      I1 => period(4),
      O => \pwm_out[9]_INST_0_i_178_n_0\
    );
\pwm_out[9]_INST_0_i_183\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[9].pwm_inst/p_0_in\(3),
      I1 => period(3),
      O => \pwm_out[9]_INST_0_i_183_n_0\
    );
\pwm_out[9]_INST_0_i_184\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[9].pwm_inst/p_0_in\(2),
      I1 => period(2),
      O => \pwm_out[9]_INST_0_i_184_n_0\
    );
\pwm_out[9]_INST_0_i_185\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[9].pwm_inst/p_0_in\(1),
      I1 => period(1),
      O => \pwm_out[9]_INST_0_i_185_n_0\
    );
\pwm_out[9]_INST_0_i_186\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[9].pwm_inst/p_0_in\(0),
      I1 => period(0),
      O => \pwm_out[9]_INST_0_i_186_n_0\
    );
\pwm_out[9]_INST_0_i_187\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[9]_INST_0_i_188_n_0\,
      CO(3) => \pwm_out[9]_INST_0_i_187_n_0\,
      CO(2) => \pwm_out[9]_INST_0_i_187_n_1\,
      CO(1) => \pwm_out[9]_INST_0_i_187_n_2\,
      CO(0) => \pwm_out[9]_INST_0_i_187_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(10 downto 7),
      O(3) => \pwm_out[9]_INST_0_i_187_n_4\,
      O(2) => \pwm_out[9]_INST_0_i_187_n_5\,
      O(1) => \pwm_out[9]_INST_0_i_187_n_6\,
      O(0) => \pwm_out[9]_INST_0_i_187_n_7\,
      S(3) => \pwm_out[9]_INST_0_i_206_n_0\,
      S(2) => \pwm_out[9]_INST_0_i_207_n_0\,
      S(1) => \pwm_out[9]_INST_0_i_208_n_0\,
      S(0) => \pwm_out[9]_INST_0_i_209_n_0\
    );
\pwm_out[9]_INST_0_i_188\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[9]_INST_0_i_205_n_0\,
      CO(3) => \pwm_out[9]_INST_0_i_188_n_0\,
      CO(2) => \pwm_out[9]_INST_0_i_188_n_1\,
      CO(1) => \pwm_out[9]_INST_0_i_188_n_2\,
      CO(0) => \pwm_out[9]_INST_0_i_188_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => phase(6 downto 3),
      O(3) => \pwm_out[9]_INST_0_i_188_n_4\,
      O(2) => \pwm_out[9]_INST_0_i_188_n_5\,
      O(1) => \pwm_out[9]_INST_0_i_188_n_6\,
      O(0) => \pwm_out[9]_INST_0_i_188_n_7\,
      S(3) => \pwm_out[9]_INST_0_i_210_n_0\,
      S(2) => \pwm_out[9]_INST_0_i_211_n_0\,
      S(1) => \pwm_out[9]_INST_0_i_212_n_0\,
      S(0) => \pwm_out[9]_INST_0_i_213_n_0\
    );
\pwm_out[9]_INST_0_i_189\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(21),
      I1 => phase(18),
      O => \pwm_out[9]_INST_0_i_189_n_0\
    );
\pwm_out[9]_INST_0_i_190\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(20),
      I1 => phase(17),
      O => \pwm_out[9]_INST_0_i_190_n_0\
    );
\pwm_out[9]_INST_0_i_191\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(16),
      I1 => phase(19),
      O => \pwm_out[9]_INST_0_i_191_n_0\
    );
\pwm_out[9]_INST_0_i_192\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(15),
      I1 => phase(18),
      O => \pwm_out[9]_INST_0_i_192_n_0\
    );
\pwm_out[9]_INST_0_i_193\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(14),
      I1 => phase(17),
      O => \pwm_out[9]_INST_0_i_193_n_0\
    );
\pwm_out[9]_INST_0_i_194\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(13),
      I1 => phase(16),
      O => \pwm_out[9]_INST_0_i_194_n_0\
    );
\pwm_out[9]_INST_0_i_195\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(12),
      I1 => phase(15),
      O => \pwm_out[9]_INST_0_i_195_n_0\
    );
\pwm_out[9]_INST_0_i_196\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(11),
      I1 => phase(14),
      O => \pwm_out[9]_INST_0_i_196_n_0\
    );
\pwm_out[9]_INST_0_i_205\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_out[9]_INST_0_i_205_n_0\,
      CO(2) => \pwm_out[9]_INST_0_i_205_n_1\,
      CO(1) => \pwm_out[9]_INST_0_i_205_n_2\,
      CO(0) => \pwm_out[9]_INST_0_i_205_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => phase(2 downto 0),
      DI(0) => '0',
      O(3) => \pwm_out[9]_INST_0_i_205_n_4\,
      O(2) => \pwm_out[9]_INST_0_i_205_n_5\,
      O(1) => \pwm_out[9]_INST_0_i_205_n_6\,
      O(0) => \pwm_out[9]_INST_0_i_205_n_7\,
      S(3) => \pwm_out[9]_INST_0_i_214_n_0\,
      S(2) => \pwm_out[9]_INST_0_i_215_n_0\,
      S(1) => \pwm_out[9]_INST_0_i_216_n_0\,
      S(0) => phase(2)
    );
\pwm_out[9]_INST_0_i_206\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(13),
      I1 => phase(10),
      O => \pwm_out[9]_INST_0_i_206_n_0\
    );
\pwm_out[9]_INST_0_i_207\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(12),
      I1 => phase(9),
      O => \pwm_out[9]_INST_0_i_207_n_0\
    );
\pwm_out[9]_INST_0_i_208\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(8),
      I1 => phase(11),
      O => \pwm_out[9]_INST_0_i_208_n_0\
    );
\pwm_out[9]_INST_0_i_209\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(7),
      I1 => phase(10),
      O => \pwm_out[9]_INST_0_i_209_n_0\
    );
\pwm_out[9]_INST_0_i_210\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(6),
      I1 => phase(9),
      O => \pwm_out[9]_INST_0_i_210_n_0\
    );
\pwm_out[9]_INST_0_i_211\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(5),
      I1 => phase(8),
      O => \pwm_out[9]_INST_0_i_211_n_0\
    );
\pwm_out[9]_INST_0_i_212\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(4),
      I1 => phase(7),
      O => \pwm_out[9]_INST_0_i_212_n_0\
    );
\pwm_out[9]_INST_0_i_213\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(3),
      I1 => phase(6),
      O => \pwm_out[9]_INST_0_i_213_n_0\
    );
\pwm_out[9]_INST_0_i_214\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(5),
      I1 => phase(2),
      O => \pwm_out[9]_INST_0_i_214_n_0\
    );
\pwm_out[9]_INST_0_i_215\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(4),
      I1 => phase(1),
      O => \pwm_out[9]_INST_0_i_215_n_0\
    );
\pwm_out[9]_INST_0_i_216\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phase(3),
      I1 => phase(0),
      O => \pwm_out[9]_INST_0_i_216_n_0\
    );
\pwm_out[9]_INST_0_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[9]_INST_0_i_40_n_0\,
      CO(3) => \pwm_out[9]_INST_0_i_24_n_0\,
      CO(2) => \pwm_out[9]_INST_0_i_24_n_1\,
      CO(1) => \pwm_out[9]_INST_0_i_24_n_2\,
      CO(0) => \pwm_out[9]_INST_0_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[9].pwm_inst/p_0_in\(27 downto 24),
      O(3 downto 0) => \gen_pwm[9].pwm_inst/effective_value0\(27 downto 24),
      S(3) => \pwm_out[9]_INST_0_i_71_n_0\,
      S(2) => \pwm_out[9]_INST_0_i_72_n_0\,
      S(1) => \pwm_out[9]_INST_0_i_73_n_0\,
      S(0) => \pwm_out[9]_INST_0_i_74_n_0\
    );
\pwm_out[9]_INST_0_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[9]_INST_0_i_44_n_0\,
      CO(3) => \pwm_out[9]_INST_0_i_40_n_0\,
      CO(2) => \pwm_out[9]_INST_0_i_40_n_1\,
      CO(1) => \pwm_out[9]_INST_0_i_40_n_2\,
      CO(0) => \pwm_out[9]_INST_0_i_40_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[9].pwm_inst/p_0_in\(23 downto 20),
      O(3 downto 0) => \gen_pwm[9].pwm_inst/effective_value0\(23 downto 20),
      S(3) => \pwm_out[9]_INST_0_i_99_n_0\,
      S(2) => \pwm_out[9]_INST_0_i_100_n_0\,
      S(1) => \pwm_out[9]_INST_0_i_101_n_0\,
      S(0) => \pwm_out[9]_INST_0_i_102_n_0\
    );
\pwm_out[9]_INST_0_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[9]_INST_0_i_84_n_0\,
      CO(3) => \pwm_out[9]_INST_0_i_44_n_0\,
      CO(2) => \pwm_out[9]_INST_0_i_44_n_1\,
      CO(1) => \pwm_out[9]_INST_0_i_44_n_2\,
      CO(0) => \pwm_out[9]_INST_0_i_44_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[9].pwm_inst/p_0_in\(19 downto 16),
      O(3 downto 0) => \gen_pwm[9].pwm_inst/effective_value0\(19 downto 16),
      S(3) => \pwm_out[9]_INST_0_i_107_n_0\,
      S(2) => \pwm_out[9]_INST_0_i_108_n_0\,
      S(1) => \pwm_out[9]_INST_0_i_109_n_0\,
      S(0) => \pwm_out[9]_INST_0_i_110_n_0\
    );
\pwm_out[9]_INST_0_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => period(31),
      O => \pwm_out[9]_INST_0_i_54_n_0\
    );
\pwm_out[9]_INST_0_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[9].pwm_inst/p_0_in\(30),
      I1 => period(30),
      O => \pwm_out[9]_INST_0_i_55_n_0\
    );
\pwm_out[9]_INST_0_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[9].pwm_inst/p_0_in\(29),
      I1 => period(29),
      O => \pwm_out[9]_INST_0_i_56_n_0\
    );
\pwm_out[9]_INST_0_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[9].pwm_inst/p_0_in\(28),
      I1 => period(28),
      O => \pwm_out[9]_INST_0_i_57_n_0\
    );
\pwm_out[9]_INST_0_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \gen_pwm[9].pwm_inst/p_0_in\(30),
      I1 => period(30),
      I2 => period(31),
      O => \pwm_out[9]_INST_0_i_59_n_0\
    );
\pwm_out[9]_INST_0_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \gen_pwm[9].pwm_inst/p_0_in\(28),
      I1 => period(28),
      I2 => period(29),
      I3 => \gen_pwm[9].pwm_inst/p_0_in\(29),
      O => \pwm_out[9]_INST_0_i_60_n_0\
    );
\pwm_out[9]_INST_0_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \gen_pwm[9].pwm_inst/p_0_in\(30),
      I1 => period(30),
      I2 => period(31),
      O => \pwm_out[9]_INST_0_i_63_n_0\
    );
\pwm_out[9]_INST_0_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gen_pwm[9].pwm_inst/p_0_in\(28),
      I1 => period(28),
      I2 => \gen_pwm[9].pwm_inst/p_0_in\(29),
      I3 => period(29),
      O => \pwm_out[9]_INST_0_i_64_n_0\
    );
\pwm_out[9]_INST_0_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[9].pwm_inst/p_0_in\(27),
      I1 => period(27),
      O => \pwm_out[9]_INST_0_i_71_n_0\
    );
\pwm_out[9]_INST_0_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[9].pwm_inst/p_0_in\(26),
      I1 => period(26),
      O => \pwm_out[9]_INST_0_i_72_n_0\
    );
\pwm_out[9]_INST_0_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[9].pwm_inst/p_0_in\(25),
      I1 => period(25),
      O => \pwm_out[9]_INST_0_i_73_n_0\
    );
\pwm_out[9]_INST_0_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[9].pwm_inst/p_0_in\(24),
      I1 => period(24),
      O => \pwm_out[9]_INST_0_i_74_n_0\
    );
\pwm_out[9]_INST_0_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[9]_INST_0_i_88_n_0\,
      CO(3) => \pwm_out[9]_INST_0_i_84_n_0\,
      CO(2) => \pwm_out[9]_INST_0_i_84_n_1\,
      CO(1) => \pwm_out[9]_INST_0_i_84_n_2\,
      CO(0) => \pwm_out[9]_INST_0_i_84_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[9].pwm_inst/p_0_in\(15 downto 12),
      O(3 downto 0) => \gen_pwm[9].pwm_inst/effective_value0\(15 downto 12),
      S(3) => \pwm_out[9]_INST_0_i_139_n_0\,
      S(2) => \pwm_out[9]_INST_0_i_140_n_0\,
      S(1) => \pwm_out[9]_INST_0_i_141_n_0\,
      S(0) => \pwm_out[9]_INST_0_i_142_n_0\
    );
\pwm_out[9]_INST_0_i_88\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_out[9]_INST_0_i_124_n_0\,
      CO(3) => \pwm_out[9]_INST_0_i_88_n_0\,
      CO(2) => \pwm_out[9]_INST_0_i_88_n_1\,
      CO(1) => \pwm_out[9]_INST_0_i_88_n_2\,
      CO(0) => \pwm_out[9]_INST_0_i_88_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gen_pwm[9].pwm_inst/p_0_in\(11 downto 8),
      O(3 downto 0) => \gen_pwm[9].pwm_inst/effective_value0\(11 downto 8),
      S(3) => \pwm_out[9]_INST_0_i_147_n_0\,
      S(2) => \pwm_out[9]_INST_0_i_148_n_0\,
      S(1) => \pwm_out[9]_INST_0_i_149_n_0\,
      S(0) => \pwm_out[9]_INST_0_i_150_n_0\
    );
\pwm_out[9]_INST_0_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gen_pwm[9].pwm_inst/p_0_in\(23),
      I1 => period(23),
      O => \pwm_out[9]_INST_0_i_99_n_0\
    );
end STRUCTURE;
