Vitis
===

## 1. Document

- [Vitis Unified Software Development Platform 2020.1 Documentation](https://www.xilinx.com/html_docs/xilinx2020_1/vitis_doc/index.html){:target="_blank"}

- [Vitis HLS Libraries Reference](https://www.xilinx.com/html_docs/xilinx2020_1/vitis_doc/vitishlslibrariesreference.html){:target="_blank"}

## 2. Tutorial

- [2020.1 Vitis™ Application Acceleration Development Flow Tutorials](https://github.com/Xilinx/Vitis-Tutorials){:target="_blank"}

    **Intermediate**
    
    Tutorial | Kernel | Description
-|:-:|-
[Getting Started with RTL Kernels](https://github.com/Xilinx/Vitis-Tutorials/blob/master/docs/getting-started-rtl-kernels/README.md){:target="_blank"} | RTL | This tutorial demonstrates how to use the Vitis core development kit to program an RTL kernel into an FPGA and build a Hardware Emulation using a common development flow.
[Vitis HLS Analysis and Optimization](https://github.com/Xilinx/Vitis-Tutorials/blob/master/docs/vitis_hls_analysis/README.md){:target="_blank"} | C | This tutorial demonstrates how you can use the Vitis HLS tool GUI to build, analyze, and optimize a hardware kernel.
[Mixing C and RTL](https://github.com/Xilinx/Vitis-Tutorials/blob/master/docs/mixing-c-rtl-kernels/README.md){:target="_blank"} | C and RTL | This tutorial demonstrates working with an application containing RTL and OpenCL™ kernels to familiarize yourself with the Vitis core development kit flow, along with various design analysis features.
[Using Multiple Compute Units](https://github.com/Xilinx/Vitis-Tutorials/blob/master/docs/using-multiple-cu/README.md){:target="_blank"} | C and RTL | This tutorial demonstrates the flexible kernel linking process to increase the number of kernel instances on an FPGA, which improves the parallelism in a combined host-kernel system.
[Host Code Optimization](https://github.com/Xilinx/Vitis-Tutorials/blob/master/docs/host-code-opt/README.md){:target="_blank"} | C and RTL | This tutorial demonstrates applying host code optimization techniques to your design.
[Using Multiple DDR Banks](https://github.com/Xilinx/Vitis-Tutorials/blob/master/docs/mult-ddr-banks/README.md){:target="_blank"} | C and RTL | This tutorial demonstrates how using multiple DDRs can improve data transfer between kernels and global memory.

    **Advanced**
    
    Tutorial | Kernel | Description
-|:-:|-
[Controlling Vivado Implementation](https://github.com/Xilinx/Vitis-Tutorials/blob/2020.1/docs/controlling-vivado-impl/README.md){:target="_blank"} | RTL | This tutorial demonstrates how you can control the Vivado® tools flow when implementing your project.



- [Xilinx Vitis-In-Depth-Tutorial ](https://github.com/Xilinx/Vitis-In-Depth-Tutorial){:target="_blank"}

- Building Accelerated Applications with Vitis
    - [Video](https://app.livestorm.co/adiuvo-engineering/building-accelerated-applications-with-vitis/live?s=c5d2a454-9f0c-429d-963c-3cc5a8d999a6#/chat){:target="_blank"}

    - [Document](https://github.com/ATaylorCEngFIET/Building-Accelerated-Applications-with-Vitis){:target="_blank"}

        - [Slides](tech/fpga/xilinx/vitis/Building-Accelerated-Applications-with-Vitis.pdf){:target="_blank"}

        - [Lab](tech/fpga/xilinx/vitis/Building-Accelerated-Applications-with-Vitis-Course-Workbook.pdf){:target="_blank"}
