<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>CPTR_EL3</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">CPTR_EL3, Architectural Feature Trap Register (EL3)</h1><p>The CPTR_EL3 characteristics are:</p><h2>Purpose</h2><p>Controls trapping to EL3 of access to <a href="AArch64-cpacr_el1.html">CPACR_EL1</a>, <a href="AArch64-cptr_el2.html">CPTR_EL2</a>, trace functionality and registers associated with SVE, Advanced SIMD and floating-point execution. Also controls EL3 access to trace functionality and registers associated with SVE, Advanced SIMD and floating-point execution.</p><h2>Configuration</h2><p><del>
                RW fields in this register reset to architecturally </del><span class="arm-defined-word"><del>UNKNOWN</del></span><del> values.
              </del></p><p>This register is present only
    when <del>HaveEL(</del>EL3<ins> is implemented.</ins><del>).</del>
      
    Otherwise, direct accesses to CPTR_EL3 are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2><p>CPTR_EL3 is a 64-bit register.</p><h2>Field descriptions</h2><p>The CPTR_EL3 bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#0_63">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="1"><a href="#TCPAC_31">TCPAC</a></td><td class="lr" colspan="1"><a href="#TAM_30">TAM</a></td><td class="lr" colspan="9"><a href="#0_29">RES0</a></td><td class="lr" colspan="1"><a href="#TTA_20">TTA</a></td><td class="lr" colspan="9"><a href="#0_19">RES0</a></td><td class="lr" colspan="1"><a href="#TFP_10">TFP</a></td><td class="lr" colspan="1"><a href="#0_9">RES0</a></td><td class="lr" colspan="1"><a href="#EZ_8">EZ</a></td><td class="lr" colspan="8"><a href="#0_7">RES0</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields"></div><h4 id="0_63">
                Bits [63:32]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="TCPAC_31">TCPAC, bit [31]
              </h4><p>Traps all of the following to EL3, from both Security states and both Execution states.</p><ul><li>EL2 accesses to <a href="AArch64-cptr_el2.html">CPTR_EL2</a>, reported using EC syndrome value <span class="hexnumber">0x18</span>, or <a href="AArch32-hcptr.html">HCPTR</a>, reported using EC syndrome value <span class="hexnumber">0x03</span>.
</li><li>EL2 and EL1 accesses to <a href="AArch64-cpacr_el1.html">CPACR_EL1</a> reported using EC syndrome value <span class="hexnumber">0x18</span>, or <a href="AArch32-cpacr.html">CPACR</a> reported using EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul><p>When CPTR_EL3.TCPAC is:</p><table class="valuetable"><tr><th>TCPAC</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>This control does not cause any instructions to be trapped.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>EL2 accesses to the <a href="AArch64-cptr_el2.html">CPTR_EL2</a> or <a href="AArch32-hcptr.html">HCPTR</a>, and EL2 and EL1 accesses to the <a href="AArch64-cpacr_el1.html">CPACR_EL1</a> or <a href="AArch32-cpacr.html">CPACR</a>, are trapped to EL3, unless they are trapped by <a href="AArch64-cptr_el2.html">CPTR_EL2</a>.TCPAC.</p></td></tr></table><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="TAM_30">TAM, bit [30]
              <div style="font-size:smaller;"><br/>When AMUv1 is implemented:
                </div></h4><p>Trap Activity Monitor access. Traps EL2, EL1 and EL0 accesses to all Activity Monitor registers to EL3.</p><p>Accesses to the Activity Monitors registers are trapped as follows:</p><ul><li><p>In AArch64 state, the following registers are trapped to EL3 and reported with EC syndrome value <span class="hexnumber">0x18</span>:</p><ul><li><a href="AArch64-amuserenr_el0.html">AMUSERENR_EL0</a>, <a href="AArch64-amcfgr_el0.html">AMCFGR_EL0</a>, <a href="AArch64-amcgcr_el0.html">AMCGCR_EL0</a>, <a href="AArch64-amcntenclr0_el0.html">AMCNTENCLR0_EL0</a>, <a href="AArch64-amcntenclr1_el0.html">AMCNTENCLR1_EL0</a>, <a href="AArch64-amcntenset0_el0.html">AMCNTENSET0_EL0</a>, <a href="AArch64-amcntenset1_el0.html">AMCNTENSET1_EL0</a>, <a href="AArch64-amcr_el0.html">AMCR_EL0</a>, <a href="AArch64-amevcntr0n_el0.html">AMEVCNTR0&lt;n>_EL0</a>, <a href="AArch64-amevcntr1n_el0.html">AMEVCNTR1&lt;n>_EL0</a>, <a href="AArch64-amevtyper0n_el0.html">AMEVTYPER0&lt;n>_EL0</a>, and <a href="AArch64-amevtyper1n_el0.html">AMEVTYPER1&lt;n>_EL0</a>.
</li></ul></li><li><p>In AArch32 state, accesses with MRC or MCR to the following registers reported with EC syndrome value <span class="hexnumber">0x03</span>:</p><ul><li><a href="AArch32-amuserenr.html">AMUSERENR</a>, <a href="AArch32-amcfgr.html">AMCFGR</a>, <a href="AArch32-amcgcr.html">AMCGCR</a>, <a href="AArch32-amcntenclr0.html">AMCNTENCLR0</a>, <a href="AArch32-amcntenclr1.html">AMCNTENCLR1</a>, <a href="AArch32-amcntenset0.html">AMCNTENSET0</a>, <a href="AArch32-amcntenset1.html">AMCNTENSET1</a>, <a href="AArch32-amcr.html">AMCR</a>, <a href="AArch32-amevtyper0n.html">AMEVTYPER0&lt;n></a>, and <a href="AArch32-amevtyper1n.html">AMEVTYPER1&lt;n></a>.
</li></ul></li><li><p>In AArch32 state, accesses with MRRC or MCRR to the following registers, reported with EC syndrome value <span class="hexnumber">0x04</span>:</p><ul><li><a href="AArch32-amevcntr0n.html">AMEVCNTR0&lt;n></a>, <a href="AArch32-amevcntr1n.html">AMEVCNTR1&lt;n></a>.
</li></ul></li></ul><table class="valuetable"><tr><th>TAM</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Accesses from EL2, EL1, and EL0 to Activity Monitor registers are not trapped.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Accesses from EL2, EL1, and EL0 to Activity Monitor registers are trapped to EL3.</p></td></tr></table><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_30"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="0_29">
                Bits [29:21]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="TTA_20">TTA, bit [20]
              </h4><p>Traps System register accesses. Accesses to the trace registers, from all Exception levels, both Security states, and both Execution states are trapped to EL3 as follows:</p><ul><li><p>In AArch64 state, Trace registers with op0=2, op1=1, are trapped to EL3 and reported using EC syndrome value <span class="hexnumber">0x18</span>.</p></li><li><p>In AArch32 state, accesses using MCR or MRC to the Trace registers with cpnum=14 and opc1=1 are reported using EC syndrome value <span class="hexnumber">0x05</span>.</p></li><li><p>In AArch32 state, accesses using MCRR or MRRC to the Trace registers with cpnum=14 and opc1=1 are reported using EC syndrome value <span class="hexnumber">0x0C</span>.</p></li></ul><table class="valuetable"><tr><th>TTA</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>This control does not cause any instructions to be trapped.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Any System register access to the trace registers is trapped to EL3, subject to the exception prioritization rules, unless it is trapped by <a href="AArch32-cpacr.html">CPACR</a>.TRCDIS, <a href="AArch64-cpacr_el1.html">CPACR_EL1</a>.TTA or <a href="AArch64-cptr_el2.html">CPTR_EL2</a>.TTA.</p></td></tr></table><p>If System register access to trace functionality is not supported, this bit is <span class="arm-defined-word">RES0</span>.</p><div class="note"><span class="note-header">Note</span><p>The ETMv4 architecture does not permit EL0 to access the trace registers. If the Armv8-A architecture is implemented with an ETMv4 implementation, EL0 accesses to the trace registers are <span class="arm-defined-word">UNDEFINED</span>, and any resulting exception is higher priority than this trap exception.</p><p>EL3 does not provide traps on trace register accesses through the Memory-mapped interface.</p></div><p>System register accesses to the trace registers can have side-effects. When a System register access is trapped, no side-effects occur before the exception is taken, see <span class="xref">'Register access instructions' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile</span>.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_19">
                Bits [19:11]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="TFP_10">TFP, bit [10]
              </h4><p>Traps all accesses to SVE, Advanced SIMD and floating-point functionality, from all Exception levels, both Security states, and both Execution states, to EL3. Defined values are:</p><p>This includes the following registers, all reported using EC syndrome value <span class="hexnumber">0x07</span>:</p><ul><li><a href="AArch64-fpcr.html">FPCR</a>, <a href="AArch64-fpsr.html">FPSR</a>, <a href="AArch64-fpexc32_el2.html">FPEXC32_EL2</a>, any of the SIMD and floating-point registers V0-V31, including their views as D0-D31 registers or S0-31 registers. See <span class="xref">'The SIMD and floating-point registers, V0-V31' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile</span>.
</li><li><a href="AArch32-mvfr0.html">MVFR0</a>, <a href="AArch32-mvfr1.html">MVFR1</a>, <a href="AArch32-mvfr2.html">MVFR2</a>, <a href="AArch32-fpcsr.html">FPCSR</a>, <a href="AArch32-fpexc.html">FPEXC</a>, and any of the SIMD and floating-point registers Q0-15, including their views as D0-D31 registers or S0-31 registers. See <span class="xref">'Advanced SIMD and floating-point System registers' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile</span>.
</li></ul><p>Permitted VMSR accesses to <a href="AArch32-fpsid.html">FPSID</a> are ignored, but for the purposes of this trap the architecture define a VMSR access to the <a href="AArch32-fpsid.html">FPSID</a> from EL1 or higher as an access to a SIMD and floating-point register.</p><table class="valuetable"><tr><th>TFP</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>This control does not cause any instructions to be trapped.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Any attempt at any Exception level to execute an instruction that uses the registers associated with SVE, Advanced SIMD and floating-point is trapped to EL3, subject to the exception prioritization rules, unless it is trapped by <a href="AArch64-cptr_el3.html">CPTR_EL3</a>.EZ.</p></td></tr></table><div class="note"><span class="note-header">Note</span><p><a href="AArch64-fpexc32_el2.html">FPEXC32_EL2</a> is not accessible from EL0 using AArch64.</p><p><a href="AArch32-fpsid.html">FPSID</a>, <a href="AArch32-mrfr0.html">MRFR0</a>, <a href="AArch32-mvfr1.html">MVFR1</a>, and <a href="AArch32-fpexc.html">FPEXC</a> are not accessible from EL0 using AArch32.</p></div><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_9">
                Bit [9]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="EZ_8">EZ, bit [8]
              <div style="font-size:smaller;"><br/>When SVE is implemented:
                </div></h4><p>Traps all accesses to SVE functionality and registers from all Exception levels, and both Security states, to EL3.</p><table class="valuetable"><tr><th>EZ</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>This control causes these instructions executed at any Exception level to be trapped, subject to the exception prioritization rules.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>This control does not cause any instruction to be trapped.</p></td></tr></table><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_8"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="0_7">
                Bits [7:0]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><div class="text_after_fields"></div><div class="access_mechanisms"><h2>Accessing the CPTR_EL3</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRS &lt;Xt>, CPTR_EL3</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b110</td><td>0b0001</td><td>0b0001</td><td>0b010</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    return CPTR_EL3;
              </p><h4 class="assembler">MSR CPTR_EL3, &lt;Xt></h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b110</td><td>0b0001</td><td>0b0001</td><td>0b010</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    CPTR_EL3 = X[t];
              </p></div><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>