<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>IOT MQTT Project: tm4c123gh6pm.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">IOT MQTT Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">tm4c123gh6pm.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// tm4c123gh6pm.h - TM4C123GH6PM Register Definitions</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// Copyright (c) 2013-2015 Texas Instruments Incorporated.  All rights reserved.</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// Software License Agreement</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">// </span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//   Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//   modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//   are met:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// </span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//   Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//   notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">// </span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">//   Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">//   notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">//   documentation and/or other materials provided with the  </span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">//   distribution.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">// </span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//   Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">//   its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">//   from this software without specific prior written permission.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">// </span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">// &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">// </span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">// This is part of revision 2.1.1.71 of the Tiva Firmware Development Package.</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifndef __TM4C123GH6PM_H__</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define __TM4C123GH6PM_H__</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">// Interrupt assignments</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define INT_GPIOA               16          // GPIO Port A</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define INT_GPIOB               17          // GPIO Port B</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define INT_GPIOC               18          // GPIO Port C</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define INT_GPIOD               19          // GPIO Port D</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define INT_GPIOE               20          // GPIO Port E</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define INT_UART0               21          // UART0</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define INT_UART1               22          // UART1</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define INT_SSI0                23          // SSI0</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define INT_I2C0                24          // I2C0</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define INT_PWM0_FAULT          25          // PWM0 Fault</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define INT_PWM0_0              26          // PWM0 Generator 0</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define INT_PWM0_1              27          // PWM0 Generator 1</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define INT_PWM0_2              28          // PWM0 Generator 2</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define INT_QEI0                29          // QEI0</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define INT_ADC0SS0             30          // ADC0 Sequence 0</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define INT_ADC0SS1             31          // ADC0 Sequence 1</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define INT_ADC0SS2             32          // ADC0 Sequence 2</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define INT_ADC0SS3             33          // ADC0 Sequence 3</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define INT_WATCHDOG            34          // Watchdog Timers 0 and 1</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define INT_TIMER0A             35          // 16/32-Bit Timer 0A</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define INT_TIMER0B             36          // 16/32-Bit Timer 0B</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define INT_TIMER1A             37          // 16/32-Bit Timer 1A</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define INT_TIMER1B             38          // 16/32-Bit Timer 1B</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define INT_TIMER2A             39          // 16/32-Bit Timer 2A</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define INT_TIMER2B             40          // 16/32-Bit Timer 2B</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define INT_COMP0               41          // Analog Comparator 0</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define INT_COMP1               42          // Analog Comparator 1</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define INT_SYSCTL              44          // System Control</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define INT_FLASH               45          // Flash Memory Control and EEPROM</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define INT_GPIOF               46          // GPIO Port F</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define INT_UART2               49          // UART2</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define INT_SSI1                50          // SSI1</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define INT_TIMER3A             51          // 16/32-Bit Timer 3A</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define INT_TIMER3B             52          // Timer 3B</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define INT_I2C1                53          // I2C1</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define INT_QEI1                54          // QEI1</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define INT_CAN0                55          // CAN0</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define INT_CAN1                56          // CAN1</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define INT_HIBERNATE           59          // Hibernation Module</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define INT_USB0                60          // USB</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define INT_PWM0_3              61          // PWM Generator 3</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define INT_UDMA                62          // uDMA Software</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define INT_UDMAERR             63          // uDMA Error</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define INT_ADC1SS0             64          // ADC1 Sequence 0</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define INT_ADC1SS1             65          // ADC1 Sequence 1</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define INT_ADC1SS2             66          // ADC1 Sequence 2</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define INT_ADC1SS3             67          // ADC1 Sequence 3</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define INT_SSI2                73          // SSI2</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define INT_SSI3                74          // SSI3</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define INT_UART3               75          // UART3</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define INT_UART4               76          // UART4</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define INT_UART5               77          // UART5</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define INT_UART6               78          // UART6</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define INT_UART7               79          // UART7</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define INT_I2C2                84          // I2C2</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define INT_I2C3                85          // I2C3</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define INT_TIMER4A             86          // 16/32-Bit Timer 4A</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define INT_TIMER4B             87          // 16/32-Bit Timer 4B</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define INT_TIMER5A             108         // 16/32-Bit Timer 5A</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define INT_TIMER5B             109         // 16/32-Bit Timer 5B</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define INT_WTIMER0A            110         // 32/64-Bit Timer 0A</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define INT_WTIMER0B            111         // 32/64-Bit Timer 0B</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define INT_WTIMER1A            112         // 32/64-Bit Timer 1A</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define INT_WTIMER1B            113         // 32/64-Bit Timer 1B</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define INT_WTIMER2A            114         // 32/64-Bit Timer 2A</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define INT_WTIMER2B            115         // 32/64-Bit Timer 2B</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define INT_WTIMER3A            116         // 32/64-Bit Timer 3A</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define INT_WTIMER3B            117         // 32/64-Bit Timer 3B</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define INT_WTIMER4A            118         // 32/64-Bit Timer 4A</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define INT_WTIMER4B            119         // 32/64-Bit Timer 4B</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define INT_WTIMER5A            120         // 32/64-Bit Timer 5A</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define INT_WTIMER5B            121         // 32/64-Bit Timer 5B</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define INT_SYSEXC              122         // System Exception (imprecise)</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define INT_PWM1_0              150         // PWM1 Generator 0</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define INT_PWM1_1              151         // PWM1 Generator 1</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define INT_PWM1_2              152         // PWM1 Generator 2</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define INT_PWM1_3              153         // PWM1 Generator 3</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define INT_PWM1_FAULT          154         // PWM1 Fault</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">// Watchdog Timer registers (WATCHDOG0)</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define WATCHDOG0_LOAD_R        (*((volatile uint32_t *)0x40000000))</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define WATCHDOG0_VALUE_R       (*((volatile uint32_t *)0x40000004))</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define WATCHDOG0_CTL_R         (*((volatile uint32_t *)0x40000008))</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define WATCHDOG0_ICR_R         (*((volatile uint32_t *)0x4000000C))</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define WATCHDOG0_RIS_R         (*((volatile uint32_t *)0x40000010))</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define WATCHDOG0_MIS_R         (*((volatile uint32_t *)0x40000014))</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define WATCHDOG0_TEST_R        (*((volatile uint32_t *)0x40000418))</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define WATCHDOG0_LOCK_R        (*((volatile uint32_t *)0x40000C00))</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">// Watchdog Timer registers (WATCHDOG1)</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define WATCHDOG1_LOAD_R        (*((volatile uint32_t *)0x40001000))</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define WATCHDOG1_VALUE_R       (*((volatile uint32_t *)0x40001004))</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define WATCHDOG1_CTL_R         (*((volatile uint32_t *)0x40001008))</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define WATCHDOG1_ICR_R         (*((volatile uint32_t *)0x4000100C))</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define WATCHDOG1_RIS_R         (*((volatile uint32_t *)0x40001010))</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define WATCHDOG1_MIS_R         (*((volatile uint32_t *)0x40001014))</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define WATCHDOG1_TEST_R        (*((volatile uint32_t *)0x40001418))</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define WATCHDOG1_LOCK_R        (*((volatile uint32_t *)0x40001C00))</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">// GPIO registers (PORTA)</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define GPIO_PORTA_DATA_BITS_R  ((volatile uint32_t *)0x40004000)</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define GPIO_PORTA_DATA_R       (*((volatile uint32_t *)0x400043FC))</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define GPIO_PORTA_DIR_R        (*((volatile uint32_t *)0x40004400))</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define GPIO_PORTA_IS_R         (*((volatile uint32_t *)0x40004404))</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define GPIO_PORTA_IBE_R        (*((volatile uint32_t *)0x40004408))</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define GPIO_PORTA_IEV_R        (*((volatile uint32_t *)0x4000440C))</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define GPIO_PORTA_IM_R         (*((volatile uint32_t *)0x40004410))</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define GPIO_PORTA_RIS_R        (*((volatile uint32_t *)0x40004414))</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define GPIO_PORTA_MIS_R        (*((volatile uint32_t *)0x40004418))</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define GPIO_PORTA_ICR_R        (*((volatile uint32_t *)0x4000441C))</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define GPIO_PORTA_AFSEL_R      (*((volatile uint32_t *)0x40004420))</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define GPIO_PORTA_DR2R_R       (*((volatile uint32_t *)0x40004500))</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define GPIO_PORTA_DR4R_R       (*((volatile uint32_t *)0x40004504))</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define GPIO_PORTA_DR8R_R       (*((volatile uint32_t *)0x40004508))</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define GPIO_PORTA_ODR_R        (*((volatile uint32_t *)0x4000450C))</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define GPIO_PORTA_PUR_R        (*((volatile uint32_t *)0x40004510))</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define GPIO_PORTA_PDR_R        (*((volatile uint32_t *)0x40004514))</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define GPIO_PORTA_SLR_R        (*((volatile uint32_t *)0x40004518))</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define GPIO_PORTA_DEN_R        (*((volatile uint32_t *)0x4000451C))</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define GPIO_PORTA_LOCK_R       (*((volatile uint32_t *)0x40004520))</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define GPIO_PORTA_CR_R         (*((volatile uint32_t *)0x40004524))</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define GPIO_PORTA_AMSEL_R      (*((volatile uint32_t *)0x40004528))</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define GPIO_PORTA_PCTL_R       (*((volatile uint32_t *)0x4000452C))</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define GPIO_PORTA_ADCCTL_R     (*((volatile uint32_t *)0x40004530))</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define GPIO_PORTA_DMACTL_R     (*((volatile uint32_t *)0x40004534))</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">// GPIO registers (PORTB)</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define GPIO_PORTB_DATA_BITS_R  ((volatile uint32_t *)0x40005000)</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define GPIO_PORTB_DATA_R       (*((volatile uint32_t *)0x400053FC))</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define GPIO_PORTB_DIR_R        (*((volatile uint32_t *)0x40005400))</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define GPIO_PORTB_IS_R         (*((volatile uint32_t *)0x40005404))</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define GPIO_PORTB_IBE_R        (*((volatile uint32_t *)0x40005408))</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define GPIO_PORTB_IEV_R        (*((volatile uint32_t *)0x4000540C))</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define GPIO_PORTB_IM_R         (*((volatile uint32_t *)0x40005410))</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define GPIO_PORTB_RIS_R        (*((volatile uint32_t *)0x40005414))</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define GPIO_PORTB_MIS_R        (*((volatile uint32_t *)0x40005418))</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define GPIO_PORTB_ICR_R        (*((volatile uint32_t *)0x4000541C))</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define GPIO_PORTB_AFSEL_R      (*((volatile uint32_t *)0x40005420))</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define GPIO_PORTB_DR2R_R       (*((volatile uint32_t *)0x40005500))</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define GPIO_PORTB_DR4R_R       (*((volatile uint32_t *)0x40005504))</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define GPIO_PORTB_DR8R_R       (*((volatile uint32_t *)0x40005508))</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define GPIO_PORTB_ODR_R        (*((volatile uint32_t *)0x4000550C))</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define GPIO_PORTB_PUR_R        (*((volatile uint32_t *)0x40005510))</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define GPIO_PORTB_PDR_R        (*((volatile uint32_t *)0x40005514))</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define GPIO_PORTB_SLR_R        (*((volatile uint32_t *)0x40005518))</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define GPIO_PORTB_DEN_R        (*((volatile uint32_t *)0x4000551C))</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define GPIO_PORTB_LOCK_R       (*((volatile uint32_t *)0x40005520))</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define GPIO_PORTB_CR_R         (*((volatile uint32_t *)0x40005524))</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define GPIO_PORTB_AMSEL_R      (*((volatile uint32_t *)0x40005528))</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define GPIO_PORTB_PCTL_R       (*((volatile uint32_t *)0x4000552C))</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define GPIO_PORTB_ADCCTL_R     (*((volatile uint32_t *)0x40005530))</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define GPIO_PORTB_DMACTL_R     (*((volatile uint32_t *)0x40005534))</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">// GPIO registers (PORTC)</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define GPIO_PORTC_DATA_BITS_R  ((volatile uint32_t *)0x40006000)</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define GPIO_PORTC_DATA_R       (*((volatile uint32_t *)0x400063FC))</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define GPIO_PORTC_DIR_R        (*((volatile uint32_t *)0x40006400))</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define GPIO_PORTC_IS_R         (*((volatile uint32_t *)0x40006404))</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define GPIO_PORTC_IBE_R        (*((volatile uint32_t *)0x40006408))</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define GPIO_PORTC_IEV_R        (*((volatile uint32_t *)0x4000640C))</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define GPIO_PORTC_IM_R         (*((volatile uint32_t *)0x40006410))</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define GPIO_PORTC_RIS_R        (*((volatile uint32_t *)0x40006414))</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define GPIO_PORTC_MIS_R        (*((volatile uint32_t *)0x40006418))</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define GPIO_PORTC_ICR_R        (*((volatile uint32_t *)0x4000641C))</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define GPIO_PORTC_AFSEL_R      (*((volatile uint32_t *)0x40006420))</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define GPIO_PORTC_DR2R_R       (*((volatile uint32_t *)0x40006500))</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define GPIO_PORTC_DR4R_R       (*((volatile uint32_t *)0x40006504))</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define GPIO_PORTC_DR8R_R       (*((volatile uint32_t *)0x40006508))</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define GPIO_PORTC_ODR_R        (*((volatile uint32_t *)0x4000650C))</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define GPIO_PORTC_PUR_R        (*((volatile uint32_t *)0x40006510))</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define GPIO_PORTC_PDR_R        (*((volatile uint32_t *)0x40006514))</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define GPIO_PORTC_SLR_R        (*((volatile uint32_t *)0x40006518))</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define GPIO_PORTC_DEN_R        (*((volatile uint32_t *)0x4000651C))</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define GPIO_PORTC_LOCK_R       (*((volatile uint32_t *)0x40006520))</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define GPIO_PORTC_CR_R         (*((volatile uint32_t *)0x40006524))</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define GPIO_PORTC_AMSEL_R      (*((volatile uint32_t *)0x40006528))</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define GPIO_PORTC_PCTL_R       (*((volatile uint32_t *)0x4000652C))</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define GPIO_PORTC_ADCCTL_R     (*((volatile uint32_t *)0x40006530))</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define GPIO_PORTC_DMACTL_R     (*((volatile uint32_t *)0x40006534))</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">// GPIO registers (PORTD)</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define GPIO_PORTD_DATA_BITS_R  ((volatile uint32_t *)0x40007000)</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define GPIO_PORTD_DATA_R       (*((volatile uint32_t *)0x400073FC))</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define GPIO_PORTD_DIR_R        (*((volatile uint32_t *)0x40007400))</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define GPIO_PORTD_IS_R         (*((volatile uint32_t *)0x40007404))</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define GPIO_PORTD_IBE_R        (*((volatile uint32_t *)0x40007408))</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define GPIO_PORTD_IEV_R        (*((volatile uint32_t *)0x4000740C))</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define GPIO_PORTD_IM_R         (*((volatile uint32_t *)0x40007410))</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define GPIO_PORTD_RIS_R        (*((volatile uint32_t *)0x40007414))</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define GPIO_PORTD_MIS_R        (*((volatile uint32_t *)0x40007418))</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define GPIO_PORTD_ICR_R        (*((volatile uint32_t *)0x4000741C))</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define GPIO_PORTD_AFSEL_R      (*((volatile uint32_t *)0x40007420))</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define GPIO_PORTD_DR2R_R       (*((volatile uint32_t *)0x40007500))</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define GPIO_PORTD_DR4R_R       (*((volatile uint32_t *)0x40007504))</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define GPIO_PORTD_DR8R_R       (*((volatile uint32_t *)0x40007508))</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define GPIO_PORTD_ODR_R        (*((volatile uint32_t *)0x4000750C))</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define GPIO_PORTD_PUR_R        (*((volatile uint32_t *)0x40007510))</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define GPIO_PORTD_PDR_R        (*((volatile uint32_t *)0x40007514))</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define GPIO_PORTD_SLR_R        (*((volatile uint32_t *)0x40007518))</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define GPIO_PORTD_DEN_R        (*((volatile uint32_t *)0x4000751C))</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define GPIO_PORTD_LOCK_R       (*((volatile uint32_t *)0x40007520))</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define GPIO_PORTD_CR_R         (*((volatile uint32_t *)0x40007524))</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define GPIO_PORTD_AMSEL_R      (*((volatile uint32_t *)0x40007528))</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define GPIO_PORTD_PCTL_R       (*((volatile uint32_t *)0x4000752C))</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define GPIO_PORTD_ADCCTL_R     (*((volatile uint32_t *)0x40007530))</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define GPIO_PORTD_DMACTL_R     (*((volatile uint32_t *)0x40007534))</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">// SSI registers (SSI0)</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define SSI0_CR0_R              (*((volatile uint32_t *)0x40008000))</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define SSI0_CR1_R              (*((volatile uint32_t *)0x40008004))</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define SSI0_DR_R               (*((volatile uint32_t *)0x40008008))</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define SSI0_SR_R               (*((volatile uint32_t *)0x4000800C))</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define SSI0_CPSR_R             (*((volatile uint32_t *)0x40008010))</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define SSI0_IM_R               (*((volatile uint32_t *)0x40008014))</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define SSI0_RIS_R              (*((volatile uint32_t *)0x40008018))</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define SSI0_MIS_R              (*((volatile uint32_t *)0x4000801C))</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define SSI0_ICR_R              (*((volatile uint32_t *)0x40008020))</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define SSI0_DMACTL_R           (*((volatile uint32_t *)0x40008024))</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define SSI0_CC_R               (*((volatile uint32_t *)0x40008FC8))</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">// SSI registers (SSI1)</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define SSI1_CR0_R              (*((volatile uint32_t *)0x40009000))</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define SSI1_CR1_R              (*((volatile uint32_t *)0x40009004))</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define SSI1_DR_R               (*((volatile uint32_t *)0x40009008))</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define SSI1_SR_R               (*((volatile uint32_t *)0x4000900C))</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define SSI1_CPSR_R             (*((volatile uint32_t *)0x40009010))</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define SSI1_IM_R               (*((volatile uint32_t *)0x40009014))</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define SSI1_RIS_R              (*((volatile uint32_t *)0x40009018))</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define SSI1_MIS_R              (*((volatile uint32_t *)0x4000901C))</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define SSI1_ICR_R              (*((volatile uint32_t *)0x40009020))</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define SSI1_DMACTL_R           (*((volatile uint32_t *)0x40009024))</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define SSI1_CC_R               (*((volatile uint32_t *)0x40009FC8))</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">// SSI registers (SSI2)</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define SSI2_CR0_R              (*((volatile uint32_t *)0x4000A000))</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define SSI2_CR1_R              (*((volatile uint32_t *)0x4000A004))</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define SSI2_DR_R               (*((volatile uint32_t *)0x4000A008))</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define SSI2_SR_R               (*((volatile uint32_t *)0x4000A00C))</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define SSI2_CPSR_R             (*((volatile uint32_t *)0x4000A010))</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define SSI2_IM_R               (*((volatile uint32_t *)0x4000A014))</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define SSI2_RIS_R              (*((volatile uint32_t *)0x4000A018))</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define SSI2_MIS_R              (*((volatile uint32_t *)0x4000A01C))</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define SSI2_ICR_R              (*((volatile uint32_t *)0x4000A020))</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define SSI2_DMACTL_R           (*((volatile uint32_t *)0x4000A024))</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define SSI2_CC_R               (*((volatile uint32_t *)0x4000AFC8))</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">// SSI registers (SSI3)</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define SSI3_CR0_R              (*((volatile uint32_t *)0x4000B000))</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define SSI3_CR1_R              (*((volatile uint32_t *)0x4000B004))</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define SSI3_DR_R               (*((volatile uint32_t *)0x4000B008))</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define SSI3_SR_R               (*((volatile uint32_t *)0x4000B00C))</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define SSI3_CPSR_R             (*((volatile uint32_t *)0x4000B010))</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define SSI3_IM_R               (*((volatile uint32_t *)0x4000B014))</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define SSI3_RIS_R              (*((volatile uint32_t *)0x4000B018))</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define SSI3_MIS_R              (*((volatile uint32_t *)0x4000B01C))</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define SSI3_ICR_R              (*((volatile uint32_t *)0x4000B020))</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define SSI3_DMACTL_R           (*((volatile uint32_t *)0x4000B024))</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define SSI3_CC_R               (*((volatile uint32_t *)0x4000BFC8))</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">// UART registers (UART0)</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define UART0_DR_R              (*((volatile uint32_t *)0x4000C000))</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define UART0_RSR_R             (*((volatile uint32_t *)0x4000C004))</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define UART0_ECR_R             (*((volatile uint32_t *)0x4000C004))</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define UART0_FR_R              (*((volatile uint32_t *)0x4000C018))</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define UART0_ILPR_R            (*((volatile uint32_t *)0x4000C020))</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define UART0_IBRD_R            (*((volatile uint32_t *)0x4000C024))</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define UART0_FBRD_R            (*((volatile uint32_t *)0x4000C028))</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define UART0_LCRH_R            (*((volatile uint32_t *)0x4000C02C))</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define UART0_CTL_R             (*((volatile uint32_t *)0x4000C030))</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define UART0_IFLS_R            (*((volatile uint32_t *)0x4000C034))</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define UART0_IM_R              (*((volatile uint32_t *)0x4000C038))</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define UART0_RIS_R             (*((volatile uint32_t *)0x4000C03C))</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define UART0_MIS_R             (*((volatile uint32_t *)0x4000C040))</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define UART0_ICR_R             (*((volatile uint32_t *)0x4000C044))</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define UART0_DMACTL_R          (*((volatile uint32_t *)0x4000C048))</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define UART0_9BITADDR_R        (*((volatile uint32_t *)0x4000C0A4))</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define UART0_9BITAMASK_R       (*((volatile uint32_t *)0x4000C0A8))</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define UART0_PP_R              (*((volatile uint32_t *)0x4000CFC0))</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define UART0_CC_R              (*((volatile uint32_t *)0x4000CFC8))</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">// UART registers (UART1)</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define UART1_DR_R              (*((volatile uint32_t *)0x4000D000))</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define UART1_RSR_R             (*((volatile uint32_t *)0x4000D004))</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define UART1_ECR_R             (*((volatile uint32_t *)0x4000D004))</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define UART1_FR_R              (*((volatile uint32_t *)0x4000D018))</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define UART1_ILPR_R            (*((volatile uint32_t *)0x4000D020))</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define UART1_IBRD_R            (*((volatile uint32_t *)0x4000D024))</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define UART1_FBRD_R            (*((volatile uint32_t *)0x4000D028))</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define UART1_LCRH_R            (*((volatile uint32_t *)0x4000D02C))</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define UART1_CTL_R             (*((volatile uint32_t *)0x4000D030))</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define UART1_IFLS_R            (*((volatile uint32_t *)0x4000D034))</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define UART1_IM_R              (*((volatile uint32_t *)0x4000D038))</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define UART1_RIS_R             (*((volatile uint32_t *)0x4000D03C))</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define UART1_MIS_R             (*((volatile uint32_t *)0x4000D040))</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define UART1_ICR_R             (*((volatile uint32_t *)0x4000D044))</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define UART1_DMACTL_R          (*((volatile uint32_t *)0x4000D048))</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define UART1_9BITADDR_R        (*((volatile uint32_t *)0x4000D0A4))</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define UART1_9BITAMASK_R       (*((volatile uint32_t *)0x4000D0A8))</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define UART1_PP_R              (*((volatile uint32_t *)0x4000DFC0))</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define UART1_CC_R              (*((volatile uint32_t *)0x4000DFC8))</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">// UART registers (UART2)</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define UART2_DR_R              (*((volatile uint32_t *)0x4000E000))</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define UART2_RSR_R             (*((volatile uint32_t *)0x4000E004))</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define UART2_ECR_R             (*((volatile uint32_t *)0x4000E004))</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define UART2_FR_R              (*((volatile uint32_t *)0x4000E018))</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define UART2_ILPR_R            (*((volatile uint32_t *)0x4000E020))</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define UART2_IBRD_R            (*((volatile uint32_t *)0x4000E024))</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define UART2_FBRD_R            (*((volatile uint32_t *)0x4000E028))</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define UART2_LCRH_R            (*((volatile uint32_t *)0x4000E02C))</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define UART2_CTL_R             (*((volatile uint32_t *)0x4000E030))</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define UART2_IFLS_R            (*((volatile uint32_t *)0x4000E034))</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define UART2_IM_R              (*((volatile uint32_t *)0x4000E038))</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define UART2_RIS_R             (*((volatile uint32_t *)0x4000E03C))</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define UART2_MIS_R             (*((volatile uint32_t *)0x4000E040))</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define UART2_ICR_R             (*((volatile uint32_t *)0x4000E044))</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define UART2_DMACTL_R          (*((volatile uint32_t *)0x4000E048))</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define UART2_9BITADDR_R        (*((volatile uint32_t *)0x4000E0A4))</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define UART2_9BITAMASK_R       (*((volatile uint32_t *)0x4000E0A8))</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define UART2_PP_R              (*((volatile uint32_t *)0x4000EFC0))</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define UART2_CC_R              (*((volatile uint32_t *)0x4000EFC8))</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">// UART registers (UART3)</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define UART3_DR_R              (*((volatile uint32_t *)0x4000F000))</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define UART3_RSR_R             (*((volatile uint32_t *)0x4000F004))</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define UART3_ECR_R             (*((volatile uint32_t *)0x4000F004))</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define UART3_FR_R              (*((volatile uint32_t *)0x4000F018))</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define UART3_ILPR_R            (*((volatile uint32_t *)0x4000F020))</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define UART3_IBRD_R            (*((volatile uint32_t *)0x4000F024))</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define UART3_FBRD_R            (*((volatile uint32_t *)0x4000F028))</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define UART3_LCRH_R            (*((volatile uint32_t *)0x4000F02C))</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define UART3_CTL_R             (*((volatile uint32_t *)0x4000F030))</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define UART3_IFLS_R            (*((volatile uint32_t *)0x4000F034))</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define UART3_IM_R              (*((volatile uint32_t *)0x4000F038))</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define UART3_RIS_R             (*((volatile uint32_t *)0x4000F03C))</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define UART3_MIS_R             (*((volatile uint32_t *)0x4000F040))</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define UART3_ICR_R             (*((volatile uint32_t *)0x4000F044))</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define UART3_DMACTL_R          (*((volatile uint32_t *)0x4000F048))</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define UART3_9BITADDR_R        (*((volatile uint32_t *)0x4000F0A4))</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define UART3_9BITAMASK_R       (*((volatile uint32_t *)0x4000F0A8))</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define UART3_PP_R              (*((volatile uint32_t *)0x4000FFC0))</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define UART3_CC_R              (*((volatile uint32_t *)0x4000FFC8))</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">// UART registers (UART4)</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define UART4_DR_R              (*((volatile uint32_t *)0x40010000))</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define UART4_RSR_R             (*((volatile uint32_t *)0x40010004))</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define UART4_ECR_R             (*((volatile uint32_t *)0x40010004))</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define UART4_FR_R              (*((volatile uint32_t *)0x40010018))</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define UART4_ILPR_R            (*((volatile uint32_t *)0x40010020))</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define UART4_IBRD_R            (*((volatile uint32_t *)0x40010024))</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define UART4_FBRD_R            (*((volatile uint32_t *)0x40010028))</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define UART4_LCRH_R            (*((volatile uint32_t *)0x4001002C))</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define UART4_CTL_R             (*((volatile uint32_t *)0x40010030))</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define UART4_IFLS_R            (*((volatile uint32_t *)0x40010034))</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define UART4_IM_R              (*((volatile uint32_t *)0x40010038))</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define UART4_RIS_R             (*((volatile uint32_t *)0x4001003C))</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define UART4_MIS_R             (*((volatile uint32_t *)0x40010040))</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define UART4_ICR_R             (*((volatile uint32_t *)0x40010044))</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define UART4_DMACTL_R          (*((volatile uint32_t *)0x40010048))</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define UART4_9BITADDR_R        (*((volatile uint32_t *)0x400100A4))</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define UART4_9BITAMASK_R       (*((volatile uint32_t *)0x400100A8))</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define UART4_PP_R              (*((volatile uint32_t *)0x40010FC0))</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define UART4_CC_R              (*((volatile uint32_t *)0x40010FC8))</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">// UART registers (UART5)</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define UART5_DR_R              (*((volatile uint32_t *)0x40011000))</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#define UART5_RSR_R             (*((volatile uint32_t *)0x40011004))</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define UART5_ECR_R             (*((volatile uint32_t *)0x40011004))</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define UART5_FR_R              (*((volatile uint32_t *)0x40011018))</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define UART5_ILPR_R            (*((volatile uint32_t *)0x40011020))</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define UART5_IBRD_R            (*((volatile uint32_t *)0x40011024))</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define UART5_FBRD_R            (*((volatile uint32_t *)0x40011028))</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define UART5_LCRH_R            (*((volatile uint32_t *)0x4001102C))</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define UART5_CTL_R             (*((volatile uint32_t *)0x40011030))</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define UART5_IFLS_R            (*((volatile uint32_t *)0x40011034))</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define UART5_IM_R              (*((volatile uint32_t *)0x40011038))</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define UART5_RIS_R             (*((volatile uint32_t *)0x4001103C))</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define UART5_MIS_R             (*((volatile uint32_t *)0x40011040))</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define UART5_ICR_R             (*((volatile uint32_t *)0x40011044))</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define UART5_DMACTL_R          (*((volatile uint32_t *)0x40011048))</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define UART5_9BITADDR_R        (*((volatile uint32_t *)0x400110A4))</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define UART5_9BITAMASK_R       (*((volatile uint32_t *)0x400110A8))</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define UART5_PP_R              (*((volatile uint32_t *)0x40011FC0))</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define UART5_CC_R              (*((volatile uint32_t *)0x40011FC8))</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">// UART registers (UART6)</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define UART6_DR_R              (*((volatile uint32_t *)0x40012000))</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define UART6_RSR_R             (*((volatile uint32_t *)0x40012004))</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define UART6_ECR_R             (*((volatile uint32_t *)0x40012004))</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#define UART6_FR_R              (*((volatile uint32_t *)0x40012018))</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define UART6_ILPR_R            (*((volatile uint32_t *)0x40012020))</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define UART6_IBRD_R            (*((volatile uint32_t *)0x40012024))</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define UART6_FBRD_R            (*((volatile uint32_t *)0x40012028))</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define UART6_LCRH_R            (*((volatile uint32_t *)0x4001202C))</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define UART6_CTL_R             (*((volatile uint32_t *)0x40012030))</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define UART6_IFLS_R            (*((volatile uint32_t *)0x40012034))</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define UART6_IM_R              (*((volatile uint32_t *)0x40012038))</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define UART6_RIS_R             (*((volatile uint32_t *)0x4001203C))</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define UART6_MIS_R             (*((volatile uint32_t *)0x40012040))</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define UART6_ICR_R             (*((volatile uint32_t *)0x40012044))</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define UART6_DMACTL_R          (*((volatile uint32_t *)0x40012048))</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define UART6_9BITADDR_R        (*((volatile uint32_t *)0x400120A4))</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define UART6_9BITAMASK_R       (*((volatile uint32_t *)0x400120A8))</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define UART6_PP_R              (*((volatile uint32_t *)0x40012FC0))</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define UART6_CC_R              (*((volatile uint32_t *)0x40012FC8))</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">// UART registers (UART7)</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define UART7_DR_R              (*((volatile uint32_t *)0x40013000))</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define UART7_RSR_R             (*((volatile uint32_t *)0x40013004))</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define UART7_ECR_R             (*((volatile uint32_t *)0x40013004))</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#define UART7_FR_R              (*((volatile uint32_t *)0x40013018))</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define UART7_ILPR_R            (*((volatile uint32_t *)0x40013020))</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define UART7_IBRD_R            (*((volatile uint32_t *)0x40013024))</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define UART7_FBRD_R            (*((volatile uint32_t *)0x40013028))</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define UART7_LCRH_R            (*((volatile uint32_t *)0x4001302C))</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define UART7_CTL_R             (*((volatile uint32_t *)0x40013030))</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define UART7_IFLS_R            (*((volatile uint32_t *)0x40013034))</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define UART7_IM_R              (*((volatile uint32_t *)0x40013038))</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define UART7_RIS_R             (*((volatile uint32_t *)0x4001303C))</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#define UART7_MIS_R             (*((volatile uint32_t *)0x40013040))</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define UART7_ICR_R             (*((volatile uint32_t *)0x40013044))</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define UART7_DMACTL_R          (*((volatile uint32_t *)0x40013048))</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#define UART7_9BITADDR_R        (*((volatile uint32_t *)0x400130A4))</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define UART7_9BITAMASK_R       (*((volatile uint32_t *)0x400130A8))</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define UART7_PP_R              (*((volatile uint32_t *)0x40013FC0))</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define UART7_CC_R              (*((volatile uint32_t *)0x40013FC8))</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment">// I2C registers (I2C0)</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define I2C0_MSA_R              (*((volatile uint32_t *)0x40020000))</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define I2C0_MCS_R              (*((volatile uint32_t *)0x40020004))</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define I2C0_MDR_R              (*((volatile uint32_t *)0x40020008))</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define I2C0_MTPR_R             (*((volatile uint32_t *)0x4002000C))</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define I2C0_MIMR_R             (*((volatile uint32_t *)0x40020010))</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define I2C0_MRIS_R             (*((volatile uint32_t *)0x40020014))</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define I2C0_MMIS_R             (*((volatile uint32_t *)0x40020018))</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define I2C0_MICR_R             (*((volatile uint32_t *)0x4002001C))</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define I2C0_MCR_R              (*((volatile uint32_t *)0x40020020))</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define I2C0_MCLKOCNT_R         (*((volatile uint32_t *)0x40020024))</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define I2C0_MBMON_R            (*((volatile uint32_t *)0x4002002C))</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#define I2C0_MCR2_R             (*((volatile uint32_t *)0x40020038))</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define I2C0_SOAR_R             (*((volatile uint32_t *)0x40020800))</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define I2C0_SCSR_R             (*((volatile uint32_t *)0x40020804))</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define I2C0_SDR_R              (*((volatile uint32_t *)0x40020808))</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define I2C0_SIMR_R             (*((volatile uint32_t *)0x4002080C))</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define I2C0_SRIS_R             (*((volatile uint32_t *)0x40020810))</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define I2C0_SMIS_R             (*((volatile uint32_t *)0x40020814))</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#define I2C0_SICR_R             (*((volatile uint32_t *)0x40020818))</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">#define I2C0_SOAR2_R            (*((volatile uint32_t *)0x4002081C))</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define I2C0_SACKCTL_R          (*((volatile uint32_t *)0x40020820))</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define I2C0_PP_R               (*((volatile uint32_t *)0x40020FC0))</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#define I2C0_PC_R               (*((volatile uint32_t *)0x40020FC4))</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">// I2C registers (I2C1)</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define I2C1_MSA_R              (*((volatile uint32_t *)0x40021000))</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define I2C1_MCS_R              (*((volatile uint32_t *)0x40021004))</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#define I2C1_MDR_R              (*((volatile uint32_t *)0x40021008))</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define I2C1_MTPR_R             (*((volatile uint32_t *)0x4002100C))</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define I2C1_MIMR_R             (*((volatile uint32_t *)0x40021010))</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define I2C1_MRIS_R             (*((volatile uint32_t *)0x40021014))</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define I2C1_MMIS_R             (*((volatile uint32_t *)0x40021018))</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define I2C1_MICR_R             (*((volatile uint32_t *)0x4002101C))</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define I2C1_MCR_R              (*((volatile uint32_t *)0x40021020))</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define I2C1_MCLKOCNT_R         (*((volatile uint32_t *)0x40021024))</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define I2C1_MBMON_R            (*((volatile uint32_t *)0x4002102C))</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define I2C1_MCR2_R             (*((volatile uint32_t *)0x40021038))</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define I2C1_SOAR_R             (*((volatile uint32_t *)0x40021800))</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define I2C1_SCSR_R             (*((volatile uint32_t *)0x40021804))</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define I2C1_SDR_R              (*((volatile uint32_t *)0x40021808))</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define I2C1_SIMR_R             (*((volatile uint32_t *)0x4002180C))</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define I2C1_SRIS_R             (*((volatile uint32_t *)0x40021810))</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define I2C1_SMIS_R             (*((volatile uint32_t *)0x40021814))</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define I2C1_SICR_R             (*((volatile uint32_t *)0x40021818))</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define I2C1_SOAR2_R            (*((volatile uint32_t *)0x4002181C))</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define I2C1_SACKCTL_R          (*((volatile uint32_t *)0x40021820))</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#define I2C1_PP_R               (*((volatile uint32_t *)0x40021FC0))</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#define I2C1_PC_R               (*((volatile uint32_t *)0x40021FC4))</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">// I2C registers (I2C2)</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define I2C2_MSA_R              (*((volatile uint32_t *)0x40022000))</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define I2C2_MCS_R              (*((volatile uint32_t *)0x40022004))</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define I2C2_MDR_R              (*((volatile uint32_t *)0x40022008))</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define I2C2_MTPR_R             (*((volatile uint32_t *)0x4002200C))</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#define I2C2_MIMR_R             (*((volatile uint32_t *)0x40022010))</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define I2C2_MRIS_R             (*((volatile uint32_t *)0x40022014))</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define I2C2_MMIS_R             (*((volatile uint32_t *)0x40022018))</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define I2C2_MICR_R             (*((volatile uint32_t *)0x4002201C))</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define I2C2_MCR_R              (*((volatile uint32_t *)0x40022020))</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define I2C2_MCLKOCNT_R         (*((volatile uint32_t *)0x40022024))</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define I2C2_MBMON_R            (*((volatile uint32_t *)0x4002202C))</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define I2C2_MCR2_R             (*((volatile uint32_t *)0x40022038))</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define I2C2_SOAR_R             (*((volatile uint32_t *)0x40022800))</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define I2C2_SCSR_R             (*((volatile uint32_t *)0x40022804))</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define I2C2_SDR_R              (*((volatile uint32_t *)0x40022808))</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define I2C2_SIMR_R             (*((volatile uint32_t *)0x4002280C))</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define I2C2_SRIS_R             (*((volatile uint32_t *)0x40022810))</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define I2C2_SMIS_R             (*((volatile uint32_t *)0x40022814))</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define I2C2_SICR_R             (*((volatile uint32_t *)0x40022818))</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define I2C2_SOAR2_R            (*((volatile uint32_t *)0x4002281C))</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define I2C2_SACKCTL_R          (*((volatile uint32_t *)0x40022820))</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#define I2C2_PP_R               (*((volatile uint32_t *)0x40022FC0))</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">#define I2C2_PC_R               (*((volatile uint32_t *)0x40022FC4))</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">// I2C registers (I2C3)</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#define I2C3_MSA_R              (*((volatile uint32_t *)0x40023000))</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#define I2C3_MCS_R              (*((volatile uint32_t *)0x40023004))</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define I2C3_MDR_R              (*((volatile uint32_t *)0x40023008))</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define I2C3_MTPR_R             (*((volatile uint32_t *)0x4002300C))</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define I2C3_MIMR_R             (*((volatile uint32_t *)0x40023010))</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#define I2C3_MRIS_R             (*((volatile uint32_t *)0x40023014))</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define I2C3_MMIS_R             (*((volatile uint32_t *)0x40023018))</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#define I2C3_MICR_R             (*((volatile uint32_t *)0x4002301C))</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">#define I2C3_MCR_R              (*((volatile uint32_t *)0x40023020))</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#define I2C3_MCLKOCNT_R         (*((volatile uint32_t *)0x40023024))</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define I2C3_MBMON_R            (*((volatile uint32_t *)0x4002302C))</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define I2C3_MCR2_R             (*((volatile uint32_t *)0x40023038))</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define I2C3_SOAR_R             (*((volatile uint32_t *)0x40023800))</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#define I2C3_SCSR_R             (*((volatile uint32_t *)0x40023804))</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define I2C3_SDR_R              (*((volatile uint32_t *)0x40023808))</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#define I2C3_SIMR_R             (*((volatile uint32_t *)0x4002380C))</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#define I2C3_SRIS_R             (*((volatile uint32_t *)0x40023810))</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define I2C3_SMIS_R             (*((volatile uint32_t *)0x40023814))</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define I2C3_SICR_R             (*((volatile uint32_t *)0x40023818))</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define I2C3_SOAR2_R            (*((volatile uint32_t *)0x4002381C))</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define I2C3_SACKCTL_R          (*((volatile uint32_t *)0x40023820))</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define I2C3_PP_R               (*((volatile uint32_t *)0x40023FC0))</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define I2C3_PC_R               (*((volatile uint32_t *)0x40023FC4))</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment">// GPIO registers (PORTE)</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define GPIO_PORTE_DATA_BITS_R  ((volatile uint32_t *)0x40024000)</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define GPIO_PORTE_DATA_R       (*((volatile uint32_t *)0x400243FC))</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define GPIO_PORTE_DIR_R        (*((volatile uint32_t *)0x40024400))</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define GPIO_PORTE_IS_R         (*((volatile uint32_t *)0x40024404))</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define GPIO_PORTE_IBE_R        (*((volatile uint32_t *)0x40024408))</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define GPIO_PORTE_IEV_R        (*((volatile uint32_t *)0x4002440C))</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define GPIO_PORTE_IM_R         (*((volatile uint32_t *)0x40024410))</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define GPIO_PORTE_RIS_R        (*((volatile uint32_t *)0x40024414))</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">#define GPIO_PORTE_MIS_R        (*((volatile uint32_t *)0x40024418))</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define GPIO_PORTE_ICR_R        (*((volatile uint32_t *)0x4002441C))</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define GPIO_PORTE_AFSEL_R      (*((volatile uint32_t *)0x40024420))</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">#define GPIO_PORTE_DR2R_R       (*((volatile uint32_t *)0x40024500))</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">#define GPIO_PORTE_DR4R_R       (*((volatile uint32_t *)0x40024504))</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#define GPIO_PORTE_DR8R_R       (*((volatile uint32_t *)0x40024508))</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#define GPIO_PORTE_ODR_R        (*((volatile uint32_t *)0x4002450C))</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define GPIO_PORTE_PUR_R        (*((volatile uint32_t *)0x40024510))</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">#define GPIO_PORTE_PDR_R        (*((volatile uint32_t *)0x40024514))</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#define GPIO_PORTE_SLR_R        (*((volatile uint32_t *)0x40024518))</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define GPIO_PORTE_DEN_R        (*((volatile uint32_t *)0x4002451C))</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define GPIO_PORTE_LOCK_R       (*((volatile uint32_t *)0x40024520))</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#define GPIO_PORTE_CR_R         (*((volatile uint32_t *)0x40024524))</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#define GPIO_PORTE_AMSEL_R      (*((volatile uint32_t *)0x40024528))</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#define GPIO_PORTE_PCTL_R       (*((volatile uint32_t *)0x4002452C))</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#define GPIO_PORTE_ADCCTL_R     (*((volatile uint32_t *)0x40024530))</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">#define GPIO_PORTE_DMACTL_R     (*((volatile uint32_t *)0x40024534))</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">// GPIO registers (PORTF)</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define GPIO_PORTF_DATA_BITS_R  ((volatile uint32_t *)0x40025000)</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#define GPIO_PORTF_DATA_R       (*((volatile uint32_t *)0x400253FC))</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#define GPIO_PORTF_DIR_R        (*((volatile uint32_t *)0x40025400))</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#define GPIO_PORTF_IS_R         (*((volatile uint32_t *)0x40025404))</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#define GPIO_PORTF_IBE_R        (*((volatile uint32_t *)0x40025408))</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define GPIO_PORTF_IEV_R        (*((volatile uint32_t *)0x4002540C))</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define GPIO_PORTF_IM_R         (*((volatile uint32_t *)0x40025410))</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#define GPIO_PORTF_RIS_R        (*((volatile uint32_t *)0x40025414))</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#define GPIO_PORTF_MIS_R        (*((volatile uint32_t *)0x40025418))</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">#define GPIO_PORTF_ICR_R        (*((volatile uint32_t *)0x4002541C))</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#define GPIO_PORTF_AFSEL_R      (*((volatile uint32_t *)0x40025420))</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#define GPIO_PORTF_DR2R_R       (*((volatile uint32_t *)0x40025500))</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#define GPIO_PORTF_DR4R_R       (*((volatile uint32_t *)0x40025504))</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">#define GPIO_PORTF_DR8R_R       (*((volatile uint32_t *)0x40025508))</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define GPIO_PORTF_ODR_R        (*((volatile uint32_t *)0x4002550C))</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#define GPIO_PORTF_PUR_R        (*((volatile uint32_t *)0x40025510))</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">#define GPIO_PORTF_PDR_R        (*((volatile uint32_t *)0x40025514))</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#define GPIO_PORTF_SLR_R        (*((volatile uint32_t *)0x40025518))</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#define GPIO_PORTF_DEN_R        (*((volatile uint32_t *)0x4002551C))</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">#define GPIO_PORTF_LOCK_R       (*((volatile uint32_t *)0x40025520))</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor">#define GPIO_PORTF_CR_R         (*((volatile uint32_t *)0x40025524))</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#define GPIO_PORTF_AMSEL_R      (*((volatile uint32_t *)0x40025528))</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define GPIO_PORTF_PCTL_R       (*((volatile uint32_t *)0x4002552C))</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#define GPIO_PORTF_ADCCTL_R     (*((volatile uint32_t *)0x40025530))</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define GPIO_PORTF_DMACTL_R     (*((volatile uint32_t *)0x40025534))</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">// PWM registers (PWM0)</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#define PWM0_CTL_R              (*((volatile uint32_t *)0x40028000))</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define PWM0_SYNC_R             (*((volatile uint32_t *)0x40028004))</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#define PWM0_ENABLE_R           (*((volatile uint32_t *)0x40028008))</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#define PWM0_INVERT_R           (*((volatile uint32_t *)0x4002800C))</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define PWM0_FAULT_R            (*((volatile uint32_t *)0x40028010))</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#define PWM0_INTEN_R            (*((volatile uint32_t *)0x40028014))</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#define PWM0_RIS_R              (*((volatile uint32_t *)0x40028018))</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define PWM0_ISC_R              (*((volatile uint32_t *)0x4002801C))</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#define PWM0_STATUS_R           (*((volatile uint32_t *)0x40028020))</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#define PWM0_FAULTVAL_R         (*((volatile uint32_t *)0x40028024))</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define PWM0_ENUPD_R            (*((volatile uint32_t *)0x40028028))</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define PWM0_0_CTL_R            (*((volatile uint32_t *)0x40028040))</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#define PWM0_0_INTEN_R          (*((volatile uint32_t *)0x40028044))</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">#define PWM0_0_RIS_R            (*((volatile uint32_t *)0x40028048))</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#define PWM0_0_ISC_R            (*((volatile uint32_t *)0x4002804C))</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">#define PWM0_0_LOAD_R           (*((volatile uint32_t *)0x40028050))</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">#define PWM0_0_COUNT_R          (*((volatile uint32_t *)0x40028054))</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#define PWM0_0_CMPA_R           (*((volatile uint32_t *)0x40028058))</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#define PWM0_0_CMPB_R           (*((volatile uint32_t *)0x4002805C))</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#define PWM0_0_GENA_R           (*((volatile uint32_t *)0x40028060))</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">#define PWM0_0_GENB_R           (*((volatile uint32_t *)0x40028064))</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define PWM0_0_DBCTL_R          (*((volatile uint32_t *)0x40028068))</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#define PWM0_0_DBRISE_R         (*((volatile uint32_t *)0x4002806C))</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">#define PWM0_0_DBFALL_R         (*((volatile uint32_t *)0x40028070))</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#define PWM0_0_FLTSRC0_R        (*((volatile uint32_t *)0x40028074))</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#define PWM0_0_FLTSRC1_R        (*((volatile uint32_t *)0x40028078))</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define PWM0_0_MINFLTPER_R      (*((volatile uint32_t *)0x4002807C))</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define PWM0_1_CTL_R            (*((volatile uint32_t *)0x40028080))</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#define PWM0_1_INTEN_R          (*((volatile uint32_t *)0x40028084))</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define PWM0_1_RIS_R            (*((volatile uint32_t *)0x40028088))</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define PWM0_1_ISC_R            (*((volatile uint32_t *)0x4002808C))</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define PWM0_1_LOAD_R           (*((volatile uint32_t *)0x40028090))</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#define PWM0_1_COUNT_R          (*((volatile uint32_t *)0x40028094))</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define PWM0_1_CMPA_R           (*((volatile uint32_t *)0x40028098))</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define PWM0_1_CMPB_R           (*((volatile uint32_t *)0x4002809C))</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define PWM0_1_GENA_R           (*((volatile uint32_t *)0x400280A0))</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define PWM0_1_GENB_R           (*((volatile uint32_t *)0x400280A4))</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define PWM0_1_DBCTL_R          (*((volatile uint32_t *)0x400280A8))</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define PWM0_1_DBRISE_R         (*((volatile uint32_t *)0x400280AC))</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#define PWM0_1_DBFALL_R         (*((volatile uint32_t *)0x400280B0))</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define PWM0_1_FLTSRC0_R        (*((volatile uint32_t *)0x400280B4))</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define PWM0_1_FLTSRC1_R        (*((volatile uint32_t *)0x400280B8))</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#define PWM0_1_MINFLTPER_R      (*((volatile uint32_t *)0x400280BC))</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define PWM0_2_CTL_R            (*((volatile uint32_t *)0x400280C0))</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define PWM0_2_INTEN_R          (*((volatile uint32_t *)0x400280C4))</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define PWM0_2_RIS_R            (*((volatile uint32_t *)0x400280C8))</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">#define PWM0_2_ISC_R            (*((volatile uint32_t *)0x400280CC))</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define PWM0_2_LOAD_R           (*((volatile uint32_t *)0x400280D0))</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#define PWM0_2_COUNT_R          (*((volatile uint32_t *)0x400280D4))</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#define PWM0_2_CMPA_R           (*((volatile uint32_t *)0x400280D8))</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#define PWM0_2_CMPB_R           (*((volatile uint32_t *)0x400280DC))</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define PWM0_2_GENA_R           (*((volatile uint32_t *)0x400280E0))</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">#define PWM0_2_GENB_R           (*((volatile uint32_t *)0x400280E4))</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define PWM0_2_DBCTL_R          (*((volatile uint32_t *)0x400280E8))</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">#define PWM0_2_DBRISE_R         (*((volatile uint32_t *)0x400280EC))</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define PWM0_2_DBFALL_R         (*((volatile uint32_t *)0x400280F0))</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define PWM0_2_FLTSRC0_R        (*((volatile uint32_t *)0x400280F4))</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define PWM0_2_FLTSRC1_R        (*((volatile uint32_t *)0x400280F8))</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define PWM0_2_MINFLTPER_R      (*((volatile uint32_t *)0x400280FC))</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define PWM0_3_CTL_R            (*((volatile uint32_t *)0x40028100))</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define PWM0_3_INTEN_R          (*((volatile uint32_t *)0x40028104))</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define PWM0_3_RIS_R            (*((volatile uint32_t *)0x40028108))</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define PWM0_3_ISC_R            (*((volatile uint32_t *)0x4002810C))</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define PWM0_3_LOAD_R           (*((volatile uint32_t *)0x40028110))</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#define PWM0_3_COUNT_R          (*((volatile uint32_t *)0x40028114))</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#define PWM0_3_CMPA_R           (*((volatile uint32_t *)0x40028118))</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#define PWM0_3_CMPB_R           (*((volatile uint32_t *)0x4002811C))</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">#define PWM0_3_GENA_R           (*((volatile uint32_t *)0x40028120))</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#define PWM0_3_GENB_R           (*((volatile uint32_t *)0x40028124))</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">#define PWM0_3_DBCTL_R          (*((volatile uint32_t *)0x40028128))</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">#define PWM0_3_DBRISE_R         (*((volatile uint32_t *)0x4002812C))</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#define PWM0_3_DBFALL_R         (*((volatile uint32_t *)0x40028130))</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#define PWM0_3_FLTSRC0_R        (*((volatile uint32_t *)0x40028134))</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#define PWM0_3_FLTSRC1_R        (*((volatile uint32_t *)0x40028138))</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#define PWM0_3_MINFLTPER_R      (*((volatile uint32_t *)0x4002813C))</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">#define PWM0_0_FLTSEN_R         (*((volatile uint32_t *)0x40028800))</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">#define PWM0_0_FLTSTAT0_R       (*((volatile uint32_t *)0x40028804))</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define PWM0_0_FLTSTAT1_R       (*((volatile uint32_t *)0x40028808))</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">#define PWM0_1_FLTSEN_R         (*((volatile uint32_t *)0x40028880))</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">#define PWM0_1_FLTSTAT0_R       (*((volatile uint32_t *)0x40028884))</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define PWM0_1_FLTSTAT1_R       (*((volatile uint32_t *)0x40028888))</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">#define PWM0_2_FLTSTAT0_R       (*((volatile uint32_t *)0x40028904))</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">#define PWM0_2_FLTSTAT1_R       (*((volatile uint32_t *)0x40028908))</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define PWM0_3_FLTSTAT0_R       (*((volatile uint32_t *)0x40028984))</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#define PWM0_3_FLTSTAT1_R       (*((volatile uint32_t *)0x40028988))</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#define PWM0_PP_R               (*((volatile uint32_t *)0x40028FC0))</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment">// PWM registers (PWM1)</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#define PWM1_CTL_R              (*((volatile uint32_t *)0x40029000))</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">#define PWM1_SYNC_R             (*((volatile uint32_t *)0x40029004))</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">#define PWM1_ENABLE_R           (*((volatile uint32_t *)0x40029008))</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#define PWM1_INVERT_R           (*((volatile uint32_t *)0x4002900C))</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#define PWM1_FAULT_R            (*((volatile uint32_t *)0x40029010))</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">#define PWM1_INTEN_R            (*((volatile uint32_t *)0x40029014))</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">#define PWM1_RIS_R              (*((volatile uint32_t *)0x40029018))</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">#define PWM1_ISC_R              (*((volatile uint32_t *)0x4002901C))</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">#define PWM1_STATUS_R           (*((volatile uint32_t *)0x40029020))</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#define PWM1_FAULTVAL_R         (*((volatile uint32_t *)0x40029024))</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">#define PWM1_ENUPD_R            (*((volatile uint32_t *)0x40029028))</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">#define PWM1_0_CTL_R            (*((volatile uint32_t *)0x40029040))</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">#define PWM1_0_INTEN_R          (*((volatile uint32_t *)0x40029044))</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define PWM1_0_RIS_R            (*((volatile uint32_t *)0x40029048))</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">#define PWM1_0_ISC_R            (*((volatile uint32_t *)0x4002904C))</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">#define PWM1_0_LOAD_R           (*((volatile uint32_t *)0x40029050))</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#define PWM1_0_COUNT_R          (*((volatile uint32_t *)0x40029054))</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">#define PWM1_0_CMPA_R           (*((volatile uint32_t *)0x40029058))</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">#define PWM1_0_CMPB_R           (*((volatile uint32_t *)0x4002905C))</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#define PWM1_0_GENA_R           (*((volatile uint32_t *)0x40029060))</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">#define PWM1_0_GENB_R           (*((volatile uint32_t *)0x40029064))</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">#define PWM1_0_DBCTL_R          (*((volatile uint32_t *)0x40029068))</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor">#define PWM1_0_DBRISE_R         (*((volatile uint32_t *)0x4002906C))</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#define PWM1_0_DBFALL_R         (*((volatile uint32_t *)0x40029070))</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define PWM1_0_FLTSRC0_R        (*((volatile uint32_t *)0x40029074))</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define PWM1_0_FLTSRC1_R        (*((volatile uint32_t *)0x40029078))</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define PWM1_0_MINFLTPER_R      (*((volatile uint32_t *)0x4002907C))</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define PWM1_1_CTL_R            (*((volatile uint32_t *)0x40029080))</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define PWM1_1_INTEN_R          (*((volatile uint32_t *)0x40029084))</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#define PWM1_1_RIS_R            (*((volatile uint32_t *)0x40029088))</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define PWM1_1_ISC_R            (*((volatile uint32_t *)0x4002908C))</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define PWM1_1_LOAD_R           (*((volatile uint32_t *)0x40029090))</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">#define PWM1_1_COUNT_R          (*((volatile uint32_t *)0x40029094))</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#define PWM1_1_CMPA_R           (*((volatile uint32_t *)0x40029098))</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define PWM1_1_CMPB_R           (*((volatile uint32_t *)0x4002909C))</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#define PWM1_1_GENA_R           (*((volatile uint32_t *)0x400290A0))</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor">#define PWM1_1_GENB_R           (*((volatile uint32_t *)0x400290A4))</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define PWM1_1_DBCTL_R          (*((volatile uint32_t *)0x400290A8))</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">#define PWM1_1_DBRISE_R         (*((volatile uint32_t *)0x400290AC))</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">#define PWM1_1_DBFALL_R         (*((volatile uint32_t *)0x400290B0))</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">#define PWM1_1_FLTSRC0_R        (*((volatile uint32_t *)0x400290B4))</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#define PWM1_1_FLTSRC1_R        (*((volatile uint32_t *)0x400290B8))</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">#define PWM1_1_MINFLTPER_R      (*((volatile uint32_t *)0x400290BC))</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#define PWM1_2_CTL_R            (*((volatile uint32_t *)0x400290C0))</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">#define PWM1_2_INTEN_R          (*((volatile uint32_t *)0x400290C4))</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#define PWM1_2_RIS_R            (*((volatile uint32_t *)0x400290C8))</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">#define PWM1_2_ISC_R            (*((volatile uint32_t *)0x400290CC))</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">#define PWM1_2_LOAD_R           (*((volatile uint32_t *)0x400290D0))</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#define PWM1_2_COUNT_R          (*((volatile uint32_t *)0x400290D4))</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define PWM1_2_CMPA_R           (*((volatile uint32_t *)0x400290D8))</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define PWM1_2_CMPB_R           (*((volatile uint32_t *)0x400290DC))</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define PWM1_2_GENA_R           (*((volatile uint32_t *)0x400290E0))</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define PWM1_2_GENB_R           (*((volatile uint32_t *)0x400290E4))</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">#define PWM1_2_DBCTL_R          (*((volatile uint32_t *)0x400290E8))</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">#define PWM1_2_DBRISE_R         (*((volatile uint32_t *)0x400290EC))</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#define PWM1_2_DBFALL_R         (*((volatile uint32_t *)0x400290F0))</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define PWM1_2_FLTSRC0_R        (*((volatile uint32_t *)0x400290F4))</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#define PWM1_2_FLTSRC1_R        (*((volatile uint32_t *)0x400290F8))</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define PWM1_2_MINFLTPER_R      (*((volatile uint32_t *)0x400290FC))</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#define PWM1_3_CTL_R            (*((volatile uint32_t *)0x40029100))</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define PWM1_3_INTEN_R          (*((volatile uint32_t *)0x40029104))</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define PWM1_3_RIS_R            (*((volatile uint32_t *)0x40029108))</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">#define PWM1_3_ISC_R            (*((volatile uint32_t *)0x4002910C))</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define PWM1_3_LOAD_R           (*((volatile uint32_t *)0x40029110))</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define PWM1_3_COUNT_R          (*((volatile uint32_t *)0x40029114))</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define PWM1_3_CMPA_R           (*((volatile uint32_t *)0x40029118))</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#define PWM1_3_CMPB_R           (*((volatile uint32_t *)0x4002911C))</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define PWM1_3_GENA_R           (*((volatile uint32_t *)0x40029120))</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">#define PWM1_3_GENB_R           (*((volatile uint32_t *)0x40029124))</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#define PWM1_3_DBCTL_R          (*((volatile uint32_t *)0x40029128))</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">#define PWM1_3_DBRISE_R         (*((volatile uint32_t *)0x4002912C))</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">#define PWM1_3_DBFALL_R         (*((volatile uint32_t *)0x40029130))</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#define PWM1_3_FLTSRC0_R        (*((volatile uint32_t *)0x40029134))</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#define PWM1_3_FLTSRC1_R        (*((volatile uint32_t *)0x40029138))</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">#define PWM1_3_MINFLTPER_R      (*((volatile uint32_t *)0x4002913C))</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#define PWM1_0_FLTSEN_R         (*((volatile uint32_t *)0x40029800))</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define PWM1_0_FLTSTAT0_R       (*((volatile uint32_t *)0x40029804))</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define PWM1_0_FLTSTAT1_R       (*((volatile uint32_t *)0x40029808))</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">#define PWM1_1_FLTSEN_R         (*((volatile uint32_t *)0x40029880))</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#define PWM1_1_FLTSTAT0_R       (*((volatile uint32_t *)0x40029884))</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#define PWM1_1_FLTSTAT1_R       (*((volatile uint32_t *)0x40029888))</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">#define PWM1_2_FLTSTAT0_R       (*((volatile uint32_t *)0x40029904))</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#define PWM1_2_FLTSTAT1_R       (*((volatile uint32_t *)0x40029908))</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">#define PWM1_3_FLTSTAT0_R       (*((volatile uint32_t *)0x40029984))</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">#define PWM1_3_FLTSTAT1_R       (*((volatile uint32_t *)0x40029988))</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">#define PWM1_PP_R               (*((volatile uint32_t *)0x40029FC0))</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment">// QEI registers (QEI0)</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">#define QEI0_CTL_R              (*((volatile uint32_t *)0x4002C000))</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define QEI0_STAT_R             (*((volatile uint32_t *)0x4002C004))</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define QEI0_POS_R              (*((volatile uint32_t *)0x4002C008))</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#define QEI0_MAXPOS_R           (*((volatile uint32_t *)0x4002C00C))</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">#define QEI0_LOAD_R             (*((volatile uint32_t *)0x4002C010))</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">#define QEI0_TIME_R             (*((volatile uint32_t *)0x4002C014))</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">#define QEI0_COUNT_R            (*((volatile uint32_t *)0x4002C018))</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#define QEI0_SPEED_R            (*((volatile uint32_t *)0x4002C01C))</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">#define QEI0_INTEN_R            (*((volatile uint32_t *)0x4002C020))</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#define QEI0_RIS_R              (*((volatile uint32_t *)0x4002C024))</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">#define QEI0_ISC_R              (*((volatile uint32_t *)0x4002C028))</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment">// QEI registers (QEI1)</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#define QEI1_CTL_R              (*((volatile uint32_t *)0x4002D000))</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#define QEI1_STAT_R             (*((volatile uint32_t *)0x4002D004))</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#define QEI1_POS_R              (*((volatile uint32_t *)0x4002D008))</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">#define QEI1_MAXPOS_R           (*((volatile uint32_t *)0x4002D00C))</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">#define QEI1_LOAD_R             (*((volatile uint32_t *)0x4002D010))</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">#define QEI1_TIME_R             (*((volatile uint32_t *)0x4002D014))</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#define QEI1_COUNT_R            (*((volatile uint32_t *)0x4002D018))</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#define QEI1_SPEED_R            (*((volatile uint32_t *)0x4002D01C))</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">#define QEI1_INTEN_R            (*((volatile uint32_t *)0x4002D020))</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define QEI1_RIS_R              (*((volatile uint32_t *)0x4002D024))</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#define QEI1_ISC_R              (*((volatile uint32_t *)0x4002D028))</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment">// Timer registers (TIMER0)</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">#define TIMER0_CFG_R            (*((volatile uint32_t *)0x40030000))</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define TIMER0_TAMR_R           (*((volatile uint32_t *)0x40030004))</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#define TIMER0_TBMR_R           (*((volatile uint32_t *)0x40030008))</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">#define TIMER0_CTL_R            (*((volatile uint32_t *)0x4003000C))</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">#define TIMER0_SYNC_R           (*((volatile uint32_t *)0x40030010))</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#define TIMER0_IMR_R            (*((volatile uint32_t *)0x40030018))</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define TIMER0_RIS_R            (*((volatile uint32_t *)0x4003001C))</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#define TIMER0_MIS_R            (*((volatile uint32_t *)0x40030020))</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#define TIMER0_ICR_R            (*((volatile uint32_t *)0x40030024))</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define TIMER0_TAILR_R          (*((volatile uint32_t *)0x40030028))</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">#define TIMER0_TBILR_R          (*((volatile uint32_t *)0x4003002C))</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#define TIMER0_TAMATCHR_R       (*((volatile uint32_t *)0x40030030))</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#define TIMER0_TBMATCHR_R       (*((volatile uint32_t *)0x40030034))</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#define TIMER0_TAPR_R           (*((volatile uint32_t *)0x40030038))</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">#define TIMER0_TBPR_R           (*((volatile uint32_t *)0x4003003C))</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#define TIMER0_TAPMR_R          (*((volatile uint32_t *)0x40030040))</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#define TIMER0_TBPMR_R          (*((volatile uint32_t *)0x40030044))</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#define TIMER0_TAR_R            (*((volatile uint32_t *)0x40030048))</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#define TIMER0_TBR_R            (*((volatile uint32_t *)0x4003004C))</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">#define TIMER0_TAV_R            (*((volatile uint32_t *)0x40030050))</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#define TIMER0_TBV_R            (*((volatile uint32_t *)0x40030054))</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#define TIMER0_RTCPD_R          (*((volatile uint32_t *)0x40030058))</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">#define TIMER0_TAPS_R           (*((volatile uint32_t *)0x4003005C))</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#define TIMER0_TBPS_R           (*((volatile uint32_t *)0x40030060))</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">#define TIMER0_TAPV_R           (*((volatile uint32_t *)0x40030064))</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">#define TIMER0_TBPV_R           (*((volatile uint32_t *)0x40030068))</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor">#define TIMER0_PP_R             (*((volatile uint32_t *)0x40030FC0))</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment">// Timer registers (TIMER1)</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">#define TIMER1_CFG_R            (*((volatile uint32_t *)0x40031000))</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define TIMER1_TAMR_R           (*((volatile uint32_t *)0x40031004))</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">#define TIMER1_TBMR_R           (*((volatile uint32_t *)0x40031008))</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#define TIMER1_CTL_R            (*((volatile uint32_t *)0x4003100C))</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">#define TIMER1_SYNC_R           (*((volatile uint32_t *)0x40031010))</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">#define TIMER1_IMR_R            (*((volatile uint32_t *)0x40031018))</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define TIMER1_RIS_R            (*((volatile uint32_t *)0x4003101C))</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">#define TIMER1_MIS_R            (*((volatile uint32_t *)0x40031020))</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">#define TIMER1_ICR_R            (*((volatile uint32_t *)0x40031024))</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define TIMER1_TAILR_R          (*((volatile uint32_t *)0x40031028))</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#define TIMER1_TBILR_R          (*((volatile uint32_t *)0x4003102C))</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#define TIMER1_TAMATCHR_R       (*((volatile uint32_t *)0x40031030))</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define TIMER1_TBMATCHR_R       (*((volatile uint32_t *)0x40031034))</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">#define TIMER1_TAPR_R           (*((volatile uint32_t *)0x40031038))</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#define TIMER1_TBPR_R           (*((volatile uint32_t *)0x4003103C))</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">#define TIMER1_TAPMR_R          (*((volatile uint32_t *)0x40031040))</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#define TIMER1_TBPMR_R          (*((volatile uint32_t *)0x40031044))</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">#define TIMER1_TAR_R            (*((volatile uint32_t *)0x40031048))</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#define TIMER1_TBR_R            (*((volatile uint32_t *)0x4003104C))</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">#define TIMER1_TAV_R            (*((volatile uint32_t *)0x40031050))</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#define TIMER1_TBV_R            (*((volatile uint32_t *)0x40031054))</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define TIMER1_RTCPD_R          (*((volatile uint32_t *)0x40031058))</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#define TIMER1_TAPS_R           (*((volatile uint32_t *)0x4003105C))</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">#define TIMER1_TBPS_R           (*((volatile uint32_t *)0x40031060))</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define TIMER1_TAPV_R           (*((volatile uint32_t *)0x40031064))</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">#define TIMER1_TBPV_R           (*((volatile uint32_t *)0x40031068))</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">#define TIMER1_PP_R             (*((volatile uint32_t *)0x40031FC0))</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="comment">// Timer registers (TIMER2)</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor">#define TIMER2_CFG_R            (*((volatile uint32_t *)0x40032000))</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">#define TIMER2_TAMR_R           (*((volatile uint32_t *)0x40032004))</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#define TIMER2_TBMR_R           (*((volatile uint32_t *)0x40032008))</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">#define TIMER2_CTL_R            (*((volatile uint32_t *)0x4003200C))</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">#define TIMER2_SYNC_R           (*((volatile uint32_t *)0x40032010))</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">#define TIMER2_IMR_R            (*((volatile uint32_t *)0x40032018))</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#define TIMER2_RIS_R            (*((volatile uint32_t *)0x4003201C))</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define TIMER2_MIS_R            (*((volatile uint32_t *)0x40032020))</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#define TIMER2_ICR_R            (*((volatile uint32_t *)0x40032024))</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#define TIMER2_TAILR_R          (*((volatile uint32_t *)0x40032028))</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#define TIMER2_TBILR_R          (*((volatile uint32_t *)0x4003202C))</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#define TIMER2_TAMATCHR_R       (*((volatile uint32_t *)0x40032030))</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">#define TIMER2_TBMATCHR_R       (*((volatile uint32_t *)0x40032034))</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">#define TIMER2_TAPR_R           (*((volatile uint32_t *)0x40032038))</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#define TIMER2_TBPR_R           (*((volatile uint32_t *)0x4003203C))</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#define TIMER2_TAPMR_R          (*((volatile uint32_t *)0x40032040))</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">#define TIMER2_TBPMR_R          (*((volatile uint32_t *)0x40032044))</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">#define TIMER2_TAR_R            (*((volatile uint32_t *)0x40032048))</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#define TIMER2_TBR_R            (*((volatile uint32_t *)0x4003204C))</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#define TIMER2_TAV_R            (*((volatile uint32_t *)0x40032050))</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">#define TIMER2_TBV_R            (*((volatile uint32_t *)0x40032054))</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">#define TIMER2_RTCPD_R          (*((volatile uint32_t *)0x40032058))</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">#define TIMER2_TAPS_R           (*((volatile uint32_t *)0x4003205C))</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">#define TIMER2_TBPS_R           (*((volatile uint32_t *)0x40032060))</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">#define TIMER2_TAPV_R           (*((volatile uint32_t *)0x40032064))</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">#define TIMER2_TBPV_R           (*((volatile uint32_t *)0x40032068))</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#define TIMER2_PP_R             (*((volatile uint32_t *)0x40032FC0))</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="comment">// Timer registers (TIMER3)</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">#define TIMER3_CFG_R            (*((volatile uint32_t *)0x40033000))</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">#define TIMER3_TAMR_R           (*((volatile uint32_t *)0x40033004))</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#define TIMER3_TBMR_R           (*((volatile uint32_t *)0x40033008))</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">#define TIMER3_CTL_R            (*((volatile uint32_t *)0x4003300C))</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">#define TIMER3_SYNC_R           (*((volatile uint32_t *)0x40033010))</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor">#define TIMER3_IMR_R            (*((volatile uint32_t *)0x40033018))</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">#define TIMER3_RIS_R            (*((volatile uint32_t *)0x4003301C))</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">#define TIMER3_MIS_R            (*((volatile uint32_t *)0x40033020))</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">#define TIMER3_ICR_R            (*((volatile uint32_t *)0x40033024))</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#define TIMER3_TAILR_R          (*((volatile uint32_t *)0x40033028))</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">#define TIMER3_TBILR_R          (*((volatile uint32_t *)0x4003302C))</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor">#define TIMER3_TAMATCHR_R       (*((volatile uint32_t *)0x40033030))</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor">#define TIMER3_TBMATCHR_R       (*((volatile uint32_t *)0x40033034))</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor">#define TIMER3_TAPR_R           (*((volatile uint32_t *)0x40033038))</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor">#define TIMER3_TBPR_R           (*((volatile uint32_t *)0x4003303C))</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">#define TIMER3_TAPMR_R          (*((volatile uint32_t *)0x40033040))</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">#define TIMER3_TBPMR_R          (*((volatile uint32_t *)0x40033044))</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">#define TIMER3_TAR_R            (*((volatile uint32_t *)0x40033048))</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#define TIMER3_TBR_R            (*((volatile uint32_t *)0x4003304C))</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor">#define TIMER3_TAV_R            (*((volatile uint32_t *)0x40033050))</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#define TIMER3_TBV_R            (*((volatile uint32_t *)0x40033054))</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor">#define TIMER3_RTCPD_R          (*((volatile uint32_t *)0x40033058))</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">#define TIMER3_TAPS_R           (*((volatile uint32_t *)0x4003305C))</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">#define TIMER3_TBPS_R           (*((volatile uint32_t *)0x40033060))</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">#define TIMER3_TAPV_R           (*((volatile uint32_t *)0x40033064))</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor">#define TIMER3_TBPV_R           (*((volatile uint32_t *)0x40033068))</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">#define TIMER3_PP_R             (*((volatile uint32_t *)0x40033FC0))</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="comment">// Timer registers (TIMER4)</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#define TIMER4_CFG_R            (*((volatile uint32_t *)0x40034000))</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor">#define TIMER4_TAMR_R           (*((volatile uint32_t *)0x40034004))</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor">#define TIMER4_TBMR_R           (*((volatile uint32_t *)0x40034008))</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#define TIMER4_CTL_R            (*((volatile uint32_t *)0x4003400C))</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor">#define TIMER4_SYNC_R           (*((volatile uint32_t *)0x40034010))</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">#define TIMER4_IMR_R            (*((volatile uint32_t *)0x40034018))</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor">#define TIMER4_RIS_R            (*((volatile uint32_t *)0x4003401C))</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">#define TIMER4_MIS_R            (*((volatile uint32_t *)0x40034020))</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor">#define TIMER4_ICR_R            (*((volatile uint32_t *)0x40034024))</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">#define TIMER4_TAILR_R          (*((volatile uint32_t *)0x40034028))</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor">#define TIMER4_TBILR_R          (*((volatile uint32_t *)0x4003402C))</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor">#define TIMER4_TAMATCHR_R       (*((volatile uint32_t *)0x40034030))</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor">#define TIMER4_TBMATCHR_R       (*((volatile uint32_t *)0x40034034))</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor">#define TIMER4_TAPR_R           (*((volatile uint32_t *)0x40034038))</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">#define TIMER4_TBPR_R           (*((volatile uint32_t *)0x4003403C))</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor">#define TIMER4_TAPMR_R          (*((volatile uint32_t *)0x40034040))</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor">#define TIMER4_TBPMR_R          (*((volatile uint32_t *)0x40034044))</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">#define TIMER4_TAR_R            (*((volatile uint32_t *)0x40034048))</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">#define TIMER4_TBR_R            (*((volatile uint32_t *)0x4003404C))</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#define TIMER4_TAV_R            (*((volatile uint32_t *)0x40034050))</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">#define TIMER4_TBV_R            (*((volatile uint32_t *)0x40034054))</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">#define TIMER4_RTCPD_R          (*((volatile uint32_t *)0x40034058))</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">#define TIMER4_TAPS_R           (*((volatile uint32_t *)0x4003405C))</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor">#define TIMER4_TBPS_R           (*((volatile uint32_t *)0x40034060))</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor">#define TIMER4_TAPV_R           (*((volatile uint32_t *)0x40034064))</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor">#define TIMER4_TBPV_R           (*((volatile uint32_t *)0x40034068))</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor">#define TIMER4_PP_R             (*((volatile uint32_t *)0x40034FC0))</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="comment">// Timer registers (TIMER5)</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#define TIMER5_CFG_R            (*((volatile uint32_t *)0x40035000))</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">#define TIMER5_TAMR_R           (*((volatile uint32_t *)0x40035004))</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">#define TIMER5_TBMR_R           (*((volatile uint32_t *)0x40035008))</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#define TIMER5_CTL_R            (*((volatile uint32_t *)0x4003500C))</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">#define TIMER5_SYNC_R           (*((volatile uint32_t *)0x40035010))</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">#define TIMER5_IMR_R            (*((volatile uint32_t *)0x40035018))</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define TIMER5_RIS_R            (*((volatile uint32_t *)0x4003501C))</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor">#define TIMER5_MIS_R            (*((volatile uint32_t *)0x40035020))</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#define TIMER5_ICR_R            (*((volatile uint32_t *)0x40035024))</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor">#define TIMER5_TAILR_R          (*((volatile uint32_t *)0x40035028))</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor">#define TIMER5_TBILR_R          (*((volatile uint32_t *)0x4003502C))</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor">#define TIMER5_TAMATCHR_R       (*((volatile uint32_t *)0x40035030))</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define TIMER5_TBMATCHR_R       (*((volatile uint32_t *)0x40035034))</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor">#define TIMER5_TAPR_R           (*((volatile uint32_t *)0x40035038))</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">#define TIMER5_TBPR_R           (*((volatile uint32_t *)0x4003503C))</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">#define TIMER5_TAPMR_R          (*((volatile uint32_t *)0x40035040))</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">#define TIMER5_TBPMR_R          (*((volatile uint32_t *)0x40035044))</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">#define TIMER5_TAR_R            (*((volatile uint32_t *)0x40035048))</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">#define TIMER5_TBR_R            (*((volatile uint32_t *)0x4003504C))</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">#define TIMER5_TAV_R            (*((volatile uint32_t *)0x40035050))</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">#define TIMER5_TBV_R            (*((volatile uint32_t *)0x40035054))</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor">#define TIMER5_RTCPD_R          (*((volatile uint32_t *)0x40035058))</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">#define TIMER5_TAPS_R           (*((volatile uint32_t *)0x4003505C))</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor">#define TIMER5_TBPS_R           (*((volatile uint32_t *)0x40035060))</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#define TIMER5_TAPV_R           (*((volatile uint32_t *)0x40035064))</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor">#define TIMER5_TBPV_R           (*((volatile uint32_t *)0x40035068))</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#define TIMER5_PP_R             (*((volatile uint32_t *)0x40035FC0))</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="comment">// Timer registers (WTIMER0)</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">#define WTIMER0_CFG_R           (*((volatile uint32_t *)0x40036000))</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor">#define WTIMER0_TAMR_R          (*((volatile uint32_t *)0x40036004))</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor">#define WTIMER0_TBMR_R          (*((volatile uint32_t *)0x40036008))</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor">#define WTIMER0_CTL_R           (*((volatile uint32_t *)0x4003600C))</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor">#define WTIMER0_SYNC_R          (*((volatile uint32_t *)0x40036010))</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">#define WTIMER0_IMR_R           (*((volatile uint32_t *)0x40036018))</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor">#define WTIMER0_RIS_R           (*((volatile uint32_t *)0x4003601C))</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor">#define WTIMER0_MIS_R           (*((volatile uint32_t *)0x40036020))</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor">#define WTIMER0_ICR_R           (*((volatile uint32_t *)0x40036024))</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">#define WTIMER0_TAILR_R         (*((volatile uint32_t *)0x40036028))</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor">#define WTIMER0_TBILR_R         (*((volatile uint32_t *)0x4003602C))</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">#define WTIMER0_TAMATCHR_R      (*((volatile uint32_t *)0x40036030))</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">#define WTIMER0_TBMATCHR_R      (*((volatile uint32_t *)0x40036034))</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#define WTIMER0_TAPR_R          (*((volatile uint32_t *)0x40036038))</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor">#define WTIMER0_TBPR_R          (*((volatile uint32_t *)0x4003603C))</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">#define WTIMER0_TAPMR_R         (*((volatile uint32_t *)0x40036040))</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">#define WTIMER0_TBPMR_R         (*((volatile uint32_t *)0x40036044))</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor">#define WTIMER0_TAR_R           (*((volatile uint32_t *)0x40036048))</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor">#define WTIMER0_TBR_R           (*((volatile uint32_t *)0x4003604C))</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">#define WTIMER0_TAV_R           (*((volatile uint32_t *)0x40036050))</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor">#define WTIMER0_TBV_R           (*((volatile uint32_t *)0x40036054))</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">#define WTIMER0_RTCPD_R         (*((volatile uint32_t *)0x40036058))</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor">#define WTIMER0_TAPS_R          (*((volatile uint32_t *)0x4003605C))</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">#define WTIMER0_TBPS_R          (*((volatile uint32_t *)0x40036060))</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor">#define WTIMER0_TAPV_R          (*((volatile uint32_t *)0x40036064))</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#define WTIMER0_TBPV_R          (*((volatile uint32_t *)0x40036068))</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor">#define WTIMER0_PP_R            (*((volatile uint32_t *)0x40036FC0))</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="comment">// Timer registers (WTIMER1)</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor">#define WTIMER1_CFG_R           (*((volatile uint32_t *)0x40037000))</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor">#define WTIMER1_TAMR_R          (*((volatile uint32_t *)0x40037004))</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor">#define WTIMER1_TBMR_R          (*((volatile uint32_t *)0x40037008))</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor">#define WTIMER1_CTL_R           (*((volatile uint32_t *)0x4003700C))</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor">#define WTIMER1_SYNC_R          (*((volatile uint32_t *)0x40037010))</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor">#define WTIMER1_IMR_R           (*((volatile uint32_t *)0x40037018))</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">#define WTIMER1_RIS_R           (*((volatile uint32_t *)0x4003701C))</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">#define WTIMER1_MIS_R           (*((volatile uint32_t *)0x40037020))</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">#define WTIMER1_ICR_R           (*((volatile uint32_t *)0x40037024))</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor">#define WTIMER1_TAILR_R         (*((volatile uint32_t *)0x40037028))</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#define WTIMER1_TBILR_R         (*((volatile uint32_t *)0x4003702C))</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor">#define WTIMER1_TAMATCHR_R      (*((volatile uint32_t *)0x40037030))</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor">#define WTIMER1_TBMATCHR_R      (*((volatile uint32_t *)0x40037034))</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="preprocessor">#define WTIMER1_TAPR_R          (*((volatile uint32_t *)0x40037038))</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">#define WTIMER1_TBPR_R          (*((volatile uint32_t *)0x4003703C))</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="preprocessor">#define WTIMER1_TAPMR_R         (*((volatile uint32_t *)0x40037040))</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor">#define WTIMER1_TBPMR_R         (*((volatile uint32_t *)0x40037044))</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor">#define WTIMER1_TAR_R           (*((volatile uint32_t *)0x40037048))</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor">#define WTIMER1_TBR_R           (*((volatile uint32_t *)0x4003704C))</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor">#define WTIMER1_TAV_R           (*((volatile uint32_t *)0x40037050))</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">#define WTIMER1_TBV_R           (*((volatile uint32_t *)0x40037054))</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor">#define WTIMER1_RTCPD_R         (*((volatile uint32_t *)0x40037058))</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor">#define WTIMER1_TAPS_R          (*((volatile uint32_t *)0x4003705C))</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor">#define WTIMER1_TBPS_R          (*((volatile uint32_t *)0x40037060))</span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor">#define WTIMER1_TAPV_R          (*((volatile uint32_t *)0x40037064))</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor">#define WTIMER1_TBPV_R          (*((volatile uint32_t *)0x40037068))</span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="preprocessor">#define WTIMER1_PP_R            (*((volatile uint32_t *)0x40037FC0))</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="comment">// ADC registers (ADC0)</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor">#define ADC0_ACTSS_R            (*((volatile uint32_t *)0x40038000))</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor">#define ADC0_RIS_R              (*((volatile uint32_t *)0x40038004))</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="preprocessor">#define ADC0_IM_R               (*((volatile uint32_t *)0x40038008))</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor">#define ADC0_ISC_R              (*((volatile uint32_t *)0x4003800C))</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor">#define ADC0_OSTAT_R            (*((volatile uint32_t *)0x40038010))</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor">#define ADC0_EMUX_R             (*((volatile uint32_t *)0x40038014))</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor">#define ADC0_USTAT_R            (*((volatile uint32_t *)0x40038018))</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor">#define ADC0_TSSEL_R            (*((volatile uint32_t *)0x4003801C))</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="preprocessor">#define ADC0_SSPRI_R            (*((volatile uint32_t *)0x40038020))</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">#define ADC0_SPC_R              (*((volatile uint32_t *)0x40038024))</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor">#define ADC0_PSSI_R             (*((volatile uint32_t *)0x40038028))</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor">#define ADC0_SAC_R              (*((volatile uint32_t *)0x40038030))</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor">#define ADC0_DCISC_R            (*((volatile uint32_t *)0x40038034))</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor">#define ADC0_CTL_R              (*((volatile uint32_t *)0x40038038))</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor">#define ADC0_SSMUX0_R           (*((volatile uint32_t *)0x40038040))</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor">#define ADC0_SSCTL0_R           (*((volatile uint32_t *)0x40038044))</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor">#define ADC0_SSFIFO0_R          (*((volatile uint32_t *)0x40038048))</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor">#define ADC0_SSFSTAT0_R         (*((volatile uint32_t *)0x4003804C))</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor">#define ADC0_SSOP0_R            (*((volatile uint32_t *)0x40038050))</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">#define ADC0_SSDC0_R            (*((volatile uint32_t *)0x40038054))</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="preprocessor">#define ADC0_SSMUX1_R           (*((volatile uint32_t *)0x40038060))</span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="preprocessor">#define ADC0_SSCTL1_R           (*((volatile uint32_t *)0x40038064))</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor">#define ADC0_SSFIFO1_R          (*((volatile uint32_t *)0x40038068))</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor">#define ADC0_SSFSTAT1_R         (*((volatile uint32_t *)0x4003806C))</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor">#define ADC0_SSOP1_R            (*((volatile uint32_t *)0x40038070))</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define ADC0_SSDC1_R            (*((volatile uint32_t *)0x40038074))</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">#define ADC0_SSMUX2_R           (*((volatile uint32_t *)0x40038080))</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor">#define ADC0_SSCTL2_R           (*((volatile uint32_t *)0x40038084))</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor">#define ADC0_SSFIFO2_R          (*((volatile uint32_t *)0x40038088))</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor">#define ADC0_SSFSTAT2_R         (*((volatile uint32_t *)0x4003808C))</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="preprocessor">#define ADC0_SSOP2_R            (*((volatile uint32_t *)0x40038090))</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor">#define ADC0_SSDC2_R            (*((volatile uint32_t *)0x40038094))</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="preprocessor">#define ADC0_SSMUX3_R           (*((volatile uint32_t *)0x400380A0))</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">#define ADC0_SSCTL3_R           (*((volatile uint32_t *)0x400380A4))</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="preprocessor">#define ADC0_SSFIFO3_R          (*((volatile uint32_t *)0x400380A8))</span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor">#define ADC0_SSFSTAT3_R         (*((volatile uint32_t *)0x400380AC))</span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor">#define ADC0_SSOP3_R            (*((volatile uint32_t *)0x400380B0))</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="preprocessor">#define ADC0_SSDC3_R            (*((volatile uint32_t *)0x400380B4))</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="preprocessor">#define ADC0_DCRIC_R            (*((volatile uint32_t *)0x40038D00))</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">#define ADC0_DCCTL0_R           (*((volatile uint32_t *)0x40038E00))</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="preprocessor">#define ADC0_DCCTL1_R           (*((volatile uint32_t *)0x40038E04))</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="preprocessor">#define ADC0_DCCTL2_R           (*((volatile uint32_t *)0x40038E08))</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor">#define ADC0_DCCTL3_R           (*((volatile uint32_t *)0x40038E0C))</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor">#define ADC0_DCCTL4_R           (*((volatile uint32_t *)0x40038E10))</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="preprocessor">#define ADC0_DCCTL5_R           (*((volatile uint32_t *)0x40038E14))</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor">#define ADC0_DCCTL6_R           (*((volatile uint32_t *)0x40038E18))</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="preprocessor">#define ADC0_DCCTL7_R           (*((volatile uint32_t *)0x40038E1C))</span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor">#define ADC0_DCCMP0_R           (*((volatile uint32_t *)0x40038E40))</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor">#define ADC0_DCCMP1_R           (*((volatile uint32_t *)0x40038E44))</span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor">#define ADC0_DCCMP2_R           (*((volatile uint32_t *)0x40038E48))</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="preprocessor">#define ADC0_DCCMP3_R           (*((volatile uint32_t *)0x40038E4C))</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="preprocessor">#define ADC0_DCCMP4_R           (*((volatile uint32_t *)0x40038E50))</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor">#define ADC0_DCCMP5_R           (*((volatile uint32_t *)0x40038E54))</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="preprocessor">#define ADC0_DCCMP6_R           (*((volatile uint32_t *)0x40038E58))</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor">#define ADC0_DCCMP7_R           (*((volatile uint32_t *)0x40038E5C))</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">#define ADC0_PP_R               (*((volatile uint32_t *)0x40038FC0))</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor">#define ADC0_PC_R               (*((volatile uint32_t *)0x40038FC4))</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor">#define ADC0_CC_R               (*((volatile uint32_t *)0x40038FC8))</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="comment">// ADC registers (ADC1)</span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor">#define ADC1_ACTSS_R            (*((volatile uint32_t *)0x40039000))</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor">#define ADC1_RIS_R              (*((volatile uint32_t *)0x40039004))</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor">#define ADC1_IM_R               (*((volatile uint32_t *)0x40039008))</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor">#define ADC1_ISC_R              (*((volatile uint32_t *)0x4003900C))</span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor">#define ADC1_OSTAT_R            (*((volatile uint32_t *)0x40039010))</span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor">#define ADC1_EMUX_R             (*((volatile uint32_t *)0x40039014))</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor">#define ADC1_USTAT_R            (*((volatile uint32_t *)0x40039018))</span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="preprocessor">#define ADC1_TSSEL_R            (*((volatile uint32_t *)0x4003901C))</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor">#define ADC1_SSPRI_R            (*((volatile uint32_t *)0x40039020))</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="preprocessor">#define ADC1_SPC_R              (*((volatile uint32_t *)0x40039024))</span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="preprocessor">#define ADC1_PSSI_R             (*((volatile uint32_t *)0x40039028))</span></div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor">#define ADC1_SAC_R              (*((volatile uint32_t *)0x40039030))</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="preprocessor">#define ADC1_DCISC_R            (*((volatile uint32_t *)0x40039034))</span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor">#define ADC1_CTL_R              (*((volatile uint32_t *)0x40039038))</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="preprocessor">#define ADC1_SSMUX0_R           (*((volatile uint32_t *)0x40039040))</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="preprocessor">#define ADC1_SSCTL0_R           (*((volatile uint32_t *)0x40039044))</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor">#define ADC1_SSFIFO0_R          (*((volatile uint32_t *)0x40039048))</span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor">#define ADC1_SSFSTAT0_R         (*((volatile uint32_t *)0x4003904C))</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor">#define ADC1_SSOP0_R            (*((volatile uint32_t *)0x40039050))</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor">#define ADC1_SSDC0_R            (*((volatile uint32_t *)0x40039054))</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="preprocessor">#define ADC1_SSMUX1_R           (*((volatile uint32_t *)0x40039060))</span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="preprocessor">#define ADC1_SSCTL1_R           (*((volatile uint32_t *)0x40039064))</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="preprocessor">#define ADC1_SSFIFO1_R          (*((volatile uint32_t *)0x40039068))</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="preprocessor">#define ADC1_SSFSTAT1_R         (*((volatile uint32_t *)0x4003906C))</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="preprocessor">#define ADC1_SSOP1_R            (*((volatile uint32_t *)0x40039070))</span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor">#define ADC1_SSDC1_R            (*((volatile uint32_t *)0x40039074))</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor">#define ADC1_SSMUX2_R           (*((volatile uint32_t *)0x40039080))</span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor">#define ADC1_SSCTL2_R           (*((volatile uint32_t *)0x40039084))</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="preprocessor">#define ADC1_SSFIFO2_R          (*((volatile uint32_t *)0x40039088))</span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="preprocessor">#define ADC1_SSFSTAT2_R         (*((volatile uint32_t *)0x4003908C))</span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor">#define ADC1_SSOP2_R            (*((volatile uint32_t *)0x40039090))</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="preprocessor">#define ADC1_SSDC2_R            (*((volatile uint32_t *)0x40039094))</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor">#define ADC1_SSMUX3_R           (*((volatile uint32_t *)0x400390A0))</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="preprocessor">#define ADC1_SSCTL3_R           (*((volatile uint32_t *)0x400390A4))</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="preprocessor">#define ADC1_SSFIFO3_R          (*((volatile uint32_t *)0x400390A8))</span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="preprocessor">#define ADC1_SSFSTAT3_R         (*((volatile uint32_t *)0x400390AC))</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="preprocessor">#define ADC1_SSOP3_R            (*((volatile uint32_t *)0x400390B0))</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor">#define ADC1_SSDC3_R            (*((volatile uint32_t *)0x400390B4))</span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="preprocessor">#define ADC1_DCRIC_R            (*((volatile uint32_t *)0x40039D00))</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="preprocessor">#define ADC1_DCCTL0_R           (*((volatile uint32_t *)0x40039E00))</span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="preprocessor">#define ADC1_DCCTL1_R           (*((volatile uint32_t *)0x40039E04))</span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor">#define ADC1_DCCTL2_R           (*((volatile uint32_t *)0x40039E08))</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor">#define ADC1_DCCTL3_R           (*((volatile uint32_t *)0x40039E0C))</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor">#define ADC1_DCCTL4_R           (*((volatile uint32_t *)0x40039E10))</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor">#define ADC1_DCCTL5_R           (*((volatile uint32_t *)0x40039E14))</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="preprocessor">#define ADC1_DCCTL6_R           (*((volatile uint32_t *)0x40039E18))</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="preprocessor">#define ADC1_DCCTL7_R           (*((volatile uint32_t *)0x40039E1C))</span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor">#define ADC1_DCCMP0_R           (*((volatile uint32_t *)0x40039E40))</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor">#define ADC1_DCCMP1_R           (*((volatile uint32_t *)0x40039E44))</span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="preprocessor">#define ADC1_DCCMP2_R           (*((volatile uint32_t *)0x40039E48))</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor">#define ADC1_DCCMP3_R           (*((volatile uint32_t *)0x40039E4C))</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor">#define ADC1_DCCMP4_R           (*((volatile uint32_t *)0x40039E50))</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor">#define ADC1_DCCMP5_R           (*((volatile uint32_t *)0x40039E54))</span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="preprocessor">#define ADC1_DCCMP6_R           (*((volatile uint32_t *)0x40039E58))</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor">#define ADC1_DCCMP7_R           (*((volatile uint32_t *)0x40039E5C))</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor">#define ADC1_PP_R               (*((volatile uint32_t *)0x40039FC0))</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor">#define ADC1_PC_R               (*((volatile uint32_t *)0x40039FC4))</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor">#define ADC1_CC_R               (*((volatile uint32_t *)0x40039FC8))</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="comment">// Comparator registers (COMP)</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor">#define COMP_ACMIS_R            (*((volatile uint32_t *)0x4003C000))</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="preprocessor">#define COMP_ACRIS_R            (*((volatile uint32_t *)0x4003C004))</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor">#define COMP_ACINTEN_R          (*((volatile uint32_t *)0x4003C008))</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor">#define COMP_ACREFCTL_R         (*((volatile uint32_t *)0x4003C010))</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="preprocessor">#define COMP_ACSTAT0_R          (*((volatile uint32_t *)0x4003C020))</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor">#define COMP_ACCTL0_R           (*((volatile uint32_t *)0x4003C024))</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="preprocessor">#define COMP_ACSTAT1_R          (*((volatile uint32_t *)0x4003C040))</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor">#define COMP_ACCTL1_R           (*((volatile uint32_t *)0x4003C044))</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor">#define COMP_PP_R               (*((volatile uint32_t *)0x4003CFC0))</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="comment">// CAN registers (CAN0)</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor">#define CAN0_CTL_R              (*((volatile uint32_t *)0x40040000))</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor">#define CAN0_STS_R              (*((volatile uint32_t *)0x40040004))</span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor">#define CAN0_ERR_R              (*((volatile uint32_t *)0x40040008))</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor">#define CAN0_BIT_R              (*((volatile uint32_t *)0x4004000C))</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor">#define CAN0_INT_R              (*((volatile uint32_t *)0x40040010))</span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="preprocessor">#define CAN0_TST_R              (*((volatile uint32_t *)0x40040014))</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="preprocessor">#define CAN0_BRPE_R             (*((volatile uint32_t *)0x40040018))</span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor">#define CAN0_IF1CRQ_R           (*((volatile uint32_t *)0x40040020))</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor">#define CAN0_IF1CMSK_R          (*((volatile uint32_t *)0x40040024))</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="preprocessor">#define CAN0_IF1MSK1_R          (*((volatile uint32_t *)0x40040028))</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor">#define CAN0_IF1MSK2_R          (*((volatile uint32_t *)0x4004002C))</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="preprocessor">#define CAN0_IF1ARB1_R          (*((volatile uint32_t *)0x40040030))</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="preprocessor">#define CAN0_IF1ARB2_R          (*((volatile uint32_t *)0x40040034))</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor">#define CAN0_IF1MCTL_R          (*((volatile uint32_t *)0x40040038))</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="preprocessor">#define CAN0_IF1DA1_R           (*((volatile uint32_t *)0x4004003C))</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="preprocessor">#define CAN0_IF1DA2_R           (*((volatile uint32_t *)0x40040040))</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="preprocessor">#define CAN0_IF1DB1_R           (*((volatile uint32_t *)0x40040044))</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="preprocessor">#define CAN0_IF1DB2_R           (*((volatile uint32_t *)0x40040048))</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="preprocessor">#define CAN0_IF2CRQ_R           (*((volatile uint32_t *)0x40040080))</span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="preprocessor">#define CAN0_IF2CMSK_R          (*((volatile uint32_t *)0x40040084))</span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="preprocessor">#define CAN0_IF2MSK1_R          (*((volatile uint32_t *)0x40040088))</span></div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="preprocessor">#define CAN0_IF2MSK2_R          (*((volatile uint32_t *)0x4004008C))</span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="preprocessor">#define CAN0_IF2ARB1_R          (*((volatile uint32_t *)0x40040090))</span></div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="preprocessor">#define CAN0_IF2ARB2_R          (*((volatile uint32_t *)0x40040094))</span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor">#define CAN0_IF2MCTL_R          (*((volatile uint32_t *)0x40040098))</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor">#define CAN0_IF2DA1_R           (*((volatile uint32_t *)0x4004009C))</span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="preprocessor">#define CAN0_IF2DA2_R           (*((volatile uint32_t *)0x400400A0))</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="preprocessor">#define CAN0_IF2DB1_R           (*((volatile uint32_t *)0x400400A4))</span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="preprocessor">#define CAN0_IF2DB2_R           (*((volatile uint32_t *)0x400400A8))</span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="preprocessor">#define CAN0_TXRQ1_R            (*((volatile uint32_t *)0x40040100))</span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="preprocessor">#define CAN0_TXRQ2_R            (*((volatile uint32_t *)0x40040104))</span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="preprocessor">#define CAN0_NWDA1_R            (*((volatile uint32_t *)0x40040120))</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor">#define CAN0_NWDA2_R            (*((volatile uint32_t *)0x40040124))</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="preprocessor">#define CAN0_MSG1INT_R          (*((volatile uint32_t *)0x40040140))</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor">#define CAN0_MSG2INT_R          (*((volatile uint32_t *)0x40040144))</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="preprocessor">#define CAN0_MSG1VAL_R          (*((volatile uint32_t *)0x40040160))</span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor">#define CAN0_MSG2VAL_R          (*((volatile uint32_t *)0x40040164))</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="comment">// CAN registers (CAN1)</span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="preprocessor">#define CAN1_CTL_R              (*((volatile uint32_t *)0x40041000))</span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="preprocessor">#define CAN1_STS_R              (*((volatile uint32_t *)0x40041004))</span></div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="preprocessor">#define CAN1_ERR_R              (*((volatile uint32_t *)0x40041008))</span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="preprocessor">#define CAN1_BIT_R              (*((volatile uint32_t *)0x4004100C))</span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="preprocessor">#define CAN1_INT_R              (*((volatile uint32_t *)0x40041010))</span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="preprocessor">#define CAN1_TST_R              (*((volatile uint32_t *)0x40041014))</span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="preprocessor">#define CAN1_BRPE_R             (*((volatile uint32_t *)0x40041018))</span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="preprocessor">#define CAN1_IF1CRQ_R           (*((volatile uint32_t *)0x40041020))</span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="preprocessor">#define CAN1_IF1CMSK_R          (*((volatile uint32_t *)0x40041024))</span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor">#define CAN1_IF1MSK1_R          (*((volatile uint32_t *)0x40041028))</span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor">#define CAN1_IF1MSK2_R          (*((volatile uint32_t *)0x4004102C))</span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor">#define CAN1_IF1ARB1_R          (*((volatile uint32_t *)0x40041030))</span></div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor">#define CAN1_IF1ARB2_R          (*((volatile uint32_t *)0x40041034))</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor">#define CAN1_IF1MCTL_R          (*((volatile uint32_t *)0x40041038))</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="preprocessor">#define CAN1_IF1DA1_R           (*((volatile uint32_t *)0x4004103C))</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor">#define CAN1_IF1DA2_R           (*((volatile uint32_t *)0x40041040))</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="preprocessor">#define CAN1_IF1DB1_R           (*((volatile uint32_t *)0x40041044))</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor">#define CAN1_IF1DB2_R           (*((volatile uint32_t *)0x40041048))</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="preprocessor">#define CAN1_IF2CRQ_R           (*((volatile uint32_t *)0x40041080))</span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="preprocessor">#define CAN1_IF2CMSK_R          (*((volatile uint32_t *)0x40041084))</span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="preprocessor">#define CAN1_IF2MSK1_R          (*((volatile uint32_t *)0x40041088))</span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor">#define CAN1_IF2MSK2_R          (*((volatile uint32_t *)0x4004108C))</span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="preprocessor">#define CAN1_IF2ARB1_R          (*((volatile uint32_t *)0x40041090))</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="preprocessor">#define CAN1_IF2ARB2_R          (*((volatile uint32_t *)0x40041094))</span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="preprocessor">#define CAN1_IF2MCTL_R          (*((volatile uint32_t *)0x40041098))</span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="preprocessor">#define CAN1_IF2DA1_R           (*((volatile uint32_t *)0x4004109C))</span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="preprocessor">#define CAN1_IF2DA2_R           (*((volatile uint32_t *)0x400410A0))</span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="preprocessor">#define CAN1_IF2DB1_R           (*((volatile uint32_t *)0x400410A4))</span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="preprocessor">#define CAN1_IF2DB2_R           (*((volatile uint32_t *)0x400410A8))</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="preprocessor">#define CAN1_TXRQ1_R            (*((volatile uint32_t *)0x40041100))</span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="preprocessor">#define CAN1_TXRQ2_R            (*((volatile uint32_t *)0x40041104))</span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="preprocessor">#define CAN1_NWDA1_R            (*((volatile uint32_t *)0x40041120))</span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="preprocessor">#define CAN1_NWDA2_R            (*((volatile uint32_t *)0x40041124))</span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="preprocessor">#define CAN1_MSG1INT_R          (*((volatile uint32_t *)0x40041140))</span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="preprocessor">#define CAN1_MSG2INT_R          (*((volatile uint32_t *)0x40041144))</span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="preprocessor">#define CAN1_MSG1VAL_R          (*((volatile uint32_t *)0x40041160))</span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor">#define CAN1_MSG2VAL_R          (*((volatile uint32_t *)0x40041164))</span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="comment">// Timer registers (WTIMER2)</span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="preprocessor">#define WTIMER2_CFG_R           (*((volatile uint32_t *)0x4004C000))</span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="preprocessor">#define WTIMER2_TAMR_R          (*((volatile uint32_t *)0x4004C004))</span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor">#define WTIMER2_TBMR_R          (*((volatile uint32_t *)0x4004C008))</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="preprocessor">#define WTIMER2_CTL_R           (*((volatile uint32_t *)0x4004C00C))</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="preprocessor">#define WTIMER2_SYNC_R          (*((volatile uint32_t *)0x4004C010))</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="preprocessor">#define WTIMER2_IMR_R           (*((volatile uint32_t *)0x4004C018))</span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="preprocessor">#define WTIMER2_RIS_R           (*((volatile uint32_t *)0x4004C01C))</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="preprocessor">#define WTIMER2_MIS_R           (*((volatile uint32_t *)0x4004C020))</span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor">#define WTIMER2_ICR_R           (*((volatile uint32_t *)0x4004C024))</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="preprocessor">#define WTIMER2_TAILR_R         (*((volatile uint32_t *)0x4004C028))</span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="preprocessor">#define WTIMER2_TBILR_R         (*((volatile uint32_t *)0x4004C02C))</span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="preprocessor">#define WTIMER2_TAMATCHR_R      (*((volatile uint32_t *)0x4004C030))</span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="preprocessor">#define WTIMER2_TBMATCHR_R      (*((volatile uint32_t *)0x4004C034))</span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="preprocessor">#define WTIMER2_TAPR_R          (*((volatile uint32_t *)0x4004C038))</span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="preprocessor">#define WTIMER2_TBPR_R          (*((volatile uint32_t *)0x4004C03C))</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="preprocessor">#define WTIMER2_TAPMR_R         (*((volatile uint32_t *)0x4004C040))</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="preprocessor">#define WTIMER2_TBPMR_R         (*((volatile uint32_t *)0x4004C044))</span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="preprocessor">#define WTIMER2_TAR_R           (*((volatile uint32_t *)0x4004C048))</span></div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor">#define WTIMER2_TBR_R           (*((volatile uint32_t *)0x4004C04C))</span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="preprocessor">#define WTIMER2_TAV_R           (*((volatile uint32_t *)0x4004C050))</span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="preprocessor">#define WTIMER2_TBV_R           (*((volatile uint32_t *)0x4004C054))</span></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="preprocessor">#define WTIMER2_RTCPD_R         (*((volatile uint32_t *)0x4004C058))</span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="preprocessor">#define WTIMER2_TAPS_R          (*((volatile uint32_t *)0x4004C05C))</span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="preprocessor">#define WTIMER2_TBPS_R          (*((volatile uint32_t *)0x4004C060))</span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="preprocessor">#define WTIMER2_TAPV_R          (*((volatile uint32_t *)0x4004C064))</span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="preprocessor">#define WTIMER2_TBPV_R          (*((volatile uint32_t *)0x4004C068))</span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor">#define WTIMER2_PP_R            (*((volatile uint32_t *)0x4004CFC0))</span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="comment">// Timer registers (WTIMER3)</span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="preprocessor">#define WTIMER3_CFG_R           (*((volatile uint32_t *)0x4004D000))</span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="preprocessor">#define WTIMER3_TAMR_R          (*((volatile uint32_t *)0x4004D004))</span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="preprocessor">#define WTIMER3_TBMR_R          (*((volatile uint32_t *)0x4004D008))</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor">#define WTIMER3_CTL_R           (*((volatile uint32_t *)0x4004D00C))</span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="preprocessor">#define WTIMER3_SYNC_R          (*((volatile uint32_t *)0x4004D010))</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="preprocessor">#define WTIMER3_IMR_R           (*((volatile uint32_t *)0x4004D018))</span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor">#define WTIMER3_RIS_R           (*((volatile uint32_t *)0x4004D01C))</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor">#define WTIMER3_MIS_R           (*((volatile uint32_t *)0x4004D020))</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="preprocessor">#define WTIMER3_ICR_R           (*((volatile uint32_t *)0x4004D024))</span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="preprocessor">#define WTIMER3_TAILR_R         (*((volatile uint32_t *)0x4004D028))</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="preprocessor">#define WTIMER3_TBILR_R         (*((volatile uint32_t *)0x4004D02C))</span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor">#define WTIMER3_TAMATCHR_R      (*((volatile uint32_t *)0x4004D030))</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="preprocessor">#define WTIMER3_TBMATCHR_R      (*((volatile uint32_t *)0x4004D034))</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="preprocessor">#define WTIMER3_TAPR_R          (*((volatile uint32_t *)0x4004D038))</span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="preprocessor">#define WTIMER3_TBPR_R          (*((volatile uint32_t *)0x4004D03C))</span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor">#define WTIMER3_TAPMR_R         (*((volatile uint32_t *)0x4004D040))</span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor">#define WTIMER3_TBPMR_R         (*((volatile uint32_t *)0x4004D044))</span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="preprocessor">#define WTIMER3_TAR_R           (*((volatile uint32_t *)0x4004D048))</span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="preprocessor">#define WTIMER3_TBR_R           (*((volatile uint32_t *)0x4004D04C))</span></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="preprocessor">#define WTIMER3_TAV_R           (*((volatile uint32_t *)0x4004D050))</span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="preprocessor">#define WTIMER3_TBV_R           (*((volatile uint32_t *)0x4004D054))</span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="preprocessor">#define WTIMER3_RTCPD_R         (*((volatile uint32_t *)0x4004D058))</span></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="preprocessor">#define WTIMER3_TAPS_R          (*((volatile uint32_t *)0x4004D05C))</span></div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="preprocessor">#define WTIMER3_TBPS_R          (*((volatile uint32_t *)0x4004D060))</span></div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="preprocessor">#define WTIMER3_TAPV_R          (*((volatile uint32_t *)0x4004D064))</span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="preprocessor">#define WTIMER3_TBPV_R          (*((volatile uint32_t *)0x4004D068))</span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="preprocessor">#define WTIMER3_PP_R            (*((volatile uint32_t *)0x4004DFC0))</span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="comment">// Timer registers (WTIMER4)</span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="preprocessor">#define WTIMER4_CFG_R           (*((volatile uint32_t *)0x4004E000))</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="preprocessor">#define WTIMER4_TAMR_R          (*((volatile uint32_t *)0x4004E004))</span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="preprocessor">#define WTIMER4_TBMR_R          (*((volatile uint32_t *)0x4004E008))</span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="preprocessor">#define WTIMER4_CTL_R           (*((volatile uint32_t *)0x4004E00C))</span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="preprocessor">#define WTIMER4_SYNC_R          (*((volatile uint32_t *)0x4004E010))</span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="preprocessor">#define WTIMER4_IMR_R           (*((volatile uint32_t *)0x4004E018))</span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="preprocessor">#define WTIMER4_RIS_R           (*((volatile uint32_t *)0x4004E01C))</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="preprocessor">#define WTIMER4_MIS_R           (*((volatile uint32_t *)0x4004E020))</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="preprocessor">#define WTIMER4_ICR_R           (*((volatile uint32_t *)0x4004E024))</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor">#define WTIMER4_TAILR_R         (*((volatile uint32_t *)0x4004E028))</span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="preprocessor">#define WTIMER4_TBILR_R         (*((volatile uint32_t *)0x4004E02C))</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="preprocessor">#define WTIMER4_TAMATCHR_R      (*((volatile uint32_t *)0x4004E030))</span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="preprocessor">#define WTIMER4_TBMATCHR_R      (*((volatile uint32_t *)0x4004E034))</span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="preprocessor">#define WTIMER4_TAPR_R          (*((volatile uint32_t *)0x4004E038))</span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="preprocessor">#define WTIMER4_TBPR_R          (*((volatile uint32_t *)0x4004E03C))</span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="preprocessor">#define WTIMER4_TAPMR_R         (*((volatile uint32_t *)0x4004E040))</span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor">#define WTIMER4_TBPMR_R         (*((volatile uint32_t *)0x4004E044))</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="preprocessor">#define WTIMER4_TAR_R           (*((volatile uint32_t *)0x4004E048))</span></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor">#define WTIMER4_TBR_R           (*((volatile uint32_t *)0x4004E04C))</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="preprocessor">#define WTIMER4_TAV_R           (*((volatile uint32_t *)0x4004E050))</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="preprocessor">#define WTIMER4_TBV_R           (*((volatile uint32_t *)0x4004E054))</span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor">#define WTIMER4_RTCPD_R         (*((volatile uint32_t *)0x4004E058))</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="preprocessor">#define WTIMER4_TAPS_R          (*((volatile uint32_t *)0x4004E05C))</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor">#define WTIMER4_TBPS_R          (*((volatile uint32_t *)0x4004E060))</span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor">#define WTIMER4_TAPV_R          (*((volatile uint32_t *)0x4004E064))</span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="preprocessor">#define WTIMER4_TBPV_R          (*((volatile uint32_t *)0x4004E068))</span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor">#define WTIMER4_PP_R            (*((volatile uint32_t *)0x4004EFC0))</span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="comment">// Timer registers (WTIMER5)</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="preprocessor">#define WTIMER5_CFG_R           (*((volatile uint32_t *)0x4004F000))</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="preprocessor">#define WTIMER5_TAMR_R          (*((volatile uint32_t *)0x4004F004))</span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor">#define WTIMER5_TBMR_R          (*((volatile uint32_t *)0x4004F008))</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor">#define WTIMER5_CTL_R           (*((volatile uint32_t *)0x4004F00C))</span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor">#define WTIMER5_SYNC_R          (*((volatile uint32_t *)0x4004F010))</span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor">#define WTIMER5_IMR_R           (*((volatile uint32_t *)0x4004F018))</span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor">#define WTIMER5_RIS_R           (*((volatile uint32_t *)0x4004F01C))</span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="preprocessor">#define WTIMER5_MIS_R           (*((volatile uint32_t *)0x4004F020))</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor">#define WTIMER5_ICR_R           (*((volatile uint32_t *)0x4004F024))</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="preprocessor">#define WTIMER5_TAILR_R         (*((volatile uint32_t *)0x4004F028))</span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor">#define WTIMER5_TBILR_R         (*((volatile uint32_t *)0x4004F02C))</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">#define WTIMER5_TAMATCHR_R      (*((volatile uint32_t *)0x4004F030))</span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor">#define WTIMER5_TBMATCHR_R      (*((volatile uint32_t *)0x4004F034))</span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor">#define WTIMER5_TAPR_R          (*((volatile uint32_t *)0x4004F038))</span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor">#define WTIMER5_TBPR_R          (*((volatile uint32_t *)0x4004F03C))</span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor">#define WTIMER5_TAPMR_R         (*((volatile uint32_t *)0x4004F040))</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor">#define WTIMER5_TBPMR_R         (*((volatile uint32_t *)0x4004F044))</span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor">#define WTIMER5_TAR_R           (*((volatile uint32_t *)0x4004F048))</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor">#define WTIMER5_TBR_R           (*((volatile uint32_t *)0x4004F04C))</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor">#define WTIMER5_TAV_R           (*((volatile uint32_t *)0x4004F050))</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor">#define WTIMER5_TBV_R           (*((volatile uint32_t *)0x4004F054))</span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">#define WTIMER5_RTCPD_R         (*((volatile uint32_t *)0x4004F058))</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="preprocessor">#define WTIMER5_TAPS_R          (*((volatile uint32_t *)0x4004F05C))</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor">#define WTIMER5_TBPS_R          (*((volatile uint32_t *)0x4004F060))</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor">#define WTIMER5_TAPV_R          (*((volatile uint32_t *)0x4004F064))</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor">#define WTIMER5_TBPV_R          (*((volatile uint32_t *)0x4004F068))</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor">#define WTIMER5_PP_R            (*((volatile uint32_t *)0x4004FFC0))</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="comment">// Univeral Serial Bus registers (USB0)</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="preprocessor">#define USB0_FADDR_R            (*((volatile uint8_t *)0x40050000))</span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="preprocessor">#define USB0_POWER_R            (*((volatile uint8_t *)0x40050001))</span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="preprocessor">#define USB0_TXIS_R             (*((volatile uint16_t *)0x40050002))</span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="preprocessor">#define USB0_RXIS_R             (*((volatile uint16_t *)0x40050004))</span></div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="preprocessor">#define USB0_TXIE_R             (*((volatile uint16_t *)0x40050006))</span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor">#define USB0_RXIE_R             (*((volatile uint16_t *)0x40050008))</span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor">#define USB0_IS_R               (*((volatile uint8_t *)0x4005000A))</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="preprocessor">#define USB0_IE_R               (*((volatile uint8_t *)0x4005000B))</span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor">#define USB0_FRAME_R            (*((volatile uint16_t *)0x4005000C))</span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor">#define USB0_EPIDX_R            (*((volatile uint8_t *)0x4005000E))</span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor">#define USB0_TEST_R             (*((volatile uint8_t *)0x4005000F))</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="preprocessor">#define USB0_FIFO0_R            (*((volatile uint32_t *)0x40050020))</span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="preprocessor">#define USB0_FIFO1_R            (*((volatile uint32_t *)0x40050024))</span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="preprocessor">#define USB0_FIFO2_R            (*((volatile uint32_t *)0x40050028))</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="preprocessor">#define USB0_FIFO3_R            (*((volatile uint32_t *)0x4005002C))</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="preprocessor">#define USB0_FIFO4_R            (*((volatile uint32_t *)0x40050030))</span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="preprocessor">#define USB0_FIFO5_R            (*((volatile uint32_t *)0x40050034))</span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="preprocessor">#define USB0_FIFO6_R            (*((volatile uint32_t *)0x40050038))</span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="preprocessor">#define USB0_FIFO7_R            (*((volatile uint32_t *)0x4005003C))</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="preprocessor">#define USB0_DEVCTL_R           (*((volatile uint8_t *)0x40050060))</span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="preprocessor">#define USB0_TXFIFOSZ_R         (*((volatile uint8_t *)0x40050062))</span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor">#define USB0_RXFIFOSZ_R         (*((volatile uint8_t *)0x40050063))</span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="preprocessor">#define USB0_TXFIFOADD_R        (*((volatile uint16_t *)0x40050064))</span></div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="preprocessor">#define USB0_RXFIFOADD_R        (*((volatile uint16_t *)0x40050066))</span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="preprocessor">#define USB0_CONTIM_R           (*((volatile uint8_t *)0x4005007A))</span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="preprocessor">#define USB0_VPLEN_R            (*((volatile uint8_t *)0x4005007B))</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="preprocessor">#define USB0_FSEOF_R            (*((volatile uint8_t *)0x4005007D))</span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor">#define USB0_LSEOF_R            (*((volatile uint8_t *)0x4005007E))</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor">#define USB0_TXFUNCADDR0_R      (*((volatile uint8_t *)0x40050080))</span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor">#define USB0_TXHUBADDR0_R       (*((volatile uint8_t *)0x40050082))</span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="preprocessor">#define USB0_TXHUBPORT0_R       (*((volatile uint8_t *)0x40050083))</span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="preprocessor">#define USB0_TXFUNCADDR1_R      (*((volatile uint8_t *)0x40050088))</span></div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="preprocessor">#define USB0_TXHUBADDR1_R       (*((volatile uint8_t *)0x4005008A))</span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor">#define USB0_TXHUBPORT1_R       (*((volatile uint8_t *)0x4005008B))</span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="preprocessor">#define USB0_RXFUNCADDR1_R      (*((volatile uint8_t *)0x4005008C))</span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor">#define USB0_RXHUBADDR1_R       (*((volatile uint8_t *)0x4005008E))</span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="preprocessor">#define USB0_RXHUBPORT1_R       (*((volatile uint8_t *)0x4005008F))</span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="preprocessor">#define USB0_TXFUNCADDR2_R      (*((volatile uint8_t *)0x40050090))</span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="preprocessor">#define USB0_TXHUBADDR2_R       (*((volatile uint8_t *)0x40050092))</span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor">#define USB0_TXHUBPORT2_R       (*((volatile uint8_t *)0x40050093))</span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="preprocessor">#define USB0_RXFUNCADDR2_R      (*((volatile uint8_t *)0x40050094))</span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="preprocessor">#define USB0_RXHUBADDR2_R       (*((volatile uint8_t *)0x40050096))</span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="preprocessor">#define USB0_RXHUBPORT2_R       (*((volatile uint8_t *)0x40050097))</span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="preprocessor">#define USB0_TXFUNCADDR3_R      (*((volatile uint8_t *)0x40050098))</span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="preprocessor">#define USB0_TXHUBADDR3_R       (*((volatile uint8_t *)0x4005009A))</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="preprocessor">#define USB0_TXHUBPORT3_R       (*((volatile uint8_t *)0x4005009B))</span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="preprocessor">#define USB0_RXFUNCADDR3_R      (*((volatile uint8_t *)0x4005009C))</span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="preprocessor">#define USB0_RXHUBADDR3_R       (*((volatile uint8_t *)0x4005009E))</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="preprocessor">#define USB0_RXHUBPORT3_R       (*((volatile uint8_t *)0x4005009F))</span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="preprocessor">#define USB0_TXFUNCADDR4_R      (*((volatile uint8_t *)0x400500A0))</span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor">#define USB0_TXHUBADDR4_R       (*((volatile uint8_t *)0x400500A2))</span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor">#define USB0_TXHUBPORT4_R       (*((volatile uint8_t *)0x400500A3))</span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="preprocessor">#define USB0_RXFUNCADDR4_R      (*((volatile uint8_t *)0x400500A4))</span></div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="preprocessor">#define USB0_RXHUBADDR4_R       (*((volatile uint8_t *)0x400500A6))</span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor">#define USB0_RXHUBPORT4_R       (*((volatile uint8_t *)0x400500A7))</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="preprocessor">#define USB0_TXFUNCADDR5_R      (*((volatile uint8_t *)0x400500A8))</span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor">#define USB0_TXHUBADDR5_R       (*((volatile uint8_t *)0x400500AA))</span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="preprocessor">#define USB0_TXHUBPORT5_R       (*((volatile uint8_t *)0x400500AB))</span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="preprocessor">#define USB0_RXFUNCADDR5_R      (*((volatile uint8_t *)0x400500AC))</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="preprocessor">#define USB0_RXHUBADDR5_R       (*((volatile uint8_t *)0x400500AE))</span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="preprocessor">#define USB0_RXHUBPORT5_R       (*((volatile uint8_t *)0x400500AF))</span></div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="preprocessor">#define USB0_TXFUNCADDR6_R      (*((volatile uint8_t *)0x400500B0))</span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="preprocessor">#define USB0_TXHUBADDR6_R       (*((volatile uint8_t *)0x400500B2))</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="preprocessor">#define USB0_TXHUBPORT6_R       (*((volatile uint8_t *)0x400500B3))</span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="preprocessor">#define USB0_RXFUNCADDR6_R      (*((volatile uint8_t *)0x400500B4))</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="preprocessor">#define USB0_RXHUBADDR6_R       (*((volatile uint8_t *)0x400500B6))</span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="preprocessor">#define USB0_RXHUBPORT6_R       (*((volatile uint8_t *)0x400500B7))</span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="preprocessor">#define USB0_TXFUNCADDR7_R      (*((volatile uint8_t *)0x400500B8))</span></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="preprocessor">#define USB0_TXHUBADDR7_R       (*((volatile uint8_t *)0x400500BA))</span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="preprocessor">#define USB0_TXHUBPORT7_R       (*((volatile uint8_t *)0x400500BB))</span></div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="preprocessor">#define USB0_RXFUNCADDR7_R      (*((volatile uint8_t *)0x400500BC))</span></div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="preprocessor">#define USB0_RXHUBADDR7_R       (*((volatile uint8_t *)0x400500BE))</span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="preprocessor">#define USB0_RXHUBPORT7_R       (*((volatile uint8_t *)0x400500BF))</span></div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="preprocessor">#define USB0_CSRL0_R            (*((volatile uint8_t *)0x40050102))</span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="preprocessor">#define USB0_CSRH0_R            (*((volatile uint8_t *)0x40050103))</span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="preprocessor">#define USB0_COUNT0_R           (*((volatile uint8_t *)0x40050108))</span></div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="preprocessor">#define USB0_TYPE0_R            (*((volatile uint8_t *)0x4005010A))</span></div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="preprocessor">#define USB0_NAKLMT_R           (*((volatile uint8_t *)0x4005010B))</span></div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="preprocessor">#define USB0_TXMAXP1_R          (*((volatile uint16_t *)0x40050110))</span></div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="preprocessor">#define USB0_TXCSRL1_R          (*((volatile uint8_t *)0x40050112))</span></div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="preprocessor">#define USB0_TXCSRH1_R          (*((volatile uint8_t *)0x40050113))</span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="preprocessor">#define USB0_RXMAXP1_R          (*((volatile uint16_t *)0x40050114))</span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="preprocessor">#define USB0_RXCSRL1_R          (*((volatile uint8_t *)0x40050116))</span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor">#define USB0_RXCSRH1_R          (*((volatile uint8_t *)0x40050117))</span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="preprocessor">#define USB0_RXCOUNT1_R         (*((volatile uint16_t *)0x40050118))</span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="preprocessor">#define USB0_TXTYPE1_R          (*((volatile uint8_t *)0x4005011A))</span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="preprocessor">#define USB0_TXINTERVAL1_R      (*((volatile uint8_t *)0x4005011B))</span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="preprocessor">#define USB0_RXTYPE1_R          (*((volatile uint8_t *)0x4005011C))</span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="preprocessor">#define USB0_RXINTERVAL1_R      (*((volatile uint8_t *)0x4005011D))</span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="preprocessor">#define USB0_TXMAXP2_R          (*((volatile uint16_t *)0x40050120))</span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="preprocessor">#define USB0_TXCSRL2_R          (*((volatile uint8_t *)0x40050122))</span></div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="preprocessor">#define USB0_TXCSRH2_R          (*((volatile uint8_t *)0x40050123))</span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="preprocessor">#define USB0_RXMAXP2_R          (*((volatile uint16_t *)0x40050124))</span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="preprocessor">#define USB0_RXCSRL2_R          (*((volatile uint8_t *)0x40050126))</span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="preprocessor">#define USB0_RXCSRH2_R          (*((volatile uint8_t *)0x40050127))</span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="preprocessor">#define USB0_RXCOUNT2_R         (*((volatile uint16_t *)0x40050128))</span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="preprocessor">#define USB0_TXTYPE2_R          (*((volatile uint8_t *)0x4005012A))</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="preprocessor">#define USB0_TXINTERVAL2_R      (*((volatile uint8_t *)0x4005012B))</span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="preprocessor">#define USB0_RXTYPE2_R          (*((volatile uint8_t *)0x4005012C))</span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="preprocessor">#define USB0_RXINTERVAL2_R      (*((volatile uint8_t *)0x4005012D))</span></div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="preprocessor">#define USB0_TXMAXP3_R          (*((volatile uint16_t *)0x40050130))</span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="preprocessor">#define USB0_TXCSRL3_R          (*((volatile uint8_t *)0x40050132))</span></div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="preprocessor">#define USB0_TXCSRH3_R          (*((volatile uint8_t *)0x40050133))</span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="preprocessor">#define USB0_RXMAXP3_R          (*((volatile uint16_t *)0x40050134))</span></div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="preprocessor">#define USB0_RXCSRL3_R          (*((volatile uint8_t *)0x40050136))</span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="preprocessor">#define USB0_RXCSRH3_R          (*((volatile uint8_t *)0x40050137))</span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="preprocessor">#define USB0_RXCOUNT3_R         (*((volatile uint16_t *)0x40050138))</span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="preprocessor">#define USB0_TXTYPE3_R          (*((volatile uint8_t *)0x4005013A))</span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="preprocessor">#define USB0_TXINTERVAL3_R      (*((volatile uint8_t *)0x4005013B))</span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="preprocessor">#define USB0_RXTYPE3_R          (*((volatile uint8_t *)0x4005013C))</span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="preprocessor">#define USB0_RXINTERVAL3_R      (*((volatile uint8_t *)0x4005013D))</span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="preprocessor">#define USB0_TXMAXP4_R          (*((volatile uint16_t *)0x40050140))</span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="preprocessor">#define USB0_TXCSRL4_R          (*((volatile uint8_t *)0x40050142))</span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="preprocessor">#define USB0_TXCSRH4_R          (*((volatile uint8_t *)0x40050143))</span></div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="preprocessor">#define USB0_RXMAXP4_R          (*((volatile uint16_t *)0x40050144))</span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="preprocessor">#define USB0_RXCSRL4_R          (*((volatile uint8_t *)0x40050146))</span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="preprocessor">#define USB0_RXCSRH4_R          (*((volatile uint8_t *)0x40050147))</span></div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="preprocessor">#define USB0_RXCOUNT4_R         (*((volatile uint16_t *)0x40050148))</span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="preprocessor">#define USB0_TXTYPE4_R          (*((volatile uint8_t *)0x4005014A))</span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="preprocessor">#define USB0_TXINTERVAL4_R      (*((volatile uint8_t *)0x4005014B))</span></div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="preprocessor">#define USB0_RXTYPE4_R          (*((volatile uint8_t *)0x4005014C))</span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="preprocessor">#define USB0_RXINTERVAL4_R      (*((volatile uint8_t *)0x4005014D))</span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="preprocessor">#define USB0_TXMAXP5_R          (*((volatile uint16_t *)0x40050150))</span></div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="preprocessor">#define USB0_TXCSRL5_R          (*((volatile uint8_t *)0x40050152))</span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="preprocessor">#define USB0_TXCSRH5_R          (*((volatile uint8_t *)0x40050153))</span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="preprocessor">#define USB0_RXMAXP5_R          (*((volatile uint16_t *)0x40050154))</span></div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="preprocessor">#define USB0_RXCSRL5_R          (*((volatile uint8_t *)0x40050156))</span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="preprocessor">#define USB0_RXCSRH5_R          (*((volatile uint8_t *)0x40050157))</span></div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="preprocessor">#define USB0_RXCOUNT5_R         (*((volatile uint16_t *)0x40050158))</span></div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="preprocessor">#define USB0_TXTYPE5_R          (*((volatile uint8_t *)0x4005015A))</span></div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="preprocessor">#define USB0_TXINTERVAL5_R      (*((volatile uint8_t *)0x4005015B))</span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="preprocessor">#define USB0_RXTYPE5_R          (*((volatile uint8_t *)0x4005015C))</span></div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="preprocessor">#define USB0_RXINTERVAL5_R      (*((volatile uint8_t *)0x4005015D))</span></div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="preprocessor">#define USB0_TXMAXP6_R          (*((volatile uint16_t *)0x40050160))</span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="preprocessor">#define USB0_TXCSRL6_R          (*((volatile uint8_t *)0x40050162))</span></div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="preprocessor">#define USB0_TXCSRH6_R          (*((volatile uint8_t *)0x40050163))</span></div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="preprocessor">#define USB0_RXMAXP6_R          (*((volatile uint16_t *)0x40050164))</span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="preprocessor">#define USB0_RXCSRL6_R          (*((volatile uint8_t *)0x40050166))</span></div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="preprocessor">#define USB0_RXCSRH6_R          (*((volatile uint8_t *)0x40050167))</span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="preprocessor">#define USB0_RXCOUNT6_R         (*((volatile uint16_t *)0x40050168))</span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="preprocessor">#define USB0_TXTYPE6_R          (*((volatile uint8_t *)0x4005016A))</span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="preprocessor">#define USB0_TXINTERVAL6_R      (*((volatile uint8_t *)0x4005016B))</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="preprocessor">#define USB0_RXTYPE6_R          (*((volatile uint8_t *)0x4005016C))</span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor">#define USB0_RXINTERVAL6_R      (*((volatile uint8_t *)0x4005016D))</span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="preprocessor">#define USB0_TXMAXP7_R          (*((volatile uint16_t *)0x40050170))</span></div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="preprocessor">#define USB0_TXCSRL7_R          (*((volatile uint8_t *)0x40050172))</span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="preprocessor">#define USB0_TXCSRH7_R          (*((volatile uint8_t *)0x40050173))</span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="preprocessor">#define USB0_RXMAXP7_R          (*((volatile uint16_t *)0x40050174))</span></div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="preprocessor">#define USB0_RXCSRL7_R          (*((volatile uint8_t *)0x40050176))</span></div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="preprocessor">#define USB0_RXCSRH7_R          (*((volatile uint8_t *)0x40050177))</span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="preprocessor">#define USB0_RXCOUNT7_R         (*((volatile uint16_t *)0x40050178))</span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="preprocessor">#define USB0_TXTYPE7_R          (*((volatile uint8_t *)0x4005017A))</span></div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="preprocessor">#define USB0_TXINTERVAL7_R      (*((volatile uint8_t *)0x4005017B))</span></div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="preprocessor">#define USB0_RXTYPE7_R          (*((volatile uint8_t *)0x4005017C))</span></div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="preprocessor">#define USB0_RXINTERVAL7_R      (*((volatile uint8_t *)0x4005017D))</span></div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="preprocessor">#define USB0_RQPKTCOUNT1_R      (*((volatile uint16_t *)0x40050304))</span></div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="preprocessor">#define USB0_RQPKTCOUNT2_R      (*((volatile uint16_t *)0x40050308))</span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="preprocessor">#define USB0_RQPKTCOUNT3_R      (*((volatile uint16_t *)0x4005030C))</span></div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="preprocessor">#define USB0_RQPKTCOUNT4_R      (*((volatile uint16_t *)0x40050310))</span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="preprocessor">#define USB0_RQPKTCOUNT5_R      (*((volatile uint16_t *)0x40050314))</span></div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="preprocessor">#define USB0_RQPKTCOUNT6_R      (*((volatile uint16_t *)0x40050318))</span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="preprocessor">#define USB0_RQPKTCOUNT7_R      (*((volatile uint16_t *)0x4005031C))</span></div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="preprocessor">#define USB0_RXDPKTBUFDIS_R     (*((volatile uint16_t *)0x40050340))</span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="preprocessor">#define USB0_TXDPKTBUFDIS_R     (*((volatile uint16_t *)0x40050342))</span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="preprocessor">#define USB0_EPC_R              (*((volatile uint32_t *)0x40050400))</span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="preprocessor">#define USB0_EPCRIS_R           (*((volatile uint32_t *)0x40050404))</span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="preprocessor">#define USB0_EPCIM_R            (*((volatile uint32_t *)0x40050408))</span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="preprocessor">#define USB0_EPCISC_R           (*((volatile uint32_t *)0x4005040C))</span></div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="preprocessor">#define USB0_DRRIS_R            (*((volatile uint32_t *)0x40050410))</span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="preprocessor">#define USB0_DRIM_R             (*((volatile uint32_t *)0x40050414))</span></div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="preprocessor">#define USB0_DRISC_R            (*((volatile uint32_t *)0x40050418))</span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="preprocessor">#define USB0_GPCS_R             (*((volatile uint32_t *)0x4005041C))</span></div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="preprocessor">#define USB0_VDC_R              (*((volatile uint32_t *)0x40050430))</span></div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="preprocessor">#define USB0_VDCRIS_R           (*((volatile uint32_t *)0x40050434))</span></div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="preprocessor">#define USB0_VDCIM_R            (*((volatile uint32_t *)0x40050438))</span></div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="preprocessor">#define USB0_VDCISC_R           (*((volatile uint32_t *)0x4005043C))</span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="preprocessor">#define USB0_IDVRIS_R           (*((volatile uint32_t *)0x40050444))</span></div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="preprocessor">#define USB0_IDVIM_R            (*((volatile uint32_t *)0x40050448))</span></div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="preprocessor">#define USB0_IDVISC_R           (*((volatile uint32_t *)0x4005044C))</span></div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="preprocessor">#define USB0_DMASEL_R           (*((volatile uint32_t *)0x40050450))</span></div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="preprocessor">#define USB0_PP_R               (*((volatile uint32_t *)0x40050FC0))</span></div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="comment">// GPIO registers (PORTA AHB)</span></div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_DATA_BITS_R                                            \</span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="preprocessor">                                ((volatile uint32_t *)0x40058000)</span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_DATA_R   (*((volatile uint32_t *)0x400583FC))</span></div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_DIR_R    (*((volatile uint32_t *)0x40058400))</span></div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_IS_R     (*((volatile uint32_t *)0x40058404))</span></div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_IBE_R    (*((volatile uint32_t *)0x40058408))</span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_IEV_R    (*((volatile uint32_t *)0x4005840C))</span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_IM_R     (*((volatile uint32_t *)0x40058410))</span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_RIS_R    (*((volatile uint32_t *)0x40058414))</span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_MIS_R    (*((volatile uint32_t *)0x40058418))</span></div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_ICR_R    (*((volatile uint32_t *)0x4005841C))</span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_AFSEL_R  (*((volatile uint32_t *)0x40058420))</span></div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_DR2R_R   (*((volatile uint32_t *)0x40058500))</span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_DR4R_R   (*((volatile uint32_t *)0x40058504))</span></div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_DR8R_R   (*((volatile uint32_t *)0x40058508))</span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_ODR_R    (*((volatile uint32_t *)0x4005850C))</span></div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_PUR_R    (*((volatile uint32_t *)0x40058510))</span></div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_PDR_R    (*((volatile uint32_t *)0x40058514))</span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_SLR_R    (*((volatile uint32_t *)0x40058518))</span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_DEN_R    (*((volatile uint32_t *)0x4005851C))</span></div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_LOCK_R   (*((volatile uint32_t *)0x40058520))</span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_CR_R     (*((volatile uint32_t *)0x40058524))</span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_AMSEL_R  (*((volatile uint32_t *)0x40058528))</span></div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_PCTL_R   (*((volatile uint32_t *)0x4005852C))</span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_ADCCTL_R (*((volatile uint32_t *)0x40058530))</span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_DMACTL_R (*((volatile uint32_t *)0x40058534))</span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="comment">// GPIO registers (PORTB AHB)</span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_DATA_BITS_R                                            \</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="preprocessor">                                ((volatile uint32_t *)0x40059000)</span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_DATA_R   (*((volatile uint32_t *)0x400593FC))</span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_DIR_R    (*((volatile uint32_t *)0x40059400))</span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_IS_R     (*((volatile uint32_t *)0x40059404))</span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_IBE_R    (*((volatile uint32_t *)0x40059408))</span></div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_IEV_R    (*((volatile uint32_t *)0x4005940C))</span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_IM_R     (*((volatile uint32_t *)0x40059410))</span></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_RIS_R    (*((volatile uint32_t *)0x40059414))</span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_MIS_R    (*((volatile uint32_t *)0x40059418))</span></div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_ICR_R    (*((volatile uint32_t *)0x4005941C))</span></div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_AFSEL_R  (*((volatile uint32_t *)0x40059420))</span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_DR2R_R   (*((volatile uint32_t *)0x40059500))</span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_DR4R_R   (*((volatile uint32_t *)0x40059504))</span></div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_DR8R_R   (*((volatile uint32_t *)0x40059508))</span></div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_ODR_R    (*((volatile uint32_t *)0x4005950C))</span></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_PUR_R    (*((volatile uint32_t *)0x40059510))</span></div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_PDR_R    (*((volatile uint32_t *)0x40059514))</span></div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_SLR_R    (*((volatile uint32_t *)0x40059518))</span></div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_DEN_R    (*((volatile uint32_t *)0x4005951C))</span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_LOCK_R   (*((volatile uint32_t *)0x40059520))</span></div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_CR_R     (*((volatile uint32_t *)0x40059524))</span></div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_AMSEL_R  (*((volatile uint32_t *)0x40059528))</span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_PCTL_R   (*((volatile uint32_t *)0x4005952C))</span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_ADCCTL_R (*((volatile uint32_t *)0x40059530))</span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_DMACTL_R (*((volatile uint32_t *)0x40059534))</span></div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="comment">// GPIO registers (PORTC AHB)</span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_DATA_BITS_R                                            \</span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="preprocessor">                                ((volatile uint32_t *)0x4005A000)</span></div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_DATA_R   (*((volatile uint32_t *)0x4005A3FC))</span></div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_DIR_R    (*((volatile uint32_t *)0x4005A400))</span></div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_IS_R     (*((volatile uint32_t *)0x4005A404))</span></div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_IBE_R    (*((volatile uint32_t *)0x4005A408))</span></div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_IEV_R    (*((volatile uint32_t *)0x4005A40C))</span></div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_IM_R     (*((volatile uint32_t *)0x4005A410))</span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_RIS_R    (*((volatile uint32_t *)0x4005A414))</span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_MIS_R    (*((volatile uint32_t *)0x4005A418))</span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_ICR_R    (*((volatile uint32_t *)0x4005A41C))</span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_AFSEL_R  (*((volatile uint32_t *)0x4005A420))</span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_DR2R_R   (*((volatile uint32_t *)0x4005A500))</span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_DR4R_R   (*((volatile uint32_t *)0x4005A504))</span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_DR8R_R   (*((volatile uint32_t *)0x4005A508))</span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_ODR_R    (*((volatile uint32_t *)0x4005A50C))</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_PUR_R    (*((volatile uint32_t *)0x4005A510))</span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_PDR_R    (*((volatile uint32_t *)0x4005A514))</span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_SLR_R    (*((volatile uint32_t *)0x4005A518))</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_DEN_R    (*((volatile uint32_t *)0x4005A51C))</span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_LOCK_R   (*((volatile uint32_t *)0x4005A520))</span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_CR_R     (*((volatile uint32_t *)0x4005A524))</span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_AMSEL_R  (*((volatile uint32_t *)0x4005A528))</span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_PCTL_R   (*((volatile uint32_t *)0x4005A52C))</span></div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_ADCCTL_R (*((volatile uint32_t *)0x4005A530))</span></div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_DMACTL_R (*((volatile uint32_t *)0x4005A534))</span></div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="comment">// GPIO registers (PORTD AHB)</span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_DATA_BITS_R                                            \</span></div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="preprocessor">                                ((volatile uint32_t *)0x4005B000)</span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_DATA_R   (*((volatile uint32_t *)0x4005B3FC))</span></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_DIR_R    (*((volatile uint32_t *)0x4005B400))</span></div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_IS_R     (*((volatile uint32_t *)0x4005B404))</span></div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_IBE_R    (*((volatile uint32_t *)0x4005B408))</span></div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_IEV_R    (*((volatile uint32_t *)0x4005B40C))</span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_IM_R     (*((volatile uint32_t *)0x4005B410))</span></div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_RIS_R    (*((volatile uint32_t *)0x4005B414))</span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_MIS_R    (*((volatile uint32_t *)0x4005B418))</span></div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_ICR_R    (*((volatile uint32_t *)0x4005B41C))</span></div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_AFSEL_R  (*((volatile uint32_t *)0x4005B420))</span></div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_DR2R_R   (*((volatile uint32_t *)0x4005B500))</span></div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_DR4R_R   (*((volatile uint32_t *)0x4005B504))</span></div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_DR8R_R   (*((volatile uint32_t *)0x4005B508))</span></div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_ODR_R    (*((volatile uint32_t *)0x4005B50C))</span></div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_PUR_R    (*((volatile uint32_t *)0x4005B510))</span></div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_PDR_R    (*((volatile uint32_t *)0x4005B514))</span></div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_SLR_R    (*((volatile uint32_t *)0x4005B518))</span></div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_DEN_R    (*((volatile uint32_t *)0x4005B51C))</span></div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_LOCK_R   (*((volatile uint32_t *)0x4005B520))</span></div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_CR_R     (*((volatile uint32_t *)0x4005B524))</span></div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_AMSEL_R  (*((volatile uint32_t *)0x4005B528))</span></div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_PCTL_R   (*((volatile uint32_t *)0x4005B52C))</span></div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_ADCCTL_R (*((volatile uint32_t *)0x4005B530))</span></div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_DMACTL_R (*((volatile uint32_t *)0x4005B534))</span></div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;</div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="comment">// GPIO registers (PORTE AHB)</span></div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_DATA_BITS_R                                            \</span></div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="preprocessor">                                ((volatile uint32_t *)0x4005C000)</span></div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_DATA_R   (*((volatile uint32_t *)0x4005C3FC))</span></div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_DIR_R    (*((volatile uint32_t *)0x4005C400))</span></div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_IS_R     (*((volatile uint32_t *)0x4005C404))</span></div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_IBE_R    (*((volatile uint32_t *)0x4005C408))</span></div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_IEV_R    (*((volatile uint32_t *)0x4005C40C))</span></div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_IM_R     (*((volatile uint32_t *)0x4005C410))</span></div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_RIS_R    (*((volatile uint32_t *)0x4005C414))</span></div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_MIS_R    (*((volatile uint32_t *)0x4005C418))</span></div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_ICR_R    (*((volatile uint32_t *)0x4005C41C))</span></div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_AFSEL_R  (*((volatile uint32_t *)0x4005C420))</span></div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_DR2R_R   (*((volatile uint32_t *)0x4005C500))</span></div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_DR4R_R   (*((volatile uint32_t *)0x4005C504))</span></div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_DR8R_R   (*((volatile uint32_t *)0x4005C508))</span></div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_ODR_R    (*((volatile uint32_t *)0x4005C50C))</span></div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_PUR_R    (*((volatile uint32_t *)0x4005C510))</span></div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_PDR_R    (*((volatile uint32_t *)0x4005C514))</span></div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_SLR_R    (*((volatile uint32_t *)0x4005C518))</span></div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_DEN_R    (*((volatile uint32_t *)0x4005C51C))</span></div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_LOCK_R   (*((volatile uint32_t *)0x4005C520))</span></div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_CR_R     (*((volatile uint32_t *)0x4005C524))</span></div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_AMSEL_R  (*((volatile uint32_t *)0x4005C528))</span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_PCTL_R   (*((volatile uint32_t *)0x4005C52C))</span></div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_ADCCTL_R (*((volatile uint32_t *)0x4005C530))</span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_DMACTL_R (*((volatile uint32_t *)0x4005C534))</span></div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="comment">// GPIO registers (PORTF AHB)</span></div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_DATA_BITS_R                                            \</span></div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="preprocessor">                                ((volatile uint32_t *)0x4005D000)</span></div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_DATA_R   (*((volatile uint32_t *)0x4005D3FC))</span></div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_DIR_R    (*((volatile uint32_t *)0x4005D400))</span></div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_IS_R     (*((volatile uint32_t *)0x4005D404))</span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_IBE_R    (*((volatile uint32_t *)0x4005D408))</span></div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_IEV_R    (*((volatile uint32_t *)0x4005D40C))</span></div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_IM_R     (*((volatile uint32_t *)0x4005D410))</span></div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_RIS_R    (*((volatile uint32_t *)0x4005D414))</span></div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_MIS_R    (*((volatile uint32_t *)0x4005D418))</span></div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_ICR_R    (*((volatile uint32_t *)0x4005D41C))</span></div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_AFSEL_R  (*((volatile uint32_t *)0x4005D420))</span></div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_DR2R_R   (*((volatile uint32_t *)0x4005D500))</span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_DR4R_R   (*((volatile uint32_t *)0x4005D504))</span></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_DR8R_R   (*((volatile uint32_t *)0x4005D508))</span></div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_ODR_R    (*((volatile uint32_t *)0x4005D50C))</span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_PUR_R    (*((volatile uint32_t *)0x4005D510))</span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_PDR_R    (*((volatile uint32_t *)0x4005D514))</span></div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_SLR_R    (*((volatile uint32_t *)0x4005D518))</span></div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_DEN_R    (*((volatile uint32_t *)0x4005D51C))</span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_LOCK_R   (*((volatile uint32_t *)0x4005D520))</span></div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_CR_R     (*((volatile uint32_t *)0x4005D524))</span></div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_AMSEL_R  (*((volatile uint32_t *)0x4005D528))</span></div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_PCTL_R   (*((volatile uint32_t *)0x4005D52C))</span></div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_ADCCTL_R (*((volatile uint32_t *)0x4005D530))</span></div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_DMACTL_R (*((volatile uint32_t *)0x4005D534))</span></div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;</div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="comment">// EEPROM registers (EEPROM)</span></div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="preprocessor">#define EEPROM_EESIZE_R         (*((volatile uint32_t *)0x400AF000))</span></div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="preprocessor">#define EEPROM_EEBLOCK_R        (*((volatile uint32_t *)0x400AF004))</span></div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="preprocessor">#define EEPROM_EEOFFSET_R       (*((volatile uint32_t *)0x400AF008))</span></div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="preprocessor">#define EEPROM_EERDWR_R         (*((volatile uint32_t *)0x400AF010))</span></div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="preprocessor">#define EEPROM_EERDWRINC_R      (*((volatile uint32_t *)0x400AF014))</span></div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="preprocessor">#define EEPROM_EEDONE_R         (*((volatile uint32_t *)0x400AF018))</span></div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="preprocessor">#define EEPROM_EESUPP_R         (*((volatile uint32_t *)0x400AF01C))</span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="preprocessor">#define EEPROM_EEUNLOCK_R       (*((volatile uint32_t *)0x400AF020))</span></div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="preprocessor">#define EEPROM_EEPROT_R         (*((volatile uint32_t *)0x400AF030))</span></div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="preprocessor">#define EEPROM_EEPASS0_R        (*((volatile uint32_t *)0x400AF034))</span></div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="preprocessor">#define EEPROM_EEPASS1_R        (*((volatile uint32_t *)0x400AF038))</span></div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="preprocessor">#define EEPROM_EEPASS2_R        (*((volatile uint32_t *)0x400AF03C))</span></div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="preprocessor">#define EEPROM_EEINT_R          (*((volatile uint32_t *)0x400AF040))</span></div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="preprocessor">#define EEPROM_EEHIDE_R         (*((volatile uint32_t *)0x400AF050))</span></div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;<span class="preprocessor">#define EEPROM_EEDBGME_R        (*((volatile uint32_t *)0x400AF080))</span></div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="preprocessor">#define EEPROM_PP_R             (*((volatile uint32_t *)0x400AFFC0))</span></div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="comment">// System Exception Module registers (SYSEXC)</span></div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="preprocessor">#define SYSEXC_RIS_R            (*((volatile uint32_t *)0x400F9000))</span></div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="preprocessor">#define SYSEXC_IM_R             (*((volatile uint32_t *)0x400F9004))</span></div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="preprocessor">#define SYSEXC_MIS_R            (*((volatile uint32_t *)0x400F9008))</span></div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="preprocessor">#define SYSEXC_IC_R             (*((volatile uint32_t *)0x400F900C))</span></div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;</div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="comment">// Hibernation module registers (HIB)</span></div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="preprocessor">#define HIB_RTCC_R              (*((volatile uint32_t *)0x400FC000))</span></div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="preprocessor">#define HIB_RTCM0_R             (*((volatile uint32_t *)0x400FC004))</span></div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="preprocessor">#define HIB_RTCLD_R             (*((volatile uint32_t *)0x400FC00C))</span></div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;<span class="preprocessor">#define HIB_CTL_R               (*((volatile uint32_t *)0x400FC010))</span></div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="preprocessor">#define HIB_IM_R                (*((volatile uint32_t *)0x400FC014))</span></div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="preprocessor">#define HIB_RIS_R               (*((volatile uint32_t *)0x400FC018))</span></div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="preprocessor">#define HIB_MIS_R               (*((volatile uint32_t *)0x400FC01C))</span></div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="preprocessor">#define HIB_IC_R                (*((volatile uint32_t *)0x400FC020))</span></div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="preprocessor">#define HIB_RTCT_R              (*((volatile uint32_t *)0x400FC024))</span></div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="preprocessor">#define HIB_RTCSS_R             (*((volatile uint32_t *)0x400FC028))</span></div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="preprocessor">#define HIB_DATA_R              (*((volatile uint32_t *)0x400FC030))</span></div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;</div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="comment">// FLASH registers (FLASH CTRL)</span></div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="preprocessor">#define FLASH_FMA_R             (*((volatile uint32_t *)0x400FD000))</span></div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="preprocessor">#define FLASH_FMD_R             (*((volatile uint32_t *)0x400FD004))</span></div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="preprocessor">#define FLASH_FMC_R             (*((volatile uint32_t *)0x400FD008))</span></div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="preprocessor">#define FLASH_FCRIS_R           (*((volatile uint32_t *)0x400FD00C))</span></div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="preprocessor">#define FLASH_FCIM_R            (*((volatile uint32_t *)0x400FD010))</span></div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="preprocessor">#define FLASH_FCMISC_R          (*((volatile uint32_t *)0x400FD014))</span></div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;<span class="preprocessor">#define FLASH_FMC2_R            (*((volatile uint32_t *)0x400FD020))</span></div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="preprocessor">#define FLASH_FWBVAL_R          (*((volatile uint32_t *)0x400FD030))</span></div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="preprocessor">#define FLASH_FWBN_R            (*((volatile uint32_t *)0x400FD100))</span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="preprocessor">#define FLASH_FSIZE_R           (*((volatile uint32_t *)0x400FDFC0))</span></div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="preprocessor">#define FLASH_SSIZE_R           (*((volatile uint32_t *)0x400FDFC4))</span></div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="preprocessor">#define FLASH_ROMSWMAP_R        (*((volatile uint32_t *)0x400FDFCC))</span></div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;<span class="preprocessor">#define FLASH_RMCTL_R           (*((volatile uint32_t *)0x400FE0F0))</span></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_R         (*((volatile uint32_t *)0x400FE1D0))</span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="preprocessor">#define FLASH_USERREG0_R        (*((volatile uint32_t *)0x400FE1E0))</span></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="preprocessor">#define FLASH_USERREG1_R        (*((volatile uint32_t *)0x400FE1E4))</span></div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="preprocessor">#define FLASH_USERREG2_R        (*((volatile uint32_t *)0x400FE1E8))</span></div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="preprocessor">#define FLASH_USERREG3_R        (*((volatile uint32_t *)0x400FE1EC))</span></div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="preprocessor">#define FLASH_FMPRE0_R          (*((volatile uint32_t *)0x400FE200))</span></div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="preprocessor">#define FLASH_FMPRE1_R          (*((volatile uint32_t *)0x400FE204))</span></div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="preprocessor">#define FLASH_FMPRE2_R          (*((volatile uint32_t *)0x400FE208))</span></div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="preprocessor">#define FLASH_FMPRE3_R          (*((volatile uint32_t *)0x400FE20C))</span></div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;<span class="preprocessor">#define FLASH_FMPPE0_R          (*((volatile uint32_t *)0x400FE400))</span></div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="preprocessor">#define FLASH_FMPPE1_R          (*((volatile uint32_t *)0x400FE404))</span></div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="preprocessor">#define FLASH_FMPPE2_R          (*((volatile uint32_t *)0x400FE408))</span></div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="preprocessor">#define FLASH_FMPPE3_R          (*((volatile uint32_t *)0x400FE40C))</span></div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="comment">// System Control registers (SYSCTL)</span></div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="preprocessor">#define SYSCTL_DID0_R           (*((volatile uint32_t *)0x400FE000))</span></div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_R           (*((volatile uint32_t *)0x400FE004))</span></div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="preprocessor">#define SYSCTL_DC0_R            (*((volatile uint32_t *)0x400FE008))</span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_R            (*((volatile uint32_t *)0x400FE010))</span></div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_R            (*((volatile uint32_t *)0x400FE014))</span></div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_R            (*((volatile uint32_t *)0x400FE018))</span></div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="preprocessor">#define SYSCTL_DC4_R            (*((volatile uint32_t *)0x400FE01C))</span></div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="preprocessor">#define SYSCTL_DC5_R            (*((volatile uint32_t *)0x400FE020))</span></div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="preprocessor">#define SYSCTL_DC6_R            (*((volatile uint32_t *)0x400FE024))</span></div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_R            (*((volatile uint32_t *)0x400FE028))</span></div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_R            (*((volatile uint32_t *)0x400FE02C))</span></div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="preprocessor">#define SYSCTL_PBORCTL_R        (*((volatile uint32_t *)0x400FE030))</span></div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0_R          (*((volatile uint32_t *)0x400FE040))</span></div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_R          (*((volatile uint32_t *)0x400FE044))</span></div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_R          (*((volatile uint32_t *)0x400FE048))</span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="preprocessor">#define SYSCTL_RIS_R            (*((volatile uint32_t *)0x400FE050))</span></div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="preprocessor">#define SYSCTL_IMC_R            (*((volatile uint32_t *)0x400FE054))</span></div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="preprocessor">#define SYSCTL_MISC_R           (*((volatile uint32_t *)0x400FE058))</span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="preprocessor">#define SYSCTL_RESC_R           (*((volatile uint32_t *)0x400FE05C))</span></div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_R            (*((volatile uint32_t *)0x400FE060))</span></div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHBCTL_R      (*((volatile uint32_t *)0x400FE06C))</span></div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_R           (*((volatile uint32_t *)0x400FE070))</span></div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="preprocessor">#define SYSCTL_MOSCCTL_R        (*((volatile uint32_t *)0x400FE07C))</span></div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_R          (*((volatile uint32_t *)0x400FE100))</span></div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_R          (*((volatile uint32_t *)0x400FE104))</span></div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_R          (*((volatile uint32_t *)0x400FE108))</span></div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_R          (*((volatile uint32_t *)0x400FE110))</span></div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_R          (*((volatile uint32_t *)0x400FE114))</span></div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_R          (*((volatile uint32_t *)0x400FE118))</span></div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0_R          (*((volatile uint32_t *)0x400FE120))</span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_R          (*((volatile uint32_t *)0x400FE124))</span></div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_R          (*((volatile uint32_t *)0x400FE128))</span></div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_R     (*((volatile uint32_t *)0x400FE144))</span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="preprocessor">#define SYSCTL_SYSPROP_R        (*((volatile uint32_t *)0x400FE14C))</span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCCAL_R       (*((volatile uint32_t *)0x400FE150))</span></div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_R      (*((volatile uint32_t *)0x400FE154))</span></div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ0_R       (*((volatile uint32_t *)0x400FE160))</span></div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ1_R       (*((volatile uint32_t *)0x400FE164))</span></div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="preprocessor">#define SYSCTL_PLLSTAT_R        (*((volatile uint32_t *)0x400FE168))</span></div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="preprocessor">#define SYSCTL_SLPPWRCFG_R      (*((volatile uint32_t *)0x400FE188))</span></div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG_R     (*((volatile uint32_t *)0x400FE18C))</span></div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="preprocessor">#define SYSCTL_DC9_R            (*((volatile uint32_t *)0x400FE190))</span></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="preprocessor">#define SYSCTL_NVMSTAT_R        (*((volatile uint32_t *)0x400FE1A0))</span></div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL_R       (*((volatile uint32_t *)0x400FE1B4))</span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_R       (*((volatile uint32_t *)0x400FE1BC))</span></div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="preprocessor">#define SYSCTL_PPWD_R           (*((volatile uint32_t *)0x400FE300))</span></div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER_R        (*((volatile uint32_t *)0x400FE304))</span></div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_R         (*((volatile uint32_t *)0x400FE308))</span></div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;<span class="preprocessor">#define SYSCTL_PPDMA_R          (*((volatile uint32_t *)0x400FE30C))</span></div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="preprocessor">#define SYSCTL_PPHIB_R          (*((volatile uint32_t *)0x400FE314))</span></div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_R         (*((volatile uint32_t *)0x400FE318))</span></div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="preprocessor">#define SYSCTL_PPSSI_R          (*((volatile uint32_t *)0x400FE31C))</span></div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_R          (*((volatile uint32_t *)0x400FE320))</span></div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="preprocessor">#define SYSCTL_PPUSB_R          (*((volatile uint32_t *)0x400FE328))</span></div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="preprocessor">#define SYSCTL_PPCAN_R          (*((volatile uint32_t *)0x400FE334))</span></div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="preprocessor">#define SYSCTL_PPADC_R          (*((volatile uint32_t *)0x400FE338))</span></div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="preprocessor">#define SYSCTL_PPACMP_R         (*((volatile uint32_t *)0x400FE33C))</span></div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="preprocessor">#define SYSCTL_PPPWM_R          (*((volatile uint32_t *)0x400FE340))</span></div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;<span class="preprocessor">#define SYSCTL_PPQEI_R          (*((volatile uint32_t *)0x400FE344))</span></div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="preprocessor">#define SYSCTL_PPEEPROM_R       (*((volatile uint32_t *)0x400FE358))</span></div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="preprocessor">#define SYSCTL_PPWTIMER_R       (*((volatile uint32_t *)0x400FE35C))</span></div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="preprocessor">#define SYSCTL_SRWD_R           (*((volatile uint32_t *)0x400FE500))</span></div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER_R        (*((volatile uint32_t *)0x400FE504))</span></div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R         (*((volatile uint32_t *)0x400FE508))</span></div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="preprocessor">#define SYSCTL_SRDMA_R          (*((volatile uint32_t *)0x400FE50C))</span></div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="preprocessor">#define SYSCTL_SRHIB_R          (*((volatile uint32_t *)0x400FE514))</span></div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R         (*((volatile uint32_t *)0x400FE518))</span></div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="preprocessor">#define SYSCTL_SRSSI_R          (*((volatile uint32_t *)0x400FE51C))</span></div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C_R          (*((volatile uint32_t *)0x400FE520))</span></div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="preprocessor">#define SYSCTL_SRUSB_R          (*((volatile uint32_t *)0x400FE528))</span></div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="preprocessor">#define SYSCTL_SRCAN_R          (*((volatile uint32_t *)0x400FE534))</span></div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="preprocessor">#define SYSCTL_SRADC_R          (*((volatile uint32_t *)0x400FE538))</span></div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="preprocessor">#define SYSCTL_SRACMP_R         (*((volatile uint32_t *)0x400FE53C))</span></div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="preprocessor">#define SYSCTL_SRPWM_R          (*((volatile uint32_t *)0x400FE540))</span></div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="preprocessor">#define SYSCTL_SRQEI_R          (*((volatile uint32_t *)0x400FE544))</span></div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="preprocessor">#define SYSCTL_SREEPROM_R       (*((volatile uint32_t *)0x400FE558))</span></div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="preprocessor">#define SYSCTL_SRWTIMER_R       (*((volatile uint32_t *)0x400FE55C))</span></div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWD_R         (*((volatile uint32_t *)0x400FE600))</span></div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER_R      (*((volatile uint32_t *)0x400FE604))</span></div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R       (*((volatile uint32_t *)0x400FE608))</span></div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCDMA_R        (*((volatile uint32_t *)0x400FE60C))</span></div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCHIB_R        (*((volatile uint32_t *)0x400FE614))</span></div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R       (*((volatile uint32_t *)0x400FE618))</span></div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCSSI_R        (*((volatile uint32_t *)0x400FE61C))</span></div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C_R        (*((volatile uint32_t *)0x400FE620))</span></div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUSB_R        (*((volatile uint32_t *)0x400FE628))</span></div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCCAN_R        (*((volatile uint32_t *)0x400FE634))</span></div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCADC_R        (*((volatile uint32_t *)0x400FE638))</span></div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCACMP_R       (*((volatile uint32_t *)0x400FE63C))</span></div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCPWM_R        (*((volatile uint32_t *)0x400FE640))</span></div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCQEI_R        (*((volatile uint32_t *)0x400FE644))</span></div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCEEPROM_R     (*((volatile uint32_t *)0x400FE658))</span></div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWTIMER_R     (*((volatile uint32_t *)0x400FE65C))</span></div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWD_R         (*((volatile uint32_t *)0x400FE700))</span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER_R      (*((volatile uint32_t *)0x400FE704))</span></div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_R       (*((volatile uint32_t *)0x400FE708))</span></div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCDMA_R        (*((volatile uint32_t *)0x400FE70C))</span></div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCHIB_R        (*((volatile uint32_t *)0x400FE714))</span></div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_R       (*((volatile uint32_t *)0x400FE718))</span></div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCSSI_R        (*((volatile uint32_t *)0x400FE71C))</span></div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C_R        (*((volatile uint32_t *)0x400FE720))</span></div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUSB_R        (*((volatile uint32_t *)0x400FE728))</span></div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCCAN_R        (*((volatile uint32_t *)0x400FE734))</span></div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCADC_R        (*((volatile uint32_t *)0x400FE738))</span></div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCACMP_R       (*((volatile uint32_t *)0x400FE73C))</span></div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCPWM_R        (*((volatile uint32_t *)0x400FE740))</span></div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCQEI_R        (*((volatile uint32_t *)0x400FE744))</span></div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCEEPROM_R     (*((volatile uint32_t *)0x400FE758))</span></div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWTIMER_R     (*((volatile uint32_t *)0x400FE75C))</span></div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWD_R         (*((volatile uint32_t *)0x400FE800))</span></div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER_R      (*((volatile uint32_t *)0x400FE804))</span></div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_R       (*((volatile uint32_t *)0x400FE808))</span></div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCDMA_R        (*((volatile uint32_t *)0x400FE80C))</span></div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCHIB_R        (*((volatile uint32_t *)0x400FE814))</span></div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_R       (*((volatile uint32_t *)0x400FE818))</span></div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCSSI_R        (*((volatile uint32_t *)0x400FE81C))</span></div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C_R        (*((volatile uint32_t *)0x400FE820))</span></div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUSB_R        (*((volatile uint32_t *)0x400FE828))</span></div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCCAN_R        (*((volatile uint32_t *)0x400FE834))</span></div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCADC_R        (*((volatile uint32_t *)0x400FE838))</span></div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCACMP_R       (*((volatile uint32_t *)0x400FE83C))</span></div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCPWM_R        (*((volatile uint32_t *)0x400FE840))</span></div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCQEI_R        (*((volatile uint32_t *)0x400FE844))</span></div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCEEPROM_R     (*((volatile uint32_t *)0x400FE858))</span></div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWTIMER_R     (*((volatile uint32_t *)0x400FE85C))</span></div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;<span class="preprocessor">#define SYSCTL_PRWD_R           (*((volatile uint32_t *)0x400FEA00))</span></div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER_R        (*((volatile uint32_t *)0x400FEA04))</span></div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R         (*((volatile uint32_t *)0x400FEA08))</span></div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="preprocessor">#define SYSCTL_PRDMA_R          (*((volatile uint32_t *)0x400FEA0C))</span></div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="preprocessor">#define SYSCTL_PRHIB_R          (*((volatile uint32_t *)0x400FEA14))</span></div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R         (*((volatile uint32_t *)0x400FEA18))</span></div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="preprocessor">#define SYSCTL_PRSSI_R          (*((volatile uint32_t *)0x400FEA1C))</span></div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C_R          (*((volatile uint32_t *)0x400FEA20))</span></div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="preprocessor">#define SYSCTL_PRUSB_R          (*((volatile uint32_t *)0x400FEA28))</span></div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="preprocessor">#define SYSCTL_PRCAN_R          (*((volatile uint32_t *)0x400FEA34))</span></div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="preprocessor">#define SYSCTL_PRADC_R          (*((volatile uint32_t *)0x400FEA38))</span></div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="preprocessor">#define SYSCTL_PRACMP_R         (*((volatile uint32_t *)0x400FEA3C))</span></div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="preprocessor">#define SYSCTL_PRPWM_R          (*((volatile uint32_t *)0x400FEA40))</span></div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="preprocessor">#define SYSCTL_PRQEI_R          (*((volatile uint32_t *)0x400FEA44))</span></div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="preprocessor">#define SYSCTL_PREEPROM_R       (*((volatile uint32_t *)0x400FEA58))</span></div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="preprocessor">#define SYSCTL_PRWTIMER_R       (*((volatile uint32_t *)0x400FEA5C))</span></div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;</div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;<span class="comment">// Micro Direct Memory Access registers (UDMA)</span></div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="preprocessor">#define UDMA_STAT_R             (*((volatile uint32_t *)0x400FF000))</span></div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="preprocessor">#define UDMA_CFG_R              (*((volatile uint32_t *)0x400FF004))</span></div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;<span class="preprocessor">#define UDMA_CTLBASE_R          (*((volatile uint32_t *)0x400FF008))</span></div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="preprocessor">#define UDMA_ALTBASE_R          (*((volatile uint32_t *)0x400FF00C))</span></div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="preprocessor">#define UDMA_WAITSTAT_R         (*((volatile uint32_t *)0x400FF010))</span></div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="preprocessor">#define UDMA_SWREQ_R            (*((volatile uint32_t *)0x400FF014))</span></div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="preprocessor">#define UDMA_USEBURSTSET_R      (*((volatile uint32_t *)0x400FF018))</span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="preprocessor">#define UDMA_USEBURSTCLR_R      (*((volatile uint32_t *)0x400FF01C))</span></div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;<span class="preprocessor">#define UDMA_REQMASKSET_R       (*((volatile uint32_t *)0x400FF020))</span></div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="preprocessor">#define UDMA_REQMASKCLR_R       (*((volatile uint32_t *)0x400FF024))</span></div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;<span class="preprocessor">#define UDMA_ENASET_R           (*((volatile uint32_t *)0x400FF028))</span></div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="preprocessor">#define UDMA_ENACLR_R           (*((volatile uint32_t *)0x400FF02C))</span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="preprocessor">#define UDMA_ALTSET_R           (*((volatile uint32_t *)0x400FF030))</span></div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="preprocessor">#define UDMA_ALTCLR_R           (*((volatile uint32_t *)0x400FF034))</span></div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="preprocessor">#define UDMA_PRIOSET_R          (*((volatile uint32_t *)0x400FF038))</span></div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="preprocessor">#define UDMA_PRIOCLR_R          (*((volatile uint32_t *)0x400FF03C))</span></div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="preprocessor">#define UDMA_ERRCLR_R           (*((volatile uint32_t *)0x400FF04C))</span></div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="preprocessor">#define UDMA_CHASGN_R           (*((volatile uint32_t *)0x400FF500))</span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="preprocessor">#define UDMA_CHIS_R             (*((volatile uint32_t *)0x400FF504))</span></div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_R           (*((volatile uint32_t *)0x400FF510))</span></div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_R           (*((volatile uint32_t *)0x400FF514))</span></div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_R           (*((volatile uint32_t *)0x400FF518))</span></div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_R           (*((volatile uint32_t *)0x400FF51C))</span></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;</div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="comment">// Micro Direct Memory Access (uDMA) offsets (UDMA)</span></div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="preprocessor">#define UDMA_SRCENDP            0x00000000  // DMA Channel Source Address End</span></div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;                                            <span class="comment">// Pointer</span></div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="preprocessor">#define UDMA_DSTENDP            0x00000004  // DMA Channel Destination Address</span></div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;                                            <span class="comment">// End Pointer</span></div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="preprocessor">#define UDMA_CHCTL              0x00000008  // DMA Channel Control Word</span></div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;</div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="comment">// NVIC registers (NVIC)</span></div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="preprocessor">#define NVIC_ACTLR_R            (*((volatile uint32_t *)0xE000E008))</span></div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<span class="preprocessor">#define NVIC_ST_CTRL_R          (*((volatile uint32_t *)0xE000E010))</span></div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="preprocessor">#define NVIC_ST_RELOAD_R        (*((volatile uint32_t *)0xE000E014))</span></div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="preprocessor">#define NVIC_ST_CURRENT_R       (*((volatile uint32_t *)0xE000E018))</span></div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;<span class="preprocessor">#define NVIC_EN0_R              (*((volatile uint32_t *)0xE000E100))</span></div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="preprocessor">#define NVIC_EN1_R              (*((volatile uint32_t *)0xE000E104))</span></div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="preprocessor">#define NVIC_EN2_R              (*((volatile uint32_t *)0xE000E108))</span></div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="preprocessor">#define NVIC_EN3_R              (*((volatile uint32_t *)0xE000E10C))</span></div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="preprocessor">#define NVIC_EN4_R              (*((volatile uint32_t *)0xE000E110))</span></div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="preprocessor">#define NVIC_DIS0_R             (*((volatile uint32_t *)0xE000E180))</span></div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;<span class="preprocessor">#define NVIC_DIS1_R             (*((volatile uint32_t *)0xE000E184))</span></div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="preprocessor">#define NVIC_DIS2_R             (*((volatile uint32_t *)0xE000E188))</span></div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="preprocessor">#define NVIC_DIS3_R             (*((volatile uint32_t *)0xE000E18C))</span></div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="preprocessor">#define NVIC_DIS4_R             (*((volatile uint32_t *)0xE000E190))</span></div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="preprocessor">#define NVIC_PEND0_R            (*((volatile uint32_t *)0xE000E200))</span></div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<span class="preprocessor">#define NVIC_PEND1_R            (*((volatile uint32_t *)0xE000E204))</span></div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="preprocessor">#define NVIC_PEND2_R            (*((volatile uint32_t *)0xE000E208))</span></div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="preprocessor">#define NVIC_PEND3_R            (*((volatile uint32_t *)0xE000E20C))</span></div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="preprocessor">#define NVIC_PEND4_R            (*((volatile uint32_t *)0xE000E210))</span></div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_R          (*((volatile uint32_t *)0xE000E280))</span></div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_R          (*((volatile uint32_t *)0xE000E284))</span></div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="preprocessor">#define NVIC_UNPEND2_R          (*((volatile uint32_t *)0xE000E288))</span></div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;<span class="preprocessor">#define NVIC_UNPEND3_R          (*((volatile uint32_t *)0xE000E28C))</span></div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="preprocessor">#define NVIC_UNPEND4_R          (*((volatile uint32_t *)0xE000E290))</span></div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_R          (*((volatile uint32_t *)0xE000E300))</span></div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;<span class="preprocessor">#define NVIC_ACTIVE1_R          (*((volatile uint32_t *)0xE000E304))</span></div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="preprocessor">#define NVIC_ACTIVE2_R          (*((volatile uint32_t *)0xE000E308))</span></div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;<span class="preprocessor">#define NVIC_ACTIVE3_R          (*((volatile uint32_t *)0xE000E30C))</span></div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;<span class="preprocessor">#define NVIC_ACTIVE4_R          (*((volatile uint32_t *)0xE000E310))</span></div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="preprocessor">#define NVIC_PRI0_R             (*((volatile uint32_t *)0xE000E400))</span></div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="preprocessor">#define NVIC_PRI1_R             (*((volatile uint32_t *)0xE000E404))</span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="preprocessor">#define NVIC_PRI2_R             (*((volatile uint32_t *)0xE000E408))</span></div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<span class="preprocessor">#define NVIC_PRI3_R             (*((volatile uint32_t *)0xE000E40C))</span></div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<span class="preprocessor">#define NVIC_PRI4_R             (*((volatile uint32_t *)0xE000E410))</span></div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<span class="preprocessor">#define NVIC_PRI5_R             (*((volatile uint32_t *)0xE000E414))</span></div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="preprocessor">#define NVIC_PRI6_R             (*((volatile uint32_t *)0xE000E418))</span></div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="preprocessor">#define NVIC_PRI7_R             (*((volatile uint32_t *)0xE000E41C))</span></div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;<span class="preprocessor">#define NVIC_PRI8_R             (*((volatile uint32_t *)0xE000E420))</span></div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="preprocessor">#define NVIC_PRI9_R             (*((volatile uint32_t *)0xE000E424))</span></div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;<span class="preprocessor">#define NVIC_PRI10_R            (*((volatile uint32_t *)0xE000E428))</span></div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;<span class="preprocessor">#define NVIC_PRI11_R            (*((volatile uint32_t *)0xE000E42C))</span></div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="preprocessor">#define NVIC_PRI12_R            (*((volatile uint32_t *)0xE000E430))</span></div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;<span class="preprocessor">#define NVIC_PRI13_R            (*((volatile uint32_t *)0xE000E434))</span></div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;<span class="preprocessor">#define NVIC_PRI14_R            (*((volatile uint32_t *)0xE000E438))</span></div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="preprocessor">#define NVIC_PRI15_R            (*((volatile uint32_t *)0xE000E43C))</span></div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="preprocessor">#define NVIC_PRI16_R            (*((volatile uint32_t *)0xE000E440))</span></div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;<span class="preprocessor">#define NVIC_PRI17_R            (*((volatile uint32_t *)0xE000E444))</span></div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<span class="preprocessor">#define NVIC_PRI18_R            (*((volatile uint32_t *)0xE000E448))</span></div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="preprocessor">#define NVIC_PRI19_R            (*((volatile uint32_t *)0xE000E44C))</span></div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;<span class="preprocessor">#define NVIC_PRI20_R            (*((volatile uint32_t *)0xE000E450))</span></div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;<span class="preprocessor">#define NVIC_PRI21_R            (*((volatile uint32_t *)0xE000E454))</span></div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<span class="preprocessor">#define NVIC_PRI22_R            (*((volatile uint32_t *)0xE000E458))</span></div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="preprocessor">#define NVIC_PRI23_R            (*((volatile uint32_t *)0xE000E45C))</span></div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="preprocessor">#define NVIC_PRI24_R            (*((volatile uint32_t *)0xE000E460))</span></div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;<span class="preprocessor">#define NVIC_PRI25_R            (*((volatile uint32_t *)0xE000E464))</span></div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="preprocessor">#define NVIC_PRI26_R            (*((volatile uint32_t *)0xE000E468))</span></div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="preprocessor">#define NVIC_PRI27_R            (*((volatile uint32_t *)0xE000E46C))</span></div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="preprocessor">#define NVIC_PRI28_R            (*((volatile uint32_t *)0xE000E470))</span></div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;<span class="preprocessor">#define NVIC_PRI29_R            (*((volatile uint32_t *)0xE000E474))</span></div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="preprocessor">#define NVIC_PRI30_R            (*((volatile uint32_t *)0xE000E478))</span></div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;<span class="preprocessor">#define NVIC_PRI31_R            (*((volatile uint32_t *)0xE000E47C))</span></div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="preprocessor">#define NVIC_PRI32_R            (*((volatile uint32_t *)0xE000E480))</span></div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="preprocessor">#define NVIC_PRI33_R            (*((volatile uint32_t *)0xE000E484))</span></div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="preprocessor">#define NVIC_PRI34_R            (*((volatile uint32_t *)0xE000E488))</span></div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="preprocessor">#define NVIC_CPUID_R            (*((volatile uint32_t *)0xE000ED00))</span></div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_R         (*((volatile uint32_t *)0xE000ED04))</span></div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="preprocessor">#define NVIC_VTABLE_R           (*((volatile uint32_t *)0xE000ED08))</span></div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="preprocessor">#define NVIC_APINT_R            (*((volatile uint32_t *)0xE000ED0C))</span></div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="preprocessor">#define NVIC_SYS_CTRL_R         (*((volatile uint32_t *)0xE000ED10))</span></div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="preprocessor">#define NVIC_CFG_CTRL_R         (*((volatile uint32_t *)0xE000ED14))</span></div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI1_R         (*((volatile uint32_t *)0xE000ED18))</span></div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI2_R         (*((volatile uint32_t *)0xE000ED1C))</span></div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI3_R         (*((volatile uint32_t *)0xE000ED20))</span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_R     (*((volatile uint32_t *)0xE000ED24))</span></div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_R       (*((volatile uint32_t *)0xE000ED28))</span></div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="preprocessor">#define NVIC_HFAULT_STAT_R      (*((volatile uint32_t *)0xE000ED2C))</span></div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="preprocessor">#define NVIC_DEBUG_STAT_R       (*((volatile uint32_t *)0xE000ED30))</span></div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="preprocessor">#define NVIC_MM_ADDR_R          (*((volatile uint32_t *)0xE000ED34))</span></div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="preprocessor">#define NVIC_FAULT_ADDR_R       (*((volatile uint32_t *)0xE000ED38))</span></div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="preprocessor">#define NVIC_CPAC_R             (*((volatile uint32_t *)0xE000ED88))</span></div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="preprocessor">#define NVIC_MPU_TYPE_R         (*((volatile uint32_t *)0xE000ED90))</span></div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="preprocessor">#define NVIC_MPU_CTRL_R         (*((volatile uint32_t *)0xE000ED94))</span></div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="preprocessor">#define NVIC_MPU_NUMBER_R       (*((volatile uint32_t *)0xE000ED98))</span></div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE_R         (*((volatile uint32_t *)0xE000ED9C))</span></div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_R         (*((volatile uint32_t *)0xE000EDA0))</span></div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE1_R        (*((volatile uint32_t *)0xE000EDA4))</span></div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR1_R        (*((volatile uint32_t *)0xE000EDA8))</span></div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE2_R        (*((volatile uint32_t *)0xE000EDAC))</span></div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR2_R        (*((volatile uint32_t *)0xE000EDB0))</span></div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE3_R        (*((volatile uint32_t *)0xE000EDB4))</span></div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR3_R        (*((volatile uint32_t *)0xE000EDB8))</span></div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_R         (*((volatile uint32_t *)0xE000EDF0))</span></div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_R         (*((volatile uint32_t *)0xE000EDF4))</span></div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="preprocessor">#define NVIC_DBG_DATA_R         (*((volatile uint32_t *)0xE000EDF8))</span></div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_R          (*((volatile uint32_t *)0xE000EDFC))</span></div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<span class="preprocessor">#define NVIC_SW_TRIG_R          (*((volatile uint32_t *)0xE000EF00))</span></div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;<span class="preprocessor">#define NVIC_FPCC_R             (*((volatile uint32_t *)0xE000EF34))</span></div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;<span class="preprocessor">#define NVIC_FPCA_R             (*((volatile uint32_t *)0xE000EF38))</span></div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="preprocessor">#define NVIC_FPDSC_R            (*((volatile uint32_t *)0xE000EF3C))</span></div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;</div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="comment">// The following are defines for the bit fields in the WDT_O_LOAD register.</span></div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="preprocessor">#define WDT_LOAD_M              0xFFFFFFFF  // Watchdog Load Value</span></div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="preprocessor">#define WDT_LOAD_S              0</span></div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;</div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="comment">// The following are defines for the bit fields in the WDT_O_VALUE register.</span></div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="preprocessor">#define WDT_VALUE_M             0xFFFFFFFF  // Watchdog Value</span></div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="preprocessor">#define WDT_VALUE_S             0</span></div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;</div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;<span class="comment">// The following are defines for the bit fields in the WDT_O_CTL register.</span></div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;<span class="preprocessor">#define WDT_CTL_WRC             0x80000000  // Write Complete</span></div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;<span class="preprocessor">#define WDT_CTL_INTTYPE         0x00000004  // Watchdog Interrupt Type</span></div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;<span class="preprocessor">#define WDT_CTL_RESEN           0x00000002  // Watchdog Reset Enable</span></div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;<span class="preprocessor">#define WDT_CTL_INTEN           0x00000001  // Watchdog Interrupt Enable</span></div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;</div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;<span class="comment">// The following are defines for the bit fields in the WDT_O_ICR register.</span></div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;<span class="preprocessor">#define WDT_ICR_M               0xFFFFFFFF  // Watchdog Interrupt Clear</span></div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;<span class="preprocessor">#define WDT_ICR_S               0</span></div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;</div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;<span class="comment">// The following are defines for the bit fields in the WDT_O_RIS register.</span></div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;<span class="preprocessor">#define WDT_RIS_WDTRIS          0x00000001  // Watchdog Raw Interrupt Status</span></div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;</div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;<span class="comment">// The following are defines for the bit fields in the WDT_O_MIS register.</span></div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<span class="preprocessor">#define WDT_MIS_WDTMIS          0x00000001  // Watchdog Masked Interrupt Status</span></div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;</div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;<span class="comment">// The following are defines for the bit fields in the WDT_O_TEST register.</span></div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<span class="preprocessor">#define WDT_TEST_STALL          0x00000100  // Watchdog Stall Enable</span></div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;</div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="comment">// The following are defines for the bit fields in the WDT_O_LOCK register.</span></div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;<span class="preprocessor">#define WDT_LOCK_M              0xFFFFFFFF  // Watchdog Lock</span></div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="preprocessor">#define WDT_LOCK_UNLOCKED       0x00000000  // Unlocked</span></div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;<span class="preprocessor">#define WDT_LOCK_LOCKED         0x00000001  // Locked</span></div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="preprocessor">#define WDT_LOCK_UNLOCK         0x1ACCE551  // Unlocks the watchdog timer</span></div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;</div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="comment">// The following are defines for the bit fields in the GPIO_O_IM register.</span></div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="preprocessor">#define GPIO_IM_GPIO_M          0x000000FF  // GPIO Interrupt Mask Enable</span></div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;<span class="preprocessor">#define GPIO_IM_GPIO_S          0</span></div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;</div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="comment">// The following are defines for the bit fields in the GPIO_O_RIS register.</span></div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;<span class="preprocessor">#define GPIO_RIS_GPIO_M         0x000000FF  // GPIO Interrupt Raw Status</span></div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="preprocessor">#define GPIO_RIS_GPIO_S         0</span></div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;</div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;<span class="comment">// The following are defines for the bit fields in the GPIO_O_MIS register.</span></div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;<span class="preprocessor">#define GPIO_MIS_GPIO_M         0x000000FF  // GPIO Masked Interrupt Status</span></div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;<span class="preprocessor">#define GPIO_MIS_GPIO_S         0</span></div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;</div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="comment">// The following are defines for the bit fields in the GPIO_O_ICR register.</span></div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="preprocessor">#define GPIO_ICR_GPIO_M         0x000000FF  // GPIO Interrupt Clear</span></div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="preprocessor">#define GPIO_ICR_GPIO_S         0</span></div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;</div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="comment">// The following are defines for the bit fields in the GPIO_O_LOCK register.</span></div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;<span class="preprocessor">#define GPIO_LOCK_M             0xFFFFFFFF  // GPIO Lock</span></div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="preprocessor">#define GPIO_LOCK_UNLOCKED      0x00000000  // The GPIOCR register is unlocked</span></div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;                                            <span class="comment">// and may be modified</span></div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;<span class="preprocessor">#define GPIO_LOCK_LOCKED        0x00000001  // The GPIOCR register is locked</span></div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;                                            <span class="comment">// and may not be modified</span></div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;<span class="preprocessor">#define GPIO_LOCK_KEY           0x4C4F434B  // Unlocks the GPIO_CR register</span></div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;</div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;<span class="comment">// The following are defines for the bit fields in the GPIO_PCTL register for</span></div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;<span class="comment">// port A.</span></div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PA7_M         0xF0000000  // PA7 Mask</span></div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PA7_I2C1SDA   0x30000000  // I2C1SDA on PA7</span></div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PA7_M1PWM3    0x50000000  // M1PWM3 on PA7</span></div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PA6_M         0x0F000000  // PA6 Mask</span></div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PA6_I2C1SCL   0x03000000  // I2C1SCL on PA6</span></div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PA6_M1PWM2    0x05000000  // M1PWM2 on PA6</span></div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PA5_M         0x00F00000  // PA5 Mask</span></div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PA5_SSI0TX    0x00200000  // SSI0TX on PA5</span></div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PA4_M         0x000F0000  // PA4 Mask</span></div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PA4_SSI0RX    0x00020000  // SSI0RX on PA4</span></div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PA3_M         0x0000F000  // PA3 Mask</span></div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PA3_SSI0FSS   0x00002000  // SSI0FSS on PA3</span></div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PA2_M         0x00000F00  // PA2 Mask</span></div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PA2_SSI0CLK   0x00000200  // SSI0CLK on PA2</span></div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PA1_M         0x000000F0  // PA1 Mask</span></div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PA1_U0TX      0x00000010  // U0TX on PA1</span></div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PA1_CAN1TX    0x00000080  // CAN1TX on PA1</span></div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PA0_M         0x0000000F  // PA0 Mask</span></div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PA0_U0RX      0x00000001  // U0RX on PA0</span></div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PA0_CAN1RX    0x00000008  // CAN1RX on PA0</span></div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;</div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="comment">// The following are defines for the bit fields in the GPIO_PCTL register for</span></div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="comment">// port B.</span></div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB7_M         0xF0000000  // PB7 Mask</span></div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB7_SSI2TX    0x20000000  // SSI2TX on PB7</span></div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB7_M0PWM1    0x40000000  // M0PWM1 on PB7</span></div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB7_T0CCP1    0x70000000  // T0CCP1 on PB7</span></div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB6_M         0x0F000000  // PB6 Mask</span></div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB6_SSI2RX    0x02000000  // SSI2RX on PB6</span></div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB6_M0PWM0    0x04000000  // M0PWM0 on PB6</span></div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB6_T0CCP0    0x07000000  // T0CCP0 on PB6</span></div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB5_M         0x00F00000  // PB5 Mask</span></div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB5_SSI2FSS   0x00200000  // SSI2FSS on PB5</span></div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB5_M0PWM3    0x00400000  // M0PWM3 on PB5</span></div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB5_T1CCP1    0x00700000  // T1CCP1 on PB5</span></div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB5_CAN0TX    0x00800000  // CAN0TX on PB5</span></div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB4_M         0x000F0000  // PB4 Mask</span></div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB4_SSI2CLK   0x00020000  // SSI2CLK on PB4</span></div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB4_M0PWM2    0x00040000  // M0PWM2 on PB4</span></div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB4_T1CCP0    0x00070000  // T1CCP0 on PB4</span></div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB4_CAN0RX    0x00080000  // CAN0RX on PB4</span></div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB3_M         0x0000F000  // PB3 Mask</span></div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB3_I2C0SDA   0x00003000  // I2C0SDA on PB3</span></div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB3_T3CCP1    0x00007000  // T3CCP1 on PB3</span></div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB2_M         0x00000F00  // PB2 Mask</span></div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB2_I2C0SCL   0x00000300  // I2C0SCL on PB2</span></div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB2_T3CCP0    0x00000700  // T3CCP0 on PB2</span></div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB1_M         0x000000F0  // PB1 Mask</span></div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB1_USB0VBUS  0x00000000  // USB0VBUS on PB1</span></div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB1_U1TX      0x00000010  // U1TX on PB1</span></div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB1_T2CCP1    0x00000070  // T2CCP1 on PB1</span></div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB0_M         0x0000000F  // PB0 Mask</span></div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB0_USB0ID    0x00000000  // USB0ID on PB0</span></div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB0_U1RX      0x00000001  // U1RX on PB0</span></div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB0_T2CCP0    0x00000007  // T2CCP0 on PB0</span></div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;</div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;<span class="comment">// The following are defines for the bit fields in the GPIO_PCTL register for</span></div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;<span class="comment">// port C.</span></div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC7_M         0xF0000000  // PC7 Mask</span></div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC7_U3TX      0x10000000  // U3TX on PC7</span></div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC7_WT1CCP1   0x70000000  // WT1CCP1 on PC7</span></div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC7_USB0PFLT  0x80000000  // USB0PFLT on PC7</span></div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC6_M         0x0F000000  // PC6 Mask</span></div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC6_U3RX      0x01000000  // U3RX on PC6</span></div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC6_PHB1      0x06000000  // PHB1 on PC6</span></div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC6_WT1CCP0   0x07000000  // WT1CCP0 on PC6</span></div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC6_USB0EPEN  0x08000000  // USB0EPEN on PC6</span></div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC5_M         0x00F00000  // PC5 Mask</span></div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC5_U4TX      0x00100000  // U4TX on PC5</span></div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC5_U1TX      0x00200000  // U1TX on PC5</span></div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC5_M0PWM7    0x00400000  // M0PWM7 on PC5</span></div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC5_PHA1      0x00600000  // PHA1 on PC5</span></div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC5_WT0CCP1   0x00700000  // WT0CCP1 on PC5</span></div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC5_U1CTS     0x00800000  // U1CTS on PC5</span></div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC4_M         0x000F0000  // PC4 Mask</span></div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC4_U4RX      0x00010000  // U4RX on PC4</span></div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC4_U1RX      0x00020000  // U1RX on PC4</span></div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC4_M0PWM6    0x00040000  // M0PWM6 on PC4</span></div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC4_IDX1      0x00060000  // IDX1 on PC4</span></div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC4_WT0CCP0   0x00070000  // WT0CCP0 on PC4</span></div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC4_U1RTS     0x00080000  // U1RTS on PC4</span></div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC3_M         0x0000F000  // PC3 Mask</span></div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC3_TDO       0x00001000  // TDO on PC3</span></div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC3_T5CCP1    0x00007000  // T5CCP1 on PC3</span></div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC2_M         0x00000F00  // PC2 Mask</span></div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC2_TDI       0x00000100  // TDI on PC2</span></div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC2_T5CCP0    0x00000700  // T5CCP0 on PC2</span></div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC1_M         0x000000F0  // PC1 Mask</span></div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC1_TMS       0x00000010  // TMS on PC1</span></div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC1_T4CCP1    0x00000070  // T4CCP1 on PC1</span></div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC0_M         0x0000000F  // PC0 Mask</span></div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC0_TCK       0x00000001  // TCK on PC0</span></div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC0_T4CCP0    0x00000007  // T4CCP0 on PC0</span></div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;</div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;<span class="comment">// The following are defines for the bit fields in the GPIO_PCTL register for</span></div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;<span class="comment">// port D.</span></div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD7_M         0xF0000000  // PD7 Mask</span></div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD7_U2TX      0x10000000  // U2TX on PD7</span></div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD7_PHB0      0x60000000  // PHB0 on PD7</span></div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD7_WT5CCP1   0x70000000  // WT5CCP1 on PD7</span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD7_NMI       0x80000000  // NMI on PD7</span></div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD6_M         0x0F000000  // PD6 Mask</span></div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD6_U2RX      0x01000000  // U2RX on PD6</span></div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD6_M0FAULT0  0x04000000  // M0FAULT0 on PD6</span></div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD6_PHA0      0x06000000  // PHA0 on PD6</span></div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD6_WT5CCP0   0x07000000  // WT5CCP0 on PD6</span></div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD5_M         0x00F00000  // PD5 Mask</span></div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD5_USB0DP    0x00000000  // USB0DP on PD5</span></div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD5_U6TX      0x00100000  // U6TX on PD5</span></div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD5_WT4CCP1   0x00700000  // WT4CCP1 on PD5</span></div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD4_M         0x000F0000  // PD4 Mask</span></div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD4_USB0DM    0x00000000  // USB0DM on PD4</span></div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD4_U6RX      0x00010000  // U6RX on PD4</span></div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD4_WT4CCP0   0x00070000  // WT4CCP0 on PD4</span></div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD3_M         0x0000F000  // PD3 Mask</span></div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD3_AIN4      0x00000000  // AIN4 on PD3</span></div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD3_SSI3TX    0x00001000  // SSI3TX on PD3</span></div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD3_SSI1TX    0x00002000  // SSI1TX on PD3</span></div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD3_IDX0      0x00006000  // IDX0 on PD3</span></div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD3_WT3CCP1   0x00007000  // WT3CCP1 on PD3</span></div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD3_USB0PFLT  0x00008000  // USB0PFLT on PD3</span></div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD2_M         0x00000F00  // PD2 Mask</span></div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD2_AIN5      0x00000000  // AIN5 on PD2</span></div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD2_SSI3RX    0x00000100  // SSI3RX on PD2</span></div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD2_SSI1RX    0x00000200  // SSI1RX on PD2</span></div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD2_M0FAULT0  0x00000400  // M0FAULT0 on PD2</span></div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD2_WT3CCP0   0x00000700  // WT3CCP0 on PD2</span></div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD2_USB0EPEN  0x00000800  // USB0EPEN on PD2</span></div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD1_M         0x000000F0  // PD1 Mask</span></div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD1_AIN6      0x00000000  // AIN6 on PD1</span></div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD1_SSI3FSS   0x00000010  // SSI3FSS on PD1</span></div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD1_SSI1FSS   0x00000020  // SSI1FSS on PD1</span></div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD1_I2C3SDA   0x00000030  // I2C3SDA on PD1</span></div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD1_M0PWM7    0x00000040  // M0PWM7 on PD1</span></div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD1_M1PWM1    0x00000050  // M1PWM1 on PD1</span></div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD1_WT2CCP1   0x00000070  // WT2CCP1 on PD1</span></div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD0_M         0x0000000F  // PD0 Mask</span></div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD0_AIN7      0x00000000  // AIN7 on PD0</span></div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD0_SSI3CLK   0x00000001  // SSI3CLK on PD0</span></div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD0_SSI1CLK   0x00000002  // SSI1CLK on PD0</span></div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD0_I2C3SCL   0x00000003  // I2C3SCL on PD0</span></div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD0_M0PWM6    0x00000004  // M0PWM6 on PD0</span></div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD0_M1PWM0    0x00000005  // M1PWM0 on PD0</span></div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD0_WT2CCP0   0x00000007  // WT2CCP0 on PD0</span></div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;</div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="comment">// The following are defines for the bit fields in the GPIO_PCTL register for</span></div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<span class="comment">// port E.</span></div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PE5_M         0x00F00000  // PE5 Mask</span></div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PE5_AIN8      0x00000000  // AIN8 on PE5</span></div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PE5_U5TX      0x00100000  // U5TX on PE5</span></div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PE5_I2C2SDA   0x00300000  // I2C2SDA on PE5</span></div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PE5_M0PWM5    0x00400000  // M0PWM5 on PE5</span></div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PE5_M1PWM3    0x00500000  // M1PWM3 on PE5</span></div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PE5_CAN0TX    0x00800000  // CAN0TX on PE5</span></div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PE4_M         0x000F0000  // PE4 Mask</span></div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PE4_AIN9      0x00000000  // AIN9 on PE4</span></div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PE4_U5RX      0x00010000  // U5RX on PE4</span></div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PE4_I2C2SCL   0x00030000  // I2C2SCL on PE4</span></div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PE4_M0PWM4    0x00040000  // M0PWM4 on PE4</span></div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PE4_M1PWM2    0x00050000  // M1PWM2 on PE4</span></div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PE4_CAN0RX    0x00080000  // CAN0RX on PE4</span></div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PE3_M         0x0000F000  // PE3 Mask</span></div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PE3_AIN0      0x00000000  // AIN0 on PE3</span></div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PE2_M         0x00000F00  // PE2 Mask</span></div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PE2_AIN1      0x00000000  // AIN1 on PE2</span></div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PE1_M         0x000000F0  // PE1 Mask</span></div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PE1_AIN2      0x00000000  // AIN2 on PE1</span></div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PE1_U7TX      0x00000010  // U7TX on PE1</span></div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PE0_M         0x0000000F  // PE0 Mask</span></div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PE0_AIN3      0x00000000  // AIN3 on PE0</span></div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PE0_U7RX      0x00000001  // U7RX on PE0</span></div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;</div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="comment">// The following are defines for the bit fields in the GPIO_PCTL register for</span></div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="comment">// port F.</span></div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF4_M         0x000F0000  // PF4 Mask</span></div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF4_M1FAULT0  0x00050000  // M1FAULT0 on PF4</span></div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF4_IDX0      0x00060000  // IDX0 on PF4</span></div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF4_T2CCP0    0x00070000  // T2CCP0 on PF4</span></div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF4_USB0EPEN  0x00080000  // USB0EPEN on PF4</span></div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF3_M         0x0000F000  // PF3 Mask</span></div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF3_SSI1FSS   0x00002000  // SSI1FSS on PF3</span></div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF3_CAN0TX    0x00003000  // CAN0TX on PF3</span></div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF3_M1PWM7    0x00005000  // M1PWM7 on PF3</span></div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF3_T1CCP1    0x00007000  // T1CCP1 on PF3</span></div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF3_TRCLK     0x0000E000  // TRCLK on PF3</span></div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF2_M         0x00000F00  // PF2 Mask</span></div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF2_SSI1CLK   0x00000200  // SSI1CLK on PF2</span></div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF2_M0FAULT0  0x00000400  // M0FAULT0 on PF2</span></div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF2_M1PWM6    0x00000500  // M1PWM6 on PF2</span></div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF2_T1CCP0    0x00000700  // T1CCP0 on PF2</span></div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF2_TRD0      0x00000E00  // TRD0 on PF2</span></div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF1_M         0x000000F0  // PF1 Mask</span></div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF1_U1CTS     0x00000010  // U1CTS on PF1</span></div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF1_SSI1TX    0x00000020  // SSI1TX on PF1</span></div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF1_M1PWM5    0x00000050  // M1PWM5 on PF1</span></div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF1_PHB0      0x00000060  // PHB0 on PF1</span></div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF1_T0CCP1    0x00000070  // T0CCP1 on PF1</span></div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF1_C1O       0x00000090  // C1O on PF1</span></div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF1_TRD1      0x000000E0  // TRD1 on PF1</span></div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF0_M         0x0000000F  // PF0 Mask</span></div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF0_U1RTS     0x00000001  // U1RTS on PF0</span></div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF0_SSI1RX    0x00000002  // SSI1RX on PF0</span></div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF0_CAN0RX    0x00000003  // CAN0RX on PF0</span></div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF0_M1PWM4    0x00000005  // M1PWM4 on PF0</span></div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF0_PHA0      0x00000006  // PHA0 on PF0</span></div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF0_T0CCP0    0x00000007  // T0CCP0 on PF0</span></div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF0_NMI       0x00000008  // NMI on PF0</span></div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF0_C0O       0x00000009  // C0O on PF0</span></div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;</div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_CR0 register.</span></div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;<span class="preprocessor">#define SSI_CR0_SCR_M           0x0000FF00  // SSI Serial Clock Rate</span></div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;<span class="preprocessor">#define SSI_CR0_SPH             0x00000080  // SSI Serial Clock Phase</span></div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;<span class="preprocessor">#define SSI_CR0_SPO             0x00000040  // SSI Serial Clock Polarity</span></div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;<span class="preprocessor">#define SSI_CR0_FRF_M           0x00000030  // SSI Frame Format Select</span></div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;<span class="preprocessor">#define SSI_CR0_FRF_MOTO        0x00000000  // Freescale SPI Frame Format</span></div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;<span class="preprocessor">#define SSI_CR0_FRF_TI          0x00000010  // Synchronous Serial Frame Format</span></div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;<span class="preprocessor">#define SSI_CR0_FRF_NMW         0x00000020  // MICROWIRE Frame Format</span></div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_M           0x0000000F  // SSI Data Size Select</span></div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_4           0x00000003  // 4-bit data</span></div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_5           0x00000004  // 5-bit data</span></div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_6           0x00000005  // 6-bit data</span></div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_7           0x00000006  // 7-bit data</span></div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_8           0x00000007  // 8-bit data</span></div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_9           0x00000008  // 9-bit data</span></div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_10          0x00000009  // 10-bit data</span></div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_11          0x0000000A  // 11-bit data</span></div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_12          0x0000000B  // 12-bit data</span></div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_13          0x0000000C  // 13-bit data</span></div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_14          0x0000000D  // 14-bit data</span></div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_15          0x0000000E  // 15-bit data</span></div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_16          0x0000000F  // 16-bit data</span></div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="preprocessor">#define SSI_CR0_SCR_S           8</span></div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;</div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_CR1 register.</span></div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;<span class="preprocessor">#define SSI_CR1_EOT             0x00000010  // End of Transmission</span></div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;<span class="preprocessor">#define SSI_CR1_MS              0x00000004  // SSI Master/Slave Select</span></div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="preprocessor">#define SSI_CR1_SSE             0x00000002  // SSI Synchronous Serial Port</span></div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;<span class="preprocessor">#define SSI_CR1_LBM             0x00000001  // SSI Loopback Mode</span></div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;</div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_DR register.</span></div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="preprocessor">#define SSI_DR_DATA_M           0x0000FFFF  // SSI Receive/Transmit Data</span></div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;<span class="preprocessor">#define SSI_DR_DATA_S           0</span></div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;</div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_SR register.</span></div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;<span class="preprocessor">#define SSI_SR_BSY              0x00000010  // SSI Busy Bit</span></div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;<span class="preprocessor">#define SSI_SR_RFF              0x00000008  // SSI Receive FIFO Full</span></div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;<span class="preprocessor">#define SSI_SR_RNE              0x00000004  // SSI Receive FIFO Not Empty</span></div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="preprocessor">#define SSI_SR_TNF              0x00000002  // SSI Transmit FIFO Not Full</span></div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="preprocessor">#define SSI_SR_TFE              0x00000001  // SSI Transmit FIFO Empty</span></div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;</div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_CPSR register.</span></div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<span class="preprocessor">#define SSI_CPSR_CPSDVSR_M      0x000000FF  // SSI Clock Prescale Divisor</span></div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;<span class="preprocessor">#define SSI_CPSR_CPSDVSR_S      0</span></div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;</div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_IM register.</span></div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;<span class="preprocessor">#define SSI_IM_TXIM             0x00000008  // SSI Transmit FIFO Interrupt Mask</span></div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;<span class="preprocessor">#define SSI_IM_RXIM             0x00000004  // SSI Receive FIFO Interrupt Mask</span></div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;<span class="preprocessor">#define SSI_IM_RTIM             0x00000002  // SSI Receive Time-Out Interrupt</span></div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;                                            <span class="comment">// Mask</span></div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;<span class="preprocessor">#define SSI_IM_RORIM            0x00000001  // SSI Receive Overrun Interrupt</span></div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;                                            <span class="comment">// Mask</span></div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;</div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_RIS register.</span></div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;<span class="preprocessor">#define SSI_RIS_TXRIS           0x00000008  // SSI Transmit FIFO Raw Interrupt</span></div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;<span class="preprocessor">#define SSI_RIS_RXRIS           0x00000004  // SSI Receive FIFO Raw Interrupt</span></div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="preprocessor">#define SSI_RIS_RTRIS           0x00000002  // SSI Receive Time-Out Raw</span></div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;<span class="preprocessor">#define SSI_RIS_RORRIS          0x00000001  // SSI Receive Overrun Raw</span></div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;</div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_MIS register.</span></div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="preprocessor">#define SSI_MIS_TXMIS           0x00000008  // SSI Transmit FIFO Masked</span></div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="preprocessor">#define SSI_MIS_RXMIS           0x00000004  // SSI Receive FIFO Masked</span></div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;<span class="preprocessor">#define SSI_MIS_RTMIS           0x00000002  // SSI Receive Time-Out Masked</span></div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="preprocessor">#define SSI_MIS_RORMIS          0x00000001  // SSI Receive Overrun Masked</span></div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;</div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_ICR register.</span></div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;<span class="preprocessor">#define SSI_ICR_RTIC            0x00000002  // SSI Receive Time-Out Interrupt</span></div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;                                            <span class="comment">// Clear</span></div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;<span class="preprocessor">#define SSI_ICR_RORIC           0x00000001  // SSI Receive Overrun Interrupt</span></div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;                                            <span class="comment">// Clear</span></div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;</div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_DMACTL register.</span></div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;<span class="preprocessor">#define SSI_DMACTL_TXDMAE       0x00000002  // Transmit DMA Enable</span></div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;<span class="preprocessor">#define SSI_DMACTL_RXDMAE       0x00000001  // Receive DMA Enable</span></div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;</div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_CC register.</span></div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="preprocessor">#define SSI_CC_CS_M             0x0000000F  // SSI Baud Clock Source</span></div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<span class="preprocessor">#define SSI_CC_CS_SYSPLL        0x00000000  // System clock (based on clock</span></div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;                                            <span class="comment">// source and divisor factor)</span></div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="preprocessor">#define SSI_CC_CS_PIOSC         0x00000005  // PIOSC</span></div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;</div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_DR register.</span></div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="preprocessor">#define UART_DR_OE              0x00000800  // UART Overrun Error</span></div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;<span class="preprocessor">#define UART_DR_BE              0x00000400  // UART Break Error</span></div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;<span class="preprocessor">#define UART_DR_PE              0x00000200  // UART Parity Error</span></div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<span class="preprocessor">#define UART_DR_FE              0x00000100  // UART Framing Error</span></div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;<span class="preprocessor">#define UART_DR_DATA_M          0x000000FF  // Data Transmitted or Received</span></div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="preprocessor">#define UART_DR_DATA_S          0</span></div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;</div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_RSR register.</span></div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;<span class="preprocessor">#define UART_RSR_OE             0x00000008  // UART Overrun Error</span></div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="preprocessor">#define UART_RSR_BE             0x00000004  // UART Break Error</span></div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="preprocessor">#define UART_RSR_PE             0x00000002  // UART Parity Error</span></div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="preprocessor">#define UART_RSR_FE             0x00000001  // UART Framing Error</span></div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;</div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_ECR register.</span></div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<span class="preprocessor">#define UART_ECR_DATA_M         0x000000FF  // Error Clear</span></div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="preprocessor">#define UART_ECR_DATA_S         0</span></div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;</div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_FR register.</span></div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="preprocessor">#define UART_FR_TXFE            0x00000080  // UART Transmit FIFO Empty</span></div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="preprocessor">#define UART_FR_RXFF            0x00000040  // UART Receive FIFO Full</span></div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="preprocessor">#define UART_FR_TXFF            0x00000020  // UART Transmit FIFO Full</span></div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;<span class="preprocessor">#define UART_FR_RXFE            0x00000010  // UART Receive FIFO Empty</span></div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;<span class="preprocessor">#define UART_FR_BUSY            0x00000008  // UART Busy</span></div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="preprocessor">#define UART_FR_CTS             0x00000001  // Clear To Send</span></div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;</div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_ILPR register.</span></div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;<span class="preprocessor">#define UART_ILPR_ILPDVSR_M     0x000000FF  // IrDA Low-Power Divisor</span></div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;<span class="preprocessor">#define UART_ILPR_ILPDVSR_S     0</span></div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;</div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_IBRD register.</span></div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<span class="preprocessor">#define UART_IBRD_DIVINT_M      0x0000FFFF  // Integer Baud-Rate Divisor</span></div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;<span class="preprocessor">#define UART_IBRD_DIVINT_S      0</span></div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;</div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_FBRD register.</span></div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;<span class="preprocessor">#define UART_FBRD_DIVFRAC_M     0x0000003F  // Fractional Baud-Rate Divisor</span></div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;<span class="preprocessor">#define UART_FBRD_DIVFRAC_S     0</span></div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;</div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_LCRH register.</span></div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="preprocessor">#define UART_LCRH_SPS           0x00000080  // UART Stick Parity Select</span></div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="preprocessor">#define UART_LCRH_WLEN_M        0x00000060  // UART Word Length</span></div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;<span class="preprocessor">#define UART_LCRH_WLEN_5        0x00000000  // 5 bits (default)</span></div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;<span class="preprocessor">#define UART_LCRH_WLEN_6        0x00000020  // 6 bits</span></div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="preprocessor">#define UART_LCRH_WLEN_7        0x00000040  // 7 bits</span></div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;<span class="preprocessor">#define UART_LCRH_WLEN_8        0x00000060  // 8 bits</span></div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="preprocessor">#define UART_LCRH_FEN           0x00000010  // UART Enable FIFOs</span></div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;<span class="preprocessor">#define UART_LCRH_STP2          0x00000008  // UART Two Stop Bits Select</span></div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="preprocessor">#define UART_LCRH_EPS           0x00000004  // UART Even Parity Select</span></div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="preprocessor">#define UART_LCRH_PEN           0x00000002  // UART Parity Enable</span></div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<span class="preprocessor">#define UART_LCRH_BRK           0x00000001  // UART Send Break</span></div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;</div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_CTL register.</span></div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;<span class="preprocessor">#define UART_CTL_CTSEN          0x00008000  // Enable Clear To Send</span></div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;<span class="preprocessor">#define UART_CTL_RTSEN          0x00004000  // Enable Request to Send</span></div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="preprocessor">#define UART_CTL_RTS            0x00000800  // Request to Send</span></div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;<span class="preprocessor">#define UART_CTL_RXE            0x00000200  // UART Receive Enable</span></div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;<span class="preprocessor">#define UART_CTL_TXE            0x00000100  // UART Transmit Enable</span></div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<span class="preprocessor">#define UART_CTL_LBE            0x00000080  // UART Loop Back Enable</span></div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;<span class="preprocessor">#define UART_CTL_HSE            0x00000020  // High-Speed Enable</span></div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;<span class="preprocessor">#define UART_CTL_EOT            0x00000010  // End of Transmission</span></div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="preprocessor">#define UART_CTL_SMART          0x00000008  // ISO 7816 Smart Card Support</span></div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;<span class="preprocessor">#define UART_CTL_SIRLP          0x00000004  // UART SIR Low-Power Mode</span></div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;<span class="preprocessor">#define UART_CTL_SIREN          0x00000002  // UART SIR Enable</span></div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="preprocessor">#define UART_CTL_UARTEN         0x00000001  // UART Enable</span></div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;</div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_IFLS register.</span></div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="preprocessor">#define UART_IFLS_RX_M          0x00000038  // UART Receive Interrupt FIFO</span></div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;                                            <span class="comment">// Level Select</span></div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="preprocessor">#define UART_IFLS_RX1_8         0x00000000  // RX FIFO &gt;= 1/8 full</span></div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="preprocessor">#define UART_IFLS_RX2_8         0x00000008  // RX FIFO &gt;= 1/4 full</span></div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="preprocessor">#define UART_IFLS_RX4_8         0x00000010  // RX FIFO &gt;= 1/2 full (default)</span></div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="preprocessor">#define UART_IFLS_RX6_8         0x00000018  // RX FIFO &gt;= 3/4 full</span></div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="preprocessor">#define UART_IFLS_RX7_8         0x00000020  // RX FIFO &gt;= 7/8 full</span></div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="preprocessor">#define UART_IFLS_TX_M          0x00000007  // UART Transmit Interrupt FIFO</span></div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;                                            <span class="comment">// Level Select</span></div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;<span class="preprocessor">#define UART_IFLS_TX1_8         0x00000000  // TX FIFO &lt;= 1/8 full</span></div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;<span class="preprocessor">#define UART_IFLS_TX2_8         0x00000001  // TX FIFO &lt;= 1/4 full</span></div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="preprocessor">#define UART_IFLS_TX4_8         0x00000002  // TX FIFO &lt;= 1/2 full (default)</span></div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;<span class="preprocessor">#define UART_IFLS_TX6_8         0x00000003  // TX FIFO &lt;= 3/4 full</span></div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;<span class="preprocessor">#define UART_IFLS_TX7_8         0x00000004  // TX FIFO &lt;= 7/8 full</span></div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;</div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_IM register.</span></div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;<span class="preprocessor">#define UART_IM_9BITIM          0x00001000  // 9-Bit Mode Interrupt Mask</span></div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="preprocessor">#define UART_IM_OEIM            0x00000400  // UART Overrun Error Interrupt</span></div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;                                            <span class="comment">// Mask</span></div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;<span class="preprocessor">#define UART_IM_BEIM            0x00000200  // UART Break Error Interrupt Mask</span></div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;<span class="preprocessor">#define UART_IM_PEIM            0x00000100  // UART Parity Error Interrupt Mask</span></div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="preprocessor">#define UART_IM_FEIM            0x00000080  // UART Framing Error Interrupt</span></div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;                                            <span class="comment">// Mask</span></div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;<span class="preprocessor">#define UART_IM_RTIM            0x00000040  // UART Receive Time-Out Interrupt</span></div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;                                            <span class="comment">// Mask</span></div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;<span class="preprocessor">#define UART_IM_TXIM            0x00000020  // UART Transmit Interrupt Mask</span></div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;<span class="preprocessor">#define UART_IM_RXIM            0x00000010  // UART Receive Interrupt Mask</span></div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;<span class="preprocessor">#define UART_IM_CTSMIM          0x00000002  // UART Clear to Send Modem</span></div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;                                            <span class="comment">// Interrupt Mask</span></div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;</div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_RIS register.</span></div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;<span class="preprocessor">#define UART_RIS_9BITRIS        0x00001000  // 9-Bit Mode Raw Interrupt Status</span></div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;<span class="preprocessor">#define UART_RIS_OERIS          0x00000400  // UART Overrun Error Raw Interrupt</span></div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;<span class="preprocessor">#define UART_RIS_BERIS          0x00000200  // UART Break Error Raw Interrupt</span></div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;<span class="preprocessor">#define UART_RIS_PERIS          0x00000100  // UART Parity Error Raw Interrupt</span></div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;<span class="preprocessor">#define UART_RIS_FERIS          0x00000080  // UART Framing Error Raw Interrupt</span></div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="preprocessor">#define UART_RIS_RTRIS          0x00000040  // UART Receive Time-Out Raw</span></div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="preprocessor">#define UART_RIS_TXRIS          0x00000020  // UART Transmit Raw Interrupt</span></div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;<span class="preprocessor">#define UART_RIS_RXRIS          0x00000010  // UART Receive Raw Interrupt</span></div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;<span class="preprocessor">#define UART_RIS_CTSRIS         0x00000002  // UART Clear to Send Modem Raw</span></div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;</div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_MIS register.</span></div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;<span class="preprocessor">#define UART_MIS_9BITMIS        0x00001000  // 9-Bit Mode Masked Interrupt</span></div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;<span class="preprocessor">#define UART_MIS_OEMIS          0x00000400  // UART Overrun Error Masked</span></div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;<span class="preprocessor">#define UART_MIS_BEMIS          0x00000200  // UART Break Error Masked</span></div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;<span class="preprocessor">#define UART_MIS_PEMIS          0x00000100  // UART Parity Error Masked</span></div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;<span class="preprocessor">#define UART_MIS_FEMIS          0x00000080  // UART Framing Error Masked</span></div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;<span class="preprocessor">#define UART_MIS_RTMIS          0x00000040  // UART Receive Time-Out Masked</span></div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;<span class="preprocessor">#define UART_MIS_TXMIS          0x00000020  // UART Transmit Masked Interrupt</span></div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;<span class="preprocessor">#define UART_MIS_RXMIS          0x00000010  // UART Receive Masked Interrupt</span></div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;<span class="preprocessor">#define UART_MIS_CTSMIS         0x00000002  // UART Clear to Send Modem Masked</span></div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;</div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_ICR register.</span></div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;<span class="preprocessor">#define UART_ICR_9BITIC         0x00001000  // 9-Bit Mode Interrupt Clear</span></div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;<span class="preprocessor">#define UART_ICR_OEIC           0x00000400  // Overrun Error Interrupt Clear</span></div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="preprocessor">#define UART_ICR_BEIC           0x00000200  // Break Error Interrupt Clear</span></div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;<span class="preprocessor">#define UART_ICR_PEIC           0x00000100  // Parity Error Interrupt Clear</span></div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<span class="preprocessor">#define UART_ICR_FEIC           0x00000080  // Framing Error Interrupt Clear</span></div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;<span class="preprocessor">#define UART_ICR_RTIC           0x00000040  // Receive Time-Out Interrupt Clear</span></div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<span class="preprocessor">#define UART_ICR_TXIC           0x00000020  // Transmit Interrupt Clear</span></div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;<span class="preprocessor">#define UART_ICR_RXIC           0x00000010  // Receive Interrupt Clear</span></div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;<span class="preprocessor">#define UART_ICR_CTSMIC         0x00000002  // UART Clear to Send Modem</span></div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;                                            <span class="comment">// Interrupt Clear</span></div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;</div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_DMACTL register.</span></div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;<span class="preprocessor">#define UART_DMACTL_DMAERR      0x00000004  // DMA on Error</span></div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;<span class="preprocessor">#define UART_DMACTL_TXDMAE      0x00000002  // Transmit DMA Enable</span></div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;<span class="preprocessor">#define UART_DMACTL_RXDMAE      0x00000001  // Receive DMA Enable</span></div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;</div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_9BITADDR</span></div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<span class="preprocessor">#define UART_9BITADDR_9BITEN    0x00008000  // Enable 9-Bit Mode</span></div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;<span class="preprocessor">#define UART_9BITADDR_ADDR_M    0x000000FF  // Self Address for 9-Bit Mode</span></div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;<span class="preprocessor">#define UART_9BITADDR_ADDR_S    0</span></div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;</div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_9BITAMASK</span></div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;<span class="preprocessor">#define UART_9BITAMASK_MASK_M   0x000000FF  // Self Address Mask for 9-Bit Mode</span></div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;<span class="preprocessor">#define UART_9BITAMASK_MASK_S   0</span></div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;</div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_PP register.</span></div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<span class="preprocessor">#define UART_PP_NB              0x00000002  // 9-Bit Support</span></div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;<span class="preprocessor">#define UART_PP_SC              0x00000001  // Smart Card Support</span></div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;</div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_CC register.</span></div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;<span class="preprocessor">#define UART_CC_CS_M            0x0000000F  // UART Baud Clock Source</span></div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;<span class="preprocessor">#define UART_CC_CS_SYSCLK       0x00000000  // System clock (based on clock</span></div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;                                            <span class="comment">// source and divisor factor)</span></div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<span class="preprocessor">#define UART_CC_CS_PIOSC        0x00000005  // PIOSC</span></div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;</div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_MSA register.</span></div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="preprocessor">#define I2C_MSA_SA_M            0x000000FE  // I2C Slave Address</span></div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;<span class="preprocessor">#define I2C_MSA_RS              0x00000001  // Receive not send</span></div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;<span class="preprocessor">#define I2C_MSA_SA_S            1</span></div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;</div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_MCS register.</span></div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;<span class="preprocessor">#define I2C_MCS_CLKTO           0x00000080  // Clock Timeout Error</span></div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;<span class="preprocessor">#define I2C_MCS_BUSBSY          0x00000040  // Bus Busy</span></div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;<span class="preprocessor">#define I2C_MCS_IDLE            0x00000020  // I2C Idle</span></div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;<span class="preprocessor">#define I2C_MCS_ARBLST          0x00000010  // Arbitration Lost</span></div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;<span class="preprocessor">#define I2C_MCS_HS              0x00000010  // High-Speed Enable</span></div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="preprocessor">#define I2C_MCS_ACK             0x00000008  // Data Acknowledge Enable</span></div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;<span class="preprocessor">#define I2C_MCS_DATACK          0x00000008  // Acknowledge Data</span></div><div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;<span class="preprocessor">#define I2C_MCS_ADRACK          0x00000004  // Acknowledge Address</span></div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;<span class="preprocessor">#define I2C_MCS_STOP            0x00000004  // Generate STOP</span></div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;<span class="preprocessor">#define I2C_MCS_ERROR           0x00000002  // Error</span></div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;<span class="preprocessor">#define I2C_MCS_START           0x00000002  // Generate START</span></div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;<span class="preprocessor">#define I2C_MCS_RUN             0x00000001  // I2C Master Enable</span></div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;<span class="preprocessor">#define I2C_MCS_BUSY            0x00000001  // I2C Busy</span></div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;</div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_MDR register.</span></div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;<span class="preprocessor">#define I2C_MDR_DATA_M          0x000000FF  // This byte contains the data</span></div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;                                            <span class="comment">// transferred during a transaction</span></div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;<span class="preprocessor">#define I2C_MDR_DATA_S          0</span></div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;</div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_MTPR register.</span></div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;<span class="preprocessor">#define I2C_MTPR_HS             0x00000080  // High-Speed Enable</span></div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;<span class="preprocessor">#define I2C_MTPR_TPR_M          0x0000007F  // Timer Period</span></div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;<span class="preprocessor">#define I2C_MTPR_TPR_S          0</span></div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;</div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_MIMR register.</span></div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;<span class="preprocessor">#define I2C_MIMR_CLKIM          0x00000002  // Clock Timeout Interrupt Mask</span></div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;<span class="preprocessor">#define I2C_MIMR_IM             0x00000001  // Master Interrupt Mask</span></div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;</div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_MRIS register.</span></div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;<span class="preprocessor">#define I2C_MRIS_CLKRIS         0x00000002  // Clock Timeout Raw Interrupt</span></div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;<span class="preprocessor">#define I2C_MRIS_RIS            0x00000001  // Master Raw Interrupt Status</span></div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;</div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_MMIS register.</span></div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;<span class="preprocessor">#define I2C_MMIS_CLKMIS         0x00000002  // Clock Timeout Masked Interrupt</span></div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;<span class="preprocessor">#define I2C_MMIS_MIS            0x00000001  // Masked Interrupt Status</span></div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;</div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_MICR register.</span></div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<span class="preprocessor">#define I2C_MICR_CLKIC          0x00000002  // Clock Timeout Interrupt Clear</span></div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;<span class="preprocessor">#define I2C_MICR_IC             0x00000001  // Master Interrupt Clear</span></div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;</div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_MCR register.</span></div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;<span class="preprocessor">#define I2C_MCR_GFE             0x00000040  // I2C Glitch Filter Enable</span></div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;<span class="preprocessor">#define I2C_MCR_SFE             0x00000020  // I2C Slave Function Enable</span></div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="preprocessor">#define I2C_MCR_MFE             0x00000010  // I2C Master Function Enable</span></div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;<span class="preprocessor">#define I2C_MCR_LPBK            0x00000001  // I2C Loopback</span></div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;</div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_MCLKOCNT register.</span></div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;<span class="preprocessor">#define I2C_MCLKOCNT_CNTL_M     0x000000FF  // I2C Master Count</span></div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;<span class="preprocessor">#define I2C_MCLKOCNT_CNTL_S     0</span></div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;</div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_MBMON register.</span></div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;<span class="preprocessor">#define I2C_MBMON_SDA           0x00000002  // I2C SDA Status</span></div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;<span class="preprocessor">#define I2C_MBMON_SCL           0x00000001  // I2C SCL Status</span></div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;</div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_MCR2 register.</span></div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<span class="preprocessor">#define I2C_MCR2_GFPW_M         0x00000070  // I2C Glitch Filter Pulse Width</span></div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;<span class="preprocessor">#define I2C_MCR2_GFPW_BYPASS    0x00000000  // Bypass</span></div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;<span class="preprocessor">#define I2C_MCR2_GFPW_1         0x00000010  // 1 clock</span></div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;<span class="preprocessor">#define I2C_MCR2_GFPW_2         0x00000020  // 2 clocks</span></div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;<span class="preprocessor">#define I2C_MCR2_GFPW_3         0x00000030  // 3 clocks</span></div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;<span class="preprocessor">#define I2C_MCR2_GFPW_4         0x00000040  // 4 clocks</span></div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;<span class="preprocessor">#define I2C_MCR2_GFPW_8         0x00000050  // 8 clocks</span></div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;<span class="preprocessor">#define I2C_MCR2_GFPW_16        0x00000060  // 16 clocks</span></div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;<span class="preprocessor">#define I2C_MCR2_GFPW_31        0x00000070  // 31 clocks</span></div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;</div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_SOAR register.</span></div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;<span class="preprocessor">#define I2C_SOAR_OAR_M          0x0000007F  // I2C Slave Own Address</span></div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;<span class="preprocessor">#define I2C_SOAR_OAR_S          0</span></div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;</div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_SCSR register.</span></div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;<span class="preprocessor">#define I2C_SCSR_OAR2SEL        0x00000008  // OAR2 Address Matched</span></div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;<span class="preprocessor">#define I2C_SCSR_FBR            0x00000004  // First Byte Received</span></div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;<span class="preprocessor">#define I2C_SCSR_TREQ           0x00000002  // Transmit Request</span></div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;<span class="preprocessor">#define I2C_SCSR_DA             0x00000001  // Device Active</span></div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;<span class="preprocessor">#define I2C_SCSR_RREQ           0x00000001  // Receive Request</span></div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;</div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_SDR register.</span></div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;<span class="preprocessor">#define I2C_SDR_DATA_M          0x000000FF  // Data for Transfer</span></div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;<span class="preprocessor">#define I2C_SDR_DATA_S          0</span></div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;</div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_SIMR register.</span></div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;<span class="preprocessor">#define I2C_SIMR_STOPIM         0x00000004  // Stop Condition Interrupt Mask</span></div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;<span class="preprocessor">#define I2C_SIMR_STARTIM        0x00000002  // Start Condition Interrupt Mask</span></div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;<span class="preprocessor">#define I2C_SIMR_DATAIM         0x00000001  // Data Interrupt Mask</span></div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;</div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_SRIS register.</span></div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;<span class="preprocessor">#define I2C_SRIS_STOPRIS        0x00000004  // Stop Condition Raw Interrupt</span></div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;<span class="preprocessor">#define I2C_SRIS_STARTRIS       0x00000002  // Start Condition Raw Interrupt</span></div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;<span class="preprocessor">#define I2C_SRIS_DATARIS        0x00000001  // Data Raw Interrupt Status</span></div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;</div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_SMIS register.</span></div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;<span class="preprocessor">#define I2C_SMIS_STOPMIS        0x00000004  // Stop Condition Masked Interrupt</span></div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;<span class="preprocessor">#define I2C_SMIS_STARTMIS       0x00000002  // Start Condition Masked Interrupt</span></div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;<span class="preprocessor">#define I2C_SMIS_DATAMIS        0x00000001  // Data Masked Interrupt Status</span></div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;</div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_SICR register.</span></div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;<span class="preprocessor">#define I2C_SICR_STOPIC         0x00000004  // Stop Condition Interrupt Clear</span></div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;<span class="preprocessor">#define I2C_SICR_STARTIC        0x00000002  // Start Condition Interrupt Clear</span></div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<span class="preprocessor">#define I2C_SICR_DATAIC         0x00000001  // Data Interrupt Clear</span></div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;</div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_SOAR2 register.</span></div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;<span class="preprocessor">#define I2C_SOAR2_OAR2EN        0x00000080  // I2C Slave Own Address 2 Enable</span></div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;<span class="preprocessor">#define I2C_SOAR2_OAR2_M        0x0000007F  // I2C Slave Own Address 2</span></div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;<span class="preprocessor">#define I2C_SOAR2_OAR2_S        0</span></div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;</div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_SACKCTL register.</span></div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;<span class="preprocessor">#define I2C_SACKCTL_ACKOVAL     0x00000002  // I2C Slave ACK Override Value</span></div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;<span class="preprocessor">#define I2C_SACKCTL_ACKOEN      0x00000001  // I2C Slave ACK Override Enable</span></div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;</div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_PP register.</span></div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;<span class="preprocessor">#define I2C_PP_HS               0x00000001  // High-Speed Capable</span></div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;</div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_PC register.</span></div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="preprocessor">#define I2C_PC_HS               0x00000001  // High-Speed Capable</span></div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;</div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_CTL register.</span></div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;<span class="preprocessor">#define PWM_CTL_GLOBALSYNC3     0x00000008  // Update PWM Generator 3</span></div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;<span class="preprocessor">#define PWM_CTL_GLOBALSYNC2     0x00000004  // Update PWM Generator 2</span></div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;<span class="preprocessor">#define PWM_CTL_GLOBALSYNC1     0x00000002  // Update PWM Generator 1</span></div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;<span class="preprocessor">#define PWM_CTL_GLOBALSYNC0     0x00000001  // Update PWM Generator 0</span></div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;</div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_SYNC register.</span></div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;<span class="preprocessor">#define PWM_SYNC_SYNC3          0x00000008  // Reset Generator 3 Counter</span></div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;<span class="preprocessor">#define PWM_SYNC_SYNC2          0x00000004  // Reset Generator 2 Counter</span></div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;<span class="preprocessor">#define PWM_SYNC_SYNC1          0x00000002  // Reset Generator 1 Counter</span></div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="preprocessor">#define PWM_SYNC_SYNC0          0x00000001  // Reset Generator 0 Counter</span></div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;</div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_ENABLE register.</span></div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;<span class="preprocessor">#define PWM_ENABLE_PWM7EN       0x00000080  // MnPWM7 Output Enable</span></div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;<span class="preprocessor">#define PWM_ENABLE_PWM6EN       0x00000040  // MnPWM6 Output Enable</span></div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;<span class="preprocessor">#define PWM_ENABLE_PWM5EN       0x00000020  // MnPWM5 Output Enable</span></div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="preprocessor">#define PWM_ENABLE_PWM4EN       0x00000010  // MnPWM4 Output Enable</span></div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;<span class="preprocessor">#define PWM_ENABLE_PWM3EN       0x00000008  // MnPWM3 Output Enable</span></div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;<span class="preprocessor">#define PWM_ENABLE_PWM2EN       0x00000004  // MnPWM2 Output Enable</span></div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;<span class="preprocessor">#define PWM_ENABLE_PWM1EN       0x00000002  // MnPWM1 Output Enable</span></div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;<span class="preprocessor">#define PWM_ENABLE_PWM0EN       0x00000001  // MnPWM0 Output Enable</span></div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;</div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_INVERT register.</span></div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;<span class="preprocessor">#define PWM_INVERT_PWM7INV      0x00000080  // Invert MnPWM7 Signal</span></div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;<span class="preprocessor">#define PWM_INVERT_PWM6INV      0x00000040  // Invert MnPWM6 Signal</span></div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;<span class="preprocessor">#define PWM_INVERT_PWM5INV      0x00000020  // Invert MnPWM5 Signal</span></div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;<span class="preprocessor">#define PWM_INVERT_PWM4INV      0x00000010  // Invert MnPWM4 Signal</span></div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;<span class="preprocessor">#define PWM_INVERT_PWM3INV      0x00000008  // Invert MnPWM3 Signal</span></div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;<span class="preprocessor">#define PWM_INVERT_PWM2INV      0x00000004  // Invert MnPWM2 Signal</span></div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;<span class="preprocessor">#define PWM_INVERT_PWM1INV      0x00000002  // Invert MnPWM1 Signal</span></div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;<span class="preprocessor">#define PWM_INVERT_PWM0INV      0x00000001  // Invert MnPWM0 Signal</span></div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;</div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_FAULT register.</span></div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;<span class="preprocessor">#define PWM_FAULT_FAULT7        0x00000080  // MnPWM7 Fault</span></div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;<span class="preprocessor">#define PWM_FAULT_FAULT6        0x00000040  // MnPWM6 Fault</span></div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;<span class="preprocessor">#define PWM_FAULT_FAULT5        0x00000020  // MnPWM5 Fault</span></div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;<span class="preprocessor">#define PWM_FAULT_FAULT4        0x00000010  // MnPWM4 Fault</span></div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;<span class="preprocessor">#define PWM_FAULT_FAULT3        0x00000008  // MnPWM3 Fault</span></div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;<span class="preprocessor">#define PWM_FAULT_FAULT2        0x00000004  // MnPWM2 Fault</span></div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;<span class="preprocessor">#define PWM_FAULT_FAULT1        0x00000002  // MnPWM1 Fault</span></div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;<span class="preprocessor">#define PWM_FAULT_FAULT0        0x00000001  // MnPWM0 Fault</span></div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;</div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_INTEN register.</span></div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;<span class="preprocessor">#define PWM_INTEN_INTFAULT1     0x00020000  // Interrupt Fault 1</span></div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<span class="preprocessor">#define PWM_INTEN_INTFAULT0     0x00010000  // Interrupt Fault 0</span></div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;<span class="preprocessor">#define PWM_INTEN_INTPWM3       0x00000008  // PWM3 Interrupt Enable</span></div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;<span class="preprocessor">#define PWM_INTEN_INTPWM2       0x00000004  // PWM2 Interrupt Enable</span></div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;<span class="preprocessor">#define PWM_INTEN_INTPWM1       0x00000002  // PWM1 Interrupt Enable</span></div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;<span class="preprocessor">#define PWM_INTEN_INTPWM0       0x00000001  // PWM0 Interrupt Enable</span></div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;</div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_RIS register.</span></div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;<span class="preprocessor">#define PWM_RIS_INTFAULT1       0x00020000  // Interrupt Fault PWM 1</span></div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;<span class="preprocessor">#define PWM_RIS_INTFAULT0       0x00010000  // Interrupt Fault PWM 0</span></div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;<span class="preprocessor">#define PWM_RIS_INTPWM3         0x00000008  // PWM3 Interrupt Asserted</span></div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;<span class="preprocessor">#define PWM_RIS_INTPWM2         0x00000004  // PWM2 Interrupt Asserted</span></div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;<span class="preprocessor">#define PWM_RIS_INTPWM1         0x00000002  // PWM1 Interrupt Asserted</span></div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;<span class="preprocessor">#define PWM_RIS_INTPWM0         0x00000001  // PWM0 Interrupt Asserted</span></div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;</div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_ISC register.</span></div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;<span class="preprocessor">#define PWM_ISC_INTFAULT1       0x00020000  // FAULT1 Interrupt Asserted</span></div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;<span class="preprocessor">#define PWM_ISC_INTFAULT0       0x00010000  // FAULT0 Interrupt Asserted</span></div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<span class="preprocessor">#define PWM_ISC_INTPWM3         0x00000008  // PWM3 Interrupt Status</span></div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;<span class="preprocessor">#define PWM_ISC_INTPWM2         0x00000004  // PWM2 Interrupt Status</span></div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="preprocessor">#define PWM_ISC_INTPWM1         0x00000002  // PWM1 Interrupt Status</span></div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<span class="preprocessor">#define PWM_ISC_INTPWM0         0x00000001  // PWM0 Interrupt Status</span></div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;</div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_STATUS register.</span></div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;<span class="preprocessor">#define PWM_STATUS_FAULT1       0x00000002  // Generator 1 Fault Status</span></div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;<span class="preprocessor">#define PWM_STATUS_FAULT0       0x00000001  // Generator 0 Fault Status</span></div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;</div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_FAULTVAL register.</span></div><div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;<span class="preprocessor">#define PWM_FAULTVAL_PWM7       0x00000080  // MnPWM7 Fault Value</span></div><div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;<span class="preprocessor">#define PWM_FAULTVAL_PWM6       0x00000040  // MnPWM6 Fault Value</span></div><div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;<span class="preprocessor">#define PWM_FAULTVAL_PWM5       0x00000020  // MnPWM5 Fault Value</span></div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;<span class="preprocessor">#define PWM_FAULTVAL_PWM4       0x00000010  // MnPWM4 Fault Value</span></div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;<span class="preprocessor">#define PWM_FAULTVAL_PWM3       0x00000008  // MnPWM3 Fault Value</span></div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;<span class="preprocessor">#define PWM_FAULTVAL_PWM2       0x00000004  // MnPWM2 Fault Value</span></div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;<span class="preprocessor">#define PWM_FAULTVAL_PWM1       0x00000002  // MnPWM1 Fault Value</span></div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;<span class="preprocessor">#define PWM_FAULTVAL_PWM0       0x00000001  // MnPWM0 Fault Value</span></div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;</div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_ENUPD register.</span></div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;<span class="preprocessor">#define PWM_ENUPD_ENUPD7_M      0x0000C000  // MnPWM7 Enable Update Mode</span></div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;<span class="preprocessor">#define PWM_ENUPD_ENUPD7_IMM    0x00000000  // Immediate</span></div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;<span class="preprocessor">#define PWM_ENUPD_ENUPD7_LSYNC  0x00008000  // Locally Synchronized</span></div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;<span class="preprocessor">#define PWM_ENUPD_ENUPD7_GSYNC  0x0000C000  // Globally Synchronized</span></div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;<span class="preprocessor">#define PWM_ENUPD_ENUPD6_M      0x00003000  // MnPWM6 Enable Update Mode</span></div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="preprocessor">#define PWM_ENUPD_ENUPD6_IMM    0x00000000  // Immediate</span></div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;<span class="preprocessor">#define PWM_ENUPD_ENUPD6_LSYNC  0x00002000  // Locally Synchronized</span></div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;<span class="preprocessor">#define PWM_ENUPD_ENUPD6_GSYNC  0x00003000  // Globally Synchronized</span></div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;<span class="preprocessor">#define PWM_ENUPD_ENUPD5_M      0x00000C00  // MnPWM5 Enable Update Mode</span></div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;<span class="preprocessor">#define PWM_ENUPD_ENUPD5_IMM    0x00000000  // Immediate</span></div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;<span class="preprocessor">#define PWM_ENUPD_ENUPD5_LSYNC  0x00000800  // Locally Synchronized</span></div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<span class="preprocessor">#define PWM_ENUPD_ENUPD5_GSYNC  0x00000C00  // Globally Synchronized</span></div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;<span class="preprocessor">#define PWM_ENUPD_ENUPD4_M      0x00000300  // MnPWM4 Enable Update Mode</span></div><div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;<span class="preprocessor">#define PWM_ENUPD_ENUPD4_IMM    0x00000000  // Immediate</span></div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;<span class="preprocessor">#define PWM_ENUPD_ENUPD4_LSYNC  0x00000200  // Locally Synchronized</span></div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;<span class="preprocessor">#define PWM_ENUPD_ENUPD4_GSYNC  0x00000300  // Globally Synchronized</span></div><div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;<span class="preprocessor">#define PWM_ENUPD_ENUPD3_M      0x000000C0  // MnPWM3 Enable Update Mode</span></div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;<span class="preprocessor">#define PWM_ENUPD_ENUPD3_IMM    0x00000000  // Immediate</span></div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;<span class="preprocessor">#define PWM_ENUPD_ENUPD3_LSYNC  0x00000080  // Locally Synchronized</span></div><div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;<span class="preprocessor">#define PWM_ENUPD_ENUPD3_GSYNC  0x000000C0  // Globally Synchronized</span></div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;<span class="preprocessor">#define PWM_ENUPD_ENUPD2_M      0x00000030  // MnPWM2 Enable Update Mode</span></div><div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;<span class="preprocessor">#define PWM_ENUPD_ENUPD2_IMM    0x00000000  // Immediate</span></div><div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;<span class="preprocessor">#define PWM_ENUPD_ENUPD2_LSYNC  0x00000020  // Locally Synchronized</span></div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;<span class="preprocessor">#define PWM_ENUPD_ENUPD2_GSYNC  0x00000030  // Globally Synchronized</span></div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;<span class="preprocessor">#define PWM_ENUPD_ENUPD1_M      0x0000000C  // MnPWM1 Enable Update Mode</span></div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;<span class="preprocessor">#define PWM_ENUPD_ENUPD1_IMM    0x00000000  // Immediate</span></div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;<span class="preprocessor">#define PWM_ENUPD_ENUPD1_LSYNC  0x00000008  // Locally Synchronized</span></div><div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;<span class="preprocessor">#define PWM_ENUPD_ENUPD1_GSYNC  0x0000000C  // Globally Synchronized</span></div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;<span class="preprocessor">#define PWM_ENUPD_ENUPD0_M      0x00000003  // MnPWM0 Enable Update Mode</span></div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;<span class="preprocessor">#define PWM_ENUPD_ENUPD0_IMM    0x00000000  // Immediate</span></div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;<span class="preprocessor">#define PWM_ENUPD_ENUPD0_LSYNC  0x00000002  // Locally Synchronized</span></div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;<span class="preprocessor">#define PWM_ENUPD_ENUPD0_GSYNC  0x00000003  // Globally Synchronized</span></div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;</div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_0_CTL register.</span></div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;<span class="preprocessor">#define PWM_0_CTL_LATCH         0x00040000  // Latch Fault Input</span></div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;<span class="preprocessor">#define PWM_0_CTL_MINFLTPER     0x00020000  // Minimum Fault Period</span></div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;<span class="preprocessor">#define PWM_0_CTL_FLTSRC        0x00010000  // Fault Condition Source</span></div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;<span class="preprocessor">#define PWM_0_CTL_DBFALLUPD_M   0x0000C000  // PWMnDBFALL Update Mode</span></div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;<span class="preprocessor">#define PWM_0_CTL_DBFALLUPD_I   0x00000000  // Immediate</span></div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;<span class="preprocessor">#define PWM_0_CTL_DBFALLUPD_LS  0x00008000  // Locally Synchronized</span></div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;<span class="preprocessor">#define PWM_0_CTL_DBFALLUPD_GS  0x0000C000  // Globally Synchronized</span></div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;<span class="preprocessor">#define PWM_0_CTL_DBRISEUPD_M   0x00003000  // PWMnDBRISE Update Mode</span></div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;<span class="preprocessor">#define PWM_0_CTL_DBRISEUPD_I   0x00000000  // Immediate</span></div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;<span class="preprocessor">#define PWM_0_CTL_DBRISEUPD_LS  0x00002000  // Locally Synchronized</span></div><div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;<span class="preprocessor">#define PWM_0_CTL_DBRISEUPD_GS  0x00003000  // Globally Synchronized</span></div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;<span class="preprocessor">#define PWM_0_CTL_DBCTLUPD_M    0x00000C00  // PWMnDBCTL Update Mode</span></div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;<span class="preprocessor">#define PWM_0_CTL_DBCTLUPD_I    0x00000000  // Immediate</span></div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;<span class="preprocessor">#define PWM_0_CTL_DBCTLUPD_LS   0x00000800  // Locally Synchronized</span></div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;<span class="preprocessor">#define PWM_0_CTL_DBCTLUPD_GS   0x00000C00  // Globally Synchronized</span></div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;<span class="preprocessor">#define PWM_0_CTL_GENBUPD_M     0x00000300  // PWMnGENB Update Mode</span></div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="preprocessor">#define PWM_0_CTL_GENBUPD_I     0x00000000  // Immediate</span></div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="preprocessor">#define PWM_0_CTL_GENBUPD_LS    0x00000200  // Locally Synchronized</span></div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;<span class="preprocessor">#define PWM_0_CTL_GENBUPD_GS    0x00000300  // Globally Synchronized</span></div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<span class="preprocessor">#define PWM_0_CTL_GENAUPD_M     0x000000C0  // PWMnGENA Update Mode</span></div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;<span class="preprocessor">#define PWM_0_CTL_GENAUPD_I     0x00000000  // Immediate</span></div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;<span class="preprocessor">#define PWM_0_CTL_GENAUPD_LS    0x00000080  // Locally Synchronized</span></div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;<span class="preprocessor">#define PWM_0_CTL_GENAUPD_GS    0x000000C0  // Globally Synchronized</span></div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;<span class="preprocessor">#define PWM_0_CTL_CMPBUPD       0x00000020  // Comparator B Update Mode</span></div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;<span class="preprocessor">#define PWM_0_CTL_CMPAUPD       0x00000010  // Comparator A Update Mode</span></div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<span class="preprocessor">#define PWM_0_CTL_LOADUPD       0x00000008  // Load Register Update Mode</span></div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;<span class="preprocessor">#define PWM_0_CTL_DEBUG         0x00000004  // Debug Mode</span></div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;<span class="preprocessor">#define PWM_0_CTL_MODE          0x00000002  // Counter Mode</span></div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;<span class="preprocessor">#define PWM_0_CTL_ENABLE        0x00000001  // PWM Block Enable</span></div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;</div><div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_0_INTEN register.</span></div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;<span class="preprocessor">#define PWM_0_INTEN_TRCMPBD     0x00002000  // Trigger for Counter=PWMnCMPB</span></div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;                                            <span class="comment">// Down</span></div><div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;<span class="preprocessor">#define PWM_0_INTEN_TRCMPBU     0x00001000  // Trigger for Counter=PWMnCMPB Up</span></div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;<span class="preprocessor">#define PWM_0_INTEN_TRCMPAD     0x00000800  // Trigger for Counter=PWMnCMPA</span></div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;                                            <span class="comment">// Down</span></div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;<span class="preprocessor">#define PWM_0_INTEN_TRCMPAU     0x00000400  // Trigger for Counter=PWMnCMPA Up</span></div><div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;<span class="preprocessor">#define PWM_0_INTEN_TRCNTLOAD   0x00000200  // Trigger for Counter=PWMnLOAD</span></div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<span class="preprocessor">#define PWM_0_INTEN_TRCNTZERO   0x00000100  // Trigger for Counter=0</span></div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;<span class="preprocessor">#define PWM_0_INTEN_INTCMPBD    0x00000020  // Interrupt for Counter=PWMnCMPB</span></div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;                                            <span class="comment">// Down</span></div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;<span class="preprocessor">#define PWM_0_INTEN_INTCMPBU    0x00000010  // Interrupt for Counter=PWMnCMPB</span></div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;                                            <span class="comment">// Up</span></div><div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;<span class="preprocessor">#define PWM_0_INTEN_INTCMPAD    0x00000008  // Interrupt for Counter=PWMnCMPA</span></div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;                                            <span class="comment">// Down</span></div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;<span class="preprocessor">#define PWM_0_INTEN_INTCMPAU    0x00000004  // Interrupt for Counter=PWMnCMPA</span></div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;                                            <span class="comment">// Up</span></div><div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;<span class="preprocessor">#define PWM_0_INTEN_INTCNTLOAD  0x00000002  // Interrupt for Counter=PWMnLOAD</span></div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;<span class="preprocessor">#define PWM_0_INTEN_INTCNTZERO  0x00000001  // Interrupt for Counter=0</span></div><div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;</div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_0_RIS register.</span></div><div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;<span class="preprocessor">#define PWM_0_RIS_INTCMPBD      0x00000020  // Comparator B Down Interrupt</span></div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;<span class="preprocessor">#define PWM_0_RIS_INTCMPBU      0x00000010  // Comparator B Up Interrupt Status</span></div><div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;<span class="preprocessor">#define PWM_0_RIS_INTCMPAD      0x00000008  // Comparator A Down Interrupt</span></div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;<span class="preprocessor">#define PWM_0_RIS_INTCMPAU      0x00000004  // Comparator A Up Interrupt Status</span></div><div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;<span class="preprocessor">#define PWM_0_RIS_INTCNTLOAD    0x00000002  // Counter=Load Interrupt Status</span></div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="preprocessor">#define PWM_0_RIS_INTCNTZERO    0x00000001  // Counter=0 Interrupt Status</span></div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;</div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_0_ISC register.</span></div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;<span class="preprocessor">#define PWM_0_ISC_INTCMPBD      0x00000020  // Comparator B Down Interrupt</span></div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;<span class="preprocessor">#define PWM_0_ISC_INTCMPBU      0x00000010  // Comparator B Up Interrupt</span></div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;<span class="preprocessor">#define PWM_0_ISC_INTCMPAD      0x00000008  // Comparator A Down Interrupt</span></div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;<span class="preprocessor">#define PWM_0_ISC_INTCMPAU      0x00000004  // Comparator A Up Interrupt</span></div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;<span class="preprocessor">#define PWM_0_ISC_INTCNTLOAD    0x00000002  // Counter=Load Interrupt</span></div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;<span class="preprocessor">#define PWM_0_ISC_INTCNTZERO    0x00000001  // Counter=0 Interrupt</span></div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;</div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_0_LOAD register.</span></div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;<span class="preprocessor">#define PWM_0_LOAD_M            0x0000FFFF  // Counter Load Value</span></div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;<span class="preprocessor">#define PWM_0_LOAD_S            0</span></div><div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;</div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_0_COUNT register.</span></div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;<span class="preprocessor">#define PWM_0_COUNT_M           0x0000FFFF  // Counter Value</span></div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<span class="preprocessor">#define PWM_0_COUNT_S           0</span></div><div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;</div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_0_CMPA register.</span></div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;<span class="preprocessor">#define PWM_0_CMPA_M            0x0000FFFF  // Comparator A Value</span></div><div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;<span class="preprocessor">#define PWM_0_CMPA_S            0</span></div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;</div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_0_CMPB register.</span></div><div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;<span class="preprocessor">#define PWM_0_CMPB_M            0x0000FFFF  // Comparator B Value</span></div><div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;<span class="preprocessor">#define PWM_0_CMPB_S            0</span></div><div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;</div><div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_0_GENA register.</span></div><div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;<span class="preprocessor">#define PWM_0_GENA_ACTCMPBD_M   0x00000C00  // Action for Comparator B Down</span></div><div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;<span class="preprocessor">#define PWM_0_GENA_ACTCMPBD_NONE                                              \</span></div><div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;<span class="preprocessor">                                0x00000000  // Do nothing</span></div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;<span class="preprocessor">#define PWM_0_GENA_ACTCMPBD_INV 0x00000400  // Invert pwmA</span></div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<span class="preprocessor">#define PWM_0_GENA_ACTCMPBD_ZERO                                              \</span></div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;<span class="preprocessor">                                0x00000800  // Drive pwmA Low</span></div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="preprocessor">#define PWM_0_GENA_ACTCMPBD_ONE 0x00000C00  // Drive pwmA High</span></div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;<span class="preprocessor">#define PWM_0_GENA_ACTCMPBU_M   0x00000300  // Action for Comparator B Up</span></div><div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;<span class="preprocessor">#define PWM_0_GENA_ACTCMPBU_NONE                                              \</span></div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;<span class="preprocessor">                                0x00000000  // Do nothing</span></div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;<span class="preprocessor">#define PWM_0_GENA_ACTCMPBU_INV 0x00000100  // Invert pwmA</span></div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;<span class="preprocessor">#define PWM_0_GENA_ACTCMPBU_ZERO                                              \</span></div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;<span class="preprocessor">                                0x00000200  // Drive pwmA Low</span></div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;<span class="preprocessor">#define PWM_0_GENA_ACTCMPBU_ONE 0x00000300  // Drive pwmA High</span></div><div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;<span class="preprocessor">#define PWM_0_GENA_ACTCMPAD_M   0x000000C0  // Action for Comparator A Down</span></div><div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;<span class="preprocessor">#define PWM_0_GENA_ACTCMPAD_NONE                                              \</span></div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;<span class="preprocessor">                                0x00000000  // Do nothing</span></div><div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;<span class="preprocessor">#define PWM_0_GENA_ACTCMPAD_INV 0x00000040  // Invert pwmA</span></div><div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;<span class="preprocessor">#define PWM_0_GENA_ACTCMPAD_ZERO                                              \</span></div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;<span class="preprocessor">                                0x00000080  // Drive pwmA Low</span></div><div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;<span class="preprocessor">#define PWM_0_GENA_ACTCMPAD_ONE 0x000000C0  // Drive pwmA High</span></div><div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;<span class="preprocessor">#define PWM_0_GENA_ACTCMPAU_M   0x00000030  // Action for Comparator A Up</span></div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;<span class="preprocessor">#define PWM_0_GENA_ACTCMPAU_NONE                                              \</span></div><div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="preprocessor">                                0x00000000  // Do nothing</span></div><div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;<span class="preprocessor">#define PWM_0_GENA_ACTCMPAU_INV 0x00000010  // Invert pwmA</span></div><div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;<span class="preprocessor">#define PWM_0_GENA_ACTCMPAU_ZERO                                              \</span></div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="preprocessor">                                0x00000020  // Drive pwmA Low</span></div><div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;<span class="preprocessor">#define PWM_0_GENA_ACTCMPAU_ONE 0x00000030  // Drive pwmA High</span></div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="preprocessor">#define PWM_0_GENA_ACTLOAD_M    0x0000000C  // Action for Counter=LOAD</span></div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;<span class="preprocessor">#define PWM_0_GENA_ACTLOAD_NONE 0x00000000  // Do nothing</span></div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;<span class="preprocessor">#define PWM_0_GENA_ACTLOAD_INV  0x00000004  // Invert pwmA</span></div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="preprocessor">#define PWM_0_GENA_ACTLOAD_ZERO 0x00000008  // Drive pwmA Low</span></div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;<span class="preprocessor">#define PWM_0_GENA_ACTLOAD_ONE  0x0000000C  // Drive pwmA High</span></div><div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;<span class="preprocessor">#define PWM_0_GENA_ACTZERO_M    0x00000003  // Action for Counter=0</span></div><div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;<span class="preprocessor">#define PWM_0_GENA_ACTZERO_NONE 0x00000000  // Do nothing</span></div><div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;<span class="preprocessor">#define PWM_0_GENA_ACTZERO_INV  0x00000001  // Invert pwmA</span></div><div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;<span class="preprocessor">#define PWM_0_GENA_ACTZERO_ZERO 0x00000002  // Drive pwmA Low</span></div><div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;<span class="preprocessor">#define PWM_0_GENA_ACTZERO_ONE  0x00000003  // Drive pwmA High</span></div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;</div><div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_0_GENB register.</span></div><div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;<span class="preprocessor">#define PWM_0_GENB_ACTCMPBD_M   0x00000C00  // Action for Comparator B Down</span></div><div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;<span class="preprocessor">#define PWM_0_GENB_ACTCMPBD_NONE                                              \</span></div><div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;<span class="preprocessor">                                0x00000000  // Do nothing</span></div><div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;<span class="preprocessor">#define PWM_0_GENB_ACTCMPBD_INV 0x00000400  // Invert pwmB</span></div><div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;<span class="preprocessor">#define PWM_0_GENB_ACTCMPBD_ZERO                                              \</span></div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;<span class="preprocessor">                                0x00000800  // Drive pwmB Low</span></div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="preprocessor">#define PWM_0_GENB_ACTCMPBD_ONE 0x00000C00  // Drive pwmB High</span></div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;<span class="preprocessor">#define PWM_0_GENB_ACTCMPBU_M   0x00000300  // Action for Comparator B Up</span></div><div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;<span class="preprocessor">#define PWM_0_GENB_ACTCMPBU_NONE                                              \</span></div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;<span class="preprocessor">                                0x00000000  // Do nothing</span></div><div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;<span class="preprocessor">#define PWM_0_GENB_ACTCMPBU_INV 0x00000100  // Invert pwmB</span></div><div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;<span class="preprocessor">#define PWM_0_GENB_ACTCMPBU_ZERO                                              \</span></div><div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;<span class="preprocessor">                                0x00000200  // Drive pwmB Low</span></div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;<span class="preprocessor">#define PWM_0_GENB_ACTCMPBU_ONE 0x00000300  // Drive pwmB High</span></div><div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;<span class="preprocessor">#define PWM_0_GENB_ACTCMPAD_M   0x000000C0  // Action for Comparator A Down</span></div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;<span class="preprocessor">#define PWM_0_GENB_ACTCMPAD_NONE                                              \</span></div><div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;<span class="preprocessor">                                0x00000000  // Do nothing</span></div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;<span class="preprocessor">#define PWM_0_GENB_ACTCMPAD_INV 0x00000040  // Invert pwmB</span></div><div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;<span class="preprocessor">#define PWM_0_GENB_ACTCMPAD_ZERO                                              \</span></div><div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;<span class="preprocessor">                                0x00000080  // Drive pwmB Low</span></div><div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;<span class="preprocessor">#define PWM_0_GENB_ACTCMPAD_ONE 0x000000C0  // Drive pwmB High</span></div><div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;<span class="preprocessor">#define PWM_0_GENB_ACTCMPAU_M   0x00000030  // Action for Comparator A Up</span></div><div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;<span class="preprocessor">#define PWM_0_GENB_ACTCMPAU_NONE                                              \</span></div><div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;<span class="preprocessor">                                0x00000000  // Do nothing</span></div><div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;<span class="preprocessor">#define PWM_0_GENB_ACTCMPAU_INV 0x00000010  // Invert pwmB</span></div><div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;<span class="preprocessor">#define PWM_0_GENB_ACTCMPAU_ZERO                                              \</span></div><div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;<span class="preprocessor">                                0x00000020  // Drive pwmB Low</span></div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;<span class="preprocessor">#define PWM_0_GENB_ACTCMPAU_ONE 0x00000030  // Drive pwmB High</span></div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;<span class="preprocessor">#define PWM_0_GENB_ACTLOAD_M    0x0000000C  // Action for Counter=LOAD</span></div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;<span class="preprocessor">#define PWM_0_GENB_ACTLOAD_NONE 0x00000000  // Do nothing</span></div><div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;<span class="preprocessor">#define PWM_0_GENB_ACTLOAD_INV  0x00000004  // Invert pwmB</span></div><div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;<span class="preprocessor">#define PWM_0_GENB_ACTLOAD_ZERO 0x00000008  // Drive pwmB Low</span></div><div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;<span class="preprocessor">#define PWM_0_GENB_ACTLOAD_ONE  0x0000000C  // Drive pwmB High</span></div><div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;<span class="preprocessor">#define PWM_0_GENB_ACTZERO_M    0x00000003  // Action for Counter=0</span></div><div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;<span class="preprocessor">#define PWM_0_GENB_ACTZERO_NONE 0x00000000  // Do nothing</span></div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;<span class="preprocessor">#define PWM_0_GENB_ACTZERO_INV  0x00000001  // Invert pwmB</span></div><div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;<span class="preprocessor">#define PWM_0_GENB_ACTZERO_ZERO 0x00000002  // Drive pwmB Low</span></div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;<span class="preprocessor">#define PWM_0_GENB_ACTZERO_ONE  0x00000003  // Drive pwmB High</span></div><div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;</div><div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_0_DBCTL register.</span></div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;<span class="preprocessor">#define PWM_0_DBCTL_ENABLE      0x00000001  // Dead-Band Generator Enable</span></div><div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;</div><div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_0_DBRISE register.</span></div><div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;<span class="preprocessor">#define PWM_0_DBRISE_DELAY_M    0x00000FFF  // Dead-Band Rise Delay</span></div><div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;<span class="preprocessor">#define PWM_0_DBRISE_DELAY_S    0</span></div><div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;</div><div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_0_DBFALL register.</span></div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;<span class="preprocessor">#define PWM_0_DBFALL_DELAY_M    0x00000FFF  // Dead-Band Fall Delay</span></div><div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;<span class="preprocessor">#define PWM_0_DBFALL_DELAY_S    0</span></div><div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;</div><div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_0_FLTSRC0</span></div><div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;<span class="preprocessor">#define PWM_0_FLTSRC0_FAULT1    0x00000002  // Fault1 Input</span></div><div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;<span class="preprocessor">#define PWM_0_FLTSRC0_FAULT0    0x00000001  // Fault0 Input</span></div><div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;</div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_0_FLTSRC1</span></div><div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;<span class="preprocessor">#define PWM_0_FLTSRC1_DCMP7     0x00000080  // Digital Comparator 7</span></div><div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;<span class="preprocessor">#define PWM_0_FLTSRC1_DCMP6     0x00000040  // Digital Comparator 6</span></div><div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;<span class="preprocessor">#define PWM_0_FLTSRC1_DCMP5     0x00000020  // Digital Comparator 5</span></div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;<span class="preprocessor">#define PWM_0_FLTSRC1_DCMP4     0x00000010  // Digital Comparator 4</span></div><div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;<span class="preprocessor">#define PWM_0_FLTSRC1_DCMP3     0x00000008  // Digital Comparator 3</span></div><div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;<span class="preprocessor">#define PWM_0_FLTSRC1_DCMP2     0x00000004  // Digital Comparator 2</span></div><div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;<span class="preprocessor">#define PWM_0_FLTSRC1_DCMP1     0x00000002  // Digital Comparator 1</span></div><div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;<span class="preprocessor">#define PWM_0_FLTSRC1_DCMP0     0x00000001  // Digital Comparator 0</span></div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;</div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_0_MINFLTPER</span></div><div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;<span class="preprocessor">#define PWM_0_MINFLTPER_M       0x0000FFFF  // Minimum Fault Period</span></div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;<span class="preprocessor">#define PWM_0_MINFLTPER_S       0</span></div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;</div><div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_1_CTL register.</span></div><div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;<span class="preprocessor">#define PWM_1_CTL_LATCH         0x00040000  // Latch Fault Input</span></div><div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;<span class="preprocessor">#define PWM_1_CTL_MINFLTPER     0x00020000  // Minimum Fault Period</span></div><div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;<span class="preprocessor">#define PWM_1_CTL_FLTSRC        0x00010000  // Fault Condition Source</span></div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;<span class="preprocessor">#define PWM_1_CTL_DBFALLUPD_M   0x0000C000  // PWMnDBFALL Update Mode</span></div><div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;<span class="preprocessor">#define PWM_1_CTL_DBFALLUPD_I   0x00000000  // Immediate</span></div><div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;<span class="preprocessor">#define PWM_1_CTL_DBFALLUPD_LS  0x00008000  // Locally Synchronized</span></div><div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;<span class="preprocessor">#define PWM_1_CTL_DBFALLUPD_GS  0x0000C000  // Globally Synchronized</span></div><div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;<span class="preprocessor">#define PWM_1_CTL_DBRISEUPD_M   0x00003000  // PWMnDBRISE Update Mode</span></div><div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;<span class="preprocessor">#define PWM_1_CTL_DBRISEUPD_I   0x00000000  // Immediate</span></div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;<span class="preprocessor">#define PWM_1_CTL_DBRISEUPD_LS  0x00002000  // Locally Synchronized</span></div><div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;<span class="preprocessor">#define PWM_1_CTL_DBRISEUPD_GS  0x00003000  // Globally Synchronized</span></div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;<span class="preprocessor">#define PWM_1_CTL_DBCTLUPD_M    0x00000C00  // PWMnDBCTL Update Mode</span></div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;<span class="preprocessor">#define PWM_1_CTL_DBCTLUPD_I    0x00000000  // Immediate</span></div><div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;<span class="preprocessor">#define PWM_1_CTL_DBCTLUPD_LS   0x00000800  // Locally Synchronized</span></div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;<span class="preprocessor">#define PWM_1_CTL_DBCTLUPD_GS   0x00000C00  // Globally Synchronized</span></div><div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;<span class="preprocessor">#define PWM_1_CTL_GENBUPD_M     0x00000300  // PWMnGENB Update Mode</span></div><div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;<span class="preprocessor">#define PWM_1_CTL_GENBUPD_I     0x00000000  // Immediate</span></div><div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;<span class="preprocessor">#define PWM_1_CTL_GENBUPD_LS    0x00000200  // Locally Synchronized</span></div><div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;<span class="preprocessor">#define PWM_1_CTL_GENBUPD_GS    0x00000300  // Globally Synchronized</span></div><div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;<span class="preprocessor">#define PWM_1_CTL_GENAUPD_M     0x000000C0  // PWMnGENA Update Mode</span></div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;<span class="preprocessor">#define PWM_1_CTL_GENAUPD_I     0x00000000  // Immediate</span></div><div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;<span class="preprocessor">#define PWM_1_CTL_GENAUPD_LS    0x00000080  // Locally Synchronized</span></div><div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;<span class="preprocessor">#define PWM_1_CTL_GENAUPD_GS    0x000000C0  // Globally Synchronized</span></div><div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;<span class="preprocessor">#define PWM_1_CTL_CMPBUPD       0x00000020  // Comparator B Update Mode</span></div><div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;<span class="preprocessor">#define PWM_1_CTL_CMPAUPD       0x00000010  // Comparator A Update Mode</span></div><div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;<span class="preprocessor">#define PWM_1_CTL_LOADUPD       0x00000008  // Load Register Update Mode</span></div><div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;<span class="preprocessor">#define PWM_1_CTL_DEBUG         0x00000004  // Debug Mode</span></div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;<span class="preprocessor">#define PWM_1_CTL_MODE          0x00000002  // Counter Mode</span></div><div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;<span class="preprocessor">#define PWM_1_CTL_ENABLE        0x00000001  // PWM Block Enable</span></div><div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;</div><div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_1_INTEN register.</span></div><div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;<span class="preprocessor">#define PWM_1_INTEN_TRCMPBD     0x00002000  // Trigger for Counter=PWMnCMPB</span></div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;                                            <span class="comment">// Down</span></div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;<span class="preprocessor">#define PWM_1_INTEN_TRCMPBU     0x00001000  // Trigger for Counter=PWMnCMPB Up</span></div><div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;<span class="preprocessor">#define PWM_1_INTEN_TRCMPAD     0x00000800  // Trigger for Counter=PWMnCMPA</span></div><div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;                                            <span class="comment">// Down</span></div><div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;<span class="preprocessor">#define PWM_1_INTEN_TRCMPAU     0x00000400  // Trigger for Counter=PWMnCMPA Up</span></div><div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;<span class="preprocessor">#define PWM_1_INTEN_TRCNTLOAD   0x00000200  // Trigger for Counter=PWMnLOAD</span></div><div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;<span class="preprocessor">#define PWM_1_INTEN_TRCNTZERO   0x00000100  // Trigger for Counter=0</span></div><div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;<span class="preprocessor">#define PWM_1_INTEN_INTCMPBD    0x00000020  // Interrupt for Counter=PWMnCMPB</span></div><div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;                                            <span class="comment">// Down</span></div><div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;<span class="preprocessor">#define PWM_1_INTEN_INTCMPBU    0x00000010  // Interrupt for Counter=PWMnCMPB</span></div><div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;                                            <span class="comment">// Up</span></div><div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;<span class="preprocessor">#define PWM_1_INTEN_INTCMPAD    0x00000008  // Interrupt for Counter=PWMnCMPA</span></div><div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;                                            <span class="comment">// Down</span></div><div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;<span class="preprocessor">#define PWM_1_INTEN_INTCMPAU    0x00000004  // Interrupt for Counter=PWMnCMPA</span></div><div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;                                            <span class="comment">// Up</span></div><div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;<span class="preprocessor">#define PWM_1_INTEN_INTCNTLOAD  0x00000002  // Interrupt for Counter=PWMnLOAD</span></div><div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;<span class="preprocessor">#define PWM_1_INTEN_INTCNTZERO  0x00000001  // Interrupt for Counter=0</span></div><div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;</div><div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_1_RIS register.</span></div><div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;<span class="preprocessor">#define PWM_1_RIS_INTCMPBD      0x00000020  // Comparator B Down Interrupt</span></div><div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;<span class="preprocessor">#define PWM_1_RIS_INTCMPBU      0x00000010  // Comparator B Up Interrupt Status</span></div><div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;<span class="preprocessor">#define PWM_1_RIS_INTCMPAD      0x00000008  // Comparator A Down Interrupt</span></div><div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;<span class="preprocessor">#define PWM_1_RIS_INTCMPAU      0x00000004  // Comparator A Up Interrupt Status</span></div><div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;<span class="preprocessor">#define PWM_1_RIS_INTCNTLOAD    0x00000002  // Counter=Load Interrupt Status</span></div><div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;<span class="preprocessor">#define PWM_1_RIS_INTCNTZERO    0x00000001  // Counter=0 Interrupt Status</span></div><div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;</div><div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_1_ISC register.</span></div><div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;<span class="preprocessor">#define PWM_1_ISC_INTCMPBD      0x00000020  // Comparator B Down Interrupt</span></div><div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;<span class="preprocessor">#define PWM_1_ISC_INTCMPBU      0x00000010  // Comparator B Up Interrupt</span></div><div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;<span class="preprocessor">#define PWM_1_ISC_INTCMPAD      0x00000008  // Comparator A Down Interrupt</span></div><div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;<span class="preprocessor">#define PWM_1_ISC_INTCMPAU      0x00000004  // Comparator A Up Interrupt</span></div><div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;<span class="preprocessor">#define PWM_1_ISC_INTCNTLOAD    0x00000002  // Counter=Load Interrupt</span></div><div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;<span class="preprocessor">#define PWM_1_ISC_INTCNTZERO    0x00000001  // Counter=0 Interrupt</span></div><div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;</div><div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_1_LOAD register.</span></div><div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;<span class="preprocessor">#define PWM_1_LOAD_LOAD_M       0x0000FFFF  // Counter Load Value</span></div><div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;<span class="preprocessor">#define PWM_1_LOAD_LOAD_S       0</span></div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;</div><div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_1_COUNT register.</span></div><div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;<span class="preprocessor">#define PWM_1_COUNT_COUNT_M     0x0000FFFF  // Counter Value</span></div><div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;<span class="preprocessor">#define PWM_1_COUNT_COUNT_S     0</span></div><div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;</div><div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_1_CMPA register.</span></div><div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;<span class="preprocessor">#define PWM_1_CMPA_COMPA_M      0x0000FFFF  // Comparator A Value</span></div><div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;<span class="preprocessor">#define PWM_1_CMPA_COMPA_S      0</span></div><div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;</div><div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_1_CMPB register.</span></div><div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;<span class="preprocessor">#define PWM_1_CMPB_COMPB_M      0x0000FFFF  // Comparator B Value</span></div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;<span class="preprocessor">#define PWM_1_CMPB_COMPB_S      0</span></div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;</div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_1_GENA register.</span></div><div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;<span class="preprocessor">#define PWM_1_GENA_ACTCMPBD_M   0x00000C00  // Action for Comparator B Down</span></div><div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;<span class="preprocessor">#define PWM_1_GENA_ACTCMPBD_NONE                                              \</span></div><div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;<span class="preprocessor">                                0x00000000  // Do nothing</span></div><div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;<span class="preprocessor">#define PWM_1_GENA_ACTCMPBD_INV 0x00000400  // Invert pwmA</span></div><div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;<span class="preprocessor">#define PWM_1_GENA_ACTCMPBD_ZERO                                              \</span></div><div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;<span class="preprocessor">                                0x00000800  // Drive pwmA Low</span></div><div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;<span class="preprocessor">#define PWM_1_GENA_ACTCMPBD_ONE 0x00000C00  // Drive pwmA High</span></div><div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;<span class="preprocessor">#define PWM_1_GENA_ACTCMPBU_M   0x00000300  // Action for Comparator B Up</span></div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;<span class="preprocessor">#define PWM_1_GENA_ACTCMPBU_NONE                                              \</span></div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;<span class="preprocessor">                                0x00000000  // Do nothing</span></div><div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;<span class="preprocessor">#define PWM_1_GENA_ACTCMPBU_INV 0x00000100  // Invert pwmA</span></div><div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;<span class="preprocessor">#define PWM_1_GENA_ACTCMPBU_ZERO                                              \</span></div><div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;<span class="preprocessor">                                0x00000200  // Drive pwmA Low</span></div><div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;<span class="preprocessor">#define PWM_1_GENA_ACTCMPBU_ONE 0x00000300  // Drive pwmA High</span></div><div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;<span class="preprocessor">#define PWM_1_GENA_ACTCMPAD_M   0x000000C0  // Action for Comparator A Down</span></div><div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;<span class="preprocessor">#define PWM_1_GENA_ACTCMPAD_NONE                                              \</span></div><div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;<span class="preprocessor">                                0x00000000  // Do nothing</span></div><div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;<span class="preprocessor">#define PWM_1_GENA_ACTCMPAD_INV 0x00000040  // Invert pwmA</span></div><div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;<span class="preprocessor">#define PWM_1_GENA_ACTCMPAD_ZERO                                              \</span></div><div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;<span class="preprocessor">                                0x00000080  // Drive pwmA Low</span></div><div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;<span class="preprocessor">#define PWM_1_GENA_ACTCMPAD_ONE 0x000000C0  // Drive pwmA High</span></div><div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;<span class="preprocessor">#define PWM_1_GENA_ACTCMPAU_M   0x00000030  // Action for Comparator A Up</span></div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;<span class="preprocessor">#define PWM_1_GENA_ACTCMPAU_NONE                                              \</span></div><div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;<span class="preprocessor">                                0x00000000  // Do nothing</span></div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;<span class="preprocessor">#define PWM_1_GENA_ACTCMPAU_INV 0x00000010  // Invert pwmA</span></div><div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;<span class="preprocessor">#define PWM_1_GENA_ACTCMPAU_ZERO                                              \</span></div><div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;<span class="preprocessor">                                0x00000020  // Drive pwmA Low</span></div><div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;<span class="preprocessor">#define PWM_1_GENA_ACTCMPAU_ONE 0x00000030  // Drive pwmA High</span></div><div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;<span class="preprocessor">#define PWM_1_GENA_ACTLOAD_M    0x0000000C  // Action for Counter=LOAD</span></div><div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;<span class="preprocessor">#define PWM_1_GENA_ACTLOAD_NONE 0x00000000  // Do nothing</span></div><div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;<span class="preprocessor">#define PWM_1_GENA_ACTLOAD_INV  0x00000004  // Invert pwmA</span></div><div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;<span class="preprocessor">#define PWM_1_GENA_ACTLOAD_ZERO 0x00000008  // Drive pwmA Low</span></div><div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;<span class="preprocessor">#define PWM_1_GENA_ACTLOAD_ONE  0x0000000C  // Drive pwmA High</span></div><div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;<span class="preprocessor">#define PWM_1_GENA_ACTZERO_M    0x00000003  // Action for Counter=0</span></div><div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;<span class="preprocessor">#define PWM_1_GENA_ACTZERO_NONE 0x00000000  // Do nothing</span></div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;<span class="preprocessor">#define PWM_1_GENA_ACTZERO_INV  0x00000001  // Invert pwmA</span></div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;<span class="preprocessor">#define PWM_1_GENA_ACTZERO_ZERO 0x00000002  // Drive pwmA Low</span></div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;<span class="preprocessor">#define PWM_1_GENA_ACTZERO_ONE  0x00000003  // Drive pwmA High</span></div><div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;</div><div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_1_GENB register.</span></div><div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;<span class="preprocessor">#define PWM_1_GENB_ACTCMPBD_M   0x00000C00  // Action for Comparator B Down</span></div><div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;<span class="preprocessor">#define PWM_1_GENB_ACTCMPBD_NONE                                              \</span></div><div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;<span class="preprocessor">                                0x00000000  // Do nothing</span></div><div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;<span class="preprocessor">#define PWM_1_GENB_ACTCMPBD_INV 0x00000400  // Invert pwmB</span></div><div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;<span class="preprocessor">#define PWM_1_GENB_ACTCMPBD_ZERO                                              \</span></div><div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;<span class="preprocessor">                                0x00000800  // Drive pwmB Low</span></div><div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;<span class="preprocessor">#define PWM_1_GENB_ACTCMPBD_ONE 0x00000C00  // Drive pwmB High</span></div><div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;<span class="preprocessor">#define PWM_1_GENB_ACTCMPBU_M   0x00000300  // Action for Comparator B Up</span></div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;<span class="preprocessor">#define PWM_1_GENB_ACTCMPBU_NONE                                              \</span></div><div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;<span class="preprocessor">                                0x00000000  // Do nothing</span></div><div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;<span class="preprocessor">#define PWM_1_GENB_ACTCMPBU_INV 0x00000100  // Invert pwmB</span></div><div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;<span class="preprocessor">#define PWM_1_GENB_ACTCMPBU_ZERO                                              \</span></div><div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;<span class="preprocessor">                                0x00000200  // Drive pwmB Low</span></div><div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;<span class="preprocessor">#define PWM_1_GENB_ACTCMPBU_ONE 0x00000300  // Drive pwmB High</span></div><div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;<span class="preprocessor">#define PWM_1_GENB_ACTCMPAD_M   0x000000C0  // Action for Comparator A Down</span></div><div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;<span class="preprocessor">#define PWM_1_GENB_ACTCMPAD_NONE                                              \</span></div><div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;<span class="preprocessor">                                0x00000000  // Do nothing</span></div><div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;<span class="preprocessor">#define PWM_1_GENB_ACTCMPAD_INV 0x00000040  // Invert pwmB</span></div><div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;<span class="preprocessor">#define PWM_1_GENB_ACTCMPAD_ZERO                                              \</span></div><div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;<span class="preprocessor">                                0x00000080  // Drive pwmB Low</span></div><div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;<span class="preprocessor">#define PWM_1_GENB_ACTCMPAD_ONE 0x000000C0  // Drive pwmB High</span></div><div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;<span class="preprocessor">#define PWM_1_GENB_ACTCMPAU_M   0x00000030  // Action for Comparator A Up</span></div><div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;<span class="preprocessor">#define PWM_1_GENB_ACTCMPAU_NONE                                              \</span></div><div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;<span class="preprocessor">                                0x00000000  // Do nothing</span></div><div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;<span class="preprocessor">#define PWM_1_GENB_ACTCMPAU_INV 0x00000010  // Invert pwmB</span></div><div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;<span class="preprocessor">#define PWM_1_GENB_ACTCMPAU_ZERO                                              \</span></div><div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;<span class="preprocessor">                                0x00000020  // Drive pwmB Low</span></div><div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;<span class="preprocessor">#define PWM_1_GENB_ACTCMPAU_ONE 0x00000030  // Drive pwmB High</span></div><div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;<span class="preprocessor">#define PWM_1_GENB_ACTLOAD_M    0x0000000C  // Action for Counter=LOAD</span></div><div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;<span class="preprocessor">#define PWM_1_GENB_ACTLOAD_NONE 0x00000000  // Do nothing</span></div><div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;<span class="preprocessor">#define PWM_1_GENB_ACTLOAD_INV  0x00000004  // Invert pwmB</span></div><div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;<span class="preprocessor">#define PWM_1_GENB_ACTLOAD_ZERO 0x00000008  // Drive pwmB Low</span></div><div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;<span class="preprocessor">#define PWM_1_GENB_ACTLOAD_ONE  0x0000000C  // Drive pwmB High</span></div><div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;<span class="preprocessor">#define PWM_1_GENB_ACTZERO_M    0x00000003  // Action for Counter=0</span></div><div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;<span class="preprocessor">#define PWM_1_GENB_ACTZERO_NONE 0x00000000  // Do nothing</span></div><div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;<span class="preprocessor">#define PWM_1_GENB_ACTZERO_INV  0x00000001  // Invert pwmB</span></div><div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;<span class="preprocessor">#define PWM_1_GENB_ACTZERO_ZERO 0x00000002  // Drive pwmB Low</span></div><div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;<span class="preprocessor">#define PWM_1_GENB_ACTZERO_ONE  0x00000003  // Drive pwmB High</span></div><div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;</div><div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_1_DBCTL register.</span></div><div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;<span class="preprocessor">#define PWM_1_DBCTL_ENABLE      0x00000001  // Dead-Band Generator Enable</span></div><div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;</div><div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_1_DBRISE register.</span></div><div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;<span class="preprocessor">#define PWM_1_DBRISE_RISEDELAY_M                                              \</span></div><div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;<span class="preprocessor">                                0x00000FFF  // Dead-Band Rise Delay</span></div><div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;<span class="preprocessor">#define PWM_1_DBRISE_RISEDELAY_S                                              \</span></div><div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;</div><div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_1_DBFALL register.</span></div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;<span class="preprocessor">#define PWM_1_DBFALL_FALLDELAY_M                                              \</span></div><div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;<span class="preprocessor">                                0x00000FFF  // Dead-Band Fall Delay</span></div><div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;<span class="preprocessor">#define PWM_1_DBFALL_FALLDELAY_S                                              \</span></div><div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;</div><div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_1_FLTSRC0</span></div><div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;<span class="preprocessor">#define PWM_1_FLTSRC0_FAULT1    0x00000002  // Fault1 Input</span></div><div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;<span class="preprocessor">#define PWM_1_FLTSRC0_FAULT0    0x00000001  // Fault0 Input</span></div><div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;</div><div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_1_FLTSRC1</span></div><div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;<span class="preprocessor">#define PWM_1_FLTSRC1_DCMP7     0x00000080  // Digital Comparator 7</span></div><div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;<span class="preprocessor">#define PWM_1_FLTSRC1_DCMP6     0x00000040  // Digital Comparator 6</span></div><div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;<span class="preprocessor">#define PWM_1_FLTSRC1_DCMP5     0x00000020  // Digital Comparator 5</span></div><div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;<span class="preprocessor">#define PWM_1_FLTSRC1_DCMP4     0x00000010  // Digital Comparator 4</span></div><div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;<span class="preprocessor">#define PWM_1_FLTSRC1_DCMP3     0x00000008  // Digital Comparator 3</span></div><div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;<span class="preprocessor">#define PWM_1_FLTSRC1_DCMP2     0x00000004  // Digital Comparator 2</span></div><div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;<span class="preprocessor">#define PWM_1_FLTSRC1_DCMP1     0x00000002  // Digital Comparator 1</span></div><div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;<span class="preprocessor">#define PWM_1_FLTSRC1_DCMP0     0x00000001  // Digital Comparator 0</span></div><div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;</div><div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_1_MINFLTPER</span></div><div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;<span class="preprocessor">#define PWM_1_MINFLTPER_MFP_M   0x0000FFFF  // Minimum Fault Period</span></div><div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;<span class="preprocessor">#define PWM_1_MINFLTPER_MFP_S   0</span></div><div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;</div><div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_2_CTL register.</span></div><div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;<span class="preprocessor">#define PWM_2_CTL_LATCH         0x00040000  // Latch Fault Input</span></div><div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;<span class="preprocessor">#define PWM_2_CTL_MINFLTPER     0x00020000  // Minimum Fault Period</span></div><div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;<span class="preprocessor">#define PWM_2_CTL_FLTSRC        0x00010000  // Fault Condition Source</span></div><div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;<span class="preprocessor">#define PWM_2_CTL_DBFALLUPD_M   0x0000C000  // PWMnDBFALL Update Mode</span></div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;<span class="preprocessor">#define PWM_2_CTL_DBFALLUPD_I   0x00000000  // Immediate</span></div><div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;<span class="preprocessor">#define PWM_2_CTL_DBFALLUPD_LS  0x00008000  // Locally Synchronized</span></div><div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;<span class="preprocessor">#define PWM_2_CTL_DBFALLUPD_GS  0x0000C000  // Globally Synchronized</span></div><div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;<span class="preprocessor">#define PWM_2_CTL_DBRISEUPD_M   0x00003000  // PWMnDBRISE Update Mode</span></div><div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;<span class="preprocessor">#define PWM_2_CTL_DBRISEUPD_I   0x00000000  // Immediate</span></div><div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;<span class="preprocessor">#define PWM_2_CTL_DBRISEUPD_LS  0x00002000  // Locally Synchronized</span></div><div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;<span class="preprocessor">#define PWM_2_CTL_DBRISEUPD_GS  0x00003000  // Globally Synchronized</span></div><div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;<span class="preprocessor">#define PWM_2_CTL_DBCTLUPD_M    0x00000C00  // PWMnDBCTL Update Mode</span></div><div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;<span class="preprocessor">#define PWM_2_CTL_DBCTLUPD_I    0x00000000  // Immediate</span></div><div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;<span class="preprocessor">#define PWM_2_CTL_DBCTLUPD_LS   0x00000800  // Locally Synchronized</span></div><div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;<span class="preprocessor">#define PWM_2_CTL_DBCTLUPD_GS   0x00000C00  // Globally Synchronized</span></div><div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;<span class="preprocessor">#define PWM_2_CTL_GENBUPD_M     0x00000300  // PWMnGENB Update Mode</span></div><div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;<span class="preprocessor">#define PWM_2_CTL_GENBUPD_I     0x00000000  // Immediate</span></div><div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;<span class="preprocessor">#define PWM_2_CTL_GENBUPD_LS    0x00000200  // Locally Synchronized</span></div><div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;<span class="preprocessor">#define PWM_2_CTL_GENBUPD_GS    0x00000300  // Globally Synchronized</span></div><div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;<span class="preprocessor">#define PWM_2_CTL_GENAUPD_M     0x000000C0  // PWMnGENA Update Mode</span></div><div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;<span class="preprocessor">#define PWM_2_CTL_GENAUPD_I     0x00000000  // Immediate</span></div><div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;<span class="preprocessor">#define PWM_2_CTL_GENAUPD_LS    0x00000080  // Locally Synchronized</span></div><div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;<span class="preprocessor">#define PWM_2_CTL_GENAUPD_GS    0x000000C0  // Globally Synchronized</span></div><div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;<span class="preprocessor">#define PWM_2_CTL_CMPBUPD       0x00000020  // Comparator B Update Mode</span></div><div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;<span class="preprocessor">#define PWM_2_CTL_CMPAUPD       0x00000010  // Comparator A Update Mode</span></div><div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;<span class="preprocessor">#define PWM_2_CTL_LOADUPD       0x00000008  // Load Register Update Mode</span></div><div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;<span class="preprocessor">#define PWM_2_CTL_DEBUG         0x00000004  // Debug Mode</span></div><div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;<span class="preprocessor">#define PWM_2_CTL_MODE          0x00000002  // Counter Mode</span></div><div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;<span class="preprocessor">#define PWM_2_CTL_ENABLE        0x00000001  // PWM Block Enable</span></div><div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;</div><div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_2_INTEN register.</span></div><div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;<span class="preprocessor">#define PWM_2_INTEN_TRCMPBD     0x00002000  // Trigger for Counter=PWMnCMPB</span></div><div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;                                            <span class="comment">// Down</span></div><div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;<span class="preprocessor">#define PWM_2_INTEN_TRCMPBU     0x00001000  // Trigger for Counter=PWMnCMPB Up</span></div><div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;<span class="preprocessor">#define PWM_2_INTEN_TRCMPAD     0x00000800  // Trigger for Counter=PWMnCMPA</span></div><div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160;                                            <span class="comment">// Down</span></div><div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;<span class="preprocessor">#define PWM_2_INTEN_TRCMPAU     0x00000400  // Trigger for Counter=PWMnCMPA Up</span></div><div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;<span class="preprocessor">#define PWM_2_INTEN_TRCNTLOAD   0x00000200  // Trigger for Counter=PWMnLOAD</span></div><div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;<span class="preprocessor">#define PWM_2_INTEN_TRCNTZERO   0x00000100  // Trigger for Counter=0</span></div><div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;<span class="preprocessor">#define PWM_2_INTEN_INTCMPBD    0x00000020  // Interrupt for Counter=PWMnCMPB</span></div><div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;                                            <span class="comment">// Down</span></div><div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;<span class="preprocessor">#define PWM_2_INTEN_INTCMPBU    0x00000010  // Interrupt for Counter=PWMnCMPB</span></div><div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;                                            <span class="comment">// Up</span></div><div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;<span class="preprocessor">#define PWM_2_INTEN_INTCMPAD    0x00000008  // Interrupt for Counter=PWMnCMPA</span></div><div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;                                            <span class="comment">// Down</span></div><div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;<span class="preprocessor">#define PWM_2_INTEN_INTCMPAU    0x00000004  // Interrupt for Counter=PWMnCMPA</span></div><div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;                                            <span class="comment">// Up</span></div><div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;<span class="preprocessor">#define PWM_2_INTEN_INTCNTLOAD  0x00000002  // Interrupt for Counter=PWMnLOAD</span></div><div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;<span class="preprocessor">#define PWM_2_INTEN_INTCNTZERO  0x00000001  // Interrupt for Counter=0</span></div><div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;</div><div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_2_RIS register.</span></div><div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;<span class="preprocessor">#define PWM_2_RIS_INTCMPBD      0x00000020  // Comparator B Down Interrupt</span></div><div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;<span class="preprocessor">#define PWM_2_RIS_INTCMPBU      0x00000010  // Comparator B Up Interrupt Status</span></div><div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;<span class="preprocessor">#define PWM_2_RIS_INTCMPAD      0x00000008  // Comparator A Down Interrupt</span></div><div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;<span class="preprocessor">#define PWM_2_RIS_INTCMPAU      0x00000004  // Comparator A Up Interrupt Status</span></div><div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;<span class="preprocessor">#define PWM_2_RIS_INTCNTLOAD    0x00000002  // Counter=Load Interrupt Status</span></div><div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;<span class="preprocessor">#define PWM_2_RIS_INTCNTZERO    0x00000001  // Counter=0 Interrupt Status</span></div><div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;</div><div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_2_ISC register.</span></div><div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;<span class="preprocessor">#define PWM_2_ISC_INTCMPBD      0x00000020  // Comparator B Down Interrupt</span></div><div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;<span class="preprocessor">#define PWM_2_ISC_INTCMPBU      0x00000010  // Comparator B Up Interrupt</span></div><div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;<span class="preprocessor">#define PWM_2_ISC_INTCMPAD      0x00000008  // Comparator A Down Interrupt</span></div><div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;<span class="preprocessor">#define PWM_2_ISC_INTCMPAU      0x00000004  // Comparator A Up Interrupt</span></div><div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;<span class="preprocessor">#define PWM_2_ISC_INTCNTLOAD    0x00000002  // Counter=Load Interrupt</span></div><div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;<span class="preprocessor">#define PWM_2_ISC_INTCNTZERO    0x00000001  // Counter=0 Interrupt</span></div><div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;</div><div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_2_LOAD register.</span></div><div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;<span class="preprocessor">#define PWM_2_LOAD_LOAD_M       0x0000FFFF  // Counter Load Value</span></div><div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;<span class="preprocessor">#define PWM_2_LOAD_LOAD_S       0</span></div><div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;</div><div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_2_COUNT register.</span></div><div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;<span class="preprocessor">#define PWM_2_COUNT_COUNT_M     0x0000FFFF  // Counter Value</span></div><div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;<span class="preprocessor">#define PWM_2_COUNT_COUNT_S     0</span></div><div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;</div><div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_2_CMPA register.</span></div><div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;<span class="preprocessor">#define PWM_2_CMPA_COMPA_M      0x0000FFFF  // Comparator A Value</span></div><div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;<span class="preprocessor">#define PWM_2_CMPA_COMPA_S      0</span></div><div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;</div><div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_2_CMPB register.</span></div><div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;<span class="preprocessor">#define PWM_2_CMPB_COMPB_M      0x0000FFFF  // Comparator B Value</span></div><div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;<span class="preprocessor">#define PWM_2_CMPB_COMPB_S      0</span></div><div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;</div><div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_2_GENA register.</span></div><div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;<span class="preprocessor">#define PWM_2_GENA_ACTCMPBD_M   0x00000C00  // Action for Comparator B Down</span></div><div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;<span class="preprocessor">#define PWM_2_GENA_ACTCMPBD_NONE                                              \</span></div><div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;<span class="preprocessor">                                0x00000000  // Do nothing</span></div><div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;<span class="preprocessor">#define PWM_2_GENA_ACTCMPBD_INV 0x00000400  // Invert pwmA</span></div><div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;<span class="preprocessor">#define PWM_2_GENA_ACTCMPBD_ZERO                                              \</span></div><div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;<span class="preprocessor">                                0x00000800  // Drive pwmA Low</span></div><div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;<span class="preprocessor">#define PWM_2_GENA_ACTCMPBD_ONE 0x00000C00  // Drive pwmA High</span></div><div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;<span class="preprocessor">#define PWM_2_GENA_ACTCMPBU_M   0x00000300  // Action for Comparator B Up</span></div><div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;<span class="preprocessor">#define PWM_2_GENA_ACTCMPBU_NONE                                              \</span></div><div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;<span class="preprocessor">                                0x00000000  // Do nothing</span></div><div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;<span class="preprocessor">#define PWM_2_GENA_ACTCMPBU_INV 0x00000100  // Invert pwmA</span></div><div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;<span class="preprocessor">#define PWM_2_GENA_ACTCMPBU_ZERO                                              \</span></div><div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;<span class="preprocessor">                                0x00000200  // Drive pwmA Low</span></div><div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;<span class="preprocessor">#define PWM_2_GENA_ACTCMPBU_ONE 0x00000300  // Drive pwmA High</span></div><div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;<span class="preprocessor">#define PWM_2_GENA_ACTCMPAD_M   0x000000C0  // Action for Comparator A Down</span></div><div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;<span class="preprocessor">#define PWM_2_GENA_ACTCMPAD_NONE                                              \</span></div><div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;<span class="preprocessor">                                0x00000000  // Do nothing</span></div><div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;<span class="preprocessor">#define PWM_2_GENA_ACTCMPAD_INV 0x00000040  // Invert pwmA</span></div><div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;<span class="preprocessor">#define PWM_2_GENA_ACTCMPAD_ZERO                                              \</span></div><div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;<span class="preprocessor">                                0x00000080  // Drive pwmA Low</span></div><div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;<span class="preprocessor">#define PWM_2_GENA_ACTCMPAD_ONE 0x000000C0  // Drive pwmA High</span></div><div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;<span class="preprocessor">#define PWM_2_GENA_ACTCMPAU_M   0x00000030  // Action for Comparator A Up</span></div><div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;<span class="preprocessor">#define PWM_2_GENA_ACTCMPAU_NONE                                              \</span></div><div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;<span class="preprocessor">                                0x00000000  // Do nothing</span></div><div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;<span class="preprocessor">#define PWM_2_GENA_ACTCMPAU_INV 0x00000010  // Invert pwmA</span></div><div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;<span class="preprocessor">#define PWM_2_GENA_ACTCMPAU_ZERO                                              \</span></div><div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;<span class="preprocessor">                                0x00000020  // Drive pwmA Low</span></div><div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;<span class="preprocessor">#define PWM_2_GENA_ACTCMPAU_ONE 0x00000030  // Drive pwmA High</span></div><div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;<span class="preprocessor">#define PWM_2_GENA_ACTLOAD_M    0x0000000C  // Action for Counter=LOAD</span></div><div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;<span class="preprocessor">#define PWM_2_GENA_ACTLOAD_NONE 0x00000000  // Do nothing</span></div><div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;<span class="preprocessor">#define PWM_2_GENA_ACTLOAD_INV  0x00000004  // Invert pwmA</span></div><div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;<span class="preprocessor">#define PWM_2_GENA_ACTLOAD_ZERO 0x00000008  // Drive pwmA Low</span></div><div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;<span class="preprocessor">#define PWM_2_GENA_ACTLOAD_ONE  0x0000000C  // Drive pwmA High</span></div><div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;<span class="preprocessor">#define PWM_2_GENA_ACTZERO_M    0x00000003  // Action for Counter=0</span></div><div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;<span class="preprocessor">#define PWM_2_GENA_ACTZERO_NONE 0x00000000  // Do nothing</span></div><div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;<span class="preprocessor">#define PWM_2_GENA_ACTZERO_INV  0x00000001  // Invert pwmA</span></div><div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;<span class="preprocessor">#define PWM_2_GENA_ACTZERO_ZERO 0x00000002  // Drive pwmA Low</span></div><div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;<span class="preprocessor">#define PWM_2_GENA_ACTZERO_ONE  0x00000003  // Drive pwmA High</span></div><div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;</div><div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_2_GENB register.</span></div><div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;<span class="preprocessor">#define PWM_2_GENB_ACTCMPBD_M   0x00000C00  // Action for Comparator B Down</span></div><div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;<span class="preprocessor">#define PWM_2_GENB_ACTCMPBD_NONE                                              \</span></div><div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;<span class="preprocessor">                                0x00000000  // Do nothing</span></div><div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;<span class="preprocessor">#define PWM_2_GENB_ACTCMPBD_INV 0x00000400  // Invert pwmB</span></div><div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;<span class="preprocessor">#define PWM_2_GENB_ACTCMPBD_ZERO                                              \</span></div><div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;<span class="preprocessor">                                0x00000800  // Drive pwmB Low</span></div><div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;<span class="preprocessor">#define PWM_2_GENB_ACTCMPBD_ONE 0x00000C00  // Drive pwmB High</span></div><div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;<span class="preprocessor">#define PWM_2_GENB_ACTCMPBU_M   0x00000300  // Action for Comparator B Up</span></div><div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;<span class="preprocessor">#define PWM_2_GENB_ACTCMPBU_NONE                                              \</span></div><div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;<span class="preprocessor">                                0x00000000  // Do nothing</span></div><div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;<span class="preprocessor">#define PWM_2_GENB_ACTCMPBU_INV 0x00000100  // Invert pwmB</span></div><div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;<span class="preprocessor">#define PWM_2_GENB_ACTCMPBU_ZERO                                              \</span></div><div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;<span class="preprocessor">                                0x00000200  // Drive pwmB Low</span></div><div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;<span class="preprocessor">#define PWM_2_GENB_ACTCMPBU_ONE 0x00000300  // Drive pwmB High</span></div><div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;<span class="preprocessor">#define PWM_2_GENB_ACTCMPAD_M   0x000000C0  // Action for Comparator A Down</span></div><div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;<span class="preprocessor">#define PWM_2_GENB_ACTCMPAD_NONE                                              \</span></div><div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;<span class="preprocessor">                                0x00000000  // Do nothing</span></div><div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;<span class="preprocessor">#define PWM_2_GENB_ACTCMPAD_INV 0x00000040  // Invert pwmB</span></div><div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;<span class="preprocessor">#define PWM_2_GENB_ACTCMPAD_ZERO                                              \</span></div><div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;<span class="preprocessor">                                0x00000080  // Drive pwmB Low</span></div><div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;<span class="preprocessor">#define PWM_2_GENB_ACTCMPAD_ONE 0x000000C0  // Drive pwmB High</span></div><div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;<span class="preprocessor">#define PWM_2_GENB_ACTCMPAU_M   0x00000030  // Action for Comparator A Up</span></div><div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;<span class="preprocessor">#define PWM_2_GENB_ACTCMPAU_NONE                                              \</span></div><div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;<span class="preprocessor">                                0x00000000  // Do nothing</span></div><div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;<span class="preprocessor">#define PWM_2_GENB_ACTCMPAU_INV 0x00000010  // Invert pwmB</span></div><div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;<span class="preprocessor">#define PWM_2_GENB_ACTCMPAU_ZERO                                              \</span></div><div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;<span class="preprocessor">                                0x00000020  // Drive pwmB Low</span></div><div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;<span class="preprocessor">#define PWM_2_GENB_ACTCMPAU_ONE 0x00000030  // Drive pwmB High</span></div><div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;<span class="preprocessor">#define PWM_2_GENB_ACTLOAD_M    0x0000000C  // Action for Counter=LOAD</span></div><div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;<span class="preprocessor">#define PWM_2_GENB_ACTLOAD_NONE 0x00000000  // Do nothing</span></div><div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;<span class="preprocessor">#define PWM_2_GENB_ACTLOAD_INV  0x00000004  // Invert pwmB</span></div><div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;<span class="preprocessor">#define PWM_2_GENB_ACTLOAD_ZERO 0x00000008  // Drive pwmB Low</span></div><div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;<span class="preprocessor">#define PWM_2_GENB_ACTLOAD_ONE  0x0000000C  // Drive pwmB High</span></div><div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;<span class="preprocessor">#define PWM_2_GENB_ACTZERO_M    0x00000003  // Action for Counter=0</span></div><div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;<span class="preprocessor">#define PWM_2_GENB_ACTZERO_NONE 0x00000000  // Do nothing</span></div><div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;<span class="preprocessor">#define PWM_2_GENB_ACTZERO_INV  0x00000001  // Invert pwmB</span></div><div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;<span class="preprocessor">#define PWM_2_GENB_ACTZERO_ZERO 0x00000002  // Drive pwmB Low</span></div><div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;<span class="preprocessor">#define PWM_2_GENB_ACTZERO_ONE  0x00000003  // Drive pwmB High</span></div><div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;</div><div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_2_DBCTL register.</span></div><div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;<span class="preprocessor">#define PWM_2_DBCTL_ENABLE      0x00000001  // Dead-Band Generator Enable</span></div><div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;</div><div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_2_DBRISE register.</span></div><div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;<span class="preprocessor">#define PWM_2_DBRISE_RISEDELAY_M                                              \</span></div><div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;<span class="preprocessor">                                0x00000FFF  // Dead-Band Rise Delay</span></div><div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;<span class="preprocessor">#define PWM_2_DBRISE_RISEDELAY_S                                              \</span></div><div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;</div><div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_2_DBFALL register.</span></div><div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;<span class="preprocessor">#define PWM_2_DBFALL_FALLDELAY_M                                              \</span></div><div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;<span class="preprocessor">                                0x00000FFF  // Dead-Band Fall Delay</span></div><div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;<span class="preprocessor">#define PWM_2_DBFALL_FALLDELAY_S                                              \</span></div><div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;</div><div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_2_FLTSRC0</span></div><div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;<span class="preprocessor">#define PWM_2_FLTSRC0_FAULT1    0x00000002  // Fault1 Input</span></div><div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;<span class="preprocessor">#define PWM_2_FLTSRC0_FAULT0    0x00000001  // Fault0 Input</span></div><div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;</div><div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_2_FLTSRC1</span></div><div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;<span class="preprocessor">#define PWM_2_FLTSRC1_DCMP7     0x00000080  // Digital Comparator 7</span></div><div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;<span class="preprocessor">#define PWM_2_FLTSRC1_DCMP6     0x00000040  // Digital Comparator 6</span></div><div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;<span class="preprocessor">#define PWM_2_FLTSRC1_DCMP5     0x00000020  // Digital Comparator 5</span></div><div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;<span class="preprocessor">#define PWM_2_FLTSRC1_DCMP4     0x00000010  // Digital Comparator 4</span></div><div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;<span class="preprocessor">#define PWM_2_FLTSRC1_DCMP3     0x00000008  // Digital Comparator 3</span></div><div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;<span class="preprocessor">#define PWM_2_FLTSRC1_DCMP2     0x00000004  // Digital Comparator 2</span></div><div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;<span class="preprocessor">#define PWM_2_FLTSRC1_DCMP1     0x00000002  // Digital Comparator 1</span></div><div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;<span class="preprocessor">#define PWM_2_FLTSRC1_DCMP0     0x00000001  // Digital Comparator 0</span></div><div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;</div><div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_2_MINFLTPER</span></div><div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;<span class="preprocessor">#define PWM_2_MINFLTPER_MFP_M   0x0000FFFF  // Minimum Fault Period</span></div><div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;<span class="preprocessor">#define PWM_2_MINFLTPER_MFP_S   0</span></div><div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;</div><div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_3_CTL register.</span></div><div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;<span class="preprocessor">#define PWM_3_CTL_LATCH         0x00040000  // Latch Fault Input</span></div><div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;<span class="preprocessor">#define PWM_3_CTL_MINFLTPER     0x00020000  // Minimum Fault Period</span></div><div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;<span class="preprocessor">#define PWM_3_CTL_FLTSRC        0x00010000  // Fault Condition Source</span></div><div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;<span class="preprocessor">#define PWM_3_CTL_DBFALLUPD_M   0x0000C000  // PWMnDBFALL Update Mode</span></div><div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;<span class="preprocessor">#define PWM_3_CTL_DBFALLUPD_I   0x00000000  // Immediate</span></div><div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;<span class="preprocessor">#define PWM_3_CTL_DBFALLUPD_LS  0x00008000  // Locally Synchronized</span></div><div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;<span class="preprocessor">#define PWM_3_CTL_DBFALLUPD_GS  0x0000C000  // Globally Synchronized</span></div><div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;<span class="preprocessor">#define PWM_3_CTL_DBRISEUPD_M   0x00003000  // PWMnDBRISE Update Mode</span></div><div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;<span class="preprocessor">#define PWM_3_CTL_DBRISEUPD_I   0x00000000  // Immediate</span></div><div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;<span class="preprocessor">#define PWM_3_CTL_DBRISEUPD_LS  0x00002000  // Locally Synchronized</span></div><div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;<span class="preprocessor">#define PWM_3_CTL_DBRISEUPD_GS  0x00003000  // Globally Synchronized</span></div><div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;<span class="preprocessor">#define PWM_3_CTL_DBCTLUPD_M    0x00000C00  // PWMnDBCTL Update Mode</span></div><div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;<span class="preprocessor">#define PWM_3_CTL_DBCTLUPD_I    0x00000000  // Immediate</span></div><div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;<span class="preprocessor">#define PWM_3_CTL_DBCTLUPD_LS   0x00000800  // Locally Synchronized</span></div><div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;<span class="preprocessor">#define PWM_3_CTL_DBCTLUPD_GS   0x00000C00  // Globally Synchronized</span></div><div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;<span class="preprocessor">#define PWM_3_CTL_GENBUPD_M     0x00000300  // PWMnGENB Update Mode</span></div><div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;<span class="preprocessor">#define PWM_3_CTL_GENBUPD_I     0x00000000  // Immediate</span></div><div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;<span class="preprocessor">#define PWM_3_CTL_GENBUPD_LS    0x00000200  // Locally Synchronized</span></div><div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;<span class="preprocessor">#define PWM_3_CTL_GENBUPD_GS    0x00000300  // Globally Synchronized</span></div><div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;<span class="preprocessor">#define PWM_3_CTL_GENAUPD_M     0x000000C0  // PWMnGENA Update Mode</span></div><div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;<span class="preprocessor">#define PWM_3_CTL_GENAUPD_I     0x00000000  // Immediate</span></div><div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;<span class="preprocessor">#define PWM_3_CTL_GENAUPD_LS    0x00000080  // Locally Synchronized</span></div><div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;<span class="preprocessor">#define PWM_3_CTL_GENAUPD_GS    0x000000C0  // Globally Synchronized</span></div><div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;<span class="preprocessor">#define PWM_3_CTL_CMPBUPD       0x00000020  // Comparator B Update Mode</span></div><div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;<span class="preprocessor">#define PWM_3_CTL_CMPAUPD       0x00000010  // Comparator A Update Mode</span></div><div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;<span class="preprocessor">#define PWM_3_CTL_LOADUPD       0x00000008  // Load Register Update Mode</span></div><div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;<span class="preprocessor">#define PWM_3_CTL_DEBUG         0x00000004  // Debug Mode</span></div><div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;<span class="preprocessor">#define PWM_3_CTL_MODE          0x00000002  // Counter Mode</span></div><div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;<span class="preprocessor">#define PWM_3_CTL_ENABLE        0x00000001  // PWM Block Enable</span></div><div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;</div><div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_3_INTEN register.</span></div><div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;<span class="preprocessor">#define PWM_3_INTEN_TRCMPBD     0x00002000  // Trigger for Counter=PWMnCMPB</span></div><div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;                                            <span class="comment">// Down</span></div><div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;<span class="preprocessor">#define PWM_3_INTEN_TRCMPBU     0x00001000  // Trigger for Counter=PWMnCMPB Up</span></div><div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160;<span class="preprocessor">#define PWM_3_INTEN_TRCMPAD     0x00000800  // Trigger for Counter=PWMnCMPA</span></div><div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;                                            <span class="comment">// Down</span></div><div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;<span class="preprocessor">#define PWM_3_INTEN_TRCMPAU     0x00000400  // Trigger for Counter=PWMnCMPA Up</span></div><div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;<span class="preprocessor">#define PWM_3_INTEN_TRCNTLOAD   0x00000200  // Trigger for Counter=PWMnLOAD</span></div><div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;<span class="preprocessor">#define PWM_3_INTEN_TRCNTZERO   0x00000100  // Trigger for Counter=0</span></div><div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;<span class="preprocessor">#define PWM_3_INTEN_INTCMPBD    0x00000020  // Interrupt for Counter=PWMnCMPB</span></div><div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;                                            <span class="comment">// Down</span></div><div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;<span class="preprocessor">#define PWM_3_INTEN_INTCMPBU    0x00000010  // Interrupt for Counter=PWMnCMPB</span></div><div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;                                            <span class="comment">// Up</span></div><div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;<span class="preprocessor">#define PWM_3_INTEN_INTCMPAD    0x00000008  // Interrupt for Counter=PWMnCMPA</span></div><div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;                                            <span class="comment">// Down</span></div><div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;<span class="preprocessor">#define PWM_3_INTEN_INTCMPAU    0x00000004  // Interrupt for Counter=PWMnCMPA</span></div><div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;                                            <span class="comment">// Up</span></div><div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;<span class="preprocessor">#define PWM_3_INTEN_INTCNTLOAD  0x00000002  // Interrupt for Counter=PWMnLOAD</span></div><div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;<span class="preprocessor">#define PWM_3_INTEN_INTCNTZERO  0x00000001  // Interrupt for Counter=0</span></div><div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;</div><div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_3_RIS register.</span></div><div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;<span class="preprocessor">#define PWM_3_RIS_INTCMPBD      0x00000020  // Comparator B Down Interrupt</span></div><div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;<span class="preprocessor">#define PWM_3_RIS_INTCMPBU      0x00000010  // Comparator B Up Interrupt Status</span></div><div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;<span class="preprocessor">#define PWM_3_RIS_INTCMPAD      0x00000008  // Comparator A Down Interrupt</span></div><div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;<span class="preprocessor">#define PWM_3_RIS_INTCMPAU      0x00000004  // Comparator A Up Interrupt Status</span></div><div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;<span class="preprocessor">#define PWM_3_RIS_INTCNTLOAD    0x00000002  // Counter=Load Interrupt Status</span></div><div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;<span class="preprocessor">#define PWM_3_RIS_INTCNTZERO    0x00000001  // Counter=0 Interrupt Status</span></div><div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;</div><div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_3_ISC register.</span></div><div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;<span class="preprocessor">#define PWM_3_ISC_INTCMPBD      0x00000020  // Comparator B Down Interrupt</span></div><div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;<span class="preprocessor">#define PWM_3_ISC_INTCMPBU      0x00000010  // Comparator B Up Interrupt</span></div><div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;<span class="preprocessor">#define PWM_3_ISC_INTCMPAD      0x00000008  // Comparator A Down Interrupt</span></div><div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;<span class="preprocessor">#define PWM_3_ISC_INTCMPAU      0x00000004  // Comparator A Up Interrupt</span></div><div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;<span class="preprocessor">#define PWM_3_ISC_INTCNTLOAD    0x00000002  // Counter=Load Interrupt</span></div><div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;<span class="preprocessor">#define PWM_3_ISC_INTCNTZERO    0x00000001  // Counter=0 Interrupt</span></div><div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;</div><div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_3_LOAD register.</span></div><div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;<span class="preprocessor">#define PWM_3_LOAD_LOAD_M       0x0000FFFF  // Counter Load Value</span></div><div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;<span class="preprocessor">#define PWM_3_LOAD_LOAD_S       0</span></div><div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;</div><div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_3_COUNT register.</span></div><div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;<span class="preprocessor">#define PWM_3_COUNT_COUNT_M     0x0000FFFF  // Counter Value</span></div><div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;<span class="preprocessor">#define PWM_3_COUNT_COUNT_S     0</span></div><div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;</div><div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_3_CMPA register.</span></div><div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;<span class="preprocessor">#define PWM_3_CMPA_COMPA_M      0x0000FFFF  // Comparator A Value</span></div><div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;<span class="preprocessor">#define PWM_3_CMPA_COMPA_S      0</span></div><div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;</div><div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_3_CMPB register.</span></div><div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;<span class="preprocessor">#define PWM_3_CMPB_COMPB_M      0x0000FFFF  // Comparator B Value</span></div><div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;<span class="preprocessor">#define PWM_3_CMPB_COMPB_S      0</span></div><div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;</div><div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_3_GENA register.</span></div><div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;<span class="preprocessor">#define PWM_3_GENA_ACTCMPBD_M   0x00000C00  // Action for Comparator B Down</span></div><div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;<span class="preprocessor">#define PWM_3_GENA_ACTCMPBD_NONE                                              \</span></div><div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;<span class="preprocessor">                                0x00000000  // Do nothing</span></div><div class="line"><a name="l04341"></a><span class="lineno"> 4341</span>&#160;<span class="preprocessor">#define PWM_3_GENA_ACTCMPBD_INV 0x00000400  // Invert pwmA</span></div><div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;<span class="preprocessor">#define PWM_3_GENA_ACTCMPBD_ZERO                                              \</span></div><div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;<span class="preprocessor">                                0x00000800  // Drive pwmA Low</span></div><div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;<span class="preprocessor">#define PWM_3_GENA_ACTCMPBD_ONE 0x00000C00  // Drive pwmA High</span></div><div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;<span class="preprocessor">#define PWM_3_GENA_ACTCMPBU_M   0x00000300  // Action for Comparator B Up</span></div><div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;<span class="preprocessor">#define PWM_3_GENA_ACTCMPBU_NONE                                              \</span></div><div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;<span class="preprocessor">                                0x00000000  // Do nothing</span></div><div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;<span class="preprocessor">#define PWM_3_GENA_ACTCMPBU_INV 0x00000100  // Invert pwmA</span></div><div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;<span class="preprocessor">#define PWM_3_GENA_ACTCMPBU_ZERO                                              \</span></div><div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;<span class="preprocessor">                                0x00000200  // Drive pwmA Low</span></div><div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;<span class="preprocessor">#define PWM_3_GENA_ACTCMPBU_ONE 0x00000300  // Drive pwmA High</span></div><div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;<span class="preprocessor">#define PWM_3_GENA_ACTCMPAD_M   0x000000C0  // Action for Comparator A Down</span></div><div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;<span class="preprocessor">#define PWM_3_GENA_ACTCMPAD_NONE                                              \</span></div><div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;<span class="preprocessor">                                0x00000000  // Do nothing</span></div><div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;<span class="preprocessor">#define PWM_3_GENA_ACTCMPAD_INV 0x00000040  // Invert pwmA</span></div><div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;<span class="preprocessor">#define PWM_3_GENA_ACTCMPAD_ZERO                                              \</span></div><div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;<span class="preprocessor">                                0x00000080  // Drive pwmA Low</span></div><div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;<span class="preprocessor">#define PWM_3_GENA_ACTCMPAD_ONE 0x000000C0  // Drive pwmA High</span></div><div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;<span class="preprocessor">#define PWM_3_GENA_ACTCMPAU_M   0x00000030  // Action for Comparator A Up</span></div><div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;<span class="preprocessor">#define PWM_3_GENA_ACTCMPAU_NONE                                              \</span></div><div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;<span class="preprocessor">                                0x00000000  // Do nothing</span></div><div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;<span class="preprocessor">#define PWM_3_GENA_ACTCMPAU_INV 0x00000010  // Invert pwmA</span></div><div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;<span class="preprocessor">#define PWM_3_GENA_ACTCMPAU_ZERO                                              \</span></div><div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;<span class="preprocessor">                                0x00000020  // Drive pwmA Low</span></div><div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;<span class="preprocessor">#define PWM_3_GENA_ACTCMPAU_ONE 0x00000030  // Drive pwmA High</span></div><div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;<span class="preprocessor">#define PWM_3_GENA_ACTLOAD_M    0x0000000C  // Action for Counter=LOAD</span></div><div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;<span class="preprocessor">#define PWM_3_GENA_ACTLOAD_NONE 0x00000000  // Do nothing</span></div><div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;<span class="preprocessor">#define PWM_3_GENA_ACTLOAD_INV  0x00000004  // Invert pwmA</span></div><div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;<span class="preprocessor">#define PWM_3_GENA_ACTLOAD_ZERO 0x00000008  // Drive pwmA Low</span></div><div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;<span class="preprocessor">#define PWM_3_GENA_ACTLOAD_ONE  0x0000000C  // Drive pwmA High</span></div><div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;<span class="preprocessor">#define PWM_3_GENA_ACTZERO_M    0x00000003  // Action for Counter=0</span></div><div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;<span class="preprocessor">#define PWM_3_GENA_ACTZERO_NONE 0x00000000  // Do nothing</span></div><div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;<span class="preprocessor">#define PWM_3_GENA_ACTZERO_INV  0x00000001  // Invert pwmA</span></div><div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;<span class="preprocessor">#define PWM_3_GENA_ACTZERO_ZERO 0x00000002  // Drive pwmA Low</span></div><div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;<span class="preprocessor">#define PWM_3_GENA_ACTZERO_ONE  0x00000003  // Drive pwmA High</span></div><div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;</div><div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_3_GENB register.</span></div><div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;<span class="preprocessor">#define PWM_3_GENB_ACTCMPBD_M   0x00000C00  // Action for Comparator B Down</span></div><div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;<span class="preprocessor">#define PWM_3_GENB_ACTCMPBD_NONE                                              \</span></div><div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;<span class="preprocessor">                                0x00000000  // Do nothing</span></div><div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;<span class="preprocessor">#define PWM_3_GENB_ACTCMPBD_INV 0x00000400  // Invert pwmB</span></div><div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;<span class="preprocessor">#define PWM_3_GENB_ACTCMPBD_ZERO                                              \</span></div><div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;<span class="preprocessor">                                0x00000800  // Drive pwmB Low</span></div><div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;<span class="preprocessor">#define PWM_3_GENB_ACTCMPBD_ONE 0x00000C00  // Drive pwmB High</span></div><div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;<span class="preprocessor">#define PWM_3_GENB_ACTCMPBU_M   0x00000300  // Action for Comparator B Up</span></div><div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;<span class="preprocessor">#define PWM_3_GENB_ACTCMPBU_NONE                                              \</span></div><div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;<span class="preprocessor">                                0x00000000  // Do nothing</span></div><div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;<span class="preprocessor">#define PWM_3_GENB_ACTCMPBU_INV 0x00000100  // Invert pwmB</span></div><div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;<span class="preprocessor">#define PWM_3_GENB_ACTCMPBU_ZERO                                              \</span></div><div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;<span class="preprocessor">                                0x00000200  // Drive pwmB Low</span></div><div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;<span class="preprocessor">#define PWM_3_GENB_ACTCMPBU_ONE 0x00000300  // Drive pwmB High</span></div><div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;<span class="preprocessor">#define PWM_3_GENB_ACTCMPAD_M   0x000000C0  // Action for Comparator A Down</span></div><div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;<span class="preprocessor">#define PWM_3_GENB_ACTCMPAD_NONE                                              \</span></div><div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;<span class="preprocessor">                                0x00000000  // Do nothing</span></div><div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;<span class="preprocessor">#define PWM_3_GENB_ACTCMPAD_INV 0x00000040  // Invert pwmB</span></div><div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;<span class="preprocessor">#define PWM_3_GENB_ACTCMPAD_ZERO                                              \</span></div><div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;<span class="preprocessor">                                0x00000080  // Drive pwmB Low</span></div><div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;<span class="preprocessor">#define PWM_3_GENB_ACTCMPAD_ONE 0x000000C0  // Drive pwmB High</span></div><div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;<span class="preprocessor">#define PWM_3_GENB_ACTCMPAU_M   0x00000030  // Action for Comparator A Up</span></div><div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;<span class="preprocessor">#define PWM_3_GENB_ACTCMPAU_NONE                                              \</span></div><div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;<span class="preprocessor">                                0x00000000  // Do nothing</span></div><div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;<span class="preprocessor">#define PWM_3_GENB_ACTCMPAU_INV 0x00000010  // Invert pwmB</span></div><div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;<span class="preprocessor">#define PWM_3_GENB_ACTCMPAU_ZERO                                              \</span></div><div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;<span class="preprocessor">                                0x00000020  // Drive pwmB Low</span></div><div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;<span class="preprocessor">#define PWM_3_GENB_ACTCMPAU_ONE 0x00000030  // Drive pwmB High</span></div><div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;<span class="preprocessor">#define PWM_3_GENB_ACTLOAD_M    0x0000000C  // Action for Counter=LOAD</span></div><div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;<span class="preprocessor">#define PWM_3_GENB_ACTLOAD_NONE 0x00000000  // Do nothing</span></div><div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;<span class="preprocessor">#define PWM_3_GENB_ACTLOAD_INV  0x00000004  // Invert pwmB</span></div><div class="line"><a name="l04413"></a><span class="lineno"> 4413</span>&#160;<span class="preprocessor">#define PWM_3_GENB_ACTLOAD_ZERO 0x00000008  // Drive pwmB Low</span></div><div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;<span class="preprocessor">#define PWM_3_GENB_ACTLOAD_ONE  0x0000000C  // Drive pwmB High</span></div><div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;<span class="preprocessor">#define PWM_3_GENB_ACTZERO_M    0x00000003  // Action for Counter=0</span></div><div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;<span class="preprocessor">#define PWM_3_GENB_ACTZERO_NONE 0x00000000  // Do nothing</span></div><div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;<span class="preprocessor">#define PWM_3_GENB_ACTZERO_INV  0x00000001  // Invert pwmB</span></div><div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;<span class="preprocessor">#define PWM_3_GENB_ACTZERO_ZERO 0x00000002  // Drive pwmB Low</span></div><div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;<span class="preprocessor">#define PWM_3_GENB_ACTZERO_ONE  0x00000003  // Drive pwmB High</span></div><div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;</div><div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_3_DBCTL register.</span></div><div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;<span class="preprocessor">#define PWM_3_DBCTL_ENABLE      0x00000001  // Dead-Band Generator Enable</span></div><div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;</div><div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_3_DBRISE register.</span></div><div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;<span class="preprocessor">#define PWM_3_DBRISE_RISEDELAY_M                                              \</span></div><div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;<span class="preprocessor">                                0x00000FFF  // Dead-Band Rise Delay</span></div><div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160;<span class="preprocessor">#define PWM_3_DBRISE_RISEDELAY_S                                              \</span></div><div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;</div><div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_3_DBFALL register.</span></div><div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160;<span class="preprocessor">#define PWM_3_DBFALL_FALLDELAY_M                                              \</span></div><div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160;<span class="preprocessor">                                0x00000FFF  // Dead-Band Fall Delay</span></div><div class="line"><a name="l04445"></a><span class="lineno"> 4445</span>&#160;<span class="preprocessor">#define PWM_3_DBFALL_FALLDELAY_S                                              \</span></div><div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;</div><div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_3_FLTSRC0</span></div><div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;<span class="preprocessor">#define PWM_3_FLTSRC0_FAULT1    0x00000002  // Fault1 Input</span></div><div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;<span class="preprocessor">#define PWM_3_FLTSRC0_FAULT0    0x00000001  // Fault0 Input</span></div><div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;</div><div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_3_FLTSRC1</span></div><div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l04461"></a><span class="lineno"> 4461</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;<span class="preprocessor">#define PWM_3_FLTSRC1_DCMP7     0x00000080  // Digital Comparator 7</span></div><div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;<span class="preprocessor">#define PWM_3_FLTSRC1_DCMP6     0x00000040  // Digital Comparator 6</span></div><div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;<span class="preprocessor">#define PWM_3_FLTSRC1_DCMP5     0x00000020  // Digital Comparator 5</span></div><div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;<span class="preprocessor">#define PWM_3_FLTSRC1_DCMP4     0x00000010  // Digital Comparator 4</span></div><div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;<span class="preprocessor">#define PWM_3_FLTSRC1_DCMP3     0x00000008  // Digital Comparator 3</span></div><div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;<span class="preprocessor">#define PWM_3_FLTSRC1_DCMP2     0x00000004  // Digital Comparator 2</span></div><div class="line"><a name="l04469"></a><span class="lineno"> 4469</span>&#160;<span class="preprocessor">#define PWM_3_FLTSRC1_DCMP1     0x00000002  // Digital Comparator 1</span></div><div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;<span class="preprocessor">#define PWM_3_FLTSRC1_DCMP0     0x00000001  // Digital Comparator 0</span></div><div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;</div><div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_3_MINFLTPER</span></div><div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160;<span class="preprocessor">#define PWM_3_MINFLTPER_MFP_M   0x0000FFFF  // Minimum Fault Period</span></div><div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;<span class="preprocessor">#define PWM_3_MINFLTPER_MFP_S   0</span></div><div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;</div><div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_0_FLTSEN register.</span></div><div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;<span class="preprocessor">#define PWM_0_FLTSEN_FAULT1     0x00000002  // Fault1 Sense</span></div><div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;<span class="preprocessor">#define PWM_0_FLTSEN_FAULT0     0x00000001  // Fault0 Sense</span></div><div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;</div><div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_0_FLTSTAT0</span></div><div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04495"></a><span class="lineno"> 4495</span>&#160;<span class="preprocessor">#define PWM_0_FLTSTAT0_FAULT1   0x00000002  // Fault Input 1</span></div><div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;<span class="preprocessor">#define PWM_0_FLTSTAT0_FAULT0   0x00000001  // Fault Input 0</span></div><div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;</div><div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_0_FLTSTAT1</span></div><div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160;<span class="preprocessor">#define PWM_0_FLTSTAT1_DCMP7    0x00000080  // Digital Comparator 7 Trigger</span></div><div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;<span class="preprocessor">#define PWM_0_FLTSTAT1_DCMP6    0x00000040  // Digital Comparator 6 Trigger</span></div><div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;<span class="preprocessor">#define PWM_0_FLTSTAT1_DCMP5    0x00000020  // Digital Comparator 5 Trigger</span></div><div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;<span class="preprocessor">#define PWM_0_FLTSTAT1_DCMP4    0x00000010  // Digital Comparator 4 Trigger</span></div><div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;<span class="preprocessor">#define PWM_0_FLTSTAT1_DCMP3    0x00000008  // Digital Comparator 3 Trigger</span></div><div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;<span class="preprocessor">#define PWM_0_FLTSTAT1_DCMP2    0x00000004  // Digital Comparator 2 Trigger</span></div><div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;<span class="preprocessor">#define PWM_0_FLTSTAT1_DCMP1    0x00000002  // Digital Comparator 1 Trigger</span></div><div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;<span class="preprocessor">#define PWM_0_FLTSTAT1_DCMP0    0x00000001  // Digital Comparator 0 Trigger</span></div><div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;</div><div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_1_FLTSEN register.</span></div><div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;<span class="preprocessor">#define PWM_1_FLTSEN_FAULT1     0x00000002  // Fault1 Sense</span></div><div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;<span class="preprocessor">#define PWM_1_FLTSEN_FAULT0     0x00000001  // Fault0 Sense</span></div><div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;</div><div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_1_FLTSTAT0</span></div><div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;<span class="preprocessor">#define PWM_1_FLTSTAT0_FAULT1   0x00000002  // Fault Input 1</span></div><div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;<span class="preprocessor">#define PWM_1_FLTSTAT0_FAULT0   0x00000001  // Fault Input 0</span></div><div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;</div><div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_1_FLTSTAT1</span></div><div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;<span class="preprocessor">#define PWM_1_FLTSTAT1_DCMP7    0x00000080  // Digital Comparator 7 Trigger</span></div><div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;<span class="preprocessor">#define PWM_1_FLTSTAT1_DCMP6    0x00000040  // Digital Comparator 6 Trigger</span></div><div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;<span class="preprocessor">#define PWM_1_FLTSTAT1_DCMP5    0x00000020  // Digital Comparator 5 Trigger</span></div><div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;<span class="preprocessor">#define PWM_1_FLTSTAT1_DCMP4    0x00000010  // Digital Comparator 4 Trigger</span></div><div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;<span class="preprocessor">#define PWM_1_FLTSTAT1_DCMP3    0x00000008  // Digital Comparator 3 Trigger</span></div><div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;<span class="preprocessor">#define PWM_1_FLTSTAT1_DCMP2    0x00000004  // Digital Comparator 2 Trigger</span></div><div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;<span class="preprocessor">#define PWM_1_FLTSTAT1_DCMP1    0x00000002  // Digital Comparator 1 Trigger</span></div><div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;<span class="preprocessor">#define PWM_1_FLTSTAT1_DCMP0    0x00000001  // Digital Comparator 0 Trigger</span></div><div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;</div><div class="line"><a name="l04545"></a><span class="lineno"> 4545</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04546"></a><span class="lineno"> 4546</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_2_FLTSTAT0</span></div><div class="line"><a name="l04548"></a><span class="lineno"> 4548</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;<span class="preprocessor">#define PWM_2_FLTSTAT0_FAULT1   0x00000002  // Fault Input 1</span></div><div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;<span class="preprocessor">#define PWM_2_FLTSTAT0_FAULT0   0x00000001  // Fault Input 0</span></div><div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;</div><div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_2_FLTSTAT1</span></div><div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;<span class="preprocessor">#define PWM_2_FLTSTAT1_DCMP7    0x00000080  // Digital Comparator 7 Trigger</span></div><div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;<span class="preprocessor">#define PWM_2_FLTSTAT1_DCMP6    0x00000040  // Digital Comparator 6 Trigger</span></div><div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;<span class="preprocessor">#define PWM_2_FLTSTAT1_DCMP5    0x00000020  // Digital Comparator 5 Trigger</span></div><div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;<span class="preprocessor">#define PWM_2_FLTSTAT1_DCMP4    0x00000010  // Digital Comparator 4 Trigger</span></div><div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;<span class="preprocessor">#define PWM_2_FLTSTAT1_DCMP3    0x00000008  // Digital Comparator 3 Trigger</span></div><div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;<span class="preprocessor">#define PWM_2_FLTSTAT1_DCMP2    0x00000004  // Digital Comparator 2 Trigger</span></div><div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;<span class="preprocessor">#define PWM_2_FLTSTAT1_DCMP1    0x00000002  // Digital Comparator 1 Trigger</span></div><div class="line"><a name="l04567"></a><span class="lineno"> 4567</span>&#160;<span class="preprocessor">#define PWM_2_FLTSTAT1_DCMP0    0x00000001  // Digital Comparator 0 Trigger</span></div><div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160;</div><div class="line"><a name="l04569"></a><span class="lineno"> 4569</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_3_FLTSTAT0</span></div><div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l04573"></a><span class="lineno"> 4573</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;<span class="preprocessor">#define PWM_3_FLTSTAT0_FAULT1   0x00000002  // Fault Input 1</span></div><div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160;<span class="preprocessor">#define PWM_3_FLTSTAT0_FAULT0   0x00000001  // Fault Input 0</span></div><div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;</div><div class="line"><a name="l04578"></a><span class="lineno"> 4578</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04579"></a><span class="lineno"> 4579</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_3_FLTSTAT1</span></div><div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;<span class="preprocessor">#define PWM_3_FLTSTAT1_DCMP7    0x00000080  // Digital Comparator 7 Trigger</span></div><div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;<span class="preprocessor">#define PWM_3_FLTSTAT1_DCMP6    0x00000040  // Digital Comparator 6 Trigger</span></div><div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;<span class="preprocessor">#define PWM_3_FLTSTAT1_DCMP5    0x00000020  // Digital Comparator 5 Trigger</span></div><div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;<span class="preprocessor">#define PWM_3_FLTSTAT1_DCMP4    0x00000010  // Digital Comparator 4 Trigger</span></div><div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;<span class="preprocessor">#define PWM_3_FLTSTAT1_DCMP3    0x00000008  // Digital Comparator 3 Trigger</span></div><div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;<span class="preprocessor">#define PWM_3_FLTSTAT1_DCMP2    0x00000004  // Digital Comparator 2 Trigger</span></div><div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;<span class="preprocessor">#define PWM_3_FLTSTAT1_DCMP1    0x00000002  // Digital Comparator 1 Trigger</span></div><div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;<span class="preprocessor">#define PWM_3_FLTSTAT1_DCMP0    0x00000001  // Digital Comparator 0 Trigger</span></div><div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;</div><div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04595"></a><span class="lineno"> 4595</span>&#160;<span class="comment">// The following are defines for the bit fields in the PWM_O_PP register.</span></div><div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04597"></a><span class="lineno"> 4597</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;<span class="preprocessor">#define PWM_PP_ONE              0x00000400  // One-Shot Mode</span></div><div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;<span class="preprocessor">#define PWM_PP_EFAULT           0x00000200  // Extended Fault</span></div><div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;<span class="preprocessor">#define PWM_PP_ESYNC            0x00000100  // Extended Synchronization</span></div><div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;<span class="preprocessor">#define PWM_PP_FCNT_M           0x000000F0  // Fault Inputs (per PWM unit)</span></div><div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;<span class="preprocessor">#define PWM_PP_GCNT_M           0x0000000F  // Generators</span></div><div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;<span class="preprocessor">#define PWM_PP_FCNT_S           4</span></div><div class="line"><a name="l04604"></a><span class="lineno"> 4604</span>&#160;<span class="preprocessor">#define PWM_PP_GCNT_S           0</span></div><div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;</div><div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;<span class="comment">// The following are defines for the bit fields in the QEI_O_CTL register.</span></div><div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160;<span class="preprocessor">#define QEI_CTL_FILTCNT_M       0x000F0000  // Input Filter Prescale Count</span></div><div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;<span class="preprocessor">#define QEI_CTL_FILTEN          0x00002000  // Enable Input Filter</span></div><div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;<span class="preprocessor">#define QEI_CTL_STALLEN         0x00001000  // Stall QEI</span></div><div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;<span class="preprocessor">#define QEI_CTL_INVI            0x00000800  // Invert Index Pulse</span></div><div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;<span class="preprocessor">#define QEI_CTL_INVB            0x00000400  // Invert PhB</span></div><div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;<span class="preprocessor">#define QEI_CTL_INVA            0x00000200  // Invert PhA</span></div><div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;<span class="preprocessor">#define QEI_CTL_VELDIV_M        0x000001C0  // Predivide Velocity</span></div><div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;<span class="preprocessor">#define QEI_CTL_VELDIV_1        0x00000000  // QEI clock /1</span></div><div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;<span class="preprocessor">#define QEI_CTL_VELDIV_2        0x00000040  // QEI clock /2</span></div><div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;<span class="preprocessor">#define QEI_CTL_VELDIV_4        0x00000080  // QEI clock /4</span></div><div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;<span class="preprocessor">#define QEI_CTL_VELDIV_8        0x000000C0  // QEI clock /8</span></div><div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;<span class="preprocessor">#define QEI_CTL_VELDIV_16       0x00000100  // QEI clock /16</span></div><div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;<span class="preprocessor">#define QEI_CTL_VELDIV_32       0x00000140  // QEI clock /32</span></div><div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;<span class="preprocessor">#define QEI_CTL_VELDIV_64       0x00000180  // QEI clock /64</span></div><div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;<span class="preprocessor">#define QEI_CTL_VELDIV_128      0x000001C0  // QEI clock /128</span></div><div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;<span class="preprocessor">#define QEI_CTL_VELEN           0x00000020  // Capture Velocity</span></div><div class="line"><a name="l04627"></a><span class="lineno"> 4627</span>&#160;<span class="preprocessor">#define QEI_CTL_RESMODE         0x00000010  // Reset Mode</span></div><div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;<span class="preprocessor">#define QEI_CTL_CAPMODE         0x00000008  // Capture Mode</span></div><div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;<span class="preprocessor">#define QEI_CTL_SIGMODE         0x00000004  // Signal Mode</span></div><div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;<span class="preprocessor">#define QEI_CTL_SWAP            0x00000002  // Swap Signals</span></div><div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;<span class="preprocessor">#define QEI_CTL_ENABLE          0x00000001  // Enable QEI</span></div><div class="line"><a name="l04632"></a><span class="lineno"> 4632</span>&#160;<span class="preprocessor">#define QEI_CTL_FILTCNT_S       16</span></div><div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160;</div><div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;<span class="comment">// The following are defines for the bit fields in the QEI_O_STAT register.</span></div><div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;<span class="preprocessor">#define QEI_STAT_DIRECTION      0x00000002  // Direction of Rotation</span></div><div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;<span class="preprocessor">#define QEI_STAT_ERROR          0x00000001  // Error Detected</span></div><div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;</div><div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;<span class="comment">// The following are defines for the bit fields in the QEI_O_POS register.</span></div><div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;<span class="preprocessor">#define QEI_POS_M               0xFFFFFFFF  // Current Position Integrator</span></div><div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;                                            <span class="comment">// Value</span></div><div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;<span class="preprocessor">#define QEI_POS_S               0</span></div><div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;</div><div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;<span class="comment">// The following are defines for the bit fields in the QEI_O_MAXPOS register.</span></div><div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;<span class="preprocessor">#define QEI_MAXPOS_M            0xFFFFFFFF  // Maximum Position Integrator</span></div><div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;                                            <span class="comment">// Value</span></div><div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;<span class="preprocessor">#define QEI_MAXPOS_S            0</span></div><div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;</div><div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;<span class="comment">// The following are defines for the bit fields in the QEI_O_LOAD register.</span></div><div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;<span class="preprocessor">#define QEI_LOAD_M              0xFFFFFFFF  // Velocity Timer Load Value</span></div><div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;<span class="preprocessor">#define QEI_LOAD_S              0</span></div><div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;</div><div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;<span class="comment">// The following are defines for the bit fields in the QEI_O_TIME register.</span></div><div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;<span class="preprocessor">#define QEI_TIME_M              0xFFFFFFFF  // Velocity Timer Current Value</span></div><div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;<span class="preprocessor">#define QEI_TIME_S              0</span></div><div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;</div><div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;<span class="comment">// The following are defines for the bit fields in the QEI_O_COUNT register.</span></div><div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;<span class="preprocessor">#define QEI_COUNT_M             0xFFFFFFFF  // Velocity Pulse Count</span></div><div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;<span class="preprocessor">#define QEI_COUNT_S             0</span></div><div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;</div><div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04685"></a><span class="lineno"> 4685</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;<span class="comment">// The following are defines for the bit fields in the QEI_O_SPEED register.</span></div><div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;<span class="preprocessor">#define QEI_SPEED_M             0xFFFFFFFF  // Velocity</span></div><div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;<span class="preprocessor">#define QEI_SPEED_S             0</span></div><div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;</div><div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;<span class="comment">// The following are defines for the bit fields in the QEI_O_INTEN register.</span></div><div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;<span class="preprocessor">#define QEI_INTEN_ERROR         0x00000008  // Phase Error Interrupt Enable</span></div><div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;<span class="preprocessor">#define QEI_INTEN_DIR           0x00000004  // Direction Change Interrupt</span></div><div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;<span class="preprocessor">#define QEI_INTEN_TIMER         0x00000002  // Timer Expires Interrupt Enable</span></div><div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;<span class="preprocessor">#define QEI_INTEN_INDEX         0x00000001  // Index Pulse Detected Interrupt</span></div><div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;</div><div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;<span class="comment">// The following are defines for the bit fields in the QEI_O_RIS register.</span></div><div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;<span class="preprocessor">#define QEI_RIS_ERROR           0x00000008  // Phase Error Detected</span></div><div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;<span class="preprocessor">#define QEI_RIS_DIR             0x00000004  // Direction Change Detected</span></div><div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;<span class="preprocessor">#define QEI_RIS_TIMER           0x00000002  // Velocity Timer Expired</span></div><div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;<span class="preprocessor">#define QEI_RIS_INDEX           0x00000001  // Index Pulse Asserted</span></div><div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;</div><div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;<span class="comment">// The following are defines for the bit fields in the QEI_O_ISC register.</span></div><div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04718"></a><span class="lineno"> 4718</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04719"></a><span class="lineno"> 4719</span>&#160;<span class="preprocessor">#define QEI_ISC_ERROR           0x00000008  // Phase Error Interrupt</span></div><div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;<span class="preprocessor">#define QEI_ISC_DIR             0x00000004  // Direction Change Interrupt</span></div><div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;<span class="preprocessor">#define QEI_ISC_TIMER           0x00000002  // Velocity Timer Expired Interrupt</span></div><div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;<span class="preprocessor">#define QEI_ISC_INDEX           0x00000001  // Index Pulse Interrupt</span></div><div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;</div><div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_CFG register.</span></div><div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04729"></a><span class="lineno"> 4729</span>&#160;<span class="preprocessor">#define TIMER_CFG_M             0x00000007  // GPTM Configuration</span></div><div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;<span class="preprocessor">#define TIMER_CFG_32_BIT_TIMER  0x00000000  // For a 16/32-bit timer, this</span></div><div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;                                            <span class="comment">// value selects the 32-bit timer</span></div><div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;                                            <span class="comment">// configuration</span></div><div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;<span class="preprocessor">#define TIMER_CFG_32_BIT_RTC    0x00000001  // For a 16/32-bit timer, this</span></div><div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160;                                            <span class="comment">// value selects the 32-bit</span></div><div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;                                            <span class="comment">// real-time clock (RTC) counter</span></div><div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160;                                            <span class="comment">// configuration</span></div><div class="line"><a name="l04737"></a><span class="lineno"> 4737</span>&#160;<span class="preprocessor">#define TIMER_CFG_16_BIT        0x00000004  // For a 16/32-bit timer, this</span></div><div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;                                            <span class="comment">// value selects the 16-bit timer</span></div><div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;                                            <span class="comment">// configuration</span></div><div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;</div><div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_TAMR register.</span></div><div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;<span class="preprocessor">#define TIMER_TAMR_TAPLO        0x00000800  // GPTM Timer A PWM Legacy</span></div><div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160;<span class="preprocessor">#define TIMER_TAMR_TAMRSU       0x00000400  // GPTM Timer A Match Register</span></div><div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;                                            <span class="comment">// Update</span></div><div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160;<span class="preprocessor">#define TIMER_TAMR_TAPWMIE      0x00000200  // GPTM Timer A PWM Interrupt</span></div><div class="line"><a name="l04751"></a><span class="lineno"> 4751</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;<span class="preprocessor">#define TIMER_TAMR_TAILD        0x00000100  // GPTM Timer A Interval Load Write</span></div><div class="line"><a name="l04753"></a><span class="lineno"> 4753</span>&#160;<span class="preprocessor">#define TIMER_TAMR_TASNAPS      0x00000080  // GPTM Timer A Snap-Shot Mode</span></div><div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;<span class="preprocessor">#define TIMER_TAMR_TAWOT        0x00000040  // GPTM Timer A Wait-on-Trigger</span></div><div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;<span class="preprocessor">#define TIMER_TAMR_TAMIE        0x00000020  // GPTM Timer A Match Interrupt</span></div><div class="line"><a name="l04756"></a><span class="lineno"> 4756</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160;<span class="preprocessor">#define TIMER_TAMR_TACDIR       0x00000010  // GPTM Timer A Count Direction</span></div><div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160;<span class="preprocessor">#define TIMER_TAMR_TAAMS        0x00000008  // GPTM Timer A Alternate Mode</span></div><div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160;<span class="preprocessor">#define TIMER_TAMR_TACMR        0x00000004  // GPTM Timer A Capture Mode</span></div><div class="line"><a name="l04761"></a><span class="lineno"> 4761</span>&#160;<span class="preprocessor">#define TIMER_TAMR_TAMR_M       0x00000003  // GPTM Timer A Mode</span></div><div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;<span class="preprocessor">#define TIMER_TAMR_TAMR_1_SHOT  0x00000001  // One-Shot Timer mode</span></div><div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;<span class="preprocessor">#define TIMER_TAMR_TAMR_PERIOD  0x00000002  // Periodic Timer mode</span></div><div class="line"><a name="l04764"></a><span class="lineno"> 4764</span>&#160;<span class="preprocessor">#define TIMER_TAMR_TAMR_CAP     0x00000003  // Capture mode</span></div><div class="line"><a name="l04765"></a><span class="lineno"> 4765</span>&#160;</div><div class="line"><a name="l04766"></a><span class="lineno"> 4766</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_TBMR register.</span></div><div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04771"></a><span class="lineno"> 4771</span>&#160;<span class="preprocessor">#define TIMER_TBMR_TBPLO        0x00000800  // GPTM Timer B PWM Legacy</span></div><div class="line"><a name="l04772"></a><span class="lineno"> 4772</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;<span class="preprocessor">#define TIMER_TBMR_TBMRSU       0x00000400  // GPTM Timer B Match Register</span></div><div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;                                            <span class="comment">// Update</span></div><div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;<span class="preprocessor">#define TIMER_TBMR_TBPWMIE      0x00000200  // GPTM Timer B PWM Interrupt</span></div><div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;<span class="preprocessor">#define TIMER_TBMR_TBILD        0x00000100  // GPTM Timer B Interval Load Write</span></div><div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;<span class="preprocessor">#define TIMER_TBMR_TBSNAPS      0x00000080  // GPTM Timer B Snap-Shot Mode</span></div><div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160;<span class="preprocessor">#define TIMER_TBMR_TBWOT        0x00000040  // GPTM Timer B Wait-on-Trigger</span></div><div class="line"><a name="l04780"></a><span class="lineno"> 4780</span>&#160;<span class="preprocessor">#define TIMER_TBMR_TBMIE        0x00000020  // GPTM Timer B Match Interrupt</span></div><div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l04782"></a><span class="lineno"> 4782</span>&#160;<span class="preprocessor">#define TIMER_TBMR_TBCDIR       0x00000010  // GPTM Timer B Count Direction</span></div><div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;<span class="preprocessor">#define TIMER_TBMR_TBAMS        0x00000008  // GPTM Timer B Alternate Mode</span></div><div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l04785"></a><span class="lineno"> 4785</span>&#160;<span class="preprocessor">#define TIMER_TBMR_TBCMR        0x00000004  // GPTM Timer B Capture Mode</span></div><div class="line"><a name="l04786"></a><span class="lineno"> 4786</span>&#160;<span class="preprocessor">#define TIMER_TBMR_TBMR_M       0x00000003  // GPTM Timer B Mode</span></div><div class="line"><a name="l04787"></a><span class="lineno"> 4787</span>&#160;<span class="preprocessor">#define TIMER_TBMR_TBMR_1_SHOT  0x00000001  // One-Shot Timer mode</span></div><div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;<span class="preprocessor">#define TIMER_TBMR_TBMR_PERIOD  0x00000002  // Periodic Timer mode</span></div><div class="line"><a name="l04789"></a><span class="lineno"> 4789</span>&#160;<span class="preprocessor">#define TIMER_TBMR_TBMR_CAP     0x00000003  // Capture mode</span></div><div class="line"><a name="l04790"></a><span class="lineno"> 4790</span>&#160;</div><div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04793"></a><span class="lineno"> 4793</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_CTL register.</span></div><div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04795"></a><span class="lineno"> 4795</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04796"></a><span class="lineno"> 4796</span>&#160;<span class="preprocessor">#define TIMER_CTL_TBPWML        0x00004000  // GPTM Timer B PWM Output Level</span></div><div class="line"><a name="l04797"></a><span class="lineno"> 4797</span>&#160;<span class="preprocessor">#define TIMER_CTL_TBOTE         0x00002000  // GPTM Timer B Output Trigger</span></div><div class="line"><a name="l04798"></a><span class="lineno"> 4798</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l04799"></a><span class="lineno"> 4799</span>&#160;<span class="preprocessor">#define TIMER_CTL_TBEVENT_M     0x00000C00  // GPTM Timer B Event Mode</span></div><div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160;<span class="preprocessor">#define TIMER_CTL_TBEVENT_POS   0x00000000  // Positive edge</span></div><div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;<span class="preprocessor">#define TIMER_CTL_TBEVENT_NEG   0x00000400  // Negative edge</span></div><div class="line"><a name="l04802"></a><span class="lineno"> 4802</span>&#160;<span class="preprocessor">#define TIMER_CTL_TBEVENT_BOTH  0x00000C00  // Both edges</span></div><div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160;<span class="preprocessor">#define TIMER_CTL_TBSTALL       0x00000200  // GPTM Timer B Stall Enable</span></div><div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;<span class="preprocessor">#define TIMER_CTL_TBEN          0x00000100  // GPTM Timer B Enable</span></div><div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160;<span class="preprocessor">#define TIMER_CTL_TAPWML        0x00000040  // GPTM Timer A PWM Output Level</span></div><div class="line"><a name="l04806"></a><span class="lineno"> 4806</span>&#160;<span class="preprocessor">#define TIMER_CTL_TAOTE         0x00000020  // GPTM Timer A Output Trigger</span></div><div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l04808"></a><span class="lineno"> 4808</span>&#160;<span class="preprocessor">#define TIMER_CTL_RTCEN         0x00000010  // GPTM RTC Stall Enable</span></div><div class="line"><a name="l04809"></a><span class="lineno"> 4809</span>&#160;<span class="preprocessor">#define TIMER_CTL_TAEVENT_M     0x0000000C  // GPTM Timer A Event Mode</span></div><div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160;<span class="preprocessor">#define TIMER_CTL_TAEVENT_POS   0x00000000  // Positive edge</span></div><div class="line"><a name="l04811"></a><span class="lineno"> 4811</span>&#160;<span class="preprocessor">#define TIMER_CTL_TAEVENT_NEG   0x00000004  // Negative edge</span></div><div class="line"><a name="l04812"></a><span class="lineno"> 4812</span>&#160;<span class="preprocessor">#define TIMER_CTL_TAEVENT_BOTH  0x0000000C  // Both edges</span></div><div class="line"><a name="l04813"></a><span class="lineno"> 4813</span>&#160;<span class="preprocessor">#define TIMER_CTL_TASTALL       0x00000002  // GPTM Timer A Stall Enable</span></div><div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160;<span class="preprocessor">#define TIMER_CTL_TAEN          0x00000001  // GPTM Timer A Enable</span></div><div class="line"><a name="l04815"></a><span class="lineno"> 4815</span>&#160;</div><div class="line"><a name="l04816"></a><span class="lineno"> 4816</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04817"></a><span class="lineno"> 4817</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04818"></a><span class="lineno"> 4818</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_SYNC register.</span></div><div class="line"><a name="l04819"></a><span class="lineno"> 4819</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04820"></a><span class="lineno"> 4820</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT5_M    0x00C00000  // Synchronize GPTM 32/64-Bit Timer</span></div><div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;                                            <span class="comment">// 5</span></div><div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT5_NONE 0x00000000  // GPTM 32/64-Bit Timer 5 is not</span></div><div class="line"><a name="l04824"></a><span class="lineno"> 4824</span>&#160;                                            <span class="comment">// affected</span></div><div class="line"><a name="l04825"></a><span class="lineno"> 4825</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT5_TA   0x00400000  // A timeout event for Timer A of</span></div><div class="line"><a name="l04826"></a><span class="lineno"> 4826</span>&#160;                                            <span class="comment">// GPTM 32/64-Bit Timer 5 is</span></div><div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l04828"></a><span class="lineno"> 4828</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT5_TB   0x00800000  // A timeout event for Timer B of</span></div><div class="line"><a name="l04829"></a><span class="lineno"> 4829</span>&#160;                                            <span class="comment">// GPTM 32/64-Bit Timer 5 is</span></div><div class="line"><a name="l04830"></a><span class="lineno"> 4830</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l04831"></a><span class="lineno"> 4831</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT5_TATB 0x00C00000  // A timeout event for both Timer A</span></div><div class="line"><a name="l04832"></a><span class="lineno"> 4832</span>&#160;                                            <span class="comment">// and Timer B of GPTM 32/64-Bit</span></div><div class="line"><a name="l04833"></a><span class="lineno"> 4833</span>&#160;                                            <span class="comment">// Timer 5 is triggered</span></div><div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT4_M    0x00300000  // Synchronize GPTM 32/64-Bit Timer</span></div><div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160;                                            <span class="comment">// 4</span></div><div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT4_NONE 0x00000000  // GPTM 32/64-Bit Timer 4 is not</span></div><div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;                                            <span class="comment">// affected</span></div><div class="line"><a name="l04838"></a><span class="lineno"> 4838</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT4_TA   0x00100000  // A timeout event for Timer A of</span></div><div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160;                                            <span class="comment">// GPTM 32/64-Bit Timer 4 is</span></div><div class="line"><a name="l04840"></a><span class="lineno"> 4840</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT4_TB   0x00200000  // A timeout event for Timer B of</span></div><div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;                                            <span class="comment">// GPTM 32/64-Bit Timer 4 is</span></div><div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT4_TATB 0x00300000  // A timeout event for both Timer A</span></div><div class="line"><a name="l04845"></a><span class="lineno"> 4845</span>&#160;                                            <span class="comment">// and Timer B of GPTM 32/64-Bit</span></div><div class="line"><a name="l04846"></a><span class="lineno"> 4846</span>&#160;                                            <span class="comment">// Timer 4 is triggered</span></div><div class="line"><a name="l04847"></a><span class="lineno"> 4847</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT3_M    0x000C0000  // Synchronize GPTM 32/64-Bit Timer</span></div><div class="line"><a name="l04848"></a><span class="lineno"> 4848</span>&#160;                                            <span class="comment">// 3</span></div><div class="line"><a name="l04849"></a><span class="lineno"> 4849</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT3_NONE 0x00000000  // GPTM 32/64-Bit Timer 3 is not</span></div><div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;                                            <span class="comment">// affected</span></div><div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT3_TA   0x00040000  // A timeout event for Timer A of</span></div><div class="line"><a name="l04852"></a><span class="lineno"> 4852</span>&#160;                                            <span class="comment">// GPTM 32/64-Bit Timer 3 is</span></div><div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l04854"></a><span class="lineno"> 4854</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT3_TB   0x00080000  // A timeout event for Timer B of</span></div><div class="line"><a name="l04855"></a><span class="lineno"> 4855</span>&#160;                                            <span class="comment">// GPTM 32/64-Bit Timer 3 is</span></div><div class="line"><a name="l04856"></a><span class="lineno"> 4856</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l04857"></a><span class="lineno"> 4857</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT3_TATB 0x000C0000  // A timeout event for both Timer A</span></div><div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;                                            <span class="comment">// and Timer B of GPTM 32/64-Bit</span></div><div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160;                                            <span class="comment">// Timer 3 is triggered</span></div><div class="line"><a name="l04860"></a><span class="lineno"> 4860</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT2_M    0x00030000  // Synchronize GPTM 32/64-Bit Timer</span></div><div class="line"><a name="l04861"></a><span class="lineno"> 4861</span>&#160;                                            <span class="comment">// 2</span></div><div class="line"><a name="l04862"></a><span class="lineno"> 4862</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT2_NONE 0x00000000  // GPTM 32/64-Bit Timer 2 is not</span></div><div class="line"><a name="l04863"></a><span class="lineno"> 4863</span>&#160;                                            <span class="comment">// affected</span></div><div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT2_TA   0x00010000  // A timeout event for Timer A of</span></div><div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;                                            <span class="comment">// GPTM 32/64-Bit Timer 2 is</span></div><div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT2_TB   0x00020000  // A timeout event for Timer B of</span></div><div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;                                            <span class="comment">// GPTM 32/64-Bit Timer 2 is</span></div><div class="line"><a name="l04869"></a><span class="lineno"> 4869</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l04870"></a><span class="lineno"> 4870</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT2_TATB 0x00030000  // A timeout event for both Timer A</span></div><div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;                                            <span class="comment">// and Timer B of GPTM 32/64-Bit</span></div><div class="line"><a name="l04872"></a><span class="lineno"> 4872</span>&#160;                                            <span class="comment">// Timer 2 is triggered</span></div><div class="line"><a name="l04873"></a><span class="lineno"> 4873</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT1_M    0x0000C000  // Synchronize GPTM 32/64-Bit Timer</span></div><div class="line"><a name="l04874"></a><span class="lineno"> 4874</span>&#160;                                            <span class="comment">// 1</span></div><div class="line"><a name="l04875"></a><span class="lineno"> 4875</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT1_NONE 0x00000000  // GPTM 32/64-Bit Timer 1 is not</span></div><div class="line"><a name="l04876"></a><span class="lineno"> 4876</span>&#160;                                            <span class="comment">// affected</span></div><div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT1_TA   0x00004000  // A timeout event for Timer A of</span></div><div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;                                            <span class="comment">// GPTM 32/64-Bit Timer 1 is</span></div><div class="line"><a name="l04879"></a><span class="lineno"> 4879</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l04880"></a><span class="lineno"> 4880</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT1_TB   0x00008000  // A timeout event for Timer B of</span></div><div class="line"><a name="l04881"></a><span class="lineno"> 4881</span>&#160;                                            <span class="comment">// GPTM 32/64-Bit Timer 1 is</span></div><div class="line"><a name="l04882"></a><span class="lineno"> 4882</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT1_TATB 0x0000C000  // A timeout event for both Timer A</span></div><div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;                                            <span class="comment">// and Timer B of GPTM 32/64-Bit</span></div><div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;                                            <span class="comment">// Timer 1 is triggered</span></div><div class="line"><a name="l04886"></a><span class="lineno"> 4886</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT0_M    0x00003000  // Synchronize GPTM 32/64-Bit Timer</span></div><div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;                                            <span class="comment">// 0</span></div><div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT0_NONE 0x00000000  // GPTM 32/64-Bit Timer 0 is not</span></div><div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;                                            <span class="comment">// affected</span></div><div class="line"><a name="l04890"></a><span class="lineno"> 4890</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT0_TA   0x00001000  // A timeout event for Timer A of</span></div><div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160;                                            <span class="comment">// GPTM 32/64-Bit Timer 0 is</span></div><div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT0_TB   0x00002000  // A timeout event for Timer B of</span></div><div class="line"><a name="l04894"></a><span class="lineno"> 4894</span>&#160;                                            <span class="comment">// GPTM 32/64-Bit Timer 0 is</span></div><div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT0_TATB 0x00003000  // A timeout event for both Timer A</span></div><div class="line"><a name="l04897"></a><span class="lineno"> 4897</span>&#160;                                            <span class="comment">// and Timer B of GPTM 32/64-Bit</span></div><div class="line"><a name="l04898"></a><span class="lineno"> 4898</span>&#160;                                            <span class="comment">// Timer 0 is triggered</span></div><div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT5_M     0x00000C00  // Synchronize GPTM Timer 5</span></div><div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT5_NONE  0x00000000  // GPTM5 is not affected</span></div><div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT5_TA    0x00000400  // A timeout event for Timer A of</span></div><div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;                                            <span class="comment">// GPTM5 is triggered</span></div><div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT5_TB    0x00000800  // A timeout event for Timer B of</span></div><div class="line"><a name="l04904"></a><span class="lineno"> 4904</span>&#160;                                            <span class="comment">// GPTM5 is triggered</span></div><div class="line"><a name="l04905"></a><span class="lineno"> 4905</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT5_TATB  0x00000C00  // A timeout event for both Timer A</span></div><div class="line"><a name="l04906"></a><span class="lineno"> 4906</span>&#160;                                            <span class="comment">// and Timer B of GPTM5 is</span></div><div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT4_M     0x00000300  // Synchronize GPTM Timer 4</span></div><div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT4_NONE  0x00000000  // GPTM4 is not affected</span></div><div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT4_TA    0x00000100  // A timeout event for Timer A of</span></div><div class="line"><a name="l04911"></a><span class="lineno"> 4911</span>&#160;                                            <span class="comment">// GPTM4 is triggered</span></div><div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT4_TB    0x00000200  // A timeout event for Timer B of</span></div><div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;                                            <span class="comment">// GPTM4 is triggered</span></div><div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT4_TATB  0x00000300  // A timeout event for both Timer A</span></div><div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;                                            <span class="comment">// and Timer B of GPTM4 is</span></div><div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l04917"></a><span class="lineno"> 4917</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT3_M     0x000000C0  // Synchronize GPTM Timer 3</span></div><div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT3_NONE  0x00000000  // GPTM3 is not affected</span></div><div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT3_TA    0x00000040  // A timeout event for Timer A of</span></div><div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;                                            <span class="comment">// GPTM3 is triggered</span></div><div class="line"><a name="l04921"></a><span class="lineno"> 4921</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT3_TB    0x00000080  // A timeout event for Timer B of</span></div><div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;                                            <span class="comment">// GPTM3 is triggered</span></div><div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT3_TATB  0x000000C0  // A timeout event for both Timer A</span></div><div class="line"><a name="l04924"></a><span class="lineno"> 4924</span>&#160;                                            <span class="comment">// and Timer B of GPTM3 is</span></div><div class="line"><a name="l04925"></a><span class="lineno"> 4925</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l04926"></a><span class="lineno"> 4926</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT2_M     0x00000030  // Synchronize GPTM Timer 2</span></div><div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT2_NONE  0x00000000  // GPTM2 is not affected</span></div><div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT2_TA    0x00000010  // A timeout event for Timer A of</span></div><div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;                                            <span class="comment">// GPTM2 is triggered</span></div><div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT2_TB    0x00000020  // A timeout event for Timer B of</span></div><div class="line"><a name="l04931"></a><span class="lineno"> 4931</span>&#160;                                            <span class="comment">// GPTM2 is triggered</span></div><div class="line"><a name="l04932"></a><span class="lineno"> 4932</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT2_TATB  0x00000030  // A timeout event for both Timer A</span></div><div class="line"><a name="l04933"></a><span class="lineno"> 4933</span>&#160;                                            <span class="comment">// and Timer B of GPTM2 is</span></div><div class="line"><a name="l04934"></a><span class="lineno"> 4934</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l04935"></a><span class="lineno"> 4935</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT1_M     0x0000000C  // Synchronize GPTM Timer 1</span></div><div class="line"><a name="l04936"></a><span class="lineno"> 4936</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT1_NONE  0x00000000  // GPTM1 is not affected</span></div><div class="line"><a name="l04937"></a><span class="lineno"> 4937</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT1_TA    0x00000004  // A timeout event for Timer A of</span></div><div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;                                            <span class="comment">// GPTM1 is triggered</span></div><div class="line"><a name="l04939"></a><span class="lineno"> 4939</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT1_TB    0x00000008  // A timeout event for Timer B of</span></div><div class="line"><a name="l04940"></a><span class="lineno"> 4940</span>&#160;                                            <span class="comment">// GPTM1 is triggered</span></div><div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT1_TATB  0x0000000C  // A timeout event for both Timer A</span></div><div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;                                            <span class="comment">// and Timer B of GPTM1 is</span></div><div class="line"><a name="l04943"></a><span class="lineno"> 4943</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT0_M     0x00000003  // Synchronize GPTM Timer 0</span></div><div class="line"><a name="l04945"></a><span class="lineno"> 4945</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT0_NONE  0x00000000  // GPTM0 is not affected</span></div><div class="line"><a name="l04946"></a><span class="lineno"> 4946</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT0_TA    0x00000001  // A timeout event for Timer A of</span></div><div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;                                            <span class="comment">// GPTM0 is triggered</span></div><div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT0_TB    0x00000002  // A timeout event for Timer B of</span></div><div class="line"><a name="l04949"></a><span class="lineno"> 4949</span>&#160;                                            <span class="comment">// GPTM0 is triggered</span></div><div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT0_TATB  0x00000003  // A timeout event for both Timer A</span></div><div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;                                            <span class="comment">// and Timer B of GPTM0 is</span></div><div class="line"><a name="l04952"></a><span class="lineno"> 4952</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l04953"></a><span class="lineno"> 4953</span>&#160;</div><div class="line"><a name="l04954"></a><span class="lineno"> 4954</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04955"></a><span class="lineno"> 4955</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04956"></a><span class="lineno"> 4956</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_IMR register.</span></div><div class="line"><a name="l04957"></a><span class="lineno"> 4957</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04958"></a><span class="lineno"> 4958</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04959"></a><span class="lineno"> 4959</span>&#160;<span class="preprocessor">#define TIMER_IMR_WUEIM         0x00010000  // 32/64-Bit Wide GPTM Write Update</span></div><div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160;                                            <span class="comment">// Error Interrupt Mask</span></div><div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160;<span class="preprocessor">#define TIMER_IMR_TBMIM         0x00000800  // GPTM Timer B Match Interrupt</span></div><div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160;                                            <span class="comment">// Mask</span></div><div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;<span class="preprocessor">#define TIMER_IMR_CBEIM         0x00000400  // GPTM Timer B Capture Mode Event</span></div><div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;                                            <span class="comment">// Interrupt Mask</span></div><div class="line"><a name="l04965"></a><span class="lineno"> 4965</span>&#160;<span class="preprocessor">#define TIMER_IMR_CBMIM         0x00000200  // GPTM Timer B Capture Mode Match</span></div><div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160;                                            <span class="comment">// Interrupt Mask</span></div><div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160;<span class="preprocessor">#define TIMER_IMR_TBTOIM        0x00000100  // GPTM Timer B Time-Out Interrupt</span></div><div class="line"><a name="l04968"></a><span class="lineno"> 4968</span>&#160;                                            <span class="comment">// Mask</span></div><div class="line"><a name="l04969"></a><span class="lineno"> 4969</span>&#160;<span class="preprocessor">#define TIMER_IMR_TAMIM         0x00000010  // GPTM Timer A Match Interrupt</span></div><div class="line"><a name="l04970"></a><span class="lineno"> 4970</span>&#160;                                            <span class="comment">// Mask</span></div><div class="line"><a name="l04971"></a><span class="lineno"> 4971</span>&#160;<span class="preprocessor">#define TIMER_IMR_RTCIM         0x00000008  // GPTM RTC Interrupt Mask</span></div><div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160;<span class="preprocessor">#define TIMER_IMR_CAEIM         0x00000004  // GPTM Timer A Capture Mode Event</span></div><div class="line"><a name="l04973"></a><span class="lineno"> 4973</span>&#160;                                            <span class="comment">// Interrupt Mask</span></div><div class="line"><a name="l04974"></a><span class="lineno"> 4974</span>&#160;<span class="preprocessor">#define TIMER_IMR_CAMIM         0x00000002  // GPTM Timer A Capture Mode Match</span></div><div class="line"><a name="l04975"></a><span class="lineno"> 4975</span>&#160;                                            <span class="comment">// Interrupt Mask</span></div><div class="line"><a name="l04976"></a><span class="lineno"> 4976</span>&#160;<span class="preprocessor">#define TIMER_IMR_TATOIM        0x00000001  // GPTM Timer A Time-Out Interrupt</span></div><div class="line"><a name="l04977"></a><span class="lineno"> 4977</span>&#160;                                            <span class="comment">// Mask</span></div><div class="line"><a name="l04978"></a><span class="lineno"> 4978</span>&#160;</div><div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04980"></a><span class="lineno"> 4980</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_RIS register.</span></div><div class="line"><a name="l04982"></a><span class="lineno"> 4982</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04983"></a><span class="lineno"> 4983</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04984"></a><span class="lineno"> 4984</span>&#160;<span class="preprocessor">#define TIMER_RIS_WUERIS        0x00010000  // 32/64-Bit Wide GPTM Write Update</span></div><div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;                                            <span class="comment">// Error Raw Interrupt Status</span></div><div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;<span class="preprocessor">#define TIMER_RIS_TBMRIS        0x00000800  // GPTM Timer B Match Raw Interrupt</span></div><div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160;<span class="preprocessor">#define TIMER_RIS_CBERIS        0x00000400  // GPTM Timer B Capture Mode Event</span></div><div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160;                                            <span class="comment">// Raw Interrupt</span></div><div class="line"><a name="l04989"></a><span class="lineno"> 4989</span>&#160;<span class="preprocessor">#define TIMER_RIS_CBMRIS        0x00000200  // GPTM Timer B Capture Mode Match</span></div><div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160;                                            <span class="comment">// Raw Interrupt</span></div><div class="line"><a name="l04991"></a><span class="lineno"> 4991</span>&#160;<span class="preprocessor">#define TIMER_RIS_TBTORIS       0x00000100  // GPTM Timer B Time-Out Raw</span></div><div class="line"><a name="l04992"></a><span class="lineno"> 4992</span>&#160;                                            <span class="comment">// Interrupt</span></div><div class="line"><a name="l04993"></a><span class="lineno"> 4993</span>&#160;<span class="preprocessor">#define TIMER_RIS_TAMRIS        0x00000010  // GPTM Timer A Match Raw Interrupt</span></div><div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;<span class="preprocessor">#define TIMER_RIS_RTCRIS        0x00000008  // GPTM RTC Raw Interrupt</span></div><div class="line"><a name="l04995"></a><span class="lineno"> 4995</span>&#160;<span class="preprocessor">#define TIMER_RIS_CAERIS        0x00000004  // GPTM Timer A Capture Mode Event</span></div><div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160;                                            <span class="comment">// Raw Interrupt</span></div><div class="line"><a name="l04997"></a><span class="lineno"> 4997</span>&#160;<span class="preprocessor">#define TIMER_RIS_CAMRIS        0x00000002  // GPTM Timer A Capture Mode Match</span></div><div class="line"><a name="l04998"></a><span class="lineno"> 4998</span>&#160;                                            <span class="comment">// Raw Interrupt</span></div><div class="line"><a name="l04999"></a><span class="lineno"> 4999</span>&#160;<span class="preprocessor">#define TIMER_RIS_TATORIS       0x00000001  // GPTM Timer A Time-Out Raw</span></div><div class="line"><a name="l05000"></a><span class="lineno"> 5000</span>&#160;                                            <span class="comment">// Interrupt</span></div><div class="line"><a name="l05001"></a><span class="lineno"> 5001</span>&#160;</div><div class="line"><a name="l05002"></a><span class="lineno"> 5002</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05003"></a><span class="lineno"> 5003</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05004"></a><span class="lineno"> 5004</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_MIS register.</span></div><div class="line"><a name="l05005"></a><span class="lineno"> 5005</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05006"></a><span class="lineno"> 5006</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05007"></a><span class="lineno"> 5007</span>&#160;<span class="preprocessor">#define TIMER_MIS_WUEMIS        0x00010000  // 32/64-Bit Wide GPTM Write Update</span></div><div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160;                                            <span class="comment">// Error Masked Interrupt Status</span></div><div class="line"><a name="l05009"></a><span class="lineno"> 5009</span>&#160;<span class="preprocessor">#define TIMER_MIS_TBMMIS        0x00000800  // GPTM Timer B Match Masked</span></div><div class="line"><a name="l05010"></a><span class="lineno"> 5010</span>&#160;                                            <span class="comment">// Interrupt</span></div><div class="line"><a name="l05011"></a><span class="lineno"> 5011</span>&#160;<span class="preprocessor">#define TIMER_MIS_CBEMIS        0x00000400  // GPTM Timer B Capture Mode Event</span></div><div class="line"><a name="l05012"></a><span class="lineno"> 5012</span>&#160;                                            <span class="comment">// Masked Interrupt</span></div><div class="line"><a name="l05013"></a><span class="lineno"> 5013</span>&#160;<span class="preprocessor">#define TIMER_MIS_CBMMIS        0x00000200  // GPTM Timer B Capture Mode Match</span></div><div class="line"><a name="l05014"></a><span class="lineno"> 5014</span>&#160;                                            <span class="comment">// Masked Interrupt</span></div><div class="line"><a name="l05015"></a><span class="lineno"> 5015</span>&#160;<span class="preprocessor">#define TIMER_MIS_TBTOMIS       0x00000100  // GPTM Timer B Time-Out Masked</span></div><div class="line"><a name="l05016"></a><span class="lineno"> 5016</span>&#160;                                            <span class="comment">// Interrupt</span></div><div class="line"><a name="l05017"></a><span class="lineno"> 5017</span>&#160;<span class="preprocessor">#define TIMER_MIS_TAMMIS        0x00000010  // GPTM Timer A Match Masked</span></div><div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160;                                            <span class="comment">// Interrupt</span></div><div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;<span class="preprocessor">#define TIMER_MIS_RTCMIS        0x00000008  // GPTM RTC Masked Interrupt</span></div><div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160;<span class="preprocessor">#define TIMER_MIS_CAEMIS        0x00000004  // GPTM Timer A Capture Mode Event</span></div><div class="line"><a name="l05021"></a><span class="lineno"> 5021</span>&#160;                                            <span class="comment">// Masked Interrupt</span></div><div class="line"><a name="l05022"></a><span class="lineno"> 5022</span>&#160;<span class="preprocessor">#define TIMER_MIS_CAMMIS        0x00000002  // GPTM Timer A Capture Mode Match</span></div><div class="line"><a name="l05023"></a><span class="lineno"> 5023</span>&#160;                                            <span class="comment">// Masked Interrupt</span></div><div class="line"><a name="l05024"></a><span class="lineno"> 5024</span>&#160;<span class="preprocessor">#define TIMER_MIS_TATOMIS       0x00000001  // GPTM Timer A Time-Out Masked</span></div><div class="line"><a name="l05025"></a><span class="lineno"> 5025</span>&#160;                                            <span class="comment">// Interrupt</span></div><div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;</div><div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05028"></a><span class="lineno"> 5028</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_ICR register.</span></div><div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;<span class="preprocessor">#define TIMER_ICR_WUECINT       0x00010000  // 32/64-Bit Wide GPTM Write Update</span></div><div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;                                            <span class="comment">// Error Interrupt Clear</span></div><div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160;<span class="preprocessor">#define TIMER_ICR_TBMCINT       0x00000800  // GPTM Timer B Match Interrupt</span></div><div class="line"><a name="l05035"></a><span class="lineno"> 5035</span>&#160;                                            <span class="comment">// Clear</span></div><div class="line"><a name="l05036"></a><span class="lineno"> 5036</span>&#160;<span class="preprocessor">#define TIMER_ICR_CBECINT       0x00000400  // GPTM Timer B Capture Mode Event</span></div><div class="line"><a name="l05037"></a><span class="lineno"> 5037</span>&#160;                                            <span class="comment">// Interrupt Clear</span></div><div class="line"><a name="l05038"></a><span class="lineno"> 5038</span>&#160;<span class="preprocessor">#define TIMER_ICR_CBMCINT       0x00000200  // GPTM Timer B Capture Mode Match</span></div><div class="line"><a name="l05039"></a><span class="lineno"> 5039</span>&#160;                                            <span class="comment">// Interrupt Clear</span></div><div class="line"><a name="l05040"></a><span class="lineno"> 5040</span>&#160;<span class="preprocessor">#define TIMER_ICR_TBTOCINT      0x00000100  // GPTM Timer B Time-Out Interrupt</span></div><div class="line"><a name="l05041"></a><span class="lineno"> 5041</span>&#160;                                            <span class="comment">// Clear</span></div><div class="line"><a name="l05042"></a><span class="lineno"> 5042</span>&#160;<span class="preprocessor">#define TIMER_ICR_TAMCINT       0x00000010  // GPTM Timer A Match Interrupt</span></div><div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;                                            <span class="comment">// Clear</span></div><div class="line"><a name="l05044"></a><span class="lineno"> 5044</span>&#160;<span class="preprocessor">#define TIMER_ICR_RTCCINT       0x00000008  // GPTM RTC Interrupt Clear</span></div><div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;<span class="preprocessor">#define TIMER_ICR_CAECINT       0x00000004  // GPTM Timer A Capture Mode Event</span></div><div class="line"><a name="l05046"></a><span class="lineno"> 5046</span>&#160;                                            <span class="comment">// Interrupt Clear</span></div><div class="line"><a name="l05047"></a><span class="lineno"> 5047</span>&#160;<span class="preprocessor">#define TIMER_ICR_CAMCINT       0x00000002  // GPTM Timer A Capture Mode Match</span></div><div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;                                            <span class="comment">// Interrupt Clear</span></div><div class="line"><a name="l05049"></a><span class="lineno"> 5049</span>&#160;<span class="preprocessor">#define TIMER_ICR_TATOCINT      0x00000001  // GPTM Timer A Time-Out Raw</span></div><div class="line"><a name="l05050"></a><span class="lineno"> 5050</span>&#160;                                            <span class="comment">// Interrupt</span></div><div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;</div><div class="line"><a name="l05052"></a><span class="lineno"> 5052</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05053"></a><span class="lineno"> 5053</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05054"></a><span class="lineno"> 5054</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_TAILR register.</span></div><div class="line"><a name="l05055"></a><span class="lineno"> 5055</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05056"></a><span class="lineno"> 5056</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05057"></a><span class="lineno"> 5057</span>&#160;<span class="preprocessor">#define TIMER_TAILR_M           0xFFFFFFFF  // GPTM Timer A Interval Load</span></div><div class="line"><a name="l05058"></a><span class="lineno"> 5058</span>&#160;                                            <span class="comment">// Register</span></div><div class="line"><a name="l05059"></a><span class="lineno"> 5059</span>&#160;<span class="preprocessor">#define TIMER_TAILR_S           0</span></div><div class="line"><a name="l05060"></a><span class="lineno"> 5060</span>&#160;</div><div class="line"><a name="l05061"></a><span class="lineno"> 5061</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05062"></a><span class="lineno"> 5062</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05063"></a><span class="lineno"> 5063</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_TBILR register.</span></div><div class="line"><a name="l05064"></a><span class="lineno"> 5064</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05065"></a><span class="lineno"> 5065</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;<span class="preprocessor">#define TIMER_TBILR_M           0xFFFFFFFF  // GPTM Timer B Interval Load</span></div><div class="line"><a name="l05067"></a><span class="lineno"> 5067</span>&#160;                                            <span class="comment">// Register</span></div><div class="line"><a name="l05068"></a><span class="lineno"> 5068</span>&#160;<span class="preprocessor">#define TIMER_TBILR_S           0</span></div><div class="line"><a name="l05069"></a><span class="lineno"> 5069</span>&#160;</div><div class="line"><a name="l05070"></a><span class="lineno"> 5070</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05071"></a><span class="lineno"> 5071</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05072"></a><span class="lineno"> 5072</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_TAMATCHR</span></div><div class="line"><a name="l05073"></a><span class="lineno"> 5073</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l05074"></a><span class="lineno"> 5074</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05075"></a><span class="lineno"> 5075</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05076"></a><span class="lineno"> 5076</span>&#160;<span class="preprocessor">#define TIMER_TAMATCHR_TAMR_M   0xFFFFFFFF  // GPTM Timer A Match Register</span></div><div class="line"><a name="l05077"></a><span class="lineno"> 5077</span>&#160;<span class="preprocessor">#define TIMER_TAMATCHR_TAMR_S   0</span></div><div class="line"><a name="l05078"></a><span class="lineno"> 5078</span>&#160;</div><div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_TBMATCHR</span></div><div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l05083"></a><span class="lineno"> 5083</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05085"></a><span class="lineno"> 5085</span>&#160;<span class="preprocessor">#define TIMER_TBMATCHR_TBMR_M   0xFFFFFFFF  // GPTM Timer B Match Register</span></div><div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160;<span class="preprocessor">#define TIMER_TBMATCHR_TBMR_S   0</span></div><div class="line"><a name="l05087"></a><span class="lineno"> 5087</span>&#160;</div><div class="line"><a name="l05088"></a><span class="lineno"> 5088</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05090"></a><span class="lineno"> 5090</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_TAPR register.</span></div><div class="line"><a name="l05091"></a><span class="lineno"> 5091</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05093"></a><span class="lineno"> 5093</span>&#160;<span class="preprocessor">#define TIMER_TAPR_TAPSRH_M     0x0000FF00  // GPTM Timer A Prescale High Byte</span></div><div class="line"><a name="l05094"></a><span class="lineno"> 5094</span>&#160;<span class="preprocessor">#define TIMER_TAPR_TAPSR_M      0x000000FF  // GPTM Timer A Prescale</span></div><div class="line"><a name="l05095"></a><span class="lineno"> 5095</span>&#160;<span class="preprocessor">#define TIMER_TAPR_TAPSRH_S     8</span></div><div class="line"><a name="l05096"></a><span class="lineno"> 5096</span>&#160;<span class="preprocessor">#define TIMER_TAPR_TAPSR_S      0</span></div><div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;</div><div class="line"><a name="l05098"></a><span class="lineno"> 5098</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05099"></a><span class="lineno"> 5099</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05100"></a><span class="lineno"> 5100</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_TBPR register.</span></div><div class="line"><a name="l05101"></a><span class="lineno"> 5101</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05103"></a><span class="lineno"> 5103</span>&#160;<span class="preprocessor">#define TIMER_TBPR_TBPSRH_M     0x0000FF00  // GPTM Timer B Prescale High Byte</span></div><div class="line"><a name="l05104"></a><span class="lineno"> 5104</span>&#160;<span class="preprocessor">#define TIMER_TBPR_TBPSR_M      0x000000FF  // GPTM Timer B Prescale</span></div><div class="line"><a name="l05105"></a><span class="lineno"> 5105</span>&#160;<span class="preprocessor">#define TIMER_TBPR_TBPSRH_S     8</span></div><div class="line"><a name="l05106"></a><span class="lineno"> 5106</span>&#160;<span class="preprocessor">#define TIMER_TBPR_TBPSR_S      0</span></div><div class="line"><a name="l05107"></a><span class="lineno"> 5107</span>&#160;</div><div class="line"><a name="l05108"></a><span class="lineno"> 5108</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05109"></a><span class="lineno"> 5109</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05110"></a><span class="lineno"> 5110</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_TAPMR register.</span></div><div class="line"><a name="l05111"></a><span class="lineno"> 5111</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05112"></a><span class="lineno"> 5112</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05113"></a><span class="lineno"> 5113</span>&#160;<span class="preprocessor">#define TIMER_TAPMR_TAPSMRH_M   0x0000FF00  // GPTM Timer A Prescale Match High</span></div><div class="line"><a name="l05114"></a><span class="lineno"> 5114</span>&#160;                                            <span class="comment">// Byte</span></div><div class="line"><a name="l05115"></a><span class="lineno"> 5115</span>&#160;<span class="preprocessor">#define TIMER_TAPMR_TAPSMR_M    0x000000FF  // GPTM TimerA Prescale Match</span></div><div class="line"><a name="l05116"></a><span class="lineno"> 5116</span>&#160;<span class="preprocessor">#define TIMER_TAPMR_TAPSMRH_S   8</span></div><div class="line"><a name="l05117"></a><span class="lineno"> 5117</span>&#160;<span class="preprocessor">#define TIMER_TAPMR_TAPSMR_S    0</span></div><div class="line"><a name="l05118"></a><span class="lineno"> 5118</span>&#160;</div><div class="line"><a name="l05119"></a><span class="lineno"> 5119</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05120"></a><span class="lineno"> 5120</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05121"></a><span class="lineno"> 5121</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_TBPMR register.</span></div><div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05123"></a><span class="lineno"> 5123</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05124"></a><span class="lineno"> 5124</span>&#160;<span class="preprocessor">#define TIMER_TBPMR_TBPSMRH_M   0x0000FF00  // GPTM Timer B Prescale Match High</span></div><div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;                                            <span class="comment">// Byte</span></div><div class="line"><a name="l05126"></a><span class="lineno"> 5126</span>&#160;<span class="preprocessor">#define TIMER_TBPMR_TBPSMR_M    0x000000FF  // GPTM TimerB Prescale Match</span></div><div class="line"><a name="l05127"></a><span class="lineno"> 5127</span>&#160;<span class="preprocessor">#define TIMER_TBPMR_TBPSMRH_S   8</span></div><div class="line"><a name="l05128"></a><span class="lineno"> 5128</span>&#160;<span class="preprocessor">#define TIMER_TBPMR_TBPSMR_S    0</span></div><div class="line"><a name="l05129"></a><span class="lineno"> 5129</span>&#160;</div><div class="line"><a name="l05130"></a><span class="lineno"> 5130</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05131"></a><span class="lineno"> 5131</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05132"></a><span class="lineno"> 5132</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_TAR register.</span></div><div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160;<span class="preprocessor">#define TIMER_TAR_M             0xFFFFFFFF  // GPTM Timer A Register</span></div><div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160;<span class="preprocessor">#define TIMER_TAR_S             0</span></div><div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160;</div><div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05139"></a><span class="lineno"> 5139</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_TBR register.</span></div><div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160;<span class="preprocessor">#define TIMER_TBR_M             0xFFFFFFFF  // GPTM Timer B Register</span></div><div class="line"><a name="l05144"></a><span class="lineno"> 5144</span>&#160;<span class="preprocessor">#define TIMER_TBR_S             0</span></div><div class="line"><a name="l05145"></a><span class="lineno"> 5145</span>&#160;</div><div class="line"><a name="l05146"></a><span class="lineno"> 5146</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_TAV register.</span></div><div class="line"><a name="l05149"></a><span class="lineno"> 5149</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05151"></a><span class="lineno"> 5151</span>&#160;<span class="preprocessor">#define TIMER_TAV_M             0xFFFFFFFF  // GPTM Timer A Value</span></div><div class="line"><a name="l05152"></a><span class="lineno"> 5152</span>&#160;<span class="preprocessor">#define TIMER_TAV_S             0</span></div><div class="line"><a name="l05153"></a><span class="lineno"> 5153</span>&#160;</div><div class="line"><a name="l05154"></a><span class="lineno"> 5154</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05155"></a><span class="lineno"> 5155</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05156"></a><span class="lineno"> 5156</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_TBV register.</span></div><div class="line"><a name="l05157"></a><span class="lineno"> 5157</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05158"></a><span class="lineno"> 5158</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160;<span class="preprocessor">#define TIMER_TBV_M             0xFFFFFFFF  // GPTM Timer B Value</span></div><div class="line"><a name="l05160"></a><span class="lineno"> 5160</span>&#160;<span class="preprocessor">#define TIMER_TBV_S             0</span></div><div class="line"><a name="l05161"></a><span class="lineno"> 5161</span>&#160;</div><div class="line"><a name="l05162"></a><span class="lineno"> 5162</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05163"></a><span class="lineno"> 5163</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05164"></a><span class="lineno"> 5164</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_RTCPD register.</span></div><div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05166"></a><span class="lineno"> 5166</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05167"></a><span class="lineno"> 5167</span>&#160;<span class="preprocessor">#define TIMER_RTCPD_RTCPD_M     0x0000FFFF  // RTC Predivide Counter Value</span></div><div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160;<span class="preprocessor">#define TIMER_RTCPD_RTCPD_S     0</span></div><div class="line"><a name="l05169"></a><span class="lineno"> 5169</span>&#160;</div><div class="line"><a name="l05170"></a><span class="lineno"> 5170</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05171"></a><span class="lineno"> 5171</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05172"></a><span class="lineno"> 5172</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_TAPS register.</span></div><div class="line"><a name="l05173"></a><span class="lineno"> 5173</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05174"></a><span class="lineno"> 5174</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05175"></a><span class="lineno"> 5175</span>&#160;<span class="preprocessor">#define TIMER_TAPS_PSS_M        0x0000FFFF  // GPTM Timer A Prescaler Snapshot</span></div><div class="line"><a name="l05176"></a><span class="lineno"> 5176</span>&#160;<span class="preprocessor">#define TIMER_TAPS_PSS_S        0</span></div><div class="line"><a name="l05177"></a><span class="lineno"> 5177</span>&#160;</div><div class="line"><a name="l05178"></a><span class="lineno"> 5178</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05179"></a><span class="lineno"> 5179</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_TBPS register.</span></div><div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05183"></a><span class="lineno"> 5183</span>&#160;<span class="preprocessor">#define TIMER_TBPS_PSS_M        0x0000FFFF  // GPTM Timer A Prescaler Value</span></div><div class="line"><a name="l05184"></a><span class="lineno"> 5184</span>&#160;<span class="preprocessor">#define TIMER_TBPS_PSS_S        0</span></div><div class="line"><a name="l05185"></a><span class="lineno"> 5185</span>&#160;</div><div class="line"><a name="l05186"></a><span class="lineno"> 5186</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05187"></a><span class="lineno"> 5187</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05188"></a><span class="lineno"> 5188</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_TAPV register.</span></div><div class="line"><a name="l05189"></a><span class="lineno"> 5189</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05190"></a><span class="lineno"> 5190</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05191"></a><span class="lineno"> 5191</span>&#160;<span class="preprocessor">#define TIMER_TAPV_PSV_M        0x0000FFFF  // GPTM Timer A Prescaler Value</span></div><div class="line"><a name="l05192"></a><span class="lineno"> 5192</span>&#160;<span class="preprocessor">#define TIMER_TAPV_PSV_S        0</span></div><div class="line"><a name="l05193"></a><span class="lineno"> 5193</span>&#160;</div><div class="line"><a name="l05194"></a><span class="lineno"> 5194</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05195"></a><span class="lineno"> 5195</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05196"></a><span class="lineno"> 5196</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_TBPV register.</span></div><div class="line"><a name="l05197"></a><span class="lineno"> 5197</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05198"></a><span class="lineno"> 5198</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05199"></a><span class="lineno"> 5199</span>&#160;<span class="preprocessor">#define TIMER_TBPV_PSV_M        0x0000FFFF  // GPTM Timer B Prescaler Value</span></div><div class="line"><a name="l05200"></a><span class="lineno"> 5200</span>&#160;<span class="preprocessor">#define TIMER_TBPV_PSV_S        0</span></div><div class="line"><a name="l05201"></a><span class="lineno"> 5201</span>&#160;</div><div class="line"><a name="l05202"></a><span class="lineno"> 5202</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05203"></a><span class="lineno"> 5203</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05204"></a><span class="lineno"> 5204</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_PP register.</span></div><div class="line"><a name="l05205"></a><span class="lineno"> 5205</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05206"></a><span class="lineno"> 5206</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05207"></a><span class="lineno"> 5207</span>&#160;<span class="preprocessor">#define TIMER_PP_SIZE_M         0x0000000F  // Count Size</span></div><div class="line"><a name="l05208"></a><span class="lineno"> 5208</span>&#160;<span class="preprocessor">#define TIMER_PP_SIZE_16        0x00000000  // Timer A and Timer B counters are</span></div><div class="line"><a name="l05209"></a><span class="lineno"> 5209</span>&#160;                                            <span class="comment">// 16 bits each with an 8-bit</span></div><div class="line"><a name="l05210"></a><span class="lineno"> 5210</span>&#160;                                            <span class="comment">// prescale counter</span></div><div class="line"><a name="l05211"></a><span class="lineno"> 5211</span>&#160;<span class="preprocessor">#define TIMER_PP_SIZE_32        0x00000001  // Timer A and Timer B counters are</span></div><div class="line"><a name="l05212"></a><span class="lineno"> 5212</span>&#160;                                            <span class="comment">// 32 bits each with a 16-bit</span></div><div class="line"><a name="l05213"></a><span class="lineno"> 5213</span>&#160;                                            <span class="comment">// prescale counter</span></div><div class="line"><a name="l05214"></a><span class="lineno"> 5214</span>&#160;</div><div class="line"><a name="l05215"></a><span class="lineno"> 5215</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05216"></a><span class="lineno"> 5216</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05217"></a><span class="lineno"> 5217</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_ACTSS register.</span></div><div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05219"></a><span class="lineno"> 5219</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;<span class="preprocessor">#define ADC_ACTSS_BUSY          0x00010000  // ADC Busy</span></div><div class="line"><a name="l05221"></a><span class="lineno"> 5221</span>&#160;<span class="preprocessor">#define ADC_ACTSS_ASEN3         0x00000008  // ADC SS3 Enable</span></div><div class="line"><a name="l05222"></a><span class="lineno"> 5222</span>&#160;<span class="preprocessor">#define ADC_ACTSS_ASEN2         0x00000004  // ADC SS2 Enable</span></div><div class="line"><a name="l05223"></a><span class="lineno"> 5223</span>&#160;<span class="preprocessor">#define ADC_ACTSS_ASEN1         0x00000002  // ADC SS1 Enable</span></div><div class="line"><a name="l05224"></a><span class="lineno"> 5224</span>&#160;<span class="preprocessor">#define ADC_ACTSS_ASEN0         0x00000001  // ADC SS0 Enable</span></div><div class="line"><a name="l05225"></a><span class="lineno"> 5225</span>&#160;</div><div class="line"><a name="l05226"></a><span class="lineno"> 5226</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05227"></a><span class="lineno"> 5227</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05228"></a><span class="lineno"> 5228</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_RIS register.</span></div><div class="line"><a name="l05229"></a><span class="lineno"> 5229</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05231"></a><span class="lineno"> 5231</span>&#160;<span class="preprocessor">#define ADC_RIS_INRDC           0x00010000  // Digital Comparator Raw Interrupt</span></div><div class="line"><a name="l05232"></a><span class="lineno"> 5232</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l05233"></a><span class="lineno"> 5233</span>&#160;<span class="preprocessor">#define ADC_RIS_INR3            0x00000008  // SS3 Raw Interrupt Status</span></div><div class="line"><a name="l05234"></a><span class="lineno"> 5234</span>&#160;<span class="preprocessor">#define ADC_RIS_INR2            0x00000004  // SS2 Raw Interrupt Status</span></div><div class="line"><a name="l05235"></a><span class="lineno"> 5235</span>&#160;<span class="preprocessor">#define ADC_RIS_INR1            0x00000002  // SS1 Raw Interrupt Status</span></div><div class="line"><a name="l05236"></a><span class="lineno"> 5236</span>&#160;<span class="preprocessor">#define ADC_RIS_INR0            0x00000001  // SS0 Raw Interrupt Status</span></div><div class="line"><a name="l05237"></a><span class="lineno"> 5237</span>&#160;</div><div class="line"><a name="l05238"></a><span class="lineno"> 5238</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05239"></a><span class="lineno"> 5239</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05240"></a><span class="lineno"> 5240</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_IM register.</span></div><div class="line"><a name="l05241"></a><span class="lineno"> 5241</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05243"></a><span class="lineno"> 5243</span>&#160;<span class="preprocessor">#define ADC_IM_DCONSS3          0x00080000  // Digital Comparator Interrupt on</span></div><div class="line"><a name="l05244"></a><span class="lineno"> 5244</span>&#160;                                            <span class="comment">// SS3</span></div><div class="line"><a name="l05245"></a><span class="lineno"> 5245</span>&#160;<span class="preprocessor">#define ADC_IM_DCONSS2          0x00040000  // Digital Comparator Interrupt on</span></div><div class="line"><a name="l05246"></a><span class="lineno"> 5246</span>&#160;                                            <span class="comment">// SS2</span></div><div class="line"><a name="l05247"></a><span class="lineno"> 5247</span>&#160;<span class="preprocessor">#define ADC_IM_DCONSS1          0x00020000  // Digital Comparator Interrupt on</span></div><div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160;                                            <span class="comment">// SS1</span></div><div class="line"><a name="l05249"></a><span class="lineno"> 5249</span>&#160;<span class="preprocessor">#define ADC_IM_DCONSS0          0x00010000  // Digital Comparator Interrupt on</span></div><div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160;                                            <span class="comment">// SS0</span></div><div class="line"><a name="l05251"></a><span class="lineno"> 5251</span>&#160;<span class="preprocessor">#define ADC_IM_MASK3            0x00000008  // SS3 Interrupt Mask</span></div><div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;<span class="preprocessor">#define ADC_IM_MASK2            0x00000004  // SS2 Interrupt Mask</span></div><div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160;<span class="preprocessor">#define ADC_IM_MASK1            0x00000002  // SS1 Interrupt Mask</span></div><div class="line"><a name="l05254"></a><span class="lineno"> 5254</span>&#160;<span class="preprocessor">#define ADC_IM_MASK0            0x00000001  // SS0 Interrupt Mask</span></div><div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160;</div><div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05258"></a><span class="lineno"> 5258</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_ISC register.</span></div><div class="line"><a name="l05259"></a><span class="lineno"> 5259</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05261"></a><span class="lineno"> 5261</span>&#160;<span class="preprocessor">#define ADC_ISC_DCINSS3         0x00080000  // Digital Comparator Interrupt</span></div><div class="line"><a name="l05262"></a><span class="lineno"> 5262</span>&#160;                                            <span class="comment">// Status on SS3</span></div><div class="line"><a name="l05263"></a><span class="lineno"> 5263</span>&#160;<span class="preprocessor">#define ADC_ISC_DCINSS2         0x00040000  // Digital Comparator Interrupt</span></div><div class="line"><a name="l05264"></a><span class="lineno"> 5264</span>&#160;                                            <span class="comment">// Status on SS2</span></div><div class="line"><a name="l05265"></a><span class="lineno"> 5265</span>&#160;<span class="preprocessor">#define ADC_ISC_DCINSS1         0x00020000  // Digital Comparator Interrupt</span></div><div class="line"><a name="l05266"></a><span class="lineno"> 5266</span>&#160;                                            <span class="comment">// Status on SS1</span></div><div class="line"><a name="l05267"></a><span class="lineno"> 5267</span>&#160;<span class="preprocessor">#define ADC_ISC_DCINSS0         0x00010000  // Digital Comparator Interrupt</span></div><div class="line"><a name="l05268"></a><span class="lineno"> 5268</span>&#160;                                            <span class="comment">// Status on SS0</span></div><div class="line"><a name="l05269"></a><span class="lineno"> 5269</span>&#160;<span class="preprocessor">#define ADC_ISC_IN3             0x00000008  // SS3 Interrupt Status and Clear</span></div><div class="line"><a name="l05270"></a><span class="lineno"> 5270</span>&#160;<span class="preprocessor">#define ADC_ISC_IN2             0x00000004  // SS2 Interrupt Status and Clear</span></div><div class="line"><a name="l05271"></a><span class="lineno"> 5271</span>&#160;<span class="preprocessor">#define ADC_ISC_IN1             0x00000002  // SS1 Interrupt Status and Clear</span></div><div class="line"><a name="l05272"></a><span class="lineno"> 5272</span>&#160;<span class="preprocessor">#define ADC_ISC_IN0             0x00000001  // SS0 Interrupt Status and Clear</span></div><div class="line"><a name="l05273"></a><span class="lineno"> 5273</span>&#160;</div><div class="line"><a name="l05274"></a><span class="lineno"> 5274</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05275"></a><span class="lineno"> 5275</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05276"></a><span class="lineno"> 5276</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_OSTAT register.</span></div><div class="line"><a name="l05277"></a><span class="lineno"> 5277</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05278"></a><span class="lineno"> 5278</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05279"></a><span class="lineno"> 5279</span>&#160;<span class="preprocessor">#define ADC_OSTAT_OV3           0x00000008  // SS3 FIFO Overflow</span></div><div class="line"><a name="l05280"></a><span class="lineno"> 5280</span>&#160;<span class="preprocessor">#define ADC_OSTAT_OV2           0x00000004  // SS2 FIFO Overflow</span></div><div class="line"><a name="l05281"></a><span class="lineno"> 5281</span>&#160;<span class="preprocessor">#define ADC_OSTAT_OV1           0x00000002  // SS1 FIFO Overflow</span></div><div class="line"><a name="l05282"></a><span class="lineno"> 5282</span>&#160;<span class="preprocessor">#define ADC_OSTAT_OV0           0x00000001  // SS0 FIFO Overflow</span></div><div class="line"><a name="l05283"></a><span class="lineno"> 5283</span>&#160;</div><div class="line"><a name="l05284"></a><span class="lineno"> 5284</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05285"></a><span class="lineno"> 5285</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05286"></a><span class="lineno"> 5286</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_EMUX register.</span></div><div class="line"><a name="l05287"></a><span class="lineno"> 5287</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05288"></a><span class="lineno"> 5288</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05289"></a><span class="lineno"> 5289</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM3_M          0x0000F000  // SS3 Trigger Select</span></div><div class="line"><a name="l05290"></a><span class="lineno"> 5290</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM3_PROCESSOR  0x00000000  // Processor (default)</span></div><div class="line"><a name="l05291"></a><span class="lineno"> 5291</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM3_COMP0      0x00001000  // Analog Comparator 0</span></div><div class="line"><a name="l05292"></a><span class="lineno"> 5292</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM3_COMP1      0x00002000  // Analog Comparator 1</span></div><div class="line"><a name="l05293"></a><span class="lineno"> 5293</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM3_EXTERNAL   0x00004000  // External (GPIO Pins)</span></div><div class="line"><a name="l05294"></a><span class="lineno"> 5294</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM3_TIMER      0x00005000  // Timer</span></div><div class="line"><a name="l05295"></a><span class="lineno"> 5295</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM3_PWM0       0x00006000  // PWM generator 0</span></div><div class="line"><a name="l05296"></a><span class="lineno"> 5296</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM3_PWM1       0x00007000  // PWM generator 1</span></div><div class="line"><a name="l05297"></a><span class="lineno"> 5297</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM3_PWM2       0x00008000  // PWM generator 2</span></div><div class="line"><a name="l05298"></a><span class="lineno"> 5298</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM3_PWM3       0x00009000  // PWM generator 3</span></div><div class="line"><a name="l05299"></a><span class="lineno"> 5299</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM3_ALWAYS     0x0000F000  // Always (continuously sample)</span></div><div class="line"><a name="l05300"></a><span class="lineno"> 5300</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM2_M          0x00000F00  // SS2 Trigger Select</span></div><div class="line"><a name="l05301"></a><span class="lineno"> 5301</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM2_PROCESSOR  0x00000000  // Processor (default)</span></div><div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM2_COMP0      0x00000100  // Analog Comparator 0</span></div><div class="line"><a name="l05303"></a><span class="lineno"> 5303</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM2_COMP1      0x00000200  // Analog Comparator 1</span></div><div class="line"><a name="l05304"></a><span class="lineno"> 5304</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM2_EXTERNAL   0x00000400  // External (GPIO Pins)</span></div><div class="line"><a name="l05305"></a><span class="lineno"> 5305</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM2_TIMER      0x00000500  // Timer</span></div><div class="line"><a name="l05306"></a><span class="lineno"> 5306</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM2_PWM0       0x00000600  // PWM generator 0</span></div><div class="line"><a name="l05307"></a><span class="lineno"> 5307</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM2_PWM1       0x00000700  // PWM generator 1</span></div><div class="line"><a name="l05308"></a><span class="lineno"> 5308</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM2_PWM2       0x00000800  // PWM generator 2</span></div><div class="line"><a name="l05309"></a><span class="lineno"> 5309</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM2_PWM3       0x00000900  // PWM generator 3</span></div><div class="line"><a name="l05310"></a><span class="lineno"> 5310</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM2_ALWAYS     0x00000F00  // Always (continuously sample)</span></div><div class="line"><a name="l05311"></a><span class="lineno"> 5311</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM1_M          0x000000F0  // SS1 Trigger Select</span></div><div class="line"><a name="l05312"></a><span class="lineno"> 5312</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM1_PROCESSOR  0x00000000  // Processor (default)</span></div><div class="line"><a name="l05313"></a><span class="lineno"> 5313</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM1_COMP0      0x00000010  // Analog Comparator 0</span></div><div class="line"><a name="l05314"></a><span class="lineno"> 5314</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM1_COMP1      0x00000020  // Analog Comparator 1</span></div><div class="line"><a name="l05315"></a><span class="lineno"> 5315</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM1_EXTERNAL   0x00000040  // External (GPIO Pins)</span></div><div class="line"><a name="l05316"></a><span class="lineno"> 5316</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM1_TIMER      0x00000050  // Timer</span></div><div class="line"><a name="l05317"></a><span class="lineno"> 5317</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM1_PWM0       0x00000060  // PWM generator 0</span></div><div class="line"><a name="l05318"></a><span class="lineno"> 5318</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM1_PWM1       0x00000070  // PWM generator 1</span></div><div class="line"><a name="l05319"></a><span class="lineno"> 5319</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM1_PWM2       0x00000080  // PWM generator 2</span></div><div class="line"><a name="l05320"></a><span class="lineno"> 5320</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM1_PWM3       0x00000090  // PWM generator 3</span></div><div class="line"><a name="l05321"></a><span class="lineno"> 5321</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM1_ALWAYS     0x000000F0  // Always (continuously sample)</span></div><div class="line"><a name="l05322"></a><span class="lineno"> 5322</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM0_M          0x0000000F  // SS0 Trigger Select</span></div><div class="line"><a name="l05323"></a><span class="lineno"> 5323</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM0_PROCESSOR  0x00000000  // Processor (default)</span></div><div class="line"><a name="l05324"></a><span class="lineno"> 5324</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM0_COMP0      0x00000001  // Analog Comparator 0</span></div><div class="line"><a name="l05325"></a><span class="lineno"> 5325</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM0_COMP1      0x00000002  // Analog Comparator 1</span></div><div class="line"><a name="l05326"></a><span class="lineno"> 5326</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM0_EXTERNAL   0x00000004  // External (GPIO Pins)</span></div><div class="line"><a name="l05327"></a><span class="lineno"> 5327</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM0_TIMER      0x00000005  // Timer</span></div><div class="line"><a name="l05328"></a><span class="lineno"> 5328</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM0_PWM0       0x00000006  // PWM generator 0</span></div><div class="line"><a name="l05329"></a><span class="lineno"> 5329</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM0_PWM1       0x00000007  // PWM generator 1</span></div><div class="line"><a name="l05330"></a><span class="lineno"> 5330</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM0_PWM2       0x00000008  // PWM generator 2</span></div><div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM0_PWM3       0x00000009  // PWM generator 3</span></div><div class="line"><a name="l05332"></a><span class="lineno"> 5332</span>&#160;<span class="preprocessor">#define ADC_EMUX_EM0_ALWAYS     0x0000000F  // Always (continuously sample)</span></div><div class="line"><a name="l05333"></a><span class="lineno"> 5333</span>&#160;</div><div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05335"></a><span class="lineno"> 5335</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05336"></a><span class="lineno"> 5336</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_USTAT register.</span></div><div class="line"><a name="l05337"></a><span class="lineno"> 5337</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05338"></a><span class="lineno"> 5338</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05339"></a><span class="lineno"> 5339</span>&#160;<span class="preprocessor">#define ADC_USTAT_UV3           0x00000008  // SS3 FIFO Underflow</span></div><div class="line"><a name="l05340"></a><span class="lineno"> 5340</span>&#160;<span class="preprocessor">#define ADC_USTAT_UV2           0x00000004  // SS2 FIFO Underflow</span></div><div class="line"><a name="l05341"></a><span class="lineno"> 5341</span>&#160;<span class="preprocessor">#define ADC_USTAT_UV1           0x00000002  // SS1 FIFO Underflow</span></div><div class="line"><a name="l05342"></a><span class="lineno"> 5342</span>&#160;<span class="preprocessor">#define ADC_USTAT_UV0           0x00000001  // SS0 FIFO Underflow</span></div><div class="line"><a name="l05343"></a><span class="lineno"> 5343</span>&#160;</div><div class="line"><a name="l05344"></a><span class="lineno"> 5344</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05345"></a><span class="lineno"> 5345</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05346"></a><span class="lineno"> 5346</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_TSSEL register.</span></div><div class="line"><a name="l05347"></a><span class="lineno"> 5347</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05348"></a><span class="lineno"> 5348</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05349"></a><span class="lineno"> 5349</span>&#160;<span class="preprocessor">#define ADC_TSSEL_PS3_M         0x30000000  // Generator 3 PWM Module Trigger</span></div><div class="line"><a name="l05350"></a><span class="lineno"> 5350</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l05351"></a><span class="lineno"> 5351</span>&#160;<span class="preprocessor">#define ADC_TSSEL_PS3_0         0x00000000  // Use Generator 3 (and its</span></div><div class="line"><a name="l05352"></a><span class="lineno"> 5352</span>&#160;                                            <span class="comment">// trigger) in PWM module 0</span></div><div class="line"><a name="l05353"></a><span class="lineno"> 5353</span>&#160;<span class="preprocessor">#define ADC_TSSEL_PS3_1         0x10000000  // Use Generator 3 (and its</span></div><div class="line"><a name="l05354"></a><span class="lineno"> 5354</span>&#160;                                            <span class="comment">// trigger) in PWM module 1</span></div><div class="line"><a name="l05355"></a><span class="lineno"> 5355</span>&#160;<span class="preprocessor">#define ADC_TSSEL_PS2_M         0x00300000  // Generator 2 PWM Module Trigger</span></div><div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;<span class="preprocessor">#define ADC_TSSEL_PS2_0         0x00000000  // Use Generator 2 (and its</span></div><div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;                                            <span class="comment">// trigger) in PWM module 0</span></div><div class="line"><a name="l05359"></a><span class="lineno"> 5359</span>&#160;<span class="preprocessor">#define ADC_TSSEL_PS2_1         0x00100000  // Use Generator 2 (and its</span></div><div class="line"><a name="l05360"></a><span class="lineno"> 5360</span>&#160;                                            <span class="comment">// trigger) in PWM module 1</span></div><div class="line"><a name="l05361"></a><span class="lineno"> 5361</span>&#160;<span class="preprocessor">#define ADC_TSSEL_PS1_M         0x00003000  // Generator 1 PWM Module Trigger</span></div><div class="line"><a name="l05362"></a><span class="lineno"> 5362</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160;<span class="preprocessor">#define ADC_TSSEL_PS1_0         0x00000000  // Use Generator 1 (and its</span></div><div class="line"><a name="l05364"></a><span class="lineno"> 5364</span>&#160;                                            <span class="comment">// trigger) in PWM module 0</span></div><div class="line"><a name="l05365"></a><span class="lineno"> 5365</span>&#160;<span class="preprocessor">#define ADC_TSSEL_PS1_1         0x00001000  // Use Generator 1 (and its</span></div><div class="line"><a name="l05366"></a><span class="lineno"> 5366</span>&#160;                                            <span class="comment">// trigger) in PWM module 1</span></div><div class="line"><a name="l05367"></a><span class="lineno"> 5367</span>&#160;<span class="preprocessor">#define ADC_TSSEL_PS0_M         0x00000030  // Generator 0 PWM Module Trigger</span></div><div class="line"><a name="l05368"></a><span class="lineno"> 5368</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l05369"></a><span class="lineno"> 5369</span>&#160;<span class="preprocessor">#define ADC_TSSEL_PS0_0         0x00000000  // Use Generator 0 (and its</span></div><div class="line"><a name="l05370"></a><span class="lineno"> 5370</span>&#160;                                            <span class="comment">// trigger) in PWM module 0</span></div><div class="line"><a name="l05371"></a><span class="lineno"> 5371</span>&#160;<span class="preprocessor">#define ADC_TSSEL_PS0_1         0x00000010  // Use Generator 0 (and its</span></div><div class="line"><a name="l05372"></a><span class="lineno"> 5372</span>&#160;                                            <span class="comment">// trigger) in PWM module 1</span></div><div class="line"><a name="l05373"></a><span class="lineno"> 5373</span>&#160;</div><div class="line"><a name="l05374"></a><span class="lineno"> 5374</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05375"></a><span class="lineno"> 5375</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05376"></a><span class="lineno"> 5376</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSPRI register.</span></div><div class="line"><a name="l05377"></a><span class="lineno"> 5377</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05379"></a><span class="lineno"> 5379</span>&#160;<span class="preprocessor">#define ADC_SSPRI_SS3_M         0x00003000  // SS3 Priority</span></div><div class="line"><a name="l05380"></a><span class="lineno"> 5380</span>&#160;<span class="preprocessor">#define ADC_SSPRI_SS2_M         0x00000300  // SS2 Priority</span></div><div class="line"><a name="l05381"></a><span class="lineno"> 5381</span>&#160;<span class="preprocessor">#define ADC_SSPRI_SS1_M         0x00000030  // SS1 Priority</span></div><div class="line"><a name="l05382"></a><span class="lineno"> 5382</span>&#160;<span class="preprocessor">#define ADC_SSPRI_SS0_M         0x00000003  // SS0 Priority</span></div><div class="line"><a name="l05383"></a><span class="lineno"> 5383</span>&#160;</div><div class="line"><a name="l05384"></a><span class="lineno"> 5384</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05385"></a><span class="lineno"> 5385</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05386"></a><span class="lineno"> 5386</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SPC register.</span></div><div class="line"><a name="l05387"></a><span class="lineno"> 5387</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05388"></a><span class="lineno"> 5388</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_M         0x0000000F  // Phase Difference</span></div><div class="line"><a name="l05390"></a><span class="lineno"> 5390</span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_0         0x00000000  // ADC sample lags by 0.0</span></div><div class="line"><a name="l05391"></a><span class="lineno"> 5391</span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_22_5      0x00000001  // ADC sample lags by 22.5</span></div><div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_45        0x00000002  // ADC sample lags by 45.0</span></div><div class="line"><a name="l05393"></a><span class="lineno"> 5393</span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_67_5      0x00000003  // ADC sample lags by 67.5</span></div><div class="line"><a name="l05394"></a><span class="lineno"> 5394</span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_90        0x00000004  // ADC sample lags by 90.0</span></div><div class="line"><a name="l05395"></a><span class="lineno"> 5395</span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_112_5     0x00000005  // ADC sample lags by 112.5</span></div><div class="line"><a name="l05396"></a><span class="lineno"> 5396</span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_135       0x00000006  // ADC sample lags by 135.0</span></div><div class="line"><a name="l05397"></a><span class="lineno"> 5397</span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_157_5     0x00000007  // ADC sample lags by 157.5</span></div><div class="line"><a name="l05398"></a><span class="lineno"> 5398</span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_180       0x00000008  // ADC sample lags by 180.0</span></div><div class="line"><a name="l05399"></a><span class="lineno"> 5399</span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_202_5     0x00000009  // ADC sample lags by 202.5</span></div><div class="line"><a name="l05400"></a><span class="lineno"> 5400</span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_225       0x0000000A  // ADC sample lags by 225.0</span></div><div class="line"><a name="l05401"></a><span class="lineno"> 5401</span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_247_5     0x0000000B  // ADC sample lags by 247.5</span></div><div class="line"><a name="l05402"></a><span class="lineno"> 5402</span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_270       0x0000000C  // ADC sample lags by 270.0</span></div><div class="line"><a name="l05403"></a><span class="lineno"> 5403</span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_292_5     0x0000000D  // ADC sample lags by 292.5</span></div><div class="line"><a name="l05404"></a><span class="lineno"> 5404</span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_315       0x0000000E  // ADC sample lags by 315.0</span></div><div class="line"><a name="l05405"></a><span class="lineno"> 5405</span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_337_5     0x0000000F  // ADC sample lags by 337.5</span></div><div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;</div><div class="line"><a name="l05407"></a><span class="lineno"> 5407</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05408"></a><span class="lineno"> 5408</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05409"></a><span class="lineno"> 5409</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_PSSI register.</span></div><div class="line"><a name="l05410"></a><span class="lineno"> 5410</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05411"></a><span class="lineno"> 5411</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05412"></a><span class="lineno"> 5412</span>&#160;<span class="preprocessor">#define ADC_PSSI_GSYNC          0x80000000  // Global Synchronize</span></div><div class="line"><a name="l05413"></a><span class="lineno"> 5413</span>&#160;<span class="preprocessor">#define ADC_PSSI_SYNCWAIT       0x08000000  // Synchronize Wait</span></div><div class="line"><a name="l05414"></a><span class="lineno"> 5414</span>&#160;<span class="preprocessor">#define ADC_PSSI_SS3            0x00000008  // SS3 Initiate</span></div><div class="line"><a name="l05415"></a><span class="lineno"> 5415</span>&#160;<span class="preprocessor">#define ADC_PSSI_SS2            0x00000004  // SS2 Initiate</span></div><div class="line"><a name="l05416"></a><span class="lineno"> 5416</span>&#160;<span class="preprocessor">#define ADC_PSSI_SS1            0x00000002  // SS1 Initiate</span></div><div class="line"><a name="l05417"></a><span class="lineno"> 5417</span>&#160;<span class="preprocessor">#define ADC_PSSI_SS0            0x00000001  // SS0 Initiate</span></div><div class="line"><a name="l05418"></a><span class="lineno"> 5418</span>&#160;</div><div class="line"><a name="l05419"></a><span class="lineno"> 5419</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05420"></a><span class="lineno"> 5420</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05421"></a><span class="lineno"> 5421</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SAC register.</span></div><div class="line"><a name="l05422"></a><span class="lineno"> 5422</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05423"></a><span class="lineno"> 5423</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05424"></a><span class="lineno"> 5424</span>&#160;<span class="preprocessor">#define ADC_SAC_AVG_M           0x00000007  // Hardware Averaging Control</span></div><div class="line"><a name="l05425"></a><span class="lineno"> 5425</span>&#160;<span class="preprocessor">#define ADC_SAC_AVG_OFF         0x00000000  // No hardware oversampling</span></div><div class="line"><a name="l05426"></a><span class="lineno"> 5426</span>&#160;<span class="preprocessor">#define ADC_SAC_AVG_2X          0x00000001  // 2x hardware oversampling</span></div><div class="line"><a name="l05427"></a><span class="lineno"> 5427</span>&#160;<span class="preprocessor">#define ADC_SAC_AVG_4X          0x00000002  // 4x hardware oversampling</span></div><div class="line"><a name="l05428"></a><span class="lineno"> 5428</span>&#160;<span class="preprocessor">#define ADC_SAC_AVG_8X          0x00000003  // 8x hardware oversampling</span></div><div class="line"><a name="l05429"></a><span class="lineno"> 5429</span>&#160;<span class="preprocessor">#define ADC_SAC_AVG_16X         0x00000004  // 16x hardware oversampling</span></div><div class="line"><a name="l05430"></a><span class="lineno"> 5430</span>&#160;<span class="preprocessor">#define ADC_SAC_AVG_32X         0x00000005  // 32x hardware oversampling</span></div><div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160;<span class="preprocessor">#define ADC_SAC_AVG_64X         0x00000006  // 64x hardware oversampling</span></div><div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;</div><div class="line"><a name="l05433"></a><span class="lineno"> 5433</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05434"></a><span class="lineno"> 5434</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05435"></a><span class="lineno"> 5435</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCISC register.</span></div><div class="line"><a name="l05436"></a><span class="lineno"> 5436</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05437"></a><span class="lineno"> 5437</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05438"></a><span class="lineno"> 5438</span>&#160;<span class="preprocessor">#define ADC_DCISC_DCINT7        0x00000080  // Digital Comparator 7 Interrupt</span></div><div class="line"><a name="l05439"></a><span class="lineno"> 5439</span>&#160;                                            <span class="comment">// Status and Clear</span></div><div class="line"><a name="l05440"></a><span class="lineno"> 5440</span>&#160;<span class="preprocessor">#define ADC_DCISC_DCINT6        0x00000040  // Digital Comparator 6 Interrupt</span></div><div class="line"><a name="l05441"></a><span class="lineno"> 5441</span>&#160;                                            <span class="comment">// Status and Clear</span></div><div class="line"><a name="l05442"></a><span class="lineno"> 5442</span>&#160;<span class="preprocessor">#define ADC_DCISC_DCINT5        0x00000020  // Digital Comparator 5 Interrupt</span></div><div class="line"><a name="l05443"></a><span class="lineno"> 5443</span>&#160;                                            <span class="comment">// Status and Clear</span></div><div class="line"><a name="l05444"></a><span class="lineno"> 5444</span>&#160;<span class="preprocessor">#define ADC_DCISC_DCINT4        0x00000010  // Digital Comparator 4 Interrupt</span></div><div class="line"><a name="l05445"></a><span class="lineno"> 5445</span>&#160;                                            <span class="comment">// Status and Clear</span></div><div class="line"><a name="l05446"></a><span class="lineno"> 5446</span>&#160;<span class="preprocessor">#define ADC_DCISC_DCINT3        0x00000008  // Digital Comparator 3 Interrupt</span></div><div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;                                            <span class="comment">// Status and Clear</span></div><div class="line"><a name="l05448"></a><span class="lineno"> 5448</span>&#160;<span class="preprocessor">#define ADC_DCISC_DCINT2        0x00000004  // Digital Comparator 2 Interrupt</span></div><div class="line"><a name="l05449"></a><span class="lineno"> 5449</span>&#160;                                            <span class="comment">// Status and Clear</span></div><div class="line"><a name="l05450"></a><span class="lineno"> 5450</span>&#160;<span class="preprocessor">#define ADC_DCISC_DCINT1        0x00000002  // Digital Comparator 1 Interrupt</span></div><div class="line"><a name="l05451"></a><span class="lineno"> 5451</span>&#160;                                            <span class="comment">// Status and Clear</span></div><div class="line"><a name="l05452"></a><span class="lineno"> 5452</span>&#160;<span class="preprocessor">#define ADC_DCISC_DCINT0        0x00000001  // Digital Comparator 0 Interrupt</span></div><div class="line"><a name="l05453"></a><span class="lineno"> 5453</span>&#160;                                            <span class="comment">// Status and Clear</span></div><div class="line"><a name="l05454"></a><span class="lineno"> 5454</span>&#160;</div><div class="line"><a name="l05455"></a><span class="lineno"> 5455</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05456"></a><span class="lineno"> 5456</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05457"></a><span class="lineno"> 5457</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_CTL register.</span></div><div class="line"><a name="l05458"></a><span class="lineno"> 5458</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05459"></a><span class="lineno"> 5459</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05460"></a><span class="lineno"> 5460</span>&#160;<span class="preprocessor">#define ADC_CTL_VREF_M          0x00000001  // Voltage Reference Select</span></div><div class="line"><a name="l05461"></a><span class="lineno"> 5461</span>&#160;<span class="preprocessor">#define ADC_CTL_VREF_INTERNAL   0x00000000  // VDDA and GNDA are the voltage</span></div><div class="line"><a name="l05462"></a><span class="lineno"> 5462</span>&#160;                                            <span class="comment">// references</span></div><div class="line"><a name="l05463"></a><span class="lineno"> 5463</span>&#160;</div><div class="line"><a name="l05464"></a><span class="lineno"> 5464</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05465"></a><span class="lineno"> 5465</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05466"></a><span class="lineno"> 5466</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSMUX0 register.</span></div><div class="line"><a name="l05467"></a><span class="lineno"> 5467</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05468"></a><span class="lineno"> 5468</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05469"></a><span class="lineno"> 5469</span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX7_M       0xF0000000  // 8th Sample Input Select</span></div><div class="line"><a name="l05470"></a><span class="lineno"> 5470</span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX6_M       0x0F000000  // 7th Sample Input Select</span></div><div class="line"><a name="l05471"></a><span class="lineno"> 5471</span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX5_M       0x00F00000  // 6th Sample Input Select</span></div><div class="line"><a name="l05472"></a><span class="lineno"> 5472</span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX4_M       0x000F0000  // 5th Sample Input Select</span></div><div class="line"><a name="l05473"></a><span class="lineno"> 5473</span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX3_M       0x0000F000  // 4th Sample Input Select</span></div><div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX2_M       0x00000F00  // 3rd Sample Input Select</span></div><div class="line"><a name="l05475"></a><span class="lineno"> 5475</span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX1_M       0x000000F0  // 2nd Sample Input Select</span></div><div class="line"><a name="l05476"></a><span class="lineno"> 5476</span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX0_M       0x0000000F  // 1st Sample Input Select</span></div><div class="line"><a name="l05477"></a><span class="lineno"> 5477</span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX7_S       28</span></div><div class="line"><a name="l05478"></a><span class="lineno"> 5478</span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX6_S       24</span></div><div class="line"><a name="l05479"></a><span class="lineno"> 5479</span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX5_S       20</span></div><div class="line"><a name="l05480"></a><span class="lineno"> 5480</span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX4_S       16</span></div><div class="line"><a name="l05481"></a><span class="lineno"> 5481</span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX3_S       12</span></div><div class="line"><a name="l05482"></a><span class="lineno"> 5482</span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX2_S       8</span></div><div class="line"><a name="l05483"></a><span class="lineno"> 5483</span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX1_S       4</span></div><div class="line"><a name="l05484"></a><span class="lineno"> 5484</span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX0_S       0</span></div><div class="line"><a name="l05485"></a><span class="lineno"> 5485</span>&#160;</div><div class="line"><a name="l05486"></a><span class="lineno"> 5486</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05487"></a><span class="lineno"> 5487</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05488"></a><span class="lineno"> 5488</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSCTL0 register.</span></div><div class="line"><a name="l05489"></a><span class="lineno"> 5489</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05490"></a><span class="lineno"> 5490</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05491"></a><span class="lineno"> 5491</span>&#160;<span class="preprocessor">#define ADC_SSCTL0_TS7          0x80000000  // 8th Sample Temp Sensor Select</span></div><div class="line"><a name="l05492"></a><span class="lineno"> 5492</span>&#160;<span class="preprocessor">#define ADC_SSCTL0_IE7          0x40000000  // 8th Sample Interrupt Enable</span></div><div class="line"><a name="l05493"></a><span class="lineno"> 5493</span>&#160;<span class="preprocessor">#define ADC_SSCTL0_END7         0x20000000  // 8th Sample is End of Sequence</span></div><div class="line"><a name="l05494"></a><span class="lineno"> 5494</span>&#160;<span class="preprocessor">#define ADC_SSCTL0_D7           0x10000000  // 8th Sample Differential Input</span></div><div class="line"><a name="l05495"></a><span class="lineno"> 5495</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l05496"></a><span class="lineno"> 5496</span>&#160;<span class="preprocessor">#define ADC_SSCTL0_TS6          0x08000000  // 7th Sample Temp Sensor Select</span></div><div class="line"><a name="l05497"></a><span class="lineno"> 5497</span>&#160;<span class="preprocessor">#define ADC_SSCTL0_IE6          0x04000000  // 7th Sample Interrupt Enable</span></div><div class="line"><a name="l05498"></a><span class="lineno"> 5498</span>&#160;<span class="preprocessor">#define ADC_SSCTL0_END6         0x02000000  // 7th Sample is End of Sequence</span></div><div class="line"><a name="l05499"></a><span class="lineno"> 5499</span>&#160;<span class="preprocessor">#define ADC_SSCTL0_D6           0x01000000  // 7th Sample Differential Input</span></div><div class="line"><a name="l05500"></a><span class="lineno"> 5500</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l05501"></a><span class="lineno"> 5501</span>&#160;<span class="preprocessor">#define ADC_SSCTL0_TS5          0x00800000  // 6th Sample Temp Sensor Select</span></div><div class="line"><a name="l05502"></a><span class="lineno"> 5502</span>&#160;<span class="preprocessor">#define ADC_SSCTL0_IE5          0x00400000  // 6th Sample Interrupt Enable</span></div><div class="line"><a name="l05503"></a><span class="lineno"> 5503</span>&#160;<span class="preprocessor">#define ADC_SSCTL0_END5         0x00200000  // 6th Sample is End of Sequence</span></div><div class="line"><a name="l05504"></a><span class="lineno"> 5504</span>&#160;<span class="preprocessor">#define ADC_SSCTL0_D5           0x00100000  // 6th Sample Differential Input</span></div><div class="line"><a name="l05505"></a><span class="lineno"> 5505</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l05506"></a><span class="lineno"> 5506</span>&#160;<span class="preprocessor">#define ADC_SSCTL0_TS4          0x00080000  // 5th Sample Temp Sensor Select</span></div><div class="line"><a name="l05507"></a><span class="lineno"> 5507</span>&#160;<span class="preprocessor">#define ADC_SSCTL0_IE4          0x00040000  // 5th Sample Interrupt Enable</span></div><div class="line"><a name="l05508"></a><span class="lineno"> 5508</span>&#160;<span class="preprocessor">#define ADC_SSCTL0_END4         0x00020000  // 5th Sample is End of Sequence</span></div><div class="line"><a name="l05509"></a><span class="lineno"> 5509</span>&#160;<span class="preprocessor">#define ADC_SSCTL0_D4           0x00010000  // 5th Sample Differential Input</span></div><div class="line"><a name="l05510"></a><span class="lineno"> 5510</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l05511"></a><span class="lineno"> 5511</span>&#160;<span class="preprocessor">#define ADC_SSCTL0_TS3          0x00008000  // 4th Sample Temp Sensor Select</span></div><div class="line"><a name="l05512"></a><span class="lineno"> 5512</span>&#160;<span class="preprocessor">#define ADC_SSCTL0_IE3          0x00004000  // 4th Sample Interrupt Enable</span></div><div class="line"><a name="l05513"></a><span class="lineno"> 5513</span>&#160;<span class="preprocessor">#define ADC_SSCTL0_END3         0x00002000  // 4th Sample is End of Sequence</span></div><div class="line"><a name="l05514"></a><span class="lineno"> 5514</span>&#160;<span class="preprocessor">#define ADC_SSCTL0_D3           0x00001000  // 4th Sample Differential Input</span></div><div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l05516"></a><span class="lineno"> 5516</span>&#160;<span class="preprocessor">#define ADC_SSCTL0_TS2          0x00000800  // 3rd Sample Temp Sensor Select</span></div><div class="line"><a name="l05517"></a><span class="lineno"> 5517</span>&#160;<span class="preprocessor">#define ADC_SSCTL0_IE2          0x00000400  // 3rd Sample Interrupt Enable</span></div><div class="line"><a name="l05518"></a><span class="lineno"> 5518</span>&#160;<span class="preprocessor">#define ADC_SSCTL0_END2         0x00000200  // 3rd Sample is End of Sequence</span></div><div class="line"><a name="l05519"></a><span class="lineno"> 5519</span>&#160;<span class="preprocessor">#define ADC_SSCTL0_D2           0x00000100  // 3rd Sample Differential Input</span></div><div class="line"><a name="l05520"></a><span class="lineno"> 5520</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l05521"></a><span class="lineno"> 5521</span>&#160;<span class="preprocessor">#define ADC_SSCTL0_TS1          0x00000080  // 2nd Sample Temp Sensor Select</span></div><div class="line"><a name="l05522"></a><span class="lineno"> 5522</span>&#160;<span class="preprocessor">#define ADC_SSCTL0_IE1          0x00000040  // 2nd Sample Interrupt Enable</span></div><div class="line"><a name="l05523"></a><span class="lineno"> 5523</span>&#160;<span class="preprocessor">#define ADC_SSCTL0_END1         0x00000020  // 2nd Sample is End of Sequence</span></div><div class="line"><a name="l05524"></a><span class="lineno"> 5524</span>&#160;<span class="preprocessor">#define ADC_SSCTL0_D1           0x00000010  // 2nd Sample Differential Input</span></div><div class="line"><a name="l05525"></a><span class="lineno"> 5525</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l05526"></a><span class="lineno"> 5526</span>&#160;<span class="preprocessor">#define ADC_SSCTL0_TS0          0x00000008  // 1st Sample Temp Sensor Select</span></div><div class="line"><a name="l05527"></a><span class="lineno"> 5527</span>&#160;<span class="preprocessor">#define ADC_SSCTL0_IE0          0x00000004  // 1st Sample Interrupt Enable</span></div><div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160;<span class="preprocessor">#define ADC_SSCTL0_END0         0x00000002  // 1st Sample is End of Sequence</span></div><div class="line"><a name="l05529"></a><span class="lineno"> 5529</span>&#160;<span class="preprocessor">#define ADC_SSCTL0_D0           0x00000001  // 1st Sample Differential Input</span></div><div class="line"><a name="l05530"></a><span class="lineno"> 5530</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l05531"></a><span class="lineno"> 5531</span>&#160;</div><div class="line"><a name="l05532"></a><span class="lineno"> 5532</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05533"></a><span class="lineno"> 5533</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05534"></a><span class="lineno"> 5534</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSFIFO0 register.</span></div><div class="line"><a name="l05535"></a><span class="lineno"> 5535</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05536"></a><span class="lineno"> 5536</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05537"></a><span class="lineno"> 5537</span>&#160;<span class="preprocessor">#define ADC_SSFIFO0_DATA_M      0x00000FFF  // Conversion Result Data</span></div><div class="line"><a name="l05538"></a><span class="lineno"> 5538</span>&#160;<span class="preprocessor">#define ADC_SSFIFO0_DATA_S      0</span></div><div class="line"><a name="l05539"></a><span class="lineno"> 5539</span>&#160;</div><div class="line"><a name="l05540"></a><span class="lineno"> 5540</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05541"></a><span class="lineno"> 5541</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05542"></a><span class="lineno"> 5542</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSFSTAT0 register.</span></div><div class="line"><a name="l05543"></a><span class="lineno"> 5543</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05544"></a><span class="lineno"> 5544</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05545"></a><span class="lineno"> 5545</span>&#160;<span class="preprocessor">#define ADC_SSFSTAT0_FULL       0x00001000  // FIFO Full</span></div><div class="line"><a name="l05546"></a><span class="lineno"> 5546</span>&#160;<span class="preprocessor">#define ADC_SSFSTAT0_EMPTY      0x00000100  // FIFO Empty</span></div><div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160;<span class="preprocessor">#define ADC_SSFSTAT0_HPTR_M     0x000000F0  // FIFO Head Pointer</span></div><div class="line"><a name="l05548"></a><span class="lineno"> 5548</span>&#160;<span class="preprocessor">#define ADC_SSFSTAT0_TPTR_M     0x0000000F  // FIFO Tail Pointer</span></div><div class="line"><a name="l05549"></a><span class="lineno"> 5549</span>&#160;<span class="preprocessor">#define ADC_SSFSTAT0_HPTR_S     4</span></div><div class="line"><a name="l05550"></a><span class="lineno"> 5550</span>&#160;<span class="preprocessor">#define ADC_SSFSTAT0_TPTR_S     0</span></div><div class="line"><a name="l05551"></a><span class="lineno"> 5551</span>&#160;</div><div class="line"><a name="l05552"></a><span class="lineno"> 5552</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05553"></a><span class="lineno"> 5553</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05554"></a><span class="lineno"> 5554</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSOP0 register.</span></div><div class="line"><a name="l05555"></a><span class="lineno"> 5555</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05556"></a><span class="lineno"> 5556</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05557"></a><span class="lineno"> 5557</span>&#160;<span class="preprocessor">#define ADC_SSOP0_S7DCOP        0x10000000  // Sample 7 Digital Comparator</span></div><div class="line"><a name="l05558"></a><span class="lineno"> 5558</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l05559"></a><span class="lineno"> 5559</span>&#160;<span class="preprocessor">#define ADC_SSOP0_S6DCOP        0x01000000  // Sample 6 Digital Comparator</span></div><div class="line"><a name="l05560"></a><span class="lineno"> 5560</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l05561"></a><span class="lineno"> 5561</span>&#160;<span class="preprocessor">#define ADC_SSOP0_S5DCOP        0x00100000  // Sample 5 Digital Comparator</span></div><div class="line"><a name="l05562"></a><span class="lineno"> 5562</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l05563"></a><span class="lineno"> 5563</span>&#160;<span class="preprocessor">#define ADC_SSOP0_S4DCOP        0x00010000  // Sample 4 Digital Comparator</span></div><div class="line"><a name="l05564"></a><span class="lineno"> 5564</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l05565"></a><span class="lineno"> 5565</span>&#160;<span class="preprocessor">#define ADC_SSOP0_S3DCOP        0x00001000  // Sample 3 Digital Comparator</span></div><div class="line"><a name="l05566"></a><span class="lineno"> 5566</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l05567"></a><span class="lineno"> 5567</span>&#160;<span class="preprocessor">#define ADC_SSOP0_S2DCOP        0x00000100  // Sample 2 Digital Comparator</span></div><div class="line"><a name="l05568"></a><span class="lineno"> 5568</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l05569"></a><span class="lineno"> 5569</span>&#160;<span class="preprocessor">#define ADC_SSOP0_S1DCOP        0x00000010  // Sample 1 Digital Comparator</span></div><div class="line"><a name="l05570"></a><span class="lineno"> 5570</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l05571"></a><span class="lineno"> 5571</span>&#160;<span class="preprocessor">#define ADC_SSOP0_S0DCOP        0x00000001  // Sample 0 Digital Comparator</span></div><div class="line"><a name="l05572"></a><span class="lineno"> 5572</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l05573"></a><span class="lineno"> 5573</span>&#160;</div><div class="line"><a name="l05574"></a><span class="lineno"> 5574</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05575"></a><span class="lineno"> 5575</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05576"></a><span class="lineno"> 5576</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSDC0 register.</span></div><div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05578"></a><span class="lineno"> 5578</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05579"></a><span class="lineno"> 5579</span>&#160;<span class="preprocessor">#define ADC_SSDC0_S7DCSEL_M     0xF0000000  // Sample 7 Digital Comparator</span></div><div class="line"><a name="l05580"></a><span class="lineno"> 5580</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l05581"></a><span class="lineno"> 5581</span>&#160;<span class="preprocessor">#define ADC_SSDC0_S6DCSEL_M     0x0F000000  // Sample 6 Digital Comparator</span></div><div class="line"><a name="l05582"></a><span class="lineno"> 5582</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l05583"></a><span class="lineno"> 5583</span>&#160;<span class="preprocessor">#define ADC_SSDC0_S5DCSEL_M     0x00F00000  // Sample 5 Digital Comparator</span></div><div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l05585"></a><span class="lineno"> 5585</span>&#160;<span class="preprocessor">#define ADC_SSDC0_S4DCSEL_M     0x000F0000  // Sample 4 Digital Comparator</span></div><div class="line"><a name="l05586"></a><span class="lineno"> 5586</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l05587"></a><span class="lineno"> 5587</span>&#160;<span class="preprocessor">#define ADC_SSDC0_S3DCSEL_M     0x0000F000  // Sample 3 Digital Comparator</span></div><div class="line"><a name="l05588"></a><span class="lineno"> 5588</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l05589"></a><span class="lineno"> 5589</span>&#160;<span class="preprocessor">#define ADC_SSDC0_S2DCSEL_M     0x00000F00  // Sample 2 Digital Comparator</span></div><div class="line"><a name="l05590"></a><span class="lineno"> 5590</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l05591"></a><span class="lineno"> 5591</span>&#160;<span class="preprocessor">#define ADC_SSDC0_S1DCSEL_M     0x000000F0  // Sample 1 Digital Comparator</span></div><div class="line"><a name="l05592"></a><span class="lineno"> 5592</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l05593"></a><span class="lineno"> 5593</span>&#160;<span class="preprocessor">#define ADC_SSDC0_S0DCSEL_M     0x0000000F  // Sample 0 Digital Comparator</span></div><div class="line"><a name="l05594"></a><span class="lineno"> 5594</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l05595"></a><span class="lineno"> 5595</span>&#160;<span class="preprocessor">#define ADC_SSDC0_S6DCSEL_S     24</span></div><div class="line"><a name="l05596"></a><span class="lineno"> 5596</span>&#160;<span class="preprocessor">#define ADC_SSDC0_S5DCSEL_S     20</span></div><div class="line"><a name="l05597"></a><span class="lineno"> 5597</span>&#160;<span class="preprocessor">#define ADC_SSDC0_S4DCSEL_S     16</span></div><div class="line"><a name="l05598"></a><span class="lineno"> 5598</span>&#160;<span class="preprocessor">#define ADC_SSDC0_S3DCSEL_S     12</span></div><div class="line"><a name="l05599"></a><span class="lineno"> 5599</span>&#160;<span class="preprocessor">#define ADC_SSDC0_S2DCSEL_S     8</span></div><div class="line"><a name="l05600"></a><span class="lineno"> 5600</span>&#160;<span class="preprocessor">#define ADC_SSDC0_S1DCSEL_S     4</span></div><div class="line"><a name="l05601"></a><span class="lineno"> 5601</span>&#160;<span class="preprocessor">#define ADC_SSDC0_S0DCSEL_S     0</span></div><div class="line"><a name="l05602"></a><span class="lineno"> 5602</span>&#160;</div><div class="line"><a name="l05603"></a><span class="lineno"> 5603</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05604"></a><span class="lineno"> 5604</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05605"></a><span class="lineno"> 5605</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSMUX1 register.</span></div><div class="line"><a name="l05606"></a><span class="lineno"> 5606</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05607"></a><span class="lineno"> 5607</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05608"></a><span class="lineno"> 5608</span>&#160;<span class="preprocessor">#define ADC_SSMUX1_MUX3_M       0x0000F000  // 4th Sample Input Select</span></div><div class="line"><a name="l05609"></a><span class="lineno"> 5609</span>&#160;<span class="preprocessor">#define ADC_SSMUX1_MUX2_M       0x00000F00  // 3rd Sample Input Select</span></div><div class="line"><a name="l05610"></a><span class="lineno"> 5610</span>&#160;<span class="preprocessor">#define ADC_SSMUX1_MUX1_M       0x000000F0  // 2nd Sample Input Select</span></div><div class="line"><a name="l05611"></a><span class="lineno"> 5611</span>&#160;<span class="preprocessor">#define ADC_SSMUX1_MUX0_M       0x0000000F  // 1st Sample Input Select</span></div><div class="line"><a name="l05612"></a><span class="lineno"> 5612</span>&#160;<span class="preprocessor">#define ADC_SSMUX1_MUX3_S       12</span></div><div class="line"><a name="l05613"></a><span class="lineno"> 5613</span>&#160;<span class="preprocessor">#define ADC_SSMUX1_MUX2_S       8</span></div><div class="line"><a name="l05614"></a><span class="lineno"> 5614</span>&#160;<span class="preprocessor">#define ADC_SSMUX1_MUX1_S       4</span></div><div class="line"><a name="l05615"></a><span class="lineno"> 5615</span>&#160;<span class="preprocessor">#define ADC_SSMUX1_MUX0_S       0</span></div><div class="line"><a name="l05616"></a><span class="lineno"> 5616</span>&#160;</div><div class="line"><a name="l05617"></a><span class="lineno"> 5617</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05618"></a><span class="lineno"> 5618</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05619"></a><span class="lineno"> 5619</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSCTL1 register.</span></div><div class="line"><a name="l05620"></a><span class="lineno"> 5620</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05621"></a><span class="lineno"> 5621</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05622"></a><span class="lineno"> 5622</span>&#160;<span class="preprocessor">#define ADC_SSCTL1_TS3          0x00008000  // 4th Sample Temp Sensor Select</span></div><div class="line"><a name="l05623"></a><span class="lineno"> 5623</span>&#160;<span class="preprocessor">#define ADC_SSCTL1_IE3          0x00004000  // 4th Sample Interrupt Enable</span></div><div class="line"><a name="l05624"></a><span class="lineno"> 5624</span>&#160;<span class="preprocessor">#define ADC_SSCTL1_END3         0x00002000  // 4th Sample is End of Sequence</span></div><div class="line"><a name="l05625"></a><span class="lineno"> 5625</span>&#160;<span class="preprocessor">#define ADC_SSCTL1_D3           0x00001000  // 4th Sample Differential Input</span></div><div class="line"><a name="l05626"></a><span class="lineno"> 5626</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l05627"></a><span class="lineno"> 5627</span>&#160;<span class="preprocessor">#define ADC_SSCTL1_TS2          0x00000800  // 3rd Sample Temp Sensor Select</span></div><div class="line"><a name="l05628"></a><span class="lineno"> 5628</span>&#160;<span class="preprocessor">#define ADC_SSCTL1_IE2          0x00000400  // 3rd Sample Interrupt Enable</span></div><div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160;<span class="preprocessor">#define ADC_SSCTL1_END2         0x00000200  // 3rd Sample is End of Sequence</span></div><div class="line"><a name="l05630"></a><span class="lineno"> 5630</span>&#160;<span class="preprocessor">#define ADC_SSCTL1_D2           0x00000100  // 3rd Sample Differential Input</span></div><div class="line"><a name="l05631"></a><span class="lineno"> 5631</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l05632"></a><span class="lineno"> 5632</span>&#160;<span class="preprocessor">#define ADC_SSCTL1_TS1          0x00000080  // 2nd Sample Temp Sensor Select</span></div><div class="line"><a name="l05633"></a><span class="lineno"> 5633</span>&#160;<span class="preprocessor">#define ADC_SSCTL1_IE1          0x00000040  // 2nd Sample Interrupt Enable</span></div><div class="line"><a name="l05634"></a><span class="lineno"> 5634</span>&#160;<span class="preprocessor">#define ADC_SSCTL1_END1         0x00000020  // 2nd Sample is End of Sequence</span></div><div class="line"><a name="l05635"></a><span class="lineno"> 5635</span>&#160;<span class="preprocessor">#define ADC_SSCTL1_D1           0x00000010  // 2nd Sample Differential Input</span></div><div class="line"><a name="l05636"></a><span class="lineno"> 5636</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l05637"></a><span class="lineno"> 5637</span>&#160;<span class="preprocessor">#define ADC_SSCTL1_TS0          0x00000008  // 1st Sample Temp Sensor Select</span></div><div class="line"><a name="l05638"></a><span class="lineno"> 5638</span>&#160;<span class="preprocessor">#define ADC_SSCTL1_IE0          0x00000004  // 1st Sample Interrupt Enable</span></div><div class="line"><a name="l05639"></a><span class="lineno"> 5639</span>&#160;<span class="preprocessor">#define ADC_SSCTL1_END0         0x00000002  // 1st Sample is End of Sequence</span></div><div class="line"><a name="l05640"></a><span class="lineno"> 5640</span>&#160;<span class="preprocessor">#define ADC_SSCTL1_D0           0x00000001  // 1st Sample Differential Input</span></div><div class="line"><a name="l05641"></a><span class="lineno"> 5641</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l05642"></a><span class="lineno"> 5642</span>&#160;</div><div class="line"><a name="l05643"></a><span class="lineno"> 5643</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05644"></a><span class="lineno"> 5644</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05645"></a><span class="lineno"> 5645</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSFIFO1 register.</span></div><div class="line"><a name="l05646"></a><span class="lineno"> 5646</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05647"></a><span class="lineno"> 5647</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05648"></a><span class="lineno"> 5648</span>&#160;<span class="preprocessor">#define ADC_SSFIFO1_DATA_M      0x00000FFF  // Conversion Result Data</span></div><div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;<span class="preprocessor">#define ADC_SSFIFO1_DATA_S      0</span></div><div class="line"><a name="l05650"></a><span class="lineno"> 5650</span>&#160;</div><div class="line"><a name="l05651"></a><span class="lineno"> 5651</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05652"></a><span class="lineno"> 5652</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05653"></a><span class="lineno"> 5653</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSFSTAT1 register.</span></div><div class="line"><a name="l05654"></a><span class="lineno"> 5654</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05655"></a><span class="lineno"> 5655</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05656"></a><span class="lineno"> 5656</span>&#160;<span class="preprocessor">#define ADC_SSFSTAT1_FULL       0x00001000  // FIFO Full</span></div><div class="line"><a name="l05657"></a><span class="lineno"> 5657</span>&#160;<span class="preprocessor">#define ADC_SSFSTAT1_EMPTY      0x00000100  // FIFO Empty</span></div><div class="line"><a name="l05658"></a><span class="lineno"> 5658</span>&#160;<span class="preprocessor">#define ADC_SSFSTAT1_HPTR_M     0x000000F0  // FIFO Head Pointer</span></div><div class="line"><a name="l05659"></a><span class="lineno"> 5659</span>&#160;<span class="preprocessor">#define ADC_SSFSTAT1_TPTR_M     0x0000000F  // FIFO Tail Pointer</span></div><div class="line"><a name="l05660"></a><span class="lineno"> 5660</span>&#160;<span class="preprocessor">#define ADC_SSFSTAT1_HPTR_S     4</span></div><div class="line"><a name="l05661"></a><span class="lineno"> 5661</span>&#160;<span class="preprocessor">#define ADC_SSFSTAT1_TPTR_S     0</span></div><div class="line"><a name="l05662"></a><span class="lineno"> 5662</span>&#160;</div><div class="line"><a name="l05663"></a><span class="lineno"> 5663</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05664"></a><span class="lineno"> 5664</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05665"></a><span class="lineno"> 5665</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSOP1 register.</span></div><div class="line"><a name="l05666"></a><span class="lineno"> 5666</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05667"></a><span class="lineno"> 5667</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05668"></a><span class="lineno"> 5668</span>&#160;<span class="preprocessor">#define ADC_SSOP1_S3DCOP        0x00001000  // Sample 3 Digital Comparator</span></div><div class="line"><a name="l05669"></a><span class="lineno"> 5669</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l05670"></a><span class="lineno"> 5670</span>&#160;<span class="preprocessor">#define ADC_SSOP1_S2DCOP        0x00000100  // Sample 2 Digital Comparator</span></div><div class="line"><a name="l05671"></a><span class="lineno"> 5671</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l05672"></a><span class="lineno"> 5672</span>&#160;<span class="preprocessor">#define ADC_SSOP1_S1DCOP        0x00000010  // Sample 1 Digital Comparator</span></div><div class="line"><a name="l05673"></a><span class="lineno"> 5673</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l05674"></a><span class="lineno"> 5674</span>&#160;<span class="preprocessor">#define ADC_SSOP1_S0DCOP        0x00000001  // Sample 0 Digital Comparator</span></div><div class="line"><a name="l05675"></a><span class="lineno"> 5675</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l05676"></a><span class="lineno"> 5676</span>&#160;</div><div class="line"><a name="l05677"></a><span class="lineno"> 5677</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05678"></a><span class="lineno"> 5678</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05679"></a><span class="lineno"> 5679</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSDC1 register.</span></div><div class="line"><a name="l05680"></a><span class="lineno"> 5680</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05681"></a><span class="lineno"> 5681</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160;<span class="preprocessor">#define ADC_SSDC1_S3DCSEL_M     0x0000F000  // Sample 3 Digital Comparator</span></div><div class="line"><a name="l05683"></a><span class="lineno"> 5683</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l05684"></a><span class="lineno"> 5684</span>&#160;<span class="preprocessor">#define ADC_SSDC1_S2DCSEL_M     0x00000F00  // Sample 2 Digital Comparator</span></div><div class="line"><a name="l05685"></a><span class="lineno"> 5685</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l05686"></a><span class="lineno"> 5686</span>&#160;<span class="preprocessor">#define ADC_SSDC1_S1DCSEL_M     0x000000F0  // Sample 1 Digital Comparator</span></div><div class="line"><a name="l05687"></a><span class="lineno"> 5687</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l05688"></a><span class="lineno"> 5688</span>&#160;<span class="preprocessor">#define ADC_SSDC1_S0DCSEL_M     0x0000000F  // Sample 0 Digital Comparator</span></div><div class="line"><a name="l05689"></a><span class="lineno"> 5689</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l05690"></a><span class="lineno"> 5690</span>&#160;<span class="preprocessor">#define ADC_SSDC1_S2DCSEL_S     8</span></div><div class="line"><a name="l05691"></a><span class="lineno"> 5691</span>&#160;<span class="preprocessor">#define ADC_SSDC1_S1DCSEL_S     4</span></div><div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160;<span class="preprocessor">#define ADC_SSDC1_S0DCSEL_S     0</span></div><div class="line"><a name="l05693"></a><span class="lineno"> 5693</span>&#160;</div><div class="line"><a name="l05694"></a><span class="lineno"> 5694</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05696"></a><span class="lineno"> 5696</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSMUX2 register.</span></div><div class="line"><a name="l05697"></a><span class="lineno"> 5697</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05698"></a><span class="lineno"> 5698</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05699"></a><span class="lineno"> 5699</span>&#160;<span class="preprocessor">#define ADC_SSMUX2_MUX3_M       0x0000F000  // 4th Sample Input Select</span></div><div class="line"><a name="l05700"></a><span class="lineno"> 5700</span>&#160;<span class="preprocessor">#define ADC_SSMUX2_MUX2_M       0x00000F00  // 3rd Sample Input Select</span></div><div class="line"><a name="l05701"></a><span class="lineno"> 5701</span>&#160;<span class="preprocessor">#define ADC_SSMUX2_MUX1_M       0x000000F0  // 2nd Sample Input Select</span></div><div class="line"><a name="l05702"></a><span class="lineno"> 5702</span>&#160;<span class="preprocessor">#define ADC_SSMUX2_MUX0_M       0x0000000F  // 1st Sample Input Select</span></div><div class="line"><a name="l05703"></a><span class="lineno"> 5703</span>&#160;<span class="preprocessor">#define ADC_SSMUX2_MUX3_S       12</span></div><div class="line"><a name="l05704"></a><span class="lineno"> 5704</span>&#160;<span class="preprocessor">#define ADC_SSMUX2_MUX2_S       8</span></div><div class="line"><a name="l05705"></a><span class="lineno"> 5705</span>&#160;<span class="preprocessor">#define ADC_SSMUX2_MUX1_S       4</span></div><div class="line"><a name="l05706"></a><span class="lineno"> 5706</span>&#160;<span class="preprocessor">#define ADC_SSMUX2_MUX0_S       0</span></div><div class="line"><a name="l05707"></a><span class="lineno"> 5707</span>&#160;</div><div class="line"><a name="l05708"></a><span class="lineno"> 5708</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05709"></a><span class="lineno"> 5709</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05710"></a><span class="lineno"> 5710</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSCTL2 register.</span></div><div class="line"><a name="l05711"></a><span class="lineno"> 5711</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05712"></a><span class="lineno"> 5712</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05713"></a><span class="lineno"> 5713</span>&#160;<span class="preprocessor">#define ADC_SSCTL2_TS3          0x00008000  // 4th Sample Temp Sensor Select</span></div><div class="line"><a name="l05714"></a><span class="lineno"> 5714</span>&#160;<span class="preprocessor">#define ADC_SSCTL2_IE3          0x00004000  // 4th Sample Interrupt Enable</span></div><div class="line"><a name="l05715"></a><span class="lineno"> 5715</span>&#160;<span class="preprocessor">#define ADC_SSCTL2_END3         0x00002000  // 4th Sample is End of Sequence</span></div><div class="line"><a name="l05716"></a><span class="lineno"> 5716</span>&#160;<span class="preprocessor">#define ADC_SSCTL2_D3           0x00001000  // 4th Sample Differential Input</span></div><div class="line"><a name="l05717"></a><span class="lineno"> 5717</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;<span class="preprocessor">#define ADC_SSCTL2_TS2          0x00000800  // 3rd Sample Temp Sensor Select</span></div><div class="line"><a name="l05719"></a><span class="lineno"> 5719</span>&#160;<span class="preprocessor">#define ADC_SSCTL2_IE2          0x00000400  // 3rd Sample Interrupt Enable</span></div><div class="line"><a name="l05720"></a><span class="lineno"> 5720</span>&#160;<span class="preprocessor">#define ADC_SSCTL2_END2         0x00000200  // 3rd Sample is End of Sequence</span></div><div class="line"><a name="l05721"></a><span class="lineno"> 5721</span>&#160;<span class="preprocessor">#define ADC_SSCTL2_D2           0x00000100  // 3rd Sample Differential Input</span></div><div class="line"><a name="l05722"></a><span class="lineno"> 5722</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l05723"></a><span class="lineno"> 5723</span>&#160;<span class="preprocessor">#define ADC_SSCTL2_TS1          0x00000080  // 2nd Sample Temp Sensor Select</span></div><div class="line"><a name="l05724"></a><span class="lineno"> 5724</span>&#160;<span class="preprocessor">#define ADC_SSCTL2_IE1          0x00000040  // 2nd Sample Interrupt Enable</span></div><div class="line"><a name="l05725"></a><span class="lineno"> 5725</span>&#160;<span class="preprocessor">#define ADC_SSCTL2_END1         0x00000020  // 2nd Sample is End of Sequence</span></div><div class="line"><a name="l05726"></a><span class="lineno"> 5726</span>&#160;<span class="preprocessor">#define ADC_SSCTL2_D1           0x00000010  // 2nd Sample Differential Input</span></div><div class="line"><a name="l05727"></a><span class="lineno"> 5727</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l05728"></a><span class="lineno"> 5728</span>&#160;<span class="preprocessor">#define ADC_SSCTL2_TS0          0x00000008  // 1st Sample Temp Sensor Select</span></div><div class="line"><a name="l05729"></a><span class="lineno"> 5729</span>&#160;<span class="preprocessor">#define ADC_SSCTL2_IE0          0x00000004  // 1st Sample Interrupt Enable</span></div><div class="line"><a name="l05730"></a><span class="lineno"> 5730</span>&#160;<span class="preprocessor">#define ADC_SSCTL2_END0         0x00000002  // 1st Sample is End of Sequence</span></div><div class="line"><a name="l05731"></a><span class="lineno"> 5731</span>&#160;<span class="preprocessor">#define ADC_SSCTL2_D0           0x00000001  // 1st Sample Differential Input</span></div><div class="line"><a name="l05732"></a><span class="lineno"> 5732</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l05733"></a><span class="lineno"> 5733</span>&#160;</div><div class="line"><a name="l05734"></a><span class="lineno"> 5734</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05735"></a><span class="lineno"> 5735</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05736"></a><span class="lineno"> 5736</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSFIFO2 register.</span></div><div class="line"><a name="l05737"></a><span class="lineno"> 5737</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05738"></a><span class="lineno"> 5738</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05739"></a><span class="lineno"> 5739</span>&#160;<span class="preprocessor">#define ADC_SSFIFO2_DATA_M      0x00000FFF  // Conversion Result Data</span></div><div class="line"><a name="l05740"></a><span class="lineno"> 5740</span>&#160;<span class="preprocessor">#define ADC_SSFIFO2_DATA_S      0</span></div><div class="line"><a name="l05741"></a><span class="lineno"> 5741</span>&#160;</div><div class="line"><a name="l05742"></a><span class="lineno"> 5742</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05743"></a><span class="lineno"> 5743</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05744"></a><span class="lineno"> 5744</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSFSTAT2 register.</span></div><div class="line"><a name="l05745"></a><span class="lineno"> 5745</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05746"></a><span class="lineno"> 5746</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05747"></a><span class="lineno"> 5747</span>&#160;<span class="preprocessor">#define ADC_SSFSTAT2_FULL       0x00001000  // FIFO Full</span></div><div class="line"><a name="l05748"></a><span class="lineno"> 5748</span>&#160;<span class="preprocessor">#define ADC_SSFSTAT2_EMPTY      0x00000100  // FIFO Empty</span></div><div class="line"><a name="l05749"></a><span class="lineno"> 5749</span>&#160;<span class="preprocessor">#define ADC_SSFSTAT2_HPTR_M     0x000000F0  // FIFO Head Pointer</span></div><div class="line"><a name="l05750"></a><span class="lineno"> 5750</span>&#160;<span class="preprocessor">#define ADC_SSFSTAT2_TPTR_M     0x0000000F  // FIFO Tail Pointer</span></div><div class="line"><a name="l05751"></a><span class="lineno"> 5751</span>&#160;<span class="preprocessor">#define ADC_SSFSTAT2_HPTR_S     4</span></div><div class="line"><a name="l05752"></a><span class="lineno"> 5752</span>&#160;<span class="preprocessor">#define ADC_SSFSTAT2_TPTR_S     0</span></div><div class="line"><a name="l05753"></a><span class="lineno"> 5753</span>&#160;</div><div class="line"><a name="l05754"></a><span class="lineno"> 5754</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05755"></a><span class="lineno"> 5755</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05756"></a><span class="lineno"> 5756</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSOP2 register.</span></div><div class="line"><a name="l05757"></a><span class="lineno"> 5757</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05758"></a><span class="lineno"> 5758</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05759"></a><span class="lineno"> 5759</span>&#160;<span class="preprocessor">#define ADC_SSOP2_S3DCOP        0x00001000  // Sample 3 Digital Comparator</span></div><div class="line"><a name="l05760"></a><span class="lineno"> 5760</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l05761"></a><span class="lineno"> 5761</span>&#160;<span class="preprocessor">#define ADC_SSOP2_S2DCOP        0x00000100  // Sample 2 Digital Comparator</span></div><div class="line"><a name="l05762"></a><span class="lineno"> 5762</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l05763"></a><span class="lineno"> 5763</span>&#160;<span class="preprocessor">#define ADC_SSOP2_S1DCOP        0x00000010  // Sample 1 Digital Comparator</span></div><div class="line"><a name="l05764"></a><span class="lineno"> 5764</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l05765"></a><span class="lineno"> 5765</span>&#160;<span class="preprocessor">#define ADC_SSOP2_S0DCOP        0x00000001  // Sample 0 Digital Comparator</span></div><div class="line"><a name="l05766"></a><span class="lineno"> 5766</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l05767"></a><span class="lineno"> 5767</span>&#160;</div><div class="line"><a name="l05768"></a><span class="lineno"> 5768</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05769"></a><span class="lineno"> 5769</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05770"></a><span class="lineno"> 5770</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSDC2 register.</span></div><div class="line"><a name="l05771"></a><span class="lineno"> 5771</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05772"></a><span class="lineno"> 5772</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05773"></a><span class="lineno"> 5773</span>&#160;<span class="preprocessor">#define ADC_SSDC2_S3DCSEL_M     0x0000F000  // Sample 3 Digital Comparator</span></div><div class="line"><a name="l05774"></a><span class="lineno"> 5774</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l05775"></a><span class="lineno"> 5775</span>&#160;<span class="preprocessor">#define ADC_SSDC2_S2DCSEL_M     0x00000F00  // Sample 2 Digital Comparator</span></div><div class="line"><a name="l05776"></a><span class="lineno"> 5776</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l05777"></a><span class="lineno"> 5777</span>&#160;<span class="preprocessor">#define ADC_SSDC2_S1DCSEL_M     0x000000F0  // Sample 1 Digital Comparator</span></div><div class="line"><a name="l05778"></a><span class="lineno"> 5778</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l05779"></a><span class="lineno"> 5779</span>&#160;<span class="preprocessor">#define ADC_SSDC2_S0DCSEL_M     0x0000000F  // Sample 0 Digital Comparator</span></div><div class="line"><a name="l05780"></a><span class="lineno"> 5780</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l05781"></a><span class="lineno"> 5781</span>&#160;<span class="preprocessor">#define ADC_SSDC2_S2DCSEL_S     8</span></div><div class="line"><a name="l05782"></a><span class="lineno"> 5782</span>&#160;<span class="preprocessor">#define ADC_SSDC2_S1DCSEL_S     4</span></div><div class="line"><a name="l05783"></a><span class="lineno"> 5783</span>&#160;<span class="preprocessor">#define ADC_SSDC2_S0DCSEL_S     0</span></div><div class="line"><a name="l05784"></a><span class="lineno"> 5784</span>&#160;</div><div class="line"><a name="l05785"></a><span class="lineno"> 5785</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05786"></a><span class="lineno"> 5786</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05787"></a><span class="lineno"> 5787</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSMUX3 register.</span></div><div class="line"><a name="l05788"></a><span class="lineno"> 5788</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05789"></a><span class="lineno"> 5789</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05790"></a><span class="lineno"> 5790</span>&#160;<span class="preprocessor">#define ADC_SSMUX3_MUX0_M       0x0000000F  // 1st Sample Input Select</span></div><div class="line"><a name="l05791"></a><span class="lineno"> 5791</span>&#160;<span class="preprocessor">#define ADC_SSMUX3_MUX0_S       0</span></div><div class="line"><a name="l05792"></a><span class="lineno"> 5792</span>&#160;</div><div class="line"><a name="l05793"></a><span class="lineno"> 5793</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05794"></a><span class="lineno"> 5794</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05795"></a><span class="lineno"> 5795</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSCTL3 register.</span></div><div class="line"><a name="l05796"></a><span class="lineno"> 5796</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05797"></a><span class="lineno"> 5797</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05798"></a><span class="lineno"> 5798</span>&#160;<span class="preprocessor">#define ADC_SSCTL3_TS0          0x00000008  // 1st Sample Temp Sensor Select</span></div><div class="line"><a name="l05799"></a><span class="lineno"> 5799</span>&#160;<span class="preprocessor">#define ADC_SSCTL3_IE0          0x00000004  // Sample Interrupt Enable</span></div><div class="line"><a name="l05800"></a><span class="lineno"> 5800</span>&#160;<span class="preprocessor">#define ADC_SSCTL3_END0         0x00000002  // End of Sequence</span></div><div class="line"><a name="l05801"></a><span class="lineno"> 5801</span>&#160;<span class="preprocessor">#define ADC_SSCTL3_D0           0x00000001  // Sample Differential Input Select</span></div><div class="line"><a name="l05802"></a><span class="lineno"> 5802</span>&#160;</div><div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05804"></a><span class="lineno"> 5804</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05805"></a><span class="lineno"> 5805</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSFIFO3 register.</span></div><div class="line"><a name="l05806"></a><span class="lineno"> 5806</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05807"></a><span class="lineno"> 5807</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05808"></a><span class="lineno"> 5808</span>&#160;<span class="preprocessor">#define ADC_SSFIFO3_DATA_M      0x00000FFF  // Conversion Result Data</span></div><div class="line"><a name="l05809"></a><span class="lineno"> 5809</span>&#160;<span class="preprocessor">#define ADC_SSFIFO3_DATA_S      0</span></div><div class="line"><a name="l05810"></a><span class="lineno"> 5810</span>&#160;</div><div class="line"><a name="l05811"></a><span class="lineno"> 5811</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05812"></a><span class="lineno"> 5812</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05813"></a><span class="lineno"> 5813</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSFSTAT3 register.</span></div><div class="line"><a name="l05814"></a><span class="lineno"> 5814</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05815"></a><span class="lineno"> 5815</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05816"></a><span class="lineno"> 5816</span>&#160;<span class="preprocessor">#define ADC_SSFSTAT3_FULL       0x00001000  // FIFO Full</span></div><div class="line"><a name="l05817"></a><span class="lineno"> 5817</span>&#160;<span class="preprocessor">#define ADC_SSFSTAT3_EMPTY      0x00000100  // FIFO Empty</span></div><div class="line"><a name="l05818"></a><span class="lineno"> 5818</span>&#160;<span class="preprocessor">#define ADC_SSFSTAT3_HPTR_M     0x000000F0  // FIFO Head Pointer</span></div><div class="line"><a name="l05819"></a><span class="lineno"> 5819</span>&#160;<span class="preprocessor">#define ADC_SSFSTAT3_TPTR_M     0x0000000F  // FIFO Tail Pointer</span></div><div class="line"><a name="l05820"></a><span class="lineno"> 5820</span>&#160;<span class="preprocessor">#define ADC_SSFSTAT3_HPTR_S     4</span></div><div class="line"><a name="l05821"></a><span class="lineno"> 5821</span>&#160;<span class="preprocessor">#define ADC_SSFSTAT3_TPTR_S     0</span></div><div class="line"><a name="l05822"></a><span class="lineno"> 5822</span>&#160;</div><div class="line"><a name="l05823"></a><span class="lineno"> 5823</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05824"></a><span class="lineno"> 5824</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05825"></a><span class="lineno"> 5825</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSOP3 register.</span></div><div class="line"><a name="l05826"></a><span class="lineno"> 5826</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05827"></a><span class="lineno"> 5827</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05828"></a><span class="lineno"> 5828</span>&#160;<span class="preprocessor">#define ADC_SSOP3_S0DCOP        0x00000001  // Sample 0 Digital Comparator</span></div><div class="line"><a name="l05829"></a><span class="lineno"> 5829</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l05830"></a><span class="lineno"> 5830</span>&#160;</div><div class="line"><a name="l05831"></a><span class="lineno"> 5831</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05833"></a><span class="lineno"> 5833</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSDC3 register.</span></div><div class="line"><a name="l05834"></a><span class="lineno"> 5834</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05835"></a><span class="lineno"> 5835</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05836"></a><span class="lineno"> 5836</span>&#160;<span class="preprocessor">#define ADC_SSDC3_S0DCSEL_M     0x0000000F  // Sample 0 Digital Comparator</span></div><div class="line"><a name="l05837"></a><span class="lineno"> 5837</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l05838"></a><span class="lineno"> 5838</span>&#160;</div><div class="line"><a name="l05839"></a><span class="lineno"> 5839</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05840"></a><span class="lineno"> 5840</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05841"></a><span class="lineno"> 5841</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCRIC register.</span></div><div class="line"><a name="l05842"></a><span class="lineno"> 5842</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05843"></a><span class="lineno"> 5843</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05844"></a><span class="lineno"> 5844</span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCTRIG7       0x00800000  // Digital Comparator Trigger 7</span></div><div class="line"><a name="l05845"></a><span class="lineno"> 5845</span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCTRIG6       0x00400000  // Digital Comparator Trigger 6</span></div><div class="line"><a name="l05846"></a><span class="lineno"> 5846</span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCTRIG5       0x00200000  // Digital Comparator Trigger 5</span></div><div class="line"><a name="l05847"></a><span class="lineno"> 5847</span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCTRIG4       0x00100000  // Digital Comparator Trigger 4</span></div><div class="line"><a name="l05848"></a><span class="lineno"> 5848</span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCTRIG3       0x00080000  // Digital Comparator Trigger 3</span></div><div class="line"><a name="l05849"></a><span class="lineno"> 5849</span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCTRIG2       0x00040000  // Digital Comparator Trigger 2</span></div><div class="line"><a name="l05850"></a><span class="lineno"> 5850</span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCTRIG1       0x00020000  // Digital Comparator Trigger 1</span></div><div class="line"><a name="l05851"></a><span class="lineno"> 5851</span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCTRIG0       0x00010000  // Digital Comparator Trigger 0</span></div><div class="line"><a name="l05852"></a><span class="lineno"> 5852</span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCINT7        0x00000080  // Digital Comparator Interrupt 7</span></div><div class="line"><a name="l05853"></a><span class="lineno"> 5853</span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCINT6        0x00000040  // Digital Comparator Interrupt 6</span></div><div class="line"><a name="l05854"></a><span class="lineno"> 5854</span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCINT5        0x00000020  // Digital Comparator Interrupt 5</span></div><div class="line"><a name="l05855"></a><span class="lineno"> 5855</span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCINT4        0x00000010  // Digital Comparator Interrupt 4</span></div><div class="line"><a name="l05856"></a><span class="lineno"> 5856</span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCINT3        0x00000008  // Digital Comparator Interrupt 3</span></div><div class="line"><a name="l05857"></a><span class="lineno"> 5857</span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCINT2        0x00000004  // Digital Comparator Interrupt 2</span></div><div class="line"><a name="l05858"></a><span class="lineno"> 5858</span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCINT1        0x00000002  // Digital Comparator Interrupt 1</span></div><div class="line"><a name="l05859"></a><span class="lineno"> 5859</span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCINT0        0x00000001  // Digital Comparator Interrupt 0</span></div><div class="line"><a name="l05860"></a><span class="lineno"> 5860</span>&#160;</div><div class="line"><a name="l05861"></a><span class="lineno"> 5861</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05862"></a><span class="lineno"> 5862</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05863"></a><span class="lineno"> 5863</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL0 register.</span></div><div class="line"><a name="l05864"></a><span class="lineno"> 5864</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05865"></a><span class="lineno"> 5865</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05866"></a><span class="lineno"> 5866</span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CTE          0x00001000  // Comparison Trigger Enable</span></div><div class="line"><a name="l05867"></a><span class="lineno"> 5867</span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CTC_M        0x00000C00  // Comparison Trigger Condition</span></div><div class="line"><a name="l05868"></a><span class="lineno"> 5868</span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CTC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l05869"></a><span class="lineno"> 5869</span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CTC_MID      0x00000400  // Mid Band</span></div><div class="line"><a name="l05870"></a><span class="lineno"> 5870</span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CTC_HIGH     0x00000C00  // High Band</span></div><div class="line"><a name="l05871"></a><span class="lineno"> 5871</span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CTM_M        0x00000300  // Comparison Trigger Mode</span></div><div class="line"><a name="l05872"></a><span class="lineno"> 5872</span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CTM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l05873"></a><span class="lineno"> 5873</span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CTM_ONCE     0x00000100  // Once</span></div><div class="line"><a name="l05874"></a><span class="lineno"> 5874</span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CTM_HALWAYS  0x00000200  // Hysteresis Always</span></div><div class="line"><a name="l05875"></a><span class="lineno"> 5875</span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CTM_HONCE    0x00000300  // Hysteresis Once</span></div><div class="line"><a name="l05876"></a><span class="lineno"> 5876</span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CIE          0x00000010  // Comparison Interrupt Enable</span></div><div class="line"><a name="l05877"></a><span class="lineno"> 5877</span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CIC_M        0x0000000C  // Comparison Interrupt Condition</span></div><div class="line"><a name="l05878"></a><span class="lineno"> 5878</span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CIC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l05879"></a><span class="lineno"> 5879</span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CIC_MID      0x00000004  // Mid Band</span></div><div class="line"><a name="l05880"></a><span class="lineno"> 5880</span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CIC_HIGH     0x0000000C  // High Band</span></div><div class="line"><a name="l05881"></a><span class="lineno"> 5881</span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CIM_M        0x00000003  // Comparison Interrupt Mode</span></div><div class="line"><a name="l05882"></a><span class="lineno"> 5882</span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CIM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l05883"></a><span class="lineno"> 5883</span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CIM_ONCE     0x00000001  // Once</span></div><div class="line"><a name="l05884"></a><span class="lineno"> 5884</span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CIM_HALWAYS  0x00000002  // Hysteresis Always</span></div><div class="line"><a name="l05885"></a><span class="lineno"> 5885</span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CIM_HONCE    0x00000003  // Hysteresis Once</span></div><div class="line"><a name="l05886"></a><span class="lineno"> 5886</span>&#160;</div><div class="line"><a name="l05887"></a><span class="lineno"> 5887</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05888"></a><span class="lineno"> 5888</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05889"></a><span class="lineno"> 5889</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL1 register.</span></div><div class="line"><a name="l05890"></a><span class="lineno"> 5890</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05891"></a><span class="lineno"> 5891</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05892"></a><span class="lineno"> 5892</span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CTE          0x00001000  // Comparison Trigger Enable</span></div><div class="line"><a name="l05893"></a><span class="lineno"> 5893</span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CTC_M        0x00000C00  // Comparison Trigger Condition</span></div><div class="line"><a name="l05894"></a><span class="lineno"> 5894</span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CTC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l05895"></a><span class="lineno"> 5895</span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CTC_MID      0x00000400  // Mid Band</span></div><div class="line"><a name="l05896"></a><span class="lineno"> 5896</span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CTC_HIGH     0x00000C00  // High Band</span></div><div class="line"><a name="l05897"></a><span class="lineno"> 5897</span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CTM_M        0x00000300  // Comparison Trigger Mode</span></div><div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CTM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l05899"></a><span class="lineno"> 5899</span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CTM_ONCE     0x00000100  // Once</span></div><div class="line"><a name="l05900"></a><span class="lineno"> 5900</span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CTM_HALWAYS  0x00000200  // Hysteresis Always</span></div><div class="line"><a name="l05901"></a><span class="lineno"> 5901</span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CTM_HONCE    0x00000300  // Hysteresis Once</span></div><div class="line"><a name="l05902"></a><span class="lineno"> 5902</span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CIE          0x00000010  // Comparison Interrupt Enable</span></div><div class="line"><a name="l05903"></a><span class="lineno"> 5903</span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CIC_M        0x0000000C  // Comparison Interrupt Condition</span></div><div class="line"><a name="l05904"></a><span class="lineno"> 5904</span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CIC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l05905"></a><span class="lineno"> 5905</span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CIC_MID      0x00000004  // Mid Band</span></div><div class="line"><a name="l05906"></a><span class="lineno"> 5906</span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CIC_HIGH     0x0000000C  // High Band</span></div><div class="line"><a name="l05907"></a><span class="lineno"> 5907</span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CIM_M        0x00000003  // Comparison Interrupt Mode</span></div><div class="line"><a name="l05908"></a><span class="lineno"> 5908</span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CIM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l05909"></a><span class="lineno"> 5909</span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CIM_ONCE     0x00000001  // Once</span></div><div class="line"><a name="l05910"></a><span class="lineno"> 5910</span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CIM_HALWAYS  0x00000002  // Hysteresis Always</span></div><div class="line"><a name="l05911"></a><span class="lineno"> 5911</span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CIM_HONCE    0x00000003  // Hysteresis Once</span></div><div class="line"><a name="l05912"></a><span class="lineno"> 5912</span>&#160;</div><div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05914"></a><span class="lineno"> 5914</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05915"></a><span class="lineno"> 5915</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL2 register.</span></div><div class="line"><a name="l05916"></a><span class="lineno"> 5916</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05917"></a><span class="lineno"> 5917</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05918"></a><span class="lineno"> 5918</span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CTE          0x00001000  // Comparison Trigger Enable</span></div><div class="line"><a name="l05919"></a><span class="lineno"> 5919</span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CTC_M        0x00000C00  // Comparison Trigger Condition</span></div><div class="line"><a name="l05920"></a><span class="lineno"> 5920</span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CTC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CTC_MID      0x00000400  // Mid Band</span></div><div class="line"><a name="l05922"></a><span class="lineno"> 5922</span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CTC_HIGH     0x00000C00  // High Band</span></div><div class="line"><a name="l05923"></a><span class="lineno"> 5923</span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CTM_M        0x00000300  // Comparison Trigger Mode</span></div><div class="line"><a name="l05924"></a><span class="lineno"> 5924</span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CTM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l05925"></a><span class="lineno"> 5925</span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CTM_ONCE     0x00000100  // Once</span></div><div class="line"><a name="l05926"></a><span class="lineno"> 5926</span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CTM_HALWAYS  0x00000200  // Hysteresis Always</span></div><div class="line"><a name="l05927"></a><span class="lineno"> 5927</span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CTM_HONCE    0x00000300  // Hysteresis Once</span></div><div class="line"><a name="l05928"></a><span class="lineno"> 5928</span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CIE          0x00000010  // Comparison Interrupt Enable</span></div><div class="line"><a name="l05929"></a><span class="lineno"> 5929</span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CIC_M        0x0000000C  // Comparison Interrupt Condition</span></div><div class="line"><a name="l05930"></a><span class="lineno"> 5930</span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CIC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l05931"></a><span class="lineno"> 5931</span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CIC_MID      0x00000004  // Mid Band</span></div><div class="line"><a name="l05932"></a><span class="lineno"> 5932</span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CIC_HIGH     0x0000000C  // High Band</span></div><div class="line"><a name="l05933"></a><span class="lineno"> 5933</span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CIM_M        0x00000003  // Comparison Interrupt Mode</span></div><div class="line"><a name="l05934"></a><span class="lineno"> 5934</span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CIM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l05935"></a><span class="lineno"> 5935</span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CIM_ONCE     0x00000001  // Once</span></div><div class="line"><a name="l05936"></a><span class="lineno"> 5936</span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CIM_HALWAYS  0x00000002  // Hysteresis Always</span></div><div class="line"><a name="l05937"></a><span class="lineno"> 5937</span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CIM_HONCE    0x00000003  // Hysteresis Once</span></div><div class="line"><a name="l05938"></a><span class="lineno"> 5938</span>&#160;</div><div class="line"><a name="l05939"></a><span class="lineno"> 5939</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05940"></a><span class="lineno"> 5940</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05941"></a><span class="lineno"> 5941</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL3 register.</span></div><div class="line"><a name="l05942"></a><span class="lineno"> 5942</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05943"></a><span class="lineno"> 5943</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05944"></a><span class="lineno"> 5944</span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CTE          0x00001000  // Comparison Trigger Enable</span></div><div class="line"><a name="l05945"></a><span class="lineno"> 5945</span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CTC_M        0x00000C00  // Comparison Trigger Condition</span></div><div class="line"><a name="l05946"></a><span class="lineno"> 5946</span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CTC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l05947"></a><span class="lineno"> 5947</span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CTC_MID      0x00000400  // Mid Band</span></div><div class="line"><a name="l05948"></a><span class="lineno"> 5948</span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CTC_HIGH     0x00000C00  // High Band</span></div><div class="line"><a name="l05949"></a><span class="lineno"> 5949</span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CTM_M        0x00000300  // Comparison Trigger Mode</span></div><div class="line"><a name="l05950"></a><span class="lineno"> 5950</span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CTM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l05951"></a><span class="lineno"> 5951</span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CTM_ONCE     0x00000100  // Once</span></div><div class="line"><a name="l05952"></a><span class="lineno"> 5952</span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CTM_HALWAYS  0x00000200  // Hysteresis Always</span></div><div class="line"><a name="l05953"></a><span class="lineno"> 5953</span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CTM_HONCE    0x00000300  // Hysteresis Once</span></div><div class="line"><a name="l05954"></a><span class="lineno"> 5954</span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CIE          0x00000010  // Comparison Interrupt Enable</span></div><div class="line"><a name="l05955"></a><span class="lineno"> 5955</span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CIC_M        0x0000000C  // Comparison Interrupt Condition</span></div><div class="line"><a name="l05956"></a><span class="lineno"> 5956</span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CIC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l05957"></a><span class="lineno"> 5957</span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CIC_MID      0x00000004  // Mid Band</span></div><div class="line"><a name="l05958"></a><span class="lineno"> 5958</span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CIC_HIGH     0x0000000C  // High Band</span></div><div class="line"><a name="l05959"></a><span class="lineno"> 5959</span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CIM_M        0x00000003  // Comparison Interrupt Mode</span></div><div class="line"><a name="l05960"></a><span class="lineno"> 5960</span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CIM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l05961"></a><span class="lineno"> 5961</span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CIM_ONCE     0x00000001  // Once</span></div><div class="line"><a name="l05962"></a><span class="lineno"> 5962</span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CIM_HALWAYS  0x00000002  // Hysteresis Always</span></div><div class="line"><a name="l05963"></a><span class="lineno"> 5963</span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CIM_HONCE    0x00000003  // Hysteresis Once</span></div><div class="line"><a name="l05964"></a><span class="lineno"> 5964</span>&#160;</div><div class="line"><a name="l05965"></a><span class="lineno"> 5965</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05966"></a><span class="lineno"> 5966</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05967"></a><span class="lineno"> 5967</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL4 register.</span></div><div class="line"><a name="l05968"></a><span class="lineno"> 5968</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05969"></a><span class="lineno"> 5969</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05970"></a><span class="lineno"> 5970</span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CTE          0x00001000  // Comparison Trigger Enable</span></div><div class="line"><a name="l05971"></a><span class="lineno"> 5971</span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CTC_M        0x00000C00  // Comparison Trigger Condition</span></div><div class="line"><a name="l05972"></a><span class="lineno"> 5972</span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CTC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l05973"></a><span class="lineno"> 5973</span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CTC_MID      0x00000400  // Mid Band</span></div><div class="line"><a name="l05974"></a><span class="lineno"> 5974</span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CTC_HIGH     0x00000C00  // High Band</span></div><div class="line"><a name="l05975"></a><span class="lineno"> 5975</span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CTM_M        0x00000300  // Comparison Trigger Mode</span></div><div class="line"><a name="l05976"></a><span class="lineno"> 5976</span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CTM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l05977"></a><span class="lineno"> 5977</span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CTM_ONCE     0x00000100  // Once</span></div><div class="line"><a name="l05978"></a><span class="lineno"> 5978</span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CTM_HALWAYS  0x00000200  // Hysteresis Always</span></div><div class="line"><a name="l05979"></a><span class="lineno"> 5979</span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CTM_HONCE    0x00000300  // Hysteresis Once</span></div><div class="line"><a name="l05980"></a><span class="lineno"> 5980</span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CIE          0x00000010  // Comparison Interrupt Enable</span></div><div class="line"><a name="l05981"></a><span class="lineno"> 5981</span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CIC_M        0x0000000C  // Comparison Interrupt Condition</span></div><div class="line"><a name="l05982"></a><span class="lineno"> 5982</span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CIC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l05983"></a><span class="lineno"> 5983</span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CIC_MID      0x00000004  // Mid Band</span></div><div class="line"><a name="l05984"></a><span class="lineno"> 5984</span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CIC_HIGH     0x0000000C  // High Band</span></div><div class="line"><a name="l05985"></a><span class="lineno"> 5985</span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CIM_M        0x00000003  // Comparison Interrupt Mode</span></div><div class="line"><a name="l05986"></a><span class="lineno"> 5986</span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CIM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l05987"></a><span class="lineno"> 5987</span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CIM_ONCE     0x00000001  // Once</span></div><div class="line"><a name="l05988"></a><span class="lineno"> 5988</span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CIM_HALWAYS  0x00000002  // Hysteresis Always</span></div><div class="line"><a name="l05989"></a><span class="lineno"> 5989</span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CIM_HONCE    0x00000003  // Hysteresis Once</span></div><div class="line"><a name="l05990"></a><span class="lineno"> 5990</span>&#160;</div><div class="line"><a name="l05991"></a><span class="lineno"> 5991</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05992"></a><span class="lineno"> 5992</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05993"></a><span class="lineno"> 5993</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL5 register.</span></div><div class="line"><a name="l05994"></a><span class="lineno"> 5994</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05995"></a><span class="lineno"> 5995</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05996"></a><span class="lineno"> 5996</span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CTE          0x00001000  // Comparison Trigger Enable</span></div><div class="line"><a name="l05997"></a><span class="lineno"> 5997</span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CTC_M        0x00000C00  // Comparison Trigger Condition</span></div><div class="line"><a name="l05998"></a><span class="lineno"> 5998</span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CTC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l05999"></a><span class="lineno"> 5999</span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CTC_MID      0x00000400  // Mid Band</span></div><div class="line"><a name="l06000"></a><span class="lineno"> 6000</span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CTC_HIGH     0x00000C00  // High Band</span></div><div class="line"><a name="l06001"></a><span class="lineno"> 6001</span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CTM_M        0x00000300  // Comparison Trigger Mode</span></div><div class="line"><a name="l06002"></a><span class="lineno"> 6002</span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CTM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l06003"></a><span class="lineno"> 6003</span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CTM_ONCE     0x00000100  // Once</span></div><div class="line"><a name="l06004"></a><span class="lineno"> 6004</span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CTM_HALWAYS  0x00000200  // Hysteresis Always</span></div><div class="line"><a name="l06005"></a><span class="lineno"> 6005</span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CTM_HONCE    0x00000300  // Hysteresis Once</span></div><div class="line"><a name="l06006"></a><span class="lineno"> 6006</span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CIE          0x00000010  // Comparison Interrupt Enable</span></div><div class="line"><a name="l06007"></a><span class="lineno"> 6007</span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CIC_M        0x0000000C  // Comparison Interrupt Condition</span></div><div class="line"><a name="l06008"></a><span class="lineno"> 6008</span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CIC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l06009"></a><span class="lineno"> 6009</span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CIC_MID      0x00000004  // Mid Band</span></div><div class="line"><a name="l06010"></a><span class="lineno"> 6010</span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CIC_HIGH     0x0000000C  // High Band</span></div><div class="line"><a name="l06011"></a><span class="lineno"> 6011</span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CIM_M        0x00000003  // Comparison Interrupt Mode</span></div><div class="line"><a name="l06012"></a><span class="lineno"> 6012</span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CIM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l06013"></a><span class="lineno"> 6013</span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CIM_ONCE     0x00000001  // Once</span></div><div class="line"><a name="l06014"></a><span class="lineno"> 6014</span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CIM_HALWAYS  0x00000002  // Hysteresis Always</span></div><div class="line"><a name="l06015"></a><span class="lineno"> 6015</span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CIM_HONCE    0x00000003  // Hysteresis Once</span></div><div class="line"><a name="l06016"></a><span class="lineno"> 6016</span>&#160;</div><div class="line"><a name="l06017"></a><span class="lineno"> 6017</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06018"></a><span class="lineno"> 6018</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06019"></a><span class="lineno"> 6019</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL6 register.</span></div><div class="line"><a name="l06020"></a><span class="lineno"> 6020</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06021"></a><span class="lineno"> 6021</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06022"></a><span class="lineno"> 6022</span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CTE          0x00001000  // Comparison Trigger Enable</span></div><div class="line"><a name="l06023"></a><span class="lineno"> 6023</span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CTC_M        0x00000C00  // Comparison Trigger Condition</span></div><div class="line"><a name="l06024"></a><span class="lineno"> 6024</span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CTC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l06025"></a><span class="lineno"> 6025</span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CTC_MID      0x00000400  // Mid Band</span></div><div class="line"><a name="l06026"></a><span class="lineno"> 6026</span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CTC_HIGH     0x00000C00  // High Band</span></div><div class="line"><a name="l06027"></a><span class="lineno"> 6027</span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CTM_M        0x00000300  // Comparison Trigger Mode</span></div><div class="line"><a name="l06028"></a><span class="lineno"> 6028</span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CTM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l06029"></a><span class="lineno"> 6029</span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CTM_ONCE     0x00000100  // Once</span></div><div class="line"><a name="l06030"></a><span class="lineno"> 6030</span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CTM_HALWAYS  0x00000200  // Hysteresis Always</span></div><div class="line"><a name="l06031"></a><span class="lineno"> 6031</span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CTM_HONCE    0x00000300  // Hysteresis Once</span></div><div class="line"><a name="l06032"></a><span class="lineno"> 6032</span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CIE          0x00000010  // Comparison Interrupt Enable</span></div><div class="line"><a name="l06033"></a><span class="lineno"> 6033</span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CIC_M        0x0000000C  // Comparison Interrupt Condition</span></div><div class="line"><a name="l06034"></a><span class="lineno"> 6034</span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CIC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l06035"></a><span class="lineno"> 6035</span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CIC_MID      0x00000004  // Mid Band</span></div><div class="line"><a name="l06036"></a><span class="lineno"> 6036</span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CIC_HIGH     0x0000000C  // High Band</span></div><div class="line"><a name="l06037"></a><span class="lineno"> 6037</span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CIM_M        0x00000003  // Comparison Interrupt Mode</span></div><div class="line"><a name="l06038"></a><span class="lineno"> 6038</span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CIM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l06039"></a><span class="lineno"> 6039</span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CIM_ONCE     0x00000001  // Once</span></div><div class="line"><a name="l06040"></a><span class="lineno"> 6040</span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CIM_HALWAYS  0x00000002  // Hysteresis Always</span></div><div class="line"><a name="l06041"></a><span class="lineno"> 6041</span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CIM_HONCE    0x00000003  // Hysteresis Once</span></div><div class="line"><a name="l06042"></a><span class="lineno"> 6042</span>&#160;</div><div class="line"><a name="l06043"></a><span class="lineno"> 6043</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06044"></a><span class="lineno"> 6044</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06045"></a><span class="lineno"> 6045</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL7 register.</span></div><div class="line"><a name="l06046"></a><span class="lineno"> 6046</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06047"></a><span class="lineno"> 6047</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06048"></a><span class="lineno"> 6048</span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CTE          0x00001000  // Comparison Trigger Enable</span></div><div class="line"><a name="l06049"></a><span class="lineno"> 6049</span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CTC_M        0x00000C00  // Comparison Trigger Condition</span></div><div class="line"><a name="l06050"></a><span class="lineno"> 6050</span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CTC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l06051"></a><span class="lineno"> 6051</span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CTC_MID      0x00000400  // Mid Band</span></div><div class="line"><a name="l06052"></a><span class="lineno"> 6052</span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CTC_HIGH     0x00000C00  // High Band</span></div><div class="line"><a name="l06053"></a><span class="lineno"> 6053</span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CTM_M        0x00000300  // Comparison Trigger Mode</span></div><div class="line"><a name="l06054"></a><span class="lineno"> 6054</span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CTM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l06055"></a><span class="lineno"> 6055</span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CTM_ONCE     0x00000100  // Once</span></div><div class="line"><a name="l06056"></a><span class="lineno"> 6056</span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CTM_HALWAYS  0x00000200  // Hysteresis Always</span></div><div class="line"><a name="l06057"></a><span class="lineno"> 6057</span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CTM_HONCE    0x00000300  // Hysteresis Once</span></div><div class="line"><a name="l06058"></a><span class="lineno"> 6058</span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CIE          0x00000010  // Comparison Interrupt Enable</span></div><div class="line"><a name="l06059"></a><span class="lineno"> 6059</span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CIC_M        0x0000000C  // Comparison Interrupt Condition</span></div><div class="line"><a name="l06060"></a><span class="lineno"> 6060</span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CIC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l06061"></a><span class="lineno"> 6061</span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CIC_MID      0x00000004  // Mid Band</span></div><div class="line"><a name="l06062"></a><span class="lineno"> 6062</span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CIC_HIGH     0x0000000C  // High Band</span></div><div class="line"><a name="l06063"></a><span class="lineno"> 6063</span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CIM_M        0x00000003  // Comparison Interrupt Mode</span></div><div class="line"><a name="l06064"></a><span class="lineno"> 6064</span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CIM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l06065"></a><span class="lineno"> 6065</span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CIM_ONCE     0x00000001  // Once</span></div><div class="line"><a name="l06066"></a><span class="lineno"> 6066</span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CIM_HALWAYS  0x00000002  // Hysteresis Always</span></div><div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CIM_HONCE    0x00000003  // Hysteresis Once</span></div><div class="line"><a name="l06068"></a><span class="lineno"> 6068</span>&#160;</div><div class="line"><a name="l06069"></a><span class="lineno"> 6069</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06070"></a><span class="lineno"> 6070</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06071"></a><span class="lineno"> 6071</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP0 register.</span></div><div class="line"><a name="l06072"></a><span class="lineno"> 6072</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06073"></a><span class="lineno"> 6073</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06074"></a><span class="lineno"> 6074</span>&#160;<span class="preprocessor">#define ADC_DCCMP0_COMP1_M      0x0FFF0000  // Compare 1</span></div><div class="line"><a name="l06075"></a><span class="lineno"> 6075</span>&#160;<span class="preprocessor">#define ADC_DCCMP0_COMP0_M      0x00000FFF  // Compare 0</span></div><div class="line"><a name="l06076"></a><span class="lineno"> 6076</span>&#160;<span class="preprocessor">#define ADC_DCCMP0_COMP1_S      16</span></div><div class="line"><a name="l06077"></a><span class="lineno"> 6077</span>&#160;<span class="preprocessor">#define ADC_DCCMP0_COMP0_S      0</span></div><div class="line"><a name="l06078"></a><span class="lineno"> 6078</span>&#160;</div><div class="line"><a name="l06079"></a><span class="lineno"> 6079</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06080"></a><span class="lineno"> 6080</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06081"></a><span class="lineno"> 6081</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP1 register.</span></div><div class="line"><a name="l06082"></a><span class="lineno"> 6082</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06083"></a><span class="lineno"> 6083</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06084"></a><span class="lineno"> 6084</span>&#160;<span class="preprocessor">#define ADC_DCCMP1_COMP1_M      0x0FFF0000  // Compare 1</span></div><div class="line"><a name="l06085"></a><span class="lineno"> 6085</span>&#160;<span class="preprocessor">#define ADC_DCCMP1_COMP0_M      0x00000FFF  // Compare 0</span></div><div class="line"><a name="l06086"></a><span class="lineno"> 6086</span>&#160;<span class="preprocessor">#define ADC_DCCMP1_COMP1_S      16</span></div><div class="line"><a name="l06087"></a><span class="lineno"> 6087</span>&#160;<span class="preprocessor">#define ADC_DCCMP1_COMP0_S      0</span></div><div class="line"><a name="l06088"></a><span class="lineno"> 6088</span>&#160;</div><div class="line"><a name="l06089"></a><span class="lineno"> 6089</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06090"></a><span class="lineno"> 6090</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06091"></a><span class="lineno"> 6091</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP2 register.</span></div><div class="line"><a name="l06092"></a><span class="lineno"> 6092</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06093"></a><span class="lineno"> 6093</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06094"></a><span class="lineno"> 6094</span>&#160;<span class="preprocessor">#define ADC_DCCMP2_COMP1_M      0x0FFF0000  // Compare 1</span></div><div class="line"><a name="l06095"></a><span class="lineno"> 6095</span>&#160;<span class="preprocessor">#define ADC_DCCMP2_COMP0_M      0x00000FFF  // Compare 0</span></div><div class="line"><a name="l06096"></a><span class="lineno"> 6096</span>&#160;<span class="preprocessor">#define ADC_DCCMP2_COMP1_S      16</span></div><div class="line"><a name="l06097"></a><span class="lineno"> 6097</span>&#160;<span class="preprocessor">#define ADC_DCCMP2_COMP0_S      0</span></div><div class="line"><a name="l06098"></a><span class="lineno"> 6098</span>&#160;</div><div class="line"><a name="l06099"></a><span class="lineno"> 6099</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06100"></a><span class="lineno"> 6100</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06101"></a><span class="lineno"> 6101</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP3 register.</span></div><div class="line"><a name="l06102"></a><span class="lineno"> 6102</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06103"></a><span class="lineno"> 6103</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06104"></a><span class="lineno"> 6104</span>&#160;<span class="preprocessor">#define ADC_DCCMP3_COMP1_M      0x0FFF0000  // Compare 1</span></div><div class="line"><a name="l06105"></a><span class="lineno"> 6105</span>&#160;<span class="preprocessor">#define ADC_DCCMP3_COMP0_M      0x00000FFF  // Compare 0</span></div><div class="line"><a name="l06106"></a><span class="lineno"> 6106</span>&#160;<span class="preprocessor">#define ADC_DCCMP3_COMP1_S      16</span></div><div class="line"><a name="l06107"></a><span class="lineno"> 6107</span>&#160;<span class="preprocessor">#define ADC_DCCMP3_COMP0_S      0</span></div><div class="line"><a name="l06108"></a><span class="lineno"> 6108</span>&#160;</div><div class="line"><a name="l06109"></a><span class="lineno"> 6109</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06110"></a><span class="lineno"> 6110</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06111"></a><span class="lineno"> 6111</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP4 register.</span></div><div class="line"><a name="l06112"></a><span class="lineno"> 6112</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06113"></a><span class="lineno"> 6113</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06114"></a><span class="lineno"> 6114</span>&#160;<span class="preprocessor">#define ADC_DCCMP4_COMP1_M      0x0FFF0000  // Compare 1</span></div><div class="line"><a name="l06115"></a><span class="lineno"> 6115</span>&#160;<span class="preprocessor">#define ADC_DCCMP4_COMP0_M      0x00000FFF  // Compare 0</span></div><div class="line"><a name="l06116"></a><span class="lineno"> 6116</span>&#160;<span class="preprocessor">#define ADC_DCCMP4_COMP1_S      16</span></div><div class="line"><a name="l06117"></a><span class="lineno"> 6117</span>&#160;<span class="preprocessor">#define ADC_DCCMP4_COMP0_S      0</span></div><div class="line"><a name="l06118"></a><span class="lineno"> 6118</span>&#160;</div><div class="line"><a name="l06119"></a><span class="lineno"> 6119</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06120"></a><span class="lineno"> 6120</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06121"></a><span class="lineno"> 6121</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP5 register.</span></div><div class="line"><a name="l06122"></a><span class="lineno"> 6122</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06123"></a><span class="lineno"> 6123</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06124"></a><span class="lineno"> 6124</span>&#160;<span class="preprocessor">#define ADC_DCCMP5_COMP1_M      0x0FFF0000  // Compare 1</span></div><div class="line"><a name="l06125"></a><span class="lineno"> 6125</span>&#160;<span class="preprocessor">#define ADC_DCCMP5_COMP0_M      0x00000FFF  // Compare 0</span></div><div class="line"><a name="l06126"></a><span class="lineno"> 6126</span>&#160;<span class="preprocessor">#define ADC_DCCMP5_COMP1_S      16</span></div><div class="line"><a name="l06127"></a><span class="lineno"> 6127</span>&#160;<span class="preprocessor">#define ADC_DCCMP5_COMP0_S      0</span></div><div class="line"><a name="l06128"></a><span class="lineno"> 6128</span>&#160;</div><div class="line"><a name="l06129"></a><span class="lineno"> 6129</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06130"></a><span class="lineno"> 6130</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06131"></a><span class="lineno"> 6131</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP6 register.</span></div><div class="line"><a name="l06132"></a><span class="lineno"> 6132</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06133"></a><span class="lineno"> 6133</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06134"></a><span class="lineno"> 6134</span>&#160;<span class="preprocessor">#define ADC_DCCMP6_COMP1_M      0x0FFF0000  // Compare 1</span></div><div class="line"><a name="l06135"></a><span class="lineno"> 6135</span>&#160;<span class="preprocessor">#define ADC_DCCMP6_COMP0_M      0x00000FFF  // Compare 0</span></div><div class="line"><a name="l06136"></a><span class="lineno"> 6136</span>&#160;<span class="preprocessor">#define ADC_DCCMP6_COMP1_S      16</span></div><div class="line"><a name="l06137"></a><span class="lineno"> 6137</span>&#160;<span class="preprocessor">#define ADC_DCCMP6_COMP0_S      0</span></div><div class="line"><a name="l06138"></a><span class="lineno"> 6138</span>&#160;</div><div class="line"><a name="l06139"></a><span class="lineno"> 6139</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06140"></a><span class="lineno"> 6140</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06141"></a><span class="lineno"> 6141</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP7 register.</span></div><div class="line"><a name="l06142"></a><span class="lineno"> 6142</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06143"></a><span class="lineno"> 6143</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06144"></a><span class="lineno"> 6144</span>&#160;<span class="preprocessor">#define ADC_DCCMP7_COMP1_M      0x0FFF0000  // Compare 1</span></div><div class="line"><a name="l06145"></a><span class="lineno"> 6145</span>&#160;<span class="preprocessor">#define ADC_DCCMP7_COMP0_M      0x00000FFF  // Compare 0</span></div><div class="line"><a name="l06146"></a><span class="lineno"> 6146</span>&#160;<span class="preprocessor">#define ADC_DCCMP7_COMP1_S      16</span></div><div class="line"><a name="l06147"></a><span class="lineno"> 6147</span>&#160;<span class="preprocessor">#define ADC_DCCMP7_COMP0_S      0</span></div><div class="line"><a name="l06148"></a><span class="lineno"> 6148</span>&#160;</div><div class="line"><a name="l06149"></a><span class="lineno"> 6149</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06150"></a><span class="lineno"> 6150</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06151"></a><span class="lineno"> 6151</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_PP register.</span></div><div class="line"><a name="l06152"></a><span class="lineno"> 6152</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06153"></a><span class="lineno"> 6153</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06154"></a><span class="lineno"> 6154</span>&#160;<span class="preprocessor">#define ADC_PP_TS               0x00800000  // Temperature Sensor</span></div><div class="line"><a name="l06155"></a><span class="lineno"> 6155</span>&#160;<span class="preprocessor">#define ADC_PP_RSL_M            0x007C0000  // Resolution</span></div><div class="line"><a name="l06156"></a><span class="lineno"> 6156</span>&#160;<span class="preprocessor">#define ADC_PP_TYPE_M           0x00030000  // ADC Architecture</span></div><div class="line"><a name="l06157"></a><span class="lineno"> 6157</span>&#160;<span class="preprocessor">#define ADC_PP_TYPE_SAR         0x00000000  // SAR</span></div><div class="line"><a name="l06158"></a><span class="lineno"> 6158</span>&#160;<span class="preprocessor">#define ADC_PP_DC_M             0x0000FC00  // Digital Comparator Count</span></div><div class="line"><a name="l06159"></a><span class="lineno"> 6159</span>&#160;<span class="preprocessor">#define ADC_PP_CH_M             0x000003F0  // ADC Channel Count</span></div><div class="line"><a name="l06160"></a><span class="lineno"> 6160</span>&#160;<span class="preprocessor">#define ADC_PP_MSR_M            0x0000000F  // Maximum ADC Sample Rate</span></div><div class="line"><a name="l06161"></a><span class="lineno"> 6161</span>&#160;<span class="preprocessor">#define ADC_PP_MSR_125K         0x00000001  // 125 ksps</span></div><div class="line"><a name="l06162"></a><span class="lineno"> 6162</span>&#160;<span class="preprocessor">#define ADC_PP_MSR_250K         0x00000003  // 250 ksps</span></div><div class="line"><a name="l06163"></a><span class="lineno"> 6163</span>&#160;<span class="preprocessor">#define ADC_PP_MSR_500K         0x00000005  // 500 ksps</span></div><div class="line"><a name="l06164"></a><span class="lineno"> 6164</span>&#160;<span class="preprocessor">#define ADC_PP_MSR_1M           0x00000007  // 1 Msps</span></div><div class="line"><a name="l06165"></a><span class="lineno"> 6165</span>&#160;<span class="preprocessor">#define ADC_PP_RSL_S            18</span></div><div class="line"><a name="l06166"></a><span class="lineno"> 6166</span>&#160;<span class="preprocessor">#define ADC_PP_DC_S             10</span></div><div class="line"><a name="l06167"></a><span class="lineno"> 6167</span>&#160;<span class="preprocessor">#define ADC_PP_CH_S             4</span></div><div class="line"><a name="l06168"></a><span class="lineno"> 6168</span>&#160;</div><div class="line"><a name="l06169"></a><span class="lineno"> 6169</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06170"></a><span class="lineno"> 6170</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06171"></a><span class="lineno"> 6171</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_PC register.</span></div><div class="line"><a name="l06172"></a><span class="lineno"> 6172</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06173"></a><span class="lineno"> 6173</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06174"></a><span class="lineno"> 6174</span>&#160;<span class="preprocessor">#define ADC_PC_SR_M             0x0000000F  // ADC Sample Rate</span></div><div class="line"><a name="l06175"></a><span class="lineno"> 6175</span>&#160;<span class="preprocessor">#define ADC_PC_SR_125K          0x00000001  // 125 ksps</span></div><div class="line"><a name="l06176"></a><span class="lineno"> 6176</span>&#160;<span class="preprocessor">#define ADC_PC_SR_250K          0x00000003  // 250 ksps</span></div><div class="line"><a name="l06177"></a><span class="lineno"> 6177</span>&#160;<span class="preprocessor">#define ADC_PC_SR_500K          0x00000005  // 500 ksps</span></div><div class="line"><a name="l06178"></a><span class="lineno"> 6178</span>&#160;<span class="preprocessor">#define ADC_PC_SR_1M            0x00000007  // 1 Msps</span></div><div class="line"><a name="l06179"></a><span class="lineno"> 6179</span>&#160;</div><div class="line"><a name="l06180"></a><span class="lineno"> 6180</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06181"></a><span class="lineno"> 6181</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06182"></a><span class="lineno"> 6182</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_CC register.</span></div><div class="line"><a name="l06183"></a><span class="lineno"> 6183</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06184"></a><span class="lineno"> 6184</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06185"></a><span class="lineno"> 6185</span>&#160;<span class="preprocessor">#define ADC_CC_CS_M             0x0000000F  // ADC Clock Source</span></div><div class="line"><a name="l06186"></a><span class="lineno"> 6186</span>&#160;<span class="preprocessor">#define ADC_CC_CS_SYSPLL        0x00000000  // PLL VCO divided by CLKDIV</span></div><div class="line"><a name="l06187"></a><span class="lineno"> 6187</span>&#160;<span class="preprocessor">#define ADC_CC_CS_PIOSC         0x00000001  // PIOSC</span></div><div class="line"><a name="l06188"></a><span class="lineno"> 6188</span>&#160;</div><div class="line"><a name="l06189"></a><span class="lineno"> 6189</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06190"></a><span class="lineno"> 6190</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06191"></a><span class="lineno"> 6191</span>&#160;<span class="comment">// The following are defines for the bit fields in the COMP_O_ACMIS register.</span></div><div class="line"><a name="l06192"></a><span class="lineno"> 6192</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06193"></a><span class="lineno"> 6193</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06194"></a><span class="lineno"> 6194</span>&#160;<span class="preprocessor">#define COMP_ACMIS_IN1          0x00000002  // Comparator 1 Masked Interrupt</span></div><div class="line"><a name="l06195"></a><span class="lineno"> 6195</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l06196"></a><span class="lineno"> 6196</span>&#160;<span class="preprocessor">#define COMP_ACMIS_IN0          0x00000001  // Comparator 0 Masked Interrupt</span></div><div class="line"><a name="l06197"></a><span class="lineno"> 6197</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l06198"></a><span class="lineno"> 6198</span>&#160;</div><div class="line"><a name="l06199"></a><span class="lineno"> 6199</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06200"></a><span class="lineno"> 6200</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06201"></a><span class="lineno"> 6201</span>&#160;<span class="comment">// The following are defines for the bit fields in the COMP_O_ACRIS register.</span></div><div class="line"><a name="l06202"></a><span class="lineno"> 6202</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06203"></a><span class="lineno"> 6203</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06204"></a><span class="lineno"> 6204</span>&#160;<span class="preprocessor">#define COMP_ACRIS_IN1          0x00000002  // Comparator 1 Interrupt Status</span></div><div class="line"><a name="l06205"></a><span class="lineno"> 6205</span>&#160;<span class="preprocessor">#define COMP_ACRIS_IN0          0x00000001  // Comparator 0 Interrupt Status</span></div><div class="line"><a name="l06206"></a><span class="lineno"> 6206</span>&#160;</div><div class="line"><a name="l06207"></a><span class="lineno"> 6207</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06208"></a><span class="lineno"> 6208</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06209"></a><span class="lineno"> 6209</span>&#160;<span class="comment">// The following are defines for the bit fields in the COMP_O_ACINTEN register.</span></div><div class="line"><a name="l06210"></a><span class="lineno"> 6210</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06211"></a><span class="lineno"> 6211</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06212"></a><span class="lineno"> 6212</span>&#160;<span class="preprocessor">#define COMP_ACINTEN_IN1        0x00000002  // Comparator 1 Interrupt Enable</span></div><div class="line"><a name="l06213"></a><span class="lineno"> 6213</span>&#160;<span class="preprocessor">#define COMP_ACINTEN_IN0        0x00000001  // Comparator 0 Interrupt Enable</span></div><div class="line"><a name="l06214"></a><span class="lineno"> 6214</span>&#160;</div><div class="line"><a name="l06215"></a><span class="lineno"> 6215</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06216"></a><span class="lineno"> 6216</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06217"></a><span class="lineno"> 6217</span>&#160;<span class="comment">// The following are defines for the bit fields in the COMP_O_ACREFCTL</span></div><div class="line"><a name="l06218"></a><span class="lineno"> 6218</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l06219"></a><span class="lineno"> 6219</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06220"></a><span class="lineno"> 6220</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06221"></a><span class="lineno"> 6221</span>&#160;<span class="preprocessor">#define COMP_ACREFCTL_EN        0x00000200  // Resistor Ladder Enable</span></div><div class="line"><a name="l06222"></a><span class="lineno"> 6222</span>&#160;<span class="preprocessor">#define COMP_ACREFCTL_RNG       0x00000100  // Resistor Ladder Range</span></div><div class="line"><a name="l06223"></a><span class="lineno"> 6223</span>&#160;<span class="preprocessor">#define COMP_ACREFCTL_VREF_M    0x0000000F  // Resistor Ladder Voltage Ref</span></div><div class="line"><a name="l06224"></a><span class="lineno"> 6224</span>&#160;<span class="preprocessor">#define COMP_ACREFCTL_VREF_S    0</span></div><div class="line"><a name="l06225"></a><span class="lineno"> 6225</span>&#160;</div><div class="line"><a name="l06226"></a><span class="lineno"> 6226</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06227"></a><span class="lineno"> 6227</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06228"></a><span class="lineno"> 6228</span>&#160;<span class="comment">// The following are defines for the bit fields in the COMP_O_ACSTAT0 register.</span></div><div class="line"><a name="l06229"></a><span class="lineno"> 6229</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06230"></a><span class="lineno"> 6230</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06231"></a><span class="lineno"> 6231</span>&#160;<span class="preprocessor">#define COMP_ACSTAT0_OVAL       0x00000002  // Comparator Output Value</span></div><div class="line"><a name="l06232"></a><span class="lineno"> 6232</span>&#160;</div><div class="line"><a name="l06233"></a><span class="lineno"> 6233</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06234"></a><span class="lineno"> 6234</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06235"></a><span class="lineno"> 6235</span>&#160;<span class="comment">// The following are defines for the bit fields in the COMP_O_ACCTL0 register.</span></div><div class="line"><a name="l06236"></a><span class="lineno"> 6236</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06237"></a><span class="lineno"> 6237</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06238"></a><span class="lineno"> 6238</span>&#160;<span class="preprocessor">#define COMP_ACCTL0_TOEN        0x00000800  // Trigger Output Enable</span></div><div class="line"><a name="l06239"></a><span class="lineno"> 6239</span>&#160;<span class="preprocessor">#define COMP_ACCTL0_ASRCP_M     0x00000600  // Analog Source Positive</span></div><div class="line"><a name="l06240"></a><span class="lineno"> 6240</span>&#160;<span class="preprocessor">#define COMP_ACCTL0_ASRCP_PIN   0x00000000  // Pin value of Cn+</span></div><div class="line"><a name="l06241"></a><span class="lineno"> 6241</span>&#160;<span class="preprocessor">#define COMP_ACCTL0_ASRCP_PIN0  0x00000200  // Pin value of C0+</span></div><div class="line"><a name="l06242"></a><span class="lineno"> 6242</span>&#160;<span class="preprocessor">#define COMP_ACCTL0_ASRCP_REF   0x00000400  // Internal voltage reference</span></div><div class="line"><a name="l06243"></a><span class="lineno"> 6243</span>&#160;<span class="preprocessor">#define COMP_ACCTL0_TSLVAL      0x00000080  // Trigger Sense Level Value</span></div><div class="line"><a name="l06244"></a><span class="lineno"> 6244</span>&#160;<span class="preprocessor">#define COMP_ACCTL0_TSEN_M      0x00000060  // Trigger Sense</span></div><div class="line"><a name="l06245"></a><span class="lineno"> 6245</span>&#160;<span class="preprocessor">#define COMP_ACCTL0_TSEN_LEVEL  0x00000000  // Level sense, see TSLVAL</span></div><div class="line"><a name="l06246"></a><span class="lineno"> 6246</span>&#160;<span class="preprocessor">#define COMP_ACCTL0_TSEN_FALL   0x00000020  // Falling edge</span></div><div class="line"><a name="l06247"></a><span class="lineno"> 6247</span>&#160;<span class="preprocessor">#define COMP_ACCTL0_TSEN_RISE   0x00000040  // Rising edge</span></div><div class="line"><a name="l06248"></a><span class="lineno"> 6248</span>&#160;<span class="preprocessor">#define COMP_ACCTL0_TSEN_BOTH   0x00000060  // Either edge</span></div><div class="line"><a name="l06249"></a><span class="lineno"> 6249</span>&#160;<span class="preprocessor">#define COMP_ACCTL0_ISLVAL      0x00000010  // Interrupt Sense Level Value</span></div><div class="line"><a name="l06250"></a><span class="lineno"> 6250</span>&#160;<span class="preprocessor">#define COMP_ACCTL0_ISEN_M      0x0000000C  // Interrupt Sense</span></div><div class="line"><a name="l06251"></a><span class="lineno"> 6251</span>&#160;<span class="preprocessor">#define COMP_ACCTL0_ISEN_LEVEL  0x00000000  // Level sense, see ISLVAL</span></div><div class="line"><a name="l06252"></a><span class="lineno"> 6252</span>&#160;<span class="preprocessor">#define COMP_ACCTL0_ISEN_FALL   0x00000004  // Falling edge</span></div><div class="line"><a name="l06253"></a><span class="lineno"> 6253</span>&#160;<span class="preprocessor">#define COMP_ACCTL0_ISEN_RISE   0x00000008  // Rising edge</span></div><div class="line"><a name="l06254"></a><span class="lineno"> 6254</span>&#160;<span class="preprocessor">#define COMP_ACCTL0_ISEN_BOTH   0x0000000C  // Either edge</span></div><div class="line"><a name="l06255"></a><span class="lineno"> 6255</span>&#160;<span class="preprocessor">#define COMP_ACCTL0_CINV        0x00000002  // Comparator Output Invert</span></div><div class="line"><a name="l06256"></a><span class="lineno"> 6256</span>&#160;</div><div class="line"><a name="l06257"></a><span class="lineno"> 6257</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06258"></a><span class="lineno"> 6258</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06259"></a><span class="lineno"> 6259</span>&#160;<span class="comment">// The following are defines for the bit fields in the COMP_O_ACSTAT1 register.</span></div><div class="line"><a name="l06260"></a><span class="lineno"> 6260</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06261"></a><span class="lineno"> 6261</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06262"></a><span class="lineno"> 6262</span>&#160;<span class="preprocessor">#define COMP_ACSTAT1_OVAL       0x00000002  // Comparator Output Value</span></div><div class="line"><a name="l06263"></a><span class="lineno"> 6263</span>&#160;</div><div class="line"><a name="l06264"></a><span class="lineno"> 6264</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06265"></a><span class="lineno"> 6265</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06266"></a><span class="lineno"> 6266</span>&#160;<span class="comment">// The following are defines for the bit fields in the COMP_O_ACCTL1 register.</span></div><div class="line"><a name="l06267"></a><span class="lineno"> 6267</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06268"></a><span class="lineno"> 6268</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06269"></a><span class="lineno"> 6269</span>&#160;<span class="preprocessor">#define COMP_ACCTL1_TOEN        0x00000800  // Trigger Output Enable</span></div><div class="line"><a name="l06270"></a><span class="lineno"> 6270</span>&#160;<span class="preprocessor">#define COMP_ACCTL1_ASRCP_M     0x00000600  // Analog Source Positive</span></div><div class="line"><a name="l06271"></a><span class="lineno"> 6271</span>&#160;<span class="preprocessor">#define COMP_ACCTL1_ASRCP_PIN   0x00000000  // Pin value of Cn+</span></div><div class="line"><a name="l06272"></a><span class="lineno"> 6272</span>&#160;<span class="preprocessor">#define COMP_ACCTL1_ASRCP_PIN0  0x00000200  // Pin value of C0+</span></div><div class="line"><a name="l06273"></a><span class="lineno"> 6273</span>&#160;<span class="preprocessor">#define COMP_ACCTL1_ASRCP_REF   0x00000400  // Internal voltage reference</span></div><div class="line"><a name="l06274"></a><span class="lineno"> 6274</span>&#160;<span class="preprocessor">#define COMP_ACCTL1_TSLVAL      0x00000080  // Trigger Sense Level Value</span></div><div class="line"><a name="l06275"></a><span class="lineno"> 6275</span>&#160;<span class="preprocessor">#define COMP_ACCTL1_TSEN_M      0x00000060  // Trigger Sense</span></div><div class="line"><a name="l06276"></a><span class="lineno"> 6276</span>&#160;<span class="preprocessor">#define COMP_ACCTL1_TSEN_LEVEL  0x00000000  // Level sense, see TSLVAL</span></div><div class="line"><a name="l06277"></a><span class="lineno"> 6277</span>&#160;<span class="preprocessor">#define COMP_ACCTL1_TSEN_FALL   0x00000020  // Falling edge</span></div><div class="line"><a name="l06278"></a><span class="lineno"> 6278</span>&#160;<span class="preprocessor">#define COMP_ACCTL1_TSEN_RISE   0x00000040  // Rising edge</span></div><div class="line"><a name="l06279"></a><span class="lineno"> 6279</span>&#160;<span class="preprocessor">#define COMP_ACCTL1_TSEN_BOTH   0x00000060  // Either edge</span></div><div class="line"><a name="l06280"></a><span class="lineno"> 6280</span>&#160;<span class="preprocessor">#define COMP_ACCTL1_ISLVAL      0x00000010  // Interrupt Sense Level Value</span></div><div class="line"><a name="l06281"></a><span class="lineno"> 6281</span>&#160;<span class="preprocessor">#define COMP_ACCTL1_ISEN_M      0x0000000C  // Interrupt Sense</span></div><div class="line"><a name="l06282"></a><span class="lineno"> 6282</span>&#160;<span class="preprocessor">#define COMP_ACCTL1_ISEN_LEVEL  0x00000000  // Level sense, see ISLVAL</span></div><div class="line"><a name="l06283"></a><span class="lineno"> 6283</span>&#160;<span class="preprocessor">#define COMP_ACCTL1_ISEN_FALL   0x00000004  // Falling edge</span></div><div class="line"><a name="l06284"></a><span class="lineno"> 6284</span>&#160;<span class="preprocessor">#define COMP_ACCTL1_ISEN_RISE   0x00000008  // Rising edge</span></div><div class="line"><a name="l06285"></a><span class="lineno"> 6285</span>&#160;<span class="preprocessor">#define COMP_ACCTL1_ISEN_BOTH   0x0000000C  // Either edge</span></div><div class="line"><a name="l06286"></a><span class="lineno"> 6286</span>&#160;<span class="preprocessor">#define COMP_ACCTL1_CINV        0x00000002  // Comparator Output Invert</span></div><div class="line"><a name="l06287"></a><span class="lineno"> 6287</span>&#160;</div><div class="line"><a name="l06288"></a><span class="lineno"> 6288</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06289"></a><span class="lineno"> 6289</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06290"></a><span class="lineno"> 6290</span>&#160;<span class="comment">// The following are defines for the bit fields in the COMP_O_PP register.</span></div><div class="line"><a name="l06291"></a><span class="lineno"> 6291</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06292"></a><span class="lineno"> 6292</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06293"></a><span class="lineno"> 6293</span>&#160;<span class="preprocessor">#define COMP_PP_C1O             0x00020000  // Comparator Output 1 Present</span></div><div class="line"><a name="l06294"></a><span class="lineno"> 6294</span>&#160;<span class="preprocessor">#define COMP_PP_C0O             0x00010000  // Comparator Output 0 Present</span></div><div class="line"><a name="l06295"></a><span class="lineno"> 6295</span>&#160;<span class="preprocessor">#define COMP_PP_CMP1            0x00000002  // Comparator 1 Present</span></div><div class="line"><a name="l06296"></a><span class="lineno"> 6296</span>&#160;<span class="preprocessor">#define COMP_PP_CMP0            0x00000001  // Comparator 0 Present</span></div><div class="line"><a name="l06297"></a><span class="lineno"> 6297</span>&#160;</div><div class="line"><a name="l06298"></a><span class="lineno"> 6298</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06299"></a><span class="lineno"> 6299</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06300"></a><span class="lineno"> 6300</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_CTL register.</span></div><div class="line"><a name="l06301"></a><span class="lineno"> 6301</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06302"></a><span class="lineno"> 6302</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06303"></a><span class="lineno"> 6303</span>&#160;<span class="preprocessor">#define CAN_CTL_TEST            0x00000080  // Test Mode Enable</span></div><div class="line"><a name="l06304"></a><span class="lineno"> 6304</span>&#160;<span class="preprocessor">#define CAN_CTL_CCE             0x00000040  // Configuration Change Enable</span></div><div class="line"><a name="l06305"></a><span class="lineno"> 6305</span>&#160;<span class="preprocessor">#define CAN_CTL_DAR             0x00000020  // Disable Automatic-Retransmission</span></div><div class="line"><a name="l06306"></a><span class="lineno"> 6306</span>&#160;<span class="preprocessor">#define CAN_CTL_EIE             0x00000008  // Error Interrupt Enable</span></div><div class="line"><a name="l06307"></a><span class="lineno"> 6307</span>&#160;<span class="preprocessor">#define CAN_CTL_SIE             0x00000004  // Status Interrupt Enable</span></div><div class="line"><a name="l06308"></a><span class="lineno"> 6308</span>&#160;<span class="preprocessor">#define CAN_CTL_IE              0x00000002  // CAN Interrupt Enable</span></div><div class="line"><a name="l06309"></a><span class="lineno"> 6309</span>&#160;<span class="preprocessor">#define CAN_CTL_INIT            0x00000001  // Initialization</span></div><div class="line"><a name="l06310"></a><span class="lineno"> 6310</span>&#160;</div><div class="line"><a name="l06311"></a><span class="lineno"> 6311</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06312"></a><span class="lineno"> 6312</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06313"></a><span class="lineno"> 6313</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_STS register.</span></div><div class="line"><a name="l06314"></a><span class="lineno"> 6314</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06315"></a><span class="lineno"> 6315</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06316"></a><span class="lineno"> 6316</span>&#160;<span class="preprocessor">#define CAN_STS_BOFF            0x00000080  // Bus-Off Status</span></div><div class="line"><a name="l06317"></a><span class="lineno"> 6317</span>&#160;<span class="preprocessor">#define CAN_STS_EWARN           0x00000040  // Warning Status</span></div><div class="line"><a name="l06318"></a><span class="lineno"> 6318</span>&#160;<span class="preprocessor">#define CAN_STS_EPASS           0x00000020  // Error Passive</span></div><div class="line"><a name="l06319"></a><span class="lineno"> 6319</span>&#160;<span class="preprocessor">#define CAN_STS_RXOK            0x00000010  // Received a Message Successfully</span></div><div class="line"><a name="l06320"></a><span class="lineno"> 6320</span>&#160;<span class="preprocessor">#define CAN_STS_TXOK            0x00000008  // Transmitted a Message</span></div><div class="line"><a name="l06321"></a><span class="lineno"> 6321</span>&#160;                                            <span class="comment">// Successfully</span></div><div class="line"><a name="l06322"></a><span class="lineno"> 6322</span>&#160;<span class="preprocessor">#define CAN_STS_LEC_M           0x00000007  // Last Error Code</span></div><div class="line"><a name="l06323"></a><span class="lineno"> 6323</span>&#160;<span class="preprocessor">#define CAN_STS_LEC_NONE        0x00000000  // No Error</span></div><div class="line"><a name="l06324"></a><span class="lineno"> 6324</span>&#160;<span class="preprocessor">#define CAN_STS_LEC_STUFF       0x00000001  // Stuff Error</span></div><div class="line"><a name="l06325"></a><span class="lineno"> 6325</span>&#160;<span class="preprocessor">#define CAN_STS_LEC_FORM        0x00000002  // Format Error</span></div><div class="line"><a name="l06326"></a><span class="lineno"> 6326</span>&#160;<span class="preprocessor">#define CAN_STS_LEC_ACK         0x00000003  // ACK Error</span></div><div class="line"><a name="l06327"></a><span class="lineno"> 6327</span>&#160;<span class="preprocessor">#define CAN_STS_LEC_BIT1        0x00000004  // Bit 1 Error</span></div><div class="line"><a name="l06328"></a><span class="lineno"> 6328</span>&#160;<span class="preprocessor">#define CAN_STS_LEC_BIT0        0x00000005  // Bit 0 Error</span></div><div class="line"><a name="l06329"></a><span class="lineno"> 6329</span>&#160;<span class="preprocessor">#define CAN_STS_LEC_CRC         0x00000006  // CRC Error</span></div><div class="line"><a name="l06330"></a><span class="lineno"> 6330</span>&#160;<span class="preprocessor">#define CAN_STS_LEC_NOEVENT     0x00000007  // No Event</span></div><div class="line"><a name="l06331"></a><span class="lineno"> 6331</span>&#160;</div><div class="line"><a name="l06332"></a><span class="lineno"> 6332</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06333"></a><span class="lineno"> 6333</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06334"></a><span class="lineno"> 6334</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_ERR register.</span></div><div class="line"><a name="l06335"></a><span class="lineno"> 6335</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06336"></a><span class="lineno"> 6336</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06337"></a><span class="lineno"> 6337</span>&#160;<span class="preprocessor">#define CAN_ERR_RP              0x00008000  // Received Error Passive</span></div><div class="line"><a name="l06338"></a><span class="lineno"> 6338</span>&#160;<span class="preprocessor">#define CAN_ERR_REC_M           0x00007F00  // Receive Error Counter</span></div><div class="line"><a name="l06339"></a><span class="lineno"> 6339</span>&#160;<span class="preprocessor">#define CAN_ERR_TEC_M           0x000000FF  // Transmit Error Counter</span></div><div class="line"><a name="l06340"></a><span class="lineno"> 6340</span>&#160;<span class="preprocessor">#define CAN_ERR_REC_S           8</span></div><div class="line"><a name="l06341"></a><span class="lineno"> 6341</span>&#160;<span class="preprocessor">#define CAN_ERR_TEC_S           0</span></div><div class="line"><a name="l06342"></a><span class="lineno"> 6342</span>&#160;</div><div class="line"><a name="l06343"></a><span class="lineno"> 6343</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06344"></a><span class="lineno"> 6344</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06345"></a><span class="lineno"> 6345</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_BIT register.</span></div><div class="line"><a name="l06346"></a><span class="lineno"> 6346</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06347"></a><span class="lineno"> 6347</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06348"></a><span class="lineno"> 6348</span>&#160;<span class="preprocessor">#define CAN_BIT_TSEG2_M         0x00007000  // Time Segment after Sample Point</span></div><div class="line"><a name="l06349"></a><span class="lineno"> 6349</span>&#160;<span class="preprocessor">#define CAN_BIT_TSEG1_M         0x00000F00  // Time Segment Before Sample Point</span></div><div class="line"><a name="l06350"></a><span class="lineno"> 6350</span>&#160;<span class="preprocessor">#define CAN_BIT_SJW_M           0x000000C0  // (Re)Synchronization Jump Width</span></div><div class="line"><a name="l06351"></a><span class="lineno"> 6351</span>&#160;<span class="preprocessor">#define CAN_BIT_BRP_M           0x0000003F  // Baud Rate Prescaler</span></div><div class="line"><a name="l06352"></a><span class="lineno"> 6352</span>&#160;<span class="preprocessor">#define CAN_BIT_TSEG2_S         12</span></div><div class="line"><a name="l06353"></a><span class="lineno"> 6353</span>&#160;<span class="preprocessor">#define CAN_BIT_TSEG1_S         8</span></div><div class="line"><a name="l06354"></a><span class="lineno"> 6354</span>&#160;<span class="preprocessor">#define CAN_BIT_SJW_S           6</span></div><div class="line"><a name="l06355"></a><span class="lineno"> 6355</span>&#160;<span class="preprocessor">#define CAN_BIT_BRP_S           0</span></div><div class="line"><a name="l06356"></a><span class="lineno"> 6356</span>&#160;</div><div class="line"><a name="l06357"></a><span class="lineno"> 6357</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06358"></a><span class="lineno"> 6358</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06359"></a><span class="lineno"> 6359</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_INT register.</span></div><div class="line"><a name="l06360"></a><span class="lineno"> 6360</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06361"></a><span class="lineno"> 6361</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06362"></a><span class="lineno"> 6362</span>&#160;<span class="preprocessor">#define CAN_INT_INTID_M         0x0000FFFF  // Interrupt Identifier</span></div><div class="line"><a name="l06363"></a><span class="lineno"> 6363</span>&#160;<span class="preprocessor">#define CAN_INT_INTID_NONE      0x00000000  // No interrupt pending</span></div><div class="line"><a name="l06364"></a><span class="lineno"> 6364</span>&#160;<span class="preprocessor">#define CAN_INT_INTID_STATUS    0x00008000  // Status Interrupt</span></div><div class="line"><a name="l06365"></a><span class="lineno"> 6365</span>&#160;</div><div class="line"><a name="l06366"></a><span class="lineno"> 6366</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06367"></a><span class="lineno"> 6367</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06368"></a><span class="lineno"> 6368</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_TST register.</span></div><div class="line"><a name="l06369"></a><span class="lineno"> 6369</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06370"></a><span class="lineno"> 6370</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06371"></a><span class="lineno"> 6371</span>&#160;<span class="preprocessor">#define CAN_TST_RX              0x00000080  // Receive Observation</span></div><div class="line"><a name="l06372"></a><span class="lineno"> 6372</span>&#160;<span class="preprocessor">#define CAN_TST_TX_M            0x00000060  // Transmit Control</span></div><div class="line"><a name="l06373"></a><span class="lineno"> 6373</span>&#160;<span class="preprocessor">#define CAN_TST_TX_CANCTL       0x00000000  // CAN Module Control</span></div><div class="line"><a name="l06374"></a><span class="lineno"> 6374</span>&#160;<span class="preprocessor">#define CAN_TST_TX_SAMPLE       0x00000020  // Sample Point</span></div><div class="line"><a name="l06375"></a><span class="lineno"> 6375</span>&#160;<span class="preprocessor">#define CAN_TST_TX_DOMINANT     0x00000040  // Driven Low</span></div><div class="line"><a name="l06376"></a><span class="lineno"> 6376</span>&#160;<span class="preprocessor">#define CAN_TST_TX_RECESSIVE    0x00000060  // Driven High</span></div><div class="line"><a name="l06377"></a><span class="lineno"> 6377</span>&#160;<span class="preprocessor">#define CAN_TST_LBACK           0x00000010  // Loopback Mode</span></div><div class="line"><a name="l06378"></a><span class="lineno"> 6378</span>&#160;<span class="preprocessor">#define CAN_TST_SILENT          0x00000008  // Silent Mode</span></div><div class="line"><a name="l06379"></a><span class="lineno"> 6379</span>&#160;<span class="preprocessor">#define CAN_TST_BASIC           0x00000004  // Basic Mode</span></div><div class="line"><a name="l06380"></a><span class="lineno"> 6380</span>&#160;</div><div class="line"><a name="l06381"></a><span class="lineno"> 6381</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06382"></a><span class="lineno"> 6382</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06383"></a><span class="lineno"> 6383</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_BRPE register.</span></div><div class="line"><a name="l06384"></a><span class="lineno"> 6384</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06385"></a><span class="lineno"> 6385</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06386"></a><span class="lineno"> 6386</span>&#160;<span class="preprocessor">#define CAN_BRPE_BRPE_M         0x0000000F  // Baud Rate Prescaler Extension</span></div><div class="line"><a name="l06387"></a><span class="lineno"> 6387</span>&#160;<span class="preprocessor">#define CAN_BRPE_BRPE_S         0</span></div><div class="line"><a name="l06388"></a><span class="lineno"> 6388</span>&#160;</div><div class="line"><a name="l06389"></a><span class="lineno"> 6389</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06390"></a><span class="lineno"> 6390</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06391"></a><span class="lineno"> 6391</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF1CRQ register.</span></div><div class="line"><a name="l06392"></a><span class="lineno"> 6392</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06393"></a><span class="lineno"> 6393</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06394"></a><span class="lineno"> 6394</span>&#160;<span class="preprocessor">#define CAN_IF1CRQ_BUSY         0x00008000  // Busy Flag</span></div><div class="line"><a name="l06395"></a><span class="lineno"> 6395</span>&#160;<span class="preprocessor">#define CAN_IF1CRQ_MNUM_M       0x0000003F  // Message Number</span></div><div class="line"><a name="l06396"></a><span class="lineno"> 6396</span>&#160;<span class="preprocessor">#define CAN_IF1CRQ_MNUM_S       0</span></div><div class="line"><a name="l06397"></a><span class="lineno"> 6397</span>&#160;</div><div class="line"><a name="l06398"></a><span class="lineno"> 6398</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06399"></a><span class="lineno"> 6399</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06400"></a><span class="lineno"> 6400</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF1CMSK register.</span></div><div class="line"><a name="l06401"></a><span class="lineno"> 6401</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06402"></a><span class="lineno"> 6402</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06403"></a><span class="lineno"> 6403</span>&#160;<span class="preprocessor">#define CAN_IF1CMSK_WRNRD       0x00000080  // Write, Not Read</span></div><div class="line"><a name="l06404"></a><span class="lineno"> 6404</span>&#160;<span class="preprocessor">#define CAN_IF1CMSK_MASK        0x00000040  // Access Mask Bits</span></div><div class="line"><a name="l06405"></a><span class="lineno"> 6405</span>&#160;<span class="preprocessor">#define CAN_IF1CMSK_ARB         0x00000020  // Access Arbitration Bits</span></div><div class="line"><a name="l06406"></a><span class="lineno"> 6406</span>&#160;<span class="preprocessor">#define CAN_IF1CMSK_CONTROL     0x00000010  // Access Control Bits</span></div><div class="line"><a name="l06407"></a><span class="lineno"> 6407</span>&#160;<span class="preprocessor">#define CAN_IF1CMSK_CLRINTPND   0x00000008  // Clear Interrupt Pending Bit</span></div><div class="line"><a name="l06408"></a><span class="lineno"> 6408</span>&#160;<span class="preprocessor">#define CAN_IF1CMSK_NEWDAT      0x00000004  // Access New Data</span></div><div class="line"><a name="l06409"></a><span class="lineno"> 6409</span>&#160;<span class="preprocessor">#define CAN_IF1CMSK_TXRQST      0x00000004  // Access Transmission Request</span></div><div class="line"><a name="l06410"></a><span class="lineno"> 6410</span>&#160;<span class="preprocessor">#define CAN_IF1CMSK_DATAA       0x00000002  // Access Data Byte 0 to 3</span></div><div class="line"><a name="l06411"></a><span class="lineno"> 6411</span>&#160;<span class="preprocessor">#define CAN_IF1CMSK_DATAB       0x00000001  // Access Data Byte 4 to 7</span></div><div class="line"><a name="l06412"></a><span class="lineno"> 6412</span>&#160;</div><div class="line"><a name="l06413"></a><span class="lineno"> 6413</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06414"></a><span class="lineno"> 6414</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06415"></a><span class="lineno"> 6415</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF1MSK1 register.</span></div><div class="line"><a name="l06416"></a><span class="lineno"> 6416</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06417"></a><span class="lineno"> 6417</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06418"></a><span class="lineno"> 6418</span>&#160;<span class="preprocessor">#define CAN_IF1MSK1_IDMSK_M     0x0000FFFF  // Identifier Mask</span></div><div class="line"><a name="l06419"></a><span class="lineno"> 6419</span>&#160;<span class="preprocessor">#define CAN_IF1MSK1_IDMSK_S     0</span></div><div class="line"><a name="l06420"></a><span class="lineno"> 6420</span>&#160;</div><div class="line"><a name="l06421"></a><span class="lineno"> 6421</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06422"></a><span class="lineno"> 6422</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06423"></a><span class="lineno"> 6423</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF1MSK2 register.</span></div><div class="line"><a name="l06424"></a><span class="lineno"> 6424</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06425"></a><span class="lineno"> 6425</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06426"></a><span class="lineno"> 6426</span>&#160;<span class="preprocessor">#define CAN_IF1MSK2_MXTD        0x00008000  // Mask Extended Identifier</span></div><div class="line"><a name="l06427"></a><span class="lineno"> 6427</span>&#160;<span class="preprocessor">#define CAN_IF1MSK2_MDIR        0x00004000  // Mask Message Direction</span></div><div class="line"><a name="l06428"></a><span class="lineno"> 6428</span>&#160;<span class="preprocessor">#define CAN_IF1MSK2_IDMSK_M     0x00001FFF  // Identifier Mask</span></div><div class="line"><a name="l06429"></a><span class="lineno"> 6429</span>&#160;<span class="preprocessor">#define CAN_IF1MSK2_IDMSK_S     0</span></div><div class="line"><a name="l06430"></a><span class="lineno"> 6430</span>&#160;</div><div class="line"><a name="l06431"></a><span class="lineno"> 6431</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06432"></a><span class="lineno"> 6432</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06433"></a><span class="lineno"> 6433</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF1ARB1 register.</span></div><div class="line"><a name="l06434"></a><span class="lineno"> 6434</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06435"></a><span class="lineno"> 6435</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06436"></a><span class="lineno"> 6436</span>&#160;<span class="preprocessor">#define CAN_IF1ARB1_ID_M        0x0000FFFF  // Message Identifier</span></div><div class="line"><a name="l06437"></a><span class="lineno"> 6437</span>&#160;<span class="preprocessor">#define CAN_IF1ARB1_ID_S        0</span></div><div class="line"><a name="l06438"></a><span class="lineno"> 6438</span>&#160;</div><div class="line"><a name="l06439"></a><span class="lineno"> 6439</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06440"></a><span class="lineno"> 6440</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06441"></a><span class="lineno"> 6441</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF1ARB2 register.</span></div><div class="line"><a name="l06442"></a><span class="lineno"> 6442</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06443"></a><span class="lineno"> 6443</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06444"></a><span class="lineno"> 6444</span>&#160;<span class="preprocessor">#define CAN_IF1ARB2_MSGVAL      0x00008000  // Message Valid</span></div><div class="line"><a name="l06445"></a><span class="lineno"> 6445</span>&#160;<span class="preprocessor">#define CAN_IF1ARB2_XTD         0x00004000  // Extended Identifier</span></div><div class="line"><a name="l06446"></a><span class="lineno"> 6446</span>&#160;<span class="preprocessor">#define CAN_IF1ARB2_DIR         0x00002000  // Message Direction</span></div><div class="line"><a name="l06447"></a><span class="lineno"> 6447</span>&#160;<span class="preprocessor">#define CAN_IF1ARB2_ID_M        0x00001FFF  // Message Identifier</span></div><div class="line"><a name="l06448"></a><span class="lineno"> 6448</span>&#160;<span class="preprocessor">#define CAN_IF1ARB2_ID_S        0</span></div><div class="line"><a name="l06449"></a><span class="lineno"> 6449</span>&#160;</div><div class="line"><a name="l06450"></a><span class="lineno"> 6450</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06451"></a><span class="lineno"> 6451</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06452"></a><span class="lineno"> 6452</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF1MCTL register.</span></div><div class="line"><a name="l06453"></a><span class="lineno"> 6453</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06454"></a><span class="lineno"> 6454</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06455"></a><span class="lineno"> 6455</span>&#160;<span class="preprocessor">#define CAN_IF1MCTL_NEWDAT      0x00008000  // New Data</span></div><div class="line"><a name="l06456"></a><span class="lineno"> 6456</span>&#160;<span class="preprocessor">#define CAN_IF1MCTL_MSGLST      0x00004000  // Message Lost</span></div><div class="line"><a name="l06457"></a><span class="lineno"> 6457</span>&#160;<span class="preprocessor">#define CAN_IF1MCTL_INTPND      0x00002000  // Interrupt Pending</span></div><div class="line"><a name="l06458"></a><span class="lineno"> 6458</span>&#160;<span class="preprocessor">#define CAN_IF1MCTL_UMASK       0x00001000  // Use Acceptance Mask</span></div><div class="line"><a name="l06459"></a><span class="lineno"> 6459</span>&#160;<span class="preprocessor">#define CAN_IF1MCTL_TXIE        0x00000800  // Transmit Interrupt Enable</span></div><div class="line"><a name="l06460"></a><span class="lineno"> 6460</span>&#160;<span class="preprocessor">#define CAN_IF1MCTL_RXIE        0x00000400  // Receive Interrupt Enable</span></div><div class="line"><a name="l06461"></a><span class="lineno"> 6461</span>&#160;<span class="preprocessor">#define CAN_IF1MCTL_RMTEN       0x00000200  // Remote Enable</span></div><div class="line"><a name="l06462"></a><span class="lineno"> 6462</span>&#160;<span class="preprocessor">#define CAN_IF1MCTL_TXRQST      0x00000100  // Transmit Request</span></div><div class="line"><a name="l06463"></a><span class="lineno"> 6463</span>&#160;<span class="preprocessor">#define CAN_IF1MCTL_EOB         0x00000080  // End of Buffer</span></div><div class="line"><a name="l06464"></a><span class="lineno"> 6464</span>&#160;<span class="preprocessor">#define CAN_IF1MCTL_DLC_M       0x0000000F  // Data Length Code</span></div><div class="line"><a name="l06465"></a><span class="lineno"> 6465</span>&#160;<span class="preprocessor">#define CAN_IF1MCTL_DLC_S       0</span></div><div class="line"><a name="l06466"></a><span class="lineno"> 6466</span>&#160;</div><div class="line"><a name="l06467"></a><span class="lineno"> 6467</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06468"></a><span class="lineno"> 6468</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06469"></a><span class="lineno"> 6469</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF1DA1 register.</span></div><div class="line"><a name="l06470"></a><span class="lineno"> 6470</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06471"></a><span class="lineno"> 6471</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06472"></a><span class="lineno"> 6472</span>&#160;<span class="preprocessor">#define CAN_IF1DA1_DATA_M       0x0000FFFF  // Data</span></div><div class="line"><a name="l06473"></a><span class="lineno"> 6473</span>&#160;<span class="preprocessor">#define CAN_IF1DA1_DATA_S       0</span></div><div class="line"><a name="l06474"></a><span class="lineno"> 6474</span>&#160;</div><div class="line"><a name="l06475"></a><span class="lineno"> 6475</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06476"></a><span class="lineno"> 6476</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06477"></a><span class="lineno"> 6477</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF1DA2 register.</span></div><div class="line"><a name="l06478"></a><span class="lineno"> 6478</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06479"></a><span class="lineno"> 6479</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06480"></a><span class="lineno"> 6480</span>&#160;<span class="preprocessor">#define CAN_IF1DA2_DATA_M       0x0000FFFF  // Data</span></div><div class="line"><a name="l06481"></a><span class="lineno"> 6481</span>&#160;<span class="preprocessor">#define CAN_IF1DA2_DATA_S       0</span></div><div class="line"><a name="l06482"></a><span class="lineno"> 6482</span>&#160;</div><div class="line"><a name="l06483"></a><span class="lineno"> 6483</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06484"></a><span class="lineno"> 6484</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06485"></a><span class="lineno"> 6485</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF1DB1 register.</span></div><div class="line"><a name="l06486"></a><span class="lineno"> 6486</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06487"></a><span class="lineno"> 6487</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06488"></a><span class="lineno"> 6488</span>&#160;<span class="preprocessor">#define CAN_IF1DB1_DATA_M       0x0000FFFF  // Data</span></div><div class="line"><a name="l06489"></a><span class="lineno"> 6489</span>&#160;<span class="preprocessor">#define CAN_IF1DB1_DATA_S       0</span></div><div class="line"><a name="l06490"></a><span class="lineno"> 6490</span>&#160;</div><div class="line"><a name="l06491"></a><span class="lineno"> 6491</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06492"></a><span class="lineno"> 6492</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06493"></a><span class="lineno"> 6493</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF1DB2 register.</span></div><div class="line"><a name="l06494"></a><span class="lineno"> 6494</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06495"></a><span class="lineno"> 6495</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06496"></a><span class="lineno"> 6496</span>&#160;<span class="preprocessor">#define CAN_IF1DB2_DATA_M       0x0000FFFF  // Data</span></div><div class="line"><a name="l06497"></a><span class="lineno"> 6497</span>&#160;<span class="preprocessor">#define CAN_IF1DB2_DATA_S       0</span></div><div class="line"><a name="l06498"></a><span class="lineno"> 6498</span>&#160;</div><div class="line"><a name="l06499"></a><span class="lineno"> 6499</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06500"></a><span class="lineno"> 6500</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06501"></a><span class="lineno"> 6501</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF2CRQ register.</span></div><div class="line"><a name="l06502"></a><span class="lineno"> 6502</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06503"></a><span class="lineno"> 6503</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06504"></a><span class="lineno"> 6504</span>&#160;<span class="preprocessor">#define CAN_IF2CRQ_BUSY         0x00008000  // Busy Flag</span></div><div class="line"><a name="l06505"></a><span class="lineno"> 6505</span>&#160;<span class="preprocessor">#define CAN_IF2CRQ_MNUM_M       0x0000003F  // Message Number</span></div><div class="line"><a name="l06506"></a><span class="lineno"> 6506</span>&#160;<span class="preprocessor">#define CAN_IF2CRQ_MNUM_S       0</span></div><div class="line"><a name="l06507"></a><span class="lineno"> 6507</span>&#160;</div><div class="line"><a name="l06508"></a><span class="lineno"> 6508</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06509"></a><span class="lineno"> 6509</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06510"></a><span class="lineno"> 6510</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF2CMSK register.</span></div><div class="line"><a name="l06511"></a><span class="lineno"> 6511</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06512"></a><span class="lineno"> 6512</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06513"></a><span class="lineno"> 6513</span>&#160;<span class="preprocessor">#define CAN_IF2CMSK_WRNRD       0x00000080  // Write, Not Read</span></div><div class="line"><a name="l06514"></a><span class="lineno"> 6514</span>&#160;<span class="preprocessor">#define CAN_IF2CMSK_MASK        0x00000040  // Access Mask Bits</span></div><div class="line"><a name="l06515"></a><span class="lineno"> 6515</span>&#160;<span class="preprocessor">#define CAN_IF2CMSK_ARB         0x00000020  // Access Arbitration Bits</span></div><div class="line"><a name="l06516"></a><span class="lineno"> 6516</span>&#160;<span class="preprocessor">#define CAN_IF2CMSK_CONTROL     0x00000010  // Access Control Bits</span></div><div class="line"><a name="l06517"></a><span class="lineno"> 6517</span>&#160;<span class="preprocessor">#define CAN_IF2CMSK_CLRINTPND   0x00000008  // Clear Interrupt Pending Bit</span></div><div class="line"><a name="l06518"></a><span class="lineno"> 6518</span>&#160;<span class="preprocessor">#define CAN_IF2CMSK_NEWDAT      0x00000004  // Access New Data</span></div><div class="line"><a name="l06519"></a><span class="lineno"> 6519</span>&#160;<span class="preprocessor">#define CAN_IF2CMSK_TXRQST      0x00000004  // Access Transmission Request</span></div><div class="line"><a name="l06520"></a><span class="lineno"> 6520</span>&#160;<span class="preprocessor">#define CAN_IF2CMSK_DATAA       0x00000002  // Access Data Byte 0 to 3</span></div><div class="line"><a name="l06521"></a><span class="lineno"> 6521</span>&#160;<span class="preprocessor">#define CAN_IF2CMSK_DATAB       0x00000001  // Access Data Byte 4 to 7</span></div><div class="line"><a name="l06522"></a><span class="lineno"> 6522</span>&#160;</div><div class="line"><a name="l06523"></a><span class="lineno"> 6523</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06524"></a><span class="lineno"> 6524</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06525"></a><span class="lineno"> 6525</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF2MSK1 register.</span></div><div class="line"><a name="l06526"></a><span class="lineno"> 6526</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06527"></a><span class="lineno"> 6527</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06528"></a><span class="lineno"> 6528</span>&#160;<span class="preprocessor">#define CAN_IF2MSK1_IDMSK_M     0x0000FFFF  // Identifier Mask</span></div><div class="line"><a name="l06529"></a><span class="lineno"> 6529</span>&#160;<span class="preprocessor">#define CAN_IF2MSK1_IDMSK_S     0</span></div><div class="line"><a name="l06530"></a><span class="lineno"> 6530</span>&#160;</div><div class="line"><a name="l06531"></a><span class="lineno"> 6531</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06532"></a><span class="lineno"> 6532</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06533"></a><span class="lineno"> 6533</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF2MSK2 register.</span></div><div class="line"><a name="l06534"></a><span class="lineno"> 6534</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06535"></a><span class="lineno"> 6535</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06536"></a><span class="lineno"> 6536</span>&#160;<span class="preprocessor">#define CAN_IF2MSK2_MXTD        0x00008000  // Mask Extended Identifier</span></div><div class="line"><a name="l06537"></a><span class="lineno"> 6537</span>&#160;<span class="preprocessor">#define CAN_IF2MSK2_MDIR        0x00004000  // Mask Message Direction</span></div><div class="line"><a name="l06538"></a><span class="lineno"> 6538</span>&#160;<span class="preprocessor">#define CAN_IF2MSK2_IDMSK_M     0x00001FFF  // Identifier Mask</span></div><div class="line"><a name="l06539"></a><span class="lineno"> 6539</span>&#160;<span class="preprocessor">#define CAN_IF2MSK2_IDMSK_S     0</span></div><div class="line"><a name="l06540"></a><span class="lineno"> 6540</span>&#160;</div><div class="line"><a name="l06541"></a><span class="lineno"> 6541</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06542"></a><span class="lineno"> 6542</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06543"></a><span class="lineno"> 6543</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF2ARB1 register.</span></div><div class="line"><a name="l06544"></a><span class="lineno"> 6544</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06545"></a><span class="lineno"> 6545</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06546"></a><span class="lineno"> 6546</span>&#160;<span class="preprocessor">#define CAN_IF2ARB1_ID_M        0x0000FFFF  // Message Identifier</span></div><div class="line"><a name="l06547"></a><span class="lineno"> 6547</span>&#160;<span class="preprocessor">#define CAN_IF2ARB1_ID_S        0</span></div><div class="line"><a name="l06548"></a><span class="lineno"> 6548</span>&#160;</div><div class="line"><a name="l06549"></a><span class="lineno"> 6549</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06550"></a><span class="lineno"> 6550</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06551"></a><span class="lineno"> 6551</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF2ARB2 register.</span></div><div class="line"><a name="l06552"></a><span class="lineno"> 6552</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06553"></a><span class="lineno"> 6553</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06554"></a><span class="lineno"> 6554</span>&#160;<span class="preprocessor">#define CAN_IF2ARB2_MSGVAL      0x00008000  // Message Valid</span></div><div class="line"><a name="l06555"></a><span class="lineno"> 6555</span>&#160;<span class="preprocessor">#define CAN_IF2ARB2_XTD         0x00004000  // Extended Identifier</span></div><div class="line"><a name="l06556"></a><span class="lineno"> 6556</span>&#160;<span class="preprocessor">#define CAN_IF2ARB2_DIR         0x00002000  // Message Direction</span></div><div class="line"><a name="l06557"></a><span class="lineno"> 6557</span>&#160;<span class="preprocessor">#define CAN_IF2ARB2_ID_M        0x00001FFF  // Message Identifier</span></div><div class="line"><a name="l06558"></a><span class="lineno"> 6558</span>&#160;<span class="preprocessor">#define CAN_IF2ARB2_ID_S        0</span></div><div class="line"><a name="l06559"></a><span class="lineno"> 6559</span>&#160;</div><div class="line"><a name="l06560"></a><span class="lineno"> 6560</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06561"></a><span class="lineno"> 6561</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06562"></a><span class="lineno"> 6562</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF2MCTL register.</span></div><div class="line"><a name="l06563"></a><span class="lineno"> 6563</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06564"></a><span class="lineno"> 6564</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06565"></a><span class="lineno"> 6565</span>&#160;<span class="preprocessor">#define CAN_IF2MCTL_NEWDAT      0x00008000  // New Data</span></div><div class="line"><a name="l06566"></a><span class="lineno"> 6566</span>&#160;<span class="preprocessor">#define CAN_IF2MCTL_MSGLST      0x00004000  // Message Lost</span></div><div class="line"><a name="l06567"></a><span class="lineno"> 6567</span>&#160;<span class="preprocessor">#define CAN_IF2MCTL_INTPND      0x00002000  // Interrupt Pending</span></div><div class="line"><a name="l06568"></a><span class="lineno"> 6568</span>&#160;<span class="preprocessor">#define CAN_IF2MCTL_UMASK       0x00001000  // Use Acceptance Mask</span></div><div class="line"><a name="l06569"></a><span class="lineno"> 6569</span>&#160;<span class="preprocessor">#define CAN_IF2MCTL_TXIE        0x00000800  // Transmit Interrupt Enable</span></div><div class="line"><a name="l06570"></a><span class="lineno"> 6570</span>&#160;<span class="preprocessor">#define CAN_IF2MCTL_RXIE        0x00000400  // Receive Interrupt Enable</span></div><div class="line"><a name="l06571"></a><span class="lineno"> 6571</span>&#160;<span class="preprocessor">#define CAN_IF2MCTL_RMTEN       0x00000200  // Remote Enable</span></div><div class="line"><a name="l06572"></a><span class="lineno"> 6572</span>&#160;<span class="preprocessor">#define CAN_IF2MCTL_TXRQST      0x00000100  // Transmit Request</span></div><div class="line"><a name="l06573"></a><span class="lineno"> 6573</span>&#160;<span class="preprocessor">#define CAN_IF2MCTL_EOB         0x00000080  // End of Buffer</span></div><div class="line"><a name="l06574"></a><span class="lineno"> 6574</span>&#160;<span class="preprocessor">#define CAN_IF2MCTL_DLC_M       0x0000000F  // Data Length Code</span></div><div class="line"><a name="l06575"></a><span class="lineno"> 6575</span>&#160;<span class="preprocessor">#define CAN_IF2MCTL_DLC_S       0</span></div><div class="line"><a name="l06576"></a><span class="lineno"> 6576</span>&#160;</div><div class="line"><a name="l06577"></a><span class="lineno"> 6577</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06578"></a><span class="lineno"> 6578</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06579"></a><span class="lineno"> 6579</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF2DA1 register.</span></div><div class="line"><a name="l06580"></a><span class="lineno"> 6580</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06581"></a><span class="lineno"> 6581</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06582"></a><span class="lineno"> 6582</span>&#160;<span class="preprocessor">#define CAN_IF2DA1_DATA_M       0x0000FFFF  // Data</span></div><div class="line"><a name="l06583"></a><span class="lineno"> 6583</span>&#160;<span class="preprocessor">#define CAN_IF2DA1_DATA_S       0</span></div><div class="line"><a name="l06584"></a><span class="lineno"> 6584</span>&#160;</div><div class="line"><a name="l06585"></a><span class="lineno"> 6585</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06586"></a><span class="lineno"> 6586</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06587"></a><span class="lineno"> 6587</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF2DA2 register.</span></div><div class="line"><a name="l06588"></a><span class="lineno"> 6588</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06589"></a><span class="lineno"> 6589</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06590"></a><span class="lineno"> 6590</span>&#160;<span class="preprocessor">#define CAN_IF2DA2_DATA_M       0x0000FFFF  // Data</span></div><div class="line"><a name="l06591"></a><span class="lineno"> 6591</span>&#160;<span class="preprocessor">#define CAN_IF2DA2_DATA_S       0</span></div><div class="line"><a name="l06592"></a><span class="lineno"> 6592</span>&#160;</div><div class="line"><a name="l06593"></a><span class="lineno"> 6593</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06594"></a><span class="lineno"> 6594</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06595"></a><span class="lineno"> 6595</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF2DB1 register.</span></div><div class="line"><a name="l06596"></a><span class="lineno"> 6596</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06597"></a><span class="lineno"> 6597</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06598"></a><span class="lineno"> 6598</span>&#160;<span class="preprocessor">#define CAN_IF2DB1_DATA_M       0x0000FFFF  // Data</span></div><div class="line"><a name="l06599"></a><span class="lineno"> 6599</span>&#160;<span class="preprocessor">#define CAN_IF2DB1_DATA_S       0</span></div><div class="line"><a name="l06600"></a><span class="lineno"> 6600</span>&#160;</div><div class="line"><a name="l06601"></a><span class="lineno"> 6601</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06602"></a><span class="lineno"> 6602</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06603"></a><span class="lineno"> 6603</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF2DB2 register.</span></div><div class="line"><a name="l06604"></a><span class="lineno"> 6604</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06605"></a><span class="lineno"> 6605</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06606"></a><span class="lineno"> 6606</span>&#160;<span class="preprocessor">#define CAN_IF2DB2_DATA_M       0x0000FFFF  // Data</span></div><div class="line"><a name="l06607"></a><span class="lineno"> 6607</span>&#160;<span class="preprocessor">#define CAN_IF2DB2_DATA_S       0</span></div><div class="line"><a name="l06608"></a><span class="lineno"> 6608</span>&#160;</div><div class="line"><a name="l06609"></a><span class="lineno"> 6609</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06610"></a><span class="lineno"> 6610</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06611"></a><span class="lineno"> 6611</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_TXRQ1 register.</span></div><div class="line"><a name="l06612"></a><span class="lineno"> 6612</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06613"></a><span class="lineno"> 6613</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06614"></a><span class="lineno"> 6614</span>&#160;<span class="preprocessor">#define CAN_TXRQ1_TXRQST_M      0x0000FFFF  // Transmission Request Bits</span></div><div class="line"><a name="l06615"></a><span class="lineno"> 6615</span>&#160;<span class="preprocessor">#define CAN_TXRQ1_TXRQST_S      0</span></div><div class="line"><a name="l06616"></a><span class="lineno"> 6616</span>&#160;</div><div class="line"><a name="l06617"></a><span class="lineno"> 6617</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06618"></a><span class="lineno"> 6618</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06619"></a><span class="lineno"> 6619</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_TXRQ2 register.</span></div><div class="line"><a name="l06620"></a><span class="lineno"> 6620</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06621"></a><span class="lineno"> 6621</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06622"></a><span class="lineno"> 6622</span>&#160;<span class="preprocessor">#define CAN_TXRQ2_TXRQST_M      0x0000FFFF  // Transmission Request Bits</span></div><div class="line"><a name="l06623"></a><span class="lineno"> 6623</span>&#160;<span class="preprocessor">#define CAN_TXRQ2_TXRQST_S      0</span></div><div class="line"><a name="l06624"></a><span class="lineno"> 6624</span>&#160;</div><div class="line"><a name="l06625"></a><span class="lineno"> 6625</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06626"></a><span class="lineno"> 6626</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06627"></a><span class="lineno"> 6627</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_NWDA1 register.</span></div><div class="line"><a name="l06628"></a><span class="lineno"> 6628</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06629"></a><span class="lineno"> 6629</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06630"></a><span class="lineno"> 6630</span>&#160;<span class="preprocessor">#define CAN_NWDA1_NEWDAT_M      0x0000FFFF  // New Data Bits</span></div><div class="line"><a name="l06631"></a><span class="lineno"> 6631</span>&#160;<span class="preprocessor">#define CAN_NWDA1_NEWDAT_S      0</span></div><div class="line"><a name="l06632"></a><span class="lineno"> 6632</span>&#160;</div><div class="line"><a name="l06633"></a><span class="lineno"> 6633</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06634"></a><span class="lineno"> 6634</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06635"></a><span class="lineno"> 6635</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_NWDA2 register.</span></div><div class="line"><a name="l06636"></a><span class="lineno"> 6636</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06637"></a><span class="lineno"> 6637</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06638"></a><span class="lineno"> 6638</span>&#160;<span class="preprocessor">#define CAN_NWDA2_NEWDAT_M      0x0000FFFF  // New Data Bits</span></div><div class="line"><a name="l06639"></a><span class="lineno"> 6639</span>&#160;<span class="preprocessor">#define CAN_NWDA2_NEWDAT_S      0</span></div><div class="line"><a name="l06640"></a><span class="lineno"> 6640</span>&#160;</div><div class="line"><a name="l06641"></a><span class="lineno"> 6641</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06642"></a><span class="lineno"> 6642</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06643"></a><span class="lineno"> 6643</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_MSG1INT register.</span></div><div class="line"><a name="l06644"></a><span class="lineno"> 6644</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06645"></a><span class="lineno"> 6645</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06646"></a><span class="lineno"> 6646</span>&#160;<span class="preprocessor">#define CAN_MSG1INT_INTPND_M    0x0000FFFF  // Interrupt Pending Bits</span></div><div class="line"><a name="l06647"></a><span class="lineno"> 6647</span>&#160;<span class="preprocessor">#define CAN_MSG1INT_INTPND_S    0</span></div><div class="line"><a name="l06648"></a><span class="lineno"> 6648</span>&#160;</div><div class="line"><a name="l06649"></a><span class="lineno"> 6649</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06650"></a><span class="lineno"> 6650</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06651"></a><span class="lineno"> 6651</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_MSG2INT register.</span></div><div class="line"><a name="l06652"></a><span class="lineno"> 6652</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06653"></a><span class="lineno"> 6653</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06654"></a><span class="lineno"> 6654</span>&#160;<span class="preprocessor">#define CAN_MSG2INT_INTPND_M    0x0000FFFF  // Interrupt Pending Bits</span></div><div class="line"><a name="l06655"></a><span class="lineno"> 6655</span>&#160;<span class="preprocessor">#define CAN_MSG2INT_INTPND_S    0</span></div><div class="line"><a name="l06656"></a><span class="lineno"> 6656</span>&#160;</div><div class="line"><a name="l06657"></a><span class="lineno"> 6657</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06658"></a><span class="lineno"> 6658</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06659"></a><span class="lineno"> 6659</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_MSG1VAL register.</span></div><div class="line"><a name="l06660"></a><span class="lineno"> 6660</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06661"></a><span class="lineno"> 6661</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06662"></a><span class="lineno"> 6662</span>&#160;<span class="preprocessor">#define CAN_MSG1VAL_MSGVAL_M    0x0000FFFF  // Message Valid Bits</span></div><div class="line"><a name="l06663"></a><span class="lineno"> 6663</span>&#160;<span class="preprocessor">#define CAN_MSG1VAL_MSGVAL_S    0</span></div><div class="line"><a name="l06664"></a><span class="lineno"> 6664</span>&#160;</div><div class="line"><a name="l06665"></a><span class="lineno"> 6665</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06666"></a><span class="lineno"> 6666</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06667"></a><span class="lineno"> 6667</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_MSG2VAL register.</span></div><div class="line"><a name="l06668"></a><span class="lineno"> 6668</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06669"></a><span class="lineno"> 6669</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06670"></a><span class="lineno"> 6670</span>&#160;<span class="preprocessor">#define CAN_MSG2VAL_MSGVAL_M    0x0000FFFF  // Message Valid Bits</span></div><div class="line"><a name="l06671"></a><span class="lineno"> 6671</span>&#160;<span class="preprocessor">#define CAN_MSG2VAL_MSGVAL_S    0</span></div><div class="line"><a name="l06672"></a><span class="lineno"> 6672</span>&#160;</div><div class="line"><a name="l06673"></a><span class="lineno"> 6673</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06674"></a><span class="lineno"> 6674</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06675"></a><span class="lineno"> 6675</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_FADDR register.</span></div><div class="line"><a name="l06676"></a><span class="lineno"> 6676</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06677"></a><span class="lineno"> 6677</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06678"></a><span class="lineno"> 6678</span>&#160;<span class="preprocessor">#define USB_FADDR_M             0x0000007F  // Function Address</span></div><div class="line"><a name="l06679"></a><span class="lineno"> 6679</span>&#160;<span class="preprocessor">#define USB_FADDR_S             0</span></div><div class="line"><a name="l06680"></a><span class="lineno"> 6680</span>&#160;</div><div class="line"><a name="l06681"></a><span class="lineno"> 6681</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06682"></a><span class="lineno"> 6682</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06683"></a><span class="lineno"> 6683</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_POWER register.</span></div><div class="line"><a name="l06684"></a><span class="lineno"> 6684</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06685"></a><span class="lineno"> 6685</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06686"></a><span class="lineno"> 6686</span>&#160;<span class="preprocessor">#define USB_POWER_ISOUP         0x00000080  // Isochronous Update</span></div><div class="line"><a name="l06687"></a><span class="lineno"> 6687</span>&#160;<span class="preprocessor">#define USB_POWER_SOFTCONN      0x00000040  // Soft Connect/Disconnect</span></div><div class="line"><a name="l06688"></a><span class="lineno"> 6688</span>&#160;<span class="preprocessor">#define USB_POWER_RESET         0x00000008  // RESET Signaling</span></div><div class="line"><a name="l06689"></a><span class="lineno"> 6689</span>&#160;<span class="preprocessor">#define USB_POWER_RESUME        0x00000004  // RESUME Signaling</span></div><div class="line"><a name="l06690"></a><span class="lineno"> 6690</span>&#160;<span class="preprocessor">#define USB_POWER_SUSPEND       0x00000002  // SUSPEND Mode</span></div><div class="line"><a name="l06691"></a><span class="lineno"> 6691</span>&#160;<span class="preprocessor">#define USB_POWER_PWRDNPHY      0x00000001  // Power Down PHY</span></div><div class="line"><a name="l06692"></a><span class="lineno"> 6692</span>&#160;</div><div class="line"><a name="l06693"></a><span class="lineno"> 6693</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06694"></a><span class="lineno"> 6694</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06695"></a><span class="lineno"> 6695</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXIS register.</span></div><div class="line"><a name="l06696"></a><span class="lineno"> 6696</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06697"></a><span class="lineno"> 6697</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06698"></a><span class="lineno"> 6698</span>&#160;<span class="preprocessor">#define USB_TXIS_EP7            0x00000080  // TX Endpoint 7 Interrupt</span></div><div class="line"><a name="l06699"></a><span class="lineno"> 6699</span>&#160;<span class="preprocessor">#define USB_TXIS_EP6            0x00000040  // TX Endpoint 6 Interrupt</span></div><div class="line"><a name="l06700"></a><span class="lineno"> 6700</span>&#160;<span class="preprocessor">#define USB_TXIS_EP5            0x00000020  // TX Endpoint 5 Interrupt</span></div><div class="line"><a name="l06701"></a><span class="lineno"> 6701</span>&#160;<span class="preprocessor">#define USB_TXIS_EP4            0x00000010  // TX Endpoint 4 Interrupt</span></div><div class="line"><a name="l06702"></a><span class="lineno"> 6702</span>&#160;<span class="preprocessor">#define USB_TXIS_EP3            0x00000008  // TX Endpoint 3 Interrupt</span></div><div class="line"><a name="l06703"></a><span class="lineno"> 6703</span>&#160;<span class="preprocessor">#define USB_TXIS_EP2            0x00000004  // TX Endpoint 2 Interrupt</span></div><div class="line"><a name="l06704"></a><span class="lineno"> 6704</span>&#160;<span class="preprocessor">#define USB_TXIS_EP1            0x00000002  // TX Endpoint 1 Interrupt</span></div><div class="line"><a name="l06705"></a><span class="lineno"> 6705</span>&#160;<span class="preprocessor">#define USB_TXIS_EP0            0x00000001  // TX and RX Endpoint 0 Interrupt</span></div><div class="line"><a name="l06706"></a><span class="lineno"> 6706</span>&#160;</div><div class="line"><a name="l06707"></a><span class="lineno"> 6707</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06708"></a><span class="lineno"> 6708</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06709"></a><span class="lineno"> 6709</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXIS register.</span></div><div class="line"><a name="l06710"></a><span class="lineno"> 6710</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06711"></a><span class="lineno"> 6711</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06712"></a><span class="lineno"> 6712</span>&#160;<span class="preprocessor">#define USB_RXIS_EP7            0x00000080  // RX Endpoint 7 Interrupt</span></div><div class="line"><a name="l06713"></a><span class="lineno"> 6713</span>&#160;<span class="preprocessor">#define USB_RXIS_EP6            0x00000040  // RX Endpoint 6 Interrupt</span></div><div class="line"><a name="l06714"></a><span class="lineno"> 6714</span>&#160;<span class="preprocessor">#define USB_RXIS_EP5            0x00000020  // RX Endpoint 5 Interrupt</span></div><div class="line"><a name="l06715"></a><span class="lineno"> 6715</span>&#160;<span class="preprocessor">#define USB_RXIS_EP4            0x00000010  // RX Endpoint 4 Interrupt</span></div><div class="line"><a name="l06716"></a><span class="lineno"> 6716</span>&#160;<span class="preprocessor">#define USB_RXIS_EP3            0x00000008  // RX Endpoint 3 Interrupt</span></div><div class="line"><a name="l06717"></a><span class="lineno"> 6717</span>&#160;<span class="preprocessor">#define USB_RXIS_EP2            0x00000004  // RX Endpoint 2 Interrupt</span></div><div class="line"><a name="l06718"></a><span class="lineno"> 6718</span>&#160;<span class="preprocessor">#define USB_RXIS_EP1            0x00000002  // RX Endpoint 1 Interrupt</span></div><div class="line"><a name="l06719"></a><span class="lineno"> 6719</span>&#160;</div><div class="line"><a name="l06720"></a><span class="lineno"> 6720</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06721"></a><span class="lineno"> 6721</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06722"></a><span class="lineno"> 6722</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXIE register.</span></div><div class="line"><a name="l06723"></a><span class="lineno"> 6723</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06724"></a><span class="lineno"> 6724</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06725"></a><span class="lineno"> 6725</span>&#160;<span class="preprocessor">#define USB_TXIE_EP7            0x00000080  // TX Endpoint 7 Interrupt Enable</span></div><div class="line"><a name="l06726"></a><span class="lineno"> 6726</span>&#160;<span class="preprocessor">#define USB_TXIE_EP6            0x00000040  // TX Endpoint 6 Interrupt Enable</span></div><div class="line"><a name="l06727"></a><span class="lineno"> 6727</span>&#160;<span class="preprocessor">#define USB_TXIE_EP5            0x00000020  // TX Endpoint 5 Interrupt Enable</span></div><div class="line"><a name="l06728"></a><span class="lineno"> 6728</span>&#160;<span class="preprocessor">#define USB_TXIE_EP4            0x00000010  // TX Endpoint 4 Interrupt Enable</span></div><div class="line"><a name="l06729"></a><span class="lineno"> 6729</span>&#160;<span class="preprocessor">#define USB_TXIE_EP3            0x00000008  // TX Endpoint 3 Interrupt Enable</span></div><div class="line"><a name="l06730"></a><span class="lineno"> 6730</span>&#160;<span class="preprocessor">#define USB_TXIE_EP2            0x00000004  // TX Endpoint 2 Interrupt Enable</span></div><div class="line"><a name="l06731"></a><span class="lineno"> 6731</span>&#160;<span class="preprocessor">#define USB_TXIE_EP1            0x00000002  // TX Endpoint 1 Interrupt Enable</span></div><div class="line"><a name="l06732"></a><span class="lineno"> 6732</span>&#160;<span class="preprocessor">#define USB_TXIE_EP0            0x00000001  // TX and RX Endpoint 0 Interrupt</span></div><div class="line"><a name="l06733"></a><span class="lineno"> 6733</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l06734"></a><span class="lineno"> 6734</span>&#160;</div><div class="line"><a name="l06735"></a><span class="lineno"> 6735</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06736"></a><span class="lineno"> 6736</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06737"></a><span class="lineno"> 6737</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXIE register.</span></div><div class="line"><a name="l06738"></a><span class="lineno"> 6738</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06739"></a><span class="lineno"> 6739</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06740"></a><span class="lineno"> 6740</span>&#160;<span class="preprocessor">#define USB_RXIE_EP7            0x00000080  // RX Endpoint 7 Interrupt Enable</span></div><div class="line"><a name="l06741"></a><span class="lineno"> 6741</span>&#160;<span class="preprocessor">#define USB_RXIE_EP6            0x00000040  // RX Endpoint 6 Interrupt Enable</span></div><div class="line"><a name="l06742"></a><span class="lineno"> 6742</span>&#160;<span class="preprocessor">#define USB_RXIE_EP5            0x00000020  // RX Endpoint 5 Interrupt Enable</span></div><div class="line"><a name="l06743"></a><span class="lineno"> 6743</span>&#160;<span class="preprocessor">#define USB_RXIE_EP4            0x00000010  // RX Endpoint 4 Interrupt Enable</span></div><div class="line"><a name="l06744"></a><span class="lineno"> 6744</span>&#160;<span class="preprocessor">#define USB_RXIE_EP3            0x00000008  // RX Endpoint 3 Interrupt Enable</span></div><div class="line"><a name="l06745"></a><span class="lineno"> 6745</span>&#160;<span class="preprocessor">#define USB_RXIE_EP2            0x00000004  // RX Endpoint 2 Interrupt Enable</span></div><div class="line"><a name="l06746"></a><span class="lineno"> 6746</span>&#160;<span class="preprocessor">#define USB_RXIE_EP1            0x00000002  // RX Endpoint 1 Interrupt Enable</span></div><div class="line"><a name="l06747"></a><span class="lineno"> 6747</span>&#160;</div><div class="line"><a name="l06748"></a><span class="lineno"> 6748</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06749"></a><span class="lineno"> 6749</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06750"></a><span class="lineno"> 6750</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_IS register.</span></div><div class="line"><a name="l06751"></a><span class="lineno"> 6751</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06752"></a><span class="lineno"> 6752</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06753"></a><span class="lineno"> 6753</span>&#160;<span class="preprocessor">#define USB_IS_VBUSERR          0x00000080  // VBUS Error (OTG only)</span></div><div class="line"><a name="l06754"></a><span class="lineno"> 6754</span>&#160;<span class="preprocessor">#define USB_IS_SESREQ           0x00000040  // SESSION REQUEST (OTG only)</span></div><div class="line"><a name="l06755"></a><span class="lineno"> 6755</span>&#160;<span class="preprocessor">#define USB_IS_DISCON           0x00000020  // Session Disconnect (OTG only)</span></div><div class="line"><a name="l06756"></a><span class="lineno"> 6756</span>&#160;<span class="preprocessor">#define USB_IS_CONN             0x00000010  // Session Connect</span></div><div class="line"><a name="l06757"></a><span class="lineno"> 6757</span>&#160;<span class="preprocessor">#define USB_IS_SOF              0x00000008  // Start of Frame</span></div><div class="line"><a name="l06758"></a><span class="lineno"> 6758</span>&#160;<span class="preprocessor">#define USB_IS_BABBLE           0x00000004  // Babble Detected</span></div><div class="line"><a name="l06759"></a><span class="lineno"> 6759</span>&#160;<span class="preprocessor">#define USB_IS_RESET            0x00000004  // RESET Signaling Detected</span></div><div class="line"><a name="l06760"></a><span class="lineno"> 6760</span>&#160;<span class="preprocessor">#define USB_IS_RESUME           0x00000002  // RESUME Signaling Detected</span></div><div class="line"><a name="l06761"></a><span class="lineno"> 6761</span>&#160;<span class="preprocessor">#define USB_IS_SUSPEND          0x00000001  // SUSPEND Signaling Detected</span></div><div class="line"><a name="l06762"></a><span class="lineno"> 6762</span>&#160;</div><div class="line"><a name="l06763"></a><span class="lineno"> 6763</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06764"></a><span class="lineno"> 6764</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06765"></a><span class="lineno"> 6765</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_IE register.</span></div><div class="line"><a name="l06766"></a><span class="lineno"> 6766</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06767"></a><span class="lineno"> 6767</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06768"></a><span class="lineno"> 6768</span>&#160;<span class="preprocessor">#define USB_IE_VBUSERR          0x00000080  // Enable VBUS Error Interrupt (OTG</span></div><div class="line"><a name="l06769"></a><span class="lineno"> 6769</span>&#160;                                            <span class="comment">// only)</span></div><div class="line"><a name="l06770"></a><span class="lineno"> 6770</span>&#160;<span class="preprocessor">#define USB_IE_SESREQ           0x00000040  // Enable Session Request (OTG</span></div><div class="line"><a name="l06771"></a><span class="lineno"> 6771</span>&#160;                                            <span class="comment">// only)</span></div><div class="line"><a name="l06772"></a><span class="lineno"> 6772</span>&#160;<span class="preprocessor">#define USB_IE_DISCON           0x00000020  // Enable Disconnect Interrupt</span></div><div class="line"><a name="l06773"></a><span class="lineno"> 6773</span>&#160;<span class="preprocessor">#define USB_IE_CONN             0x00000010  // Enable Connect Interrupt</span></div><div class="line"><a name="l06774"></a><span class="lineno"> 6774</span>&#160;<span class="preprocessor">#define USB_IE_SOF              0x00000008  // Enable Start-of-Frame Interrupt</span></div><div class="line"><a name="l06775"></a><span class="lineno"> 6775</span>&#160;<span class="preprocessor">#define USB_IE_BABBLE           0x00000004  // Enable Babble Interrupt</span></div><div class="line"><a name="l06776"></a><span class="lineno"> 6776</span>&#160;<span class="preprocessor">#define USB_IE_RESET            0x00000004  // Enable RESET Interrupt</span></div><div class="line"><a name="l06777"></a><span class="lineno"> 6777</span>&#160;<span class="preprocessor">#define USB_IE_RESUME           0x00000002  // Enable RESUME Interrupt</span></div><div class="line"><a name="l06778"></a><span class="lineno"> 6778</span>&#160;<span class="preprocessor">#define USB_IE_SUSPND           0x00000001  // Enable SUSPEND Interrupt</span></div><div class="line"><a name="l06779"></a><span class="lineno"> 6779</span>&#160;</div><div class="line"><a name="l06780"></a><span class="lineno"> 6780</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06781"></a><span class="lineno"> 6781</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06782"></a><span class="lineno"> 6782</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_FRAME register.</span></div><div class="line"><a name="l06783"></a><span class="lineno"> 6783</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06784"></a><span class="lineno"> 6784</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06785"></a><span class="lineno"> 6785</span>&#160;<span class="preprocessor">#define USB_FRAME_M             0x000007FF  // Frame Number</span></div><div class="line"><a name="l06786"></a><span class="lineno"> 6786</span>&#160;<span class="preprocessor">#define USB_FRAME_S             0</span></div><div class="line"><a name="l06787"></a><span class="lineno"> 6787</span>&#160;</div><div class="line"><a name="l06788"></a><span class="lineno"> 6788</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06789"></a><span class="lineno"> 6789</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06790"></a><span class="lineno"> 6790</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_EPIDX register.</span></div><div class="line"><a name="l06791"></a><span class="lineno"> 6791</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06792"></a><span class="lineno"> 6792</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06793"></a><span class="lineno"> 6793</span>&#160;<span class="preprocessor">#define USB_EPIDX_EPIDX_M       0x0000000F  // Endpoint Index</span></div><div class="line"><a name="l06794"></a><span class="lineno"> 6794</span>&#160;<span class="preprocessor">#define USB_EPIDX_EPIDX_S       0</span></div><div class="line"><a name="l06795"></a><span class="lineno"> 6795</span>&#160;</div><div class="line"><a name="l06796"></a><span class="lineno"> 6796</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06797"></a><span class="lineno"> 6797</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06798"></a><span class="lineno"> 6798</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TEST register.</span></div><div class="line"><a name="l06799"></a><span class="lineno"> 6799</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06800"></a><span class="lineno"> 6800</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06801"></a><span class="lineno"> 6801</span>&#160;<span class="preprocessor">#define USB_TEST_FORCEH         0x00000080  // Force Host Mode</span></div><div class="line"><a name="l06802"></a><span class="lineno"> 6802</span>&#160;<span class="preprocessor">#define USB_TEST_FIFOACC        0x00000040  // FIFO Access</span></div><div class="line"><a name="l06803"></a><span class="lineno"> 6803</span>&#160;<span class="preprocessor">#define USB_TEST_FORCEFS        0x00000020  // Force Full-Speed Mode</span></div><div class="line"><a name="l06804"></a><span class="lineno"> 6804</span>&#160;</div><div class="line"><a name="l06805"></a><span class="lineno"> 6805</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06806"></a><span class="lineno"> 6806</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06807"></a><span class="lineno"> 6807</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_FIFO0 register.</span></div><div class="line"><a name="l06808"></a><span class="lineno"> 6808</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06809"></a><span class="lineno"> 6809</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06810"></a><span class="lineno"> 6810</span>&#160;<span class="preprocessor">#define USB_FIFO0_EPDATA_M      0xFFFFFFFF  // Endpoint Data</span></div><div class="line"><a name="l06811"></a><span class="lineno"> 6811</span>&#160;<span class="preprocessor">#define USB_FIFO0_EPDATA_S      0</span></div><div class="line"><a name="l06812"></a><span class="lineno"> 6812</span>&#160;</div><div class="line"><a name="l06813"></a><span class="lineno"> 6813</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06814"></a><span class="lineno"> 6814</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06815"></a><span class="lineno"> 6815</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_FIFO1 register.</span></div><div class="line"><a name="l06816"></a><span class="lineno"> 6816</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06817"></a><span class="lineno"> 6817</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06818"></a><span class="lineno"> 6818</span>&#160;<span class="preprocessor">#define USB_FIFO1_EPDATA_M      0xFFFFFFFF  // Endpoint Data</span></div><div class="line"><a name="l06819"></a><span class="lineno"> 6819</span>&#160;<span class="preprocessor">#define USB_FIFO1_EPDATA_S      0</span></div><div class="line"><a name="l06820"></a><span class="lineno"> 6820</span>&#160;</div><div class="line"><a name="l06821"></a><span class="lineno"> 6821</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06822"></a><span class="lineno"> 6822</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06823"></a><span class="lineno"> 6823</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_FIFO2 register.</span></div><div class="line"><a name="l06824"></a><span class="lineno"> 6824</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06825"></a><span class="lineno"> 6825</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06826"></a><span class="lineno"> 6826</span>&#160;<span class="preprocessor">#define USB_FIFO2_EPDATA_M      0xFFFFFFFF  // Endpoint Data</span></div><div class="line"><a name="l06827"></a><span class="lineno"> 6827</span>&#160;<span class="preprocessor">#define USB_FIFO2_EPDATA_S      0</span></div><div class="line"><a name="l06828"></a><span class="lineno"> 6828</span>&#160;</div><div class="line"><a name="l06829"></a><span class="lineno"> 6829</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06830"></a><span class="lineno"> 6830</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06831"></a><span class="lineno"> 6831</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_FIFO3 register.</span></div><div class="line"><a name="l06832"></a><span class="lineno"> 6832</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06833"></a><span class="lineno"> 6833</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06834"></a><span class="lineno"> 6834</span>&#160;<span class="preprocessor">#define USB_FIFO3_EPDATA_M      0xFFFFFFFF  // Endpoint Data</span></div><div class="line"><a name="l06835"></a><span class="lineno"> 6835</span>&#160;<span class="preprocessor">#define USB_FIFO3_EPDATA_S      0</span></div><div class="line"><a name="l06836"></a><span class="lineno"> 6836</span>&#160;</div><div class="line"><a name="l06837"></a><span class="lineno"> 6837</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06838"></a><span class="lineno"> 6838</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06839"></a><span class="lineno"> 6839</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_FIFO4 register.</span></div><div class="line"><a name="l06840"></a><span class="lineno"> 6840</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06841"></a><span class="lineno"> 6841</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06842"></a><span class="lineno"> 6842</span>&#160;<span class="preprocessor">#define USB_FIFO4_EPDATA_M      0xFFFFFFFF  // Endpoint Data</span></div><div class="line"><a name="l06843"></a><span class="lineno"> 6843</span>&#160;<span class="preprocessor">#define USB_FIFO4_EPDATA_S      0</span></div><div class="line"><a name="l06844"></a><span class="lineno"> 6844</span>&#160;</div><div class="line"><a name="l06845"></a><span class="lineno"> 6845</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06846"></a><span class="lineno"> 6846</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06847"></a><span class="lineno"> 6847</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_FIFO5 register.</span></div><div class="line"><a name="l06848"></a><span class="lineno"> 6848</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06849"></a><span class="lineno"> 6849</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06850"></a><span class="lineno"> 6850</span>&#160;<span class="preprocessor">#define USB_FIFO5_EPDATA_M      0xFFFFFFFF  // Endpoint Data</span></div><div class="line"><a name="l06851"></a><span class="lineno"> 6851</span>&#160;<span class="preprocessor">#define USB_FIFO5_EPDATA_S      0</span></div><div class="line"><a name="l06852"></a><span class="lineno"> 6852</span>&#160;</div><div class="line"><a name="l06853"></a><span class="lineno"> 6853</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06854"></a><span class="lineno"> 6854</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06855"></a><span class="lineno"> 6855</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_FIFO6 register.</span></div><div class="line"><a name="l06856"></a><span class="lineno"> 6856</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06857"></a><span class="lineno"> 6857</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06858"></a><span class="lineno"> 6858</span>&#160;<span class="preprocessor">#define USB_FIFO6_EPDATA_M      0xFFFFFFFF  // Endpoint Data</span></div><div class="line"><a name="l06859"></a><span class="lineno"> 6859</span>&#160;<span class="preprocessor">#define USB_FIFO6_EPDATA_S      0</span></div><div class="line"><a name="l06860"></a><span class="lineno"> 6860</span>&#160;</div><div class="line"><a name="l06861"></a><span class="lineno"> 6861</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06862"></a><span class="lineno"> 6862</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06863"></a><span class="lineno"> 6863</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_FIFO7 register.</span></div><div class="line"><a name="l06864"></a><span class="lineno"> 6864</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06865"></a><span class="lineno"> 6865</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06866"></a><span class="lineno"> 6866</span>&#160;<span class="preprocessor">#define USB_FIFO7_EPDATA_M      0xFFFFFFFF  // Endpoint Data</span></div><div class="line"><a name="l06867"></a><span class="lineno"> 6867</span>&#160;<span class="preprocessor">#define USB_FIFO7_EPDATA_S      0</span></div><div class="line"><a name="l06868"></a><span class="lineno"> 6868</span>&#160;</div><div class="line"><a name="l06869"></a><span class="lineno"> 6869</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06870"></a><span class="lineno"> 6870</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06871"></a><span class="lineno"> 6871</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_DEVCTL register.</span></div><div class="line"><a name="l06872"></a><span class="lineno"> 6872</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06873"></a><span class="lineno"> 6873</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06874"></a><span class="lineno"> 6874</span>&#160;<span class="preprocessor">#define USB_DEVCTL_DEV          0x00000080  // Device Mode (OTG only)</span></div><div class="line"><a name="l06875"></a><span class="lineno"> 6875</span>&#160;<span class="preprocessor">#define USB_DEVCTL_FSDEV        0x00000040  // Full-Speed Device Detected</span></div><div class="line"><a name="l06876"></a><span class="lineno"> 6876</span>&#160;<span class="preprocessor">#define USB_DEVCTL_LSDEV        0x00000020  // Low-Speed Device Detected</span></div><div class="line"><a name="l06877"></a><span class="lineno"> 6877</span>&#160;<span class="preprocessor">#define USB_DEVCTL_VBUS_M       0x00000018  // VBUS Level (OTG only)</span></div><div class="line"><a name="l06878"></a><span class="lineno"> 6878</span>&#160;<span class="preprocessor">#define USB_DEVCTL_VBUS_NONE    0x00000000  // Below SessionEnd</span></div><div class="line"><a name="l06879"></a><span class="lineno"> 6879</span>&#160;<span class="preprocessor">#define USB_DEVCTL_VBUS_SEND    0x00000008  // Above SessionEnd, below AValid</span></div><div class="line"><a name="l06880"></a><span class="lineno"> 6880</span>&#160;<span class="preprocessor">#define USB_DEVCTL_VBUS_AVALID  0x00000010  // Above AValid, below VBUSValid</span></div><div class="line"><a name="l06881"></a><span class="lineno"> 6881</span>&#160;<span class="preprocessor">#define USB_DEVCTL_VBUS_VALID   0x00000018  // Above VBUSValid</span></div><div class="line"><a name="l06882"></a><span class="lineno"> 6882</span>&#160;<span class="preprocessor">#define USB_DEVCTL_HOST         0x00000004  // Host Mode</span></div><div class="line"><a name="l06883"></a><span class="lineno"> 6883</span>&#160;<span class="preprocessor">#define USB_DEVCTL_HOSTREQ      0x00000002  // Host Request (OTG only)</span></div><div class="line"><a name="l06884"></a><span class="lineno"> 6884</span>&#160;<span class="preprocessor">#define USB_DEVCTL_SESSION      0x00000001  // Session Start/End (OTG only)</span></div><div class="line"><a name="l06885"></a><span class="lineno"> 6885</span>&#160;</div><div class="line"><a name="l06886"></a><span class="lineno"> 6886</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06887"></a><span class="lineno"> 6887</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06888"></a><span class="lineno"> 6888</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXFIFOSZ register.</span></div><div class="line"><a name="l06889"></a><span class="lineno"> 6889</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06890"></a><span class="lineno"> 6890</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06891"></a><span class="lineno"> 6891</span>&#160;<span class="preprocessor">#define USB_TXFIFOSZ_DPB        0x00000010  // Double Packet Buffer Support</span></div><div class="line"><a name="l06892"></a><span class="lineno"> 6892</span>&#160;<span class="preprocessor">#define USB_TXFIFOSZ_SIZE_M     0x0000000F  // Max Packet Size</span></div><div class="line"><a name="l06893"></a><span class="lineno"> 6893</span>&#160;<span class="preprocessor">#define USB_TXFIFOSZ_SIZE_8     0x00000000  // 8</span></div><div class="line"><a name="l06894"></a><span class="lineno"> 6894</span>&#160;<span class="preprocessor">#define USB_TXFIFOSZ_SIZE_16    0x00000001  // 16</span></div><div class="line"><a name="l06895"></a><span class="lineno"> 6895</span>&#160;<span class="preprocessor">#define USB_TXFIFOSZ_SIZE_32    0x00000002  // 32</span></div><div class="line"><a name="l06896"></a><span class="lineno"> 6896</span>&#160;<span class="preprocessor">#define USB_TXFIFOSZ_SIZE_64    0x00000003  // 64</span></div><div class="line"><a name="l06897"></a><span class="lineno"> 6897</span>&#160;<span class="preprocessor">#define USB_TXFIFOSZ_SIZE_128   0x00000004  // 128</span></div><div class="line"><a name="l06898"></a><span class="lineno"> 6898</span>&#160;<span class="preprocessor">#define USB_TXFIFOSZ_SIZE_256   0x00000005  // 256</span></div><div class="line"><a name="l06899"></a><span class="lineno"> 6899</span>&#160;<span class="preprocessor">#define USB_TXFIFOSZ_SIZE_512   0x00000006  // 512</span></div><div class="line"><a name="l06900"></a><span class="lineno"> 6900</span>&#160;<span class="preprocessor">#define USB_TXFIFOSZ_SIZE_1024  0x00000007  // 1024</span></div><div class="line"><a name="l06901"></a><span class="lineno"> 6901</span>&#160;<span class="preprocessor">#define USB_TXFIFOSZ_SIZE_2048  0x00000008  // 2048</span></div><div class="line"><a name="l06902"></a><span class="lineno"> 6902</span>&#160;</div><div class="line"><a name="l06903"></a><span class="lineno"> 6903</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06904"></a><span class="lineno"> 6904</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06905"></a><span class="lineno"> 6905</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXFIFOSZ register.</span></div><div class="line"><a name="l06906"></a><span class="lineno"> 6906</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06907"></a><span class="lineno"> 6907</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06908"></a><span class="lineno"> 6908</span>&#160;<span class="preprocessor">#define USB_RXFIFOSZ_DPB        0x00000010  // Double Packet Buffer Support</span></div><div class="line"><a name="l06909"></a><span class="lineno"> 6909</span>&#160;<span class="preprocessor">#define USB_RXFIFOSZ_SIZE_M     0x0000000F  // Max Packet Size</span></div><div class="line"><a name="l06910"></a><span class="lineno"> 6910</span>&#160;<span class="preprocessor">#define USB_RXFIFOSZ_SIZE_8     0x00000000  // 8</span></div><div class="line"><a name="l06911"></a><span class="lineno"> 6911</span>&#160;<span class="preprocessor">#define USB_RXFIFOSZ_SIZE_16    0x00000001  // 16</span></div><div class="line"><a name="l06912"></a><span class="lineno"> 6912</span>&#160;<span class="preprocessor">#define USB_RXFIFOSZ_SIZE_32    0x00000002  // 32</span></div><div class="line"><a name="l06913"></a><span class="lineno"> 6913</span>&#160;<span class="preprocessor">#define USB_RXFIFOSZ_SIZE_64    0x00000003  // 64</span></div><div class="line"><a name="l06914"></a><span class="lineno"> 6914</span>&#160;<span class="preprocessor">#define USB_RXFIFOSZ_SIZE_128   0x00000004  // 128</span></div><div class="line"><a name="l06915"></a><span class="lineno"> 6915</span>&#160;<span class="preprocessor">#define USB_RXFIFOSZ_SIZE_256   0x00000005  // 256</span></div><div class="line"><a name="l06916"></a><span class="lineno"> 6916</span>&#160;<span class="preprocessor">#define USB_RXFIFOSZ_SIZE_512   0x00000006  // 512</span></div><div class="line"><a name="l06917"></a><span class="lineno"> 6917</span>&#160;<span class="preprocessor">#define USB_RXFIFOSZ_SIZE_1024  0x00000007  // 1024</span></div><div class="line"><a name="l06918"></a><span class="lineno"> 6918</span>&#160;<span class="preprocessor">#define USB_RXFIFOSZ_SIZE_2048  0x00000008  // 2048</span></div><div class="line"><a name="l06919"></a><span class="lineno"> 6919</span>&#160;</div><div class="line"><a name="l06920"></a><span class="lineno"> 6920</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06921"></a><span class="lineno"> 6921</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06922"></a><span class="lineno"> 6922</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXFIFOADD</span></div><div class="line"><a name="l06923"></a><span class="lineno"> 6923</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l06924"></a><span class="lineno"> 6924</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06925"></a><span class="lineno"> 6925</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06926"></a><span class="lineno"> 6926</span>&#160;<span class="preprocessor">#define USB_TXFIFOADD_ADDR_M    0x000001FF  // Transmit/Receive Start Address</span></div><div class="line"><a name="l06927"></a><span class="lineno"> 6927</span>&#160;<span class="preprocessor">#define USB_TXFIFOADD_ADDR_S    0</span></div><div class="line"><a name="l06928"></a><span class="lineno"> 6928</span>&#160;</div><div class="line"><a name="l06929"></a><span class="lineno"> 6929</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06930"></a><span class="lineno"> 6930</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06931"></a><span class="lineno"> 6931</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXFIFOADD</span></div><div class="line"><a name="l06932"></a><span class="lineno"> 6932</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l06933"></a><span class="lineno"> 6933</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06934"></a><span class="lineno"> 6934</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06935"></a><span class="lineno"> 6935</span>&#160;<span class="preprocessor">#define USB_RXFIFOADD_ADDR_M    0x000001FF  // Transmit/Receive Start Address</span></div><div class="line"><a name="l06936"></a><span class="lineno"> 6936</span>&#160;<span class="preprocessor">#define USB_RXFIFOADD_ADDR_S    0</span></div><div class="line"><a name="l06937"></a><span class="lineno"> 6937</span>&#160;</div><div class="line"><a name="l06938"></a><span class="lineno"> 6938</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06939"></a><span class="lineno"> 6939</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06940"></a><span class="lineno"> 6940</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_CONTIM register.</span></div><div class="line"><a name="l06941"></a><span class="lineno"> 6941</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06942"></a><span class="lineno"> 6942</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06943"></a><span class="lineno"> 6943</span>&#160;<span class="preprocessor">#define USB_CONTIM_WTCON_M      0x000000F0  // Connect Wait</span></div><div class="line"><a name="l06944"></a><span class="lineno"> 6944</span>&#160;<span class="preprocessor">#define USB_CONTIM_WTID_M       0x0000000F  // Wait ID</span></div><div class="line"><a name="l06945"></a><span class="lineno"> 6945</span>&#160;<span class="preprocessor">#define USB_CONTIM_WTCON_S      4</span></div><div class="line"><a name="l06946"></a><span class="lineno"> 6946</span>&#160;<span class="preprocessor">#define USB_CONTIM_WTID_S       0</span></div><div class="line"><a name="l06947"></a><span class="lineno"> 6947</span>&#160;</div><div class="line"><a name="l06948"></a><span class="lineno"> 6948</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06949"></a><span class="lineno"> 6949</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06950"></a><span class="lineno"> 6950</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_VPLEN register.</span></div><div class="line"><a name="l06951"></a><span class="lineno"> 6951</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06952"></a><span class="lineno"> 6952</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06953"></a><span class="lineno"> 6953</span>&#160;<span class="preprocessor">#define USB_VPLEN_VPLEN_M       0x000000FF  // VBUS Pulse Length</span></div><div class="line"><a name="l06954"></a><span class="lineno"> 6954</span>&#160;<span class="preprocessor">#define USB_VPLEN_VPLEN_S       0</span></div><div class="line"><a name="l06955"></a><span class="lineno"> 6955</span>&#160;</div><div class="line"><a name="l06956"></a><span class="lineno"> 6956</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06957"></a><span class="lineno"> 6957</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06958"></a><span class="lineno"> 6958</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_FSEOF register.</span></div><div class="line"><a name="l06959"></a><span class="lineno"> 6959</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06960"></a><span class="lineno"> 6960</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06961"></a><span class="lineno"> 6961</span>&#160;<span class="preprocessor">#define USB_FSEOF_FSEOFG_M      0x000000FF  // Full-Speed End-of-Frame Gap</span></div><div class="line"><a name="l06962"></a><span class="lineno"> 6962</span>&#160;<span class="preprocessor">#define USB_FSEOF_FSEOFG_S      0</span></div><div class="line"><a name="l06963"></a><span class="lineno"> 6963</span>&#160;</div><div class="line"><a name="l06964"></a><span class="lineno"> 6964</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06965"></a><span class="lineno"> 6965</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06966"></a><span class="lineno"> 6966</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_LSEOF register.</span></div><div class="line"><a name="l06967"></a><span class="lineno"> 6967</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06968"></a><span class="lineno"> 6968</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06969"></a><span class="lineno"> 6969</span>&#160;<span class="preprocessor">#define USB_LSEOF_LSEOFG_M      0x000000FF  // Low-Speed End-of-Frame Gap</span></div><div class="line"><a name="l06970"></a><span class="lineno"> 6970</span>&#160;<span class="preprocessor">#define USB_LSEOF_LSEOFG_S      0</span></div><div class="line"><a name="l06971"></a><span class="lineno"> 6971</span>&#160;</div><div class="line"><a name="l06972"></a><span class="lineno"> 6972</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06973"></a><span class="lineno"> 6973</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06974"></a><span class="lineno"> 6974</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXFUNCADDR0</span></div><div class="line"><a name="l06975"></a><span class="lineno"> 6975</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l06976"></a><span class="lineno"> 6976</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06977"></a><span class="lineno"> 6977</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06978"></a><span class="lineno"> 6978</span>&#160;<span class="preprocessor">#define USB_TXFUNCADDR0_ADDR_M  0x0000007F  // Device Address</span></div><div class="line"><a name="l06979"></a><span class="lineno"> 6979</span>&#160;<span class="preprocessor">#define USB_TXFUNCADDR0_ADDR_S  0</span></div><div class="line"><a name="l06980"></a><span class="lineno"> 6980</span>&#160;</div><div class="line"><a name="l06981"></a><span class="lineno"> 6981</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06982"></a><span class="lineno"> 6982</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06983"></a><span class="lineno"> 6983</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBADDR0</span></div><div class="line"><a name="l06984"></a><span class="lineno"> 6984</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l06985"></a><span class="lineno"> 6985</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06986"></a><span class="lineno"> 6986</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06987"></a><span class="lineno"> 6987</span>&#160;<span class="preprocessor">#define USB_TXHUBADDR0_ADDR_M   0x0000007F  // Hub Address</span></div><div class="line"><a name="l06988"></a><span class="lineno"> 6988</span>&#160;<span class="preprocessor">#define USB_TXHUBADDR0_ADDR_S   0</span></div><div class="line"><a name="l06989"></a><span class="lineno"> 6989</span>&#160;</div><div class="line"><a name="l06990"></a><span class="lineno"> 6990</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06991"></a><span class="lineno"> 6991</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06992"></a><span class="lineno"> 6992</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBPORT0</span></div><div class="line"><a name="l06993"></a><span class="lineno"> 6993</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l06994"></a><span class="lineno"> 6994</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06995"></a><span class="lineno"> 6995</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06996"></a><span class="lineno"> 6996</span>&#160;<span class="preprocessor">#define USB_TXHUBPORT0_PORT_M   0x0000007F  // Hub Port</span></div><div class="line"><a name="l06997"></a><span class="lineno"> 6997</span>&#160;<span class="preprocessor">#define USB_TXHUBPORT0_PORT_S   0</span></div><div class="line"><a name="l06998"></a><span class="lineno"> 6998</span>&#160;</div><div class="line"><a name="l06999"></a><span class="lineno"> 6999</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07000"></a><span class="lineno"> 7000</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07001"></a><span class="lineno"> 7001</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXFUNCADDR1</span></div><div class="line"><a name="l07002"></a><span class="lineno"> 7002</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07003"></a><span class="lineno"> 7003</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07004"></a><span class="lineno"> 7004</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07005"></a><span class="lineno"> 7005</span>&#160;<span class="preprocessor">#define USB_TXFUNCADDR1_ADDR_M  0x0000007F  // Device Address</span></div><div class="line"><a name="l07006"></a><span class="lineno"> 7006</span>&#160;<span class="preprocessor">#define USB_TXFUNCADDR1_ADDR_S  0</span></div><div class="line"><a name="l07007"></a><span class="lineno"> 7007</span>&#160;</div><div class="line"><a name="l07008"></a><span class="lineno"> 7008</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07009"></a><span class="lineno"> 7009</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07010"></a><span class="lineno"> 7010</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBADDR1</span></div><div class="line"><a name="l07011"></a><span class="lineno"> 7011</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07012"></a><span class="lineno"> 7012</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07013"></a><span class="lineno"> 7013</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07014"></a><span class="lineno"> 7014</span>&#160;<span class="preprocessor">#define USB_TXHUBADDR1_ADDR_M   0x0000007F  // Hub Address</span></div><div class="line"><a name="l07015"></a><span class="lineno"> 7015</span>&#160;<span class="preprocessor">#define USB_TXHUBADDR1_ADDR_S   0</span></div><div class="line"><a name="l07016"></a><span class="lineno"> 7016</span>&#160;</div><div class="line"><a name="l07017"></a><span class="lineno"> 7017</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07018"></a><span class="lineno"> 7018</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07019"></a><span class="lineno"> 7019</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBPORT1</span></div><div class="line"><a name="l07020"></a><span class="lineno"> 7020</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07021"></a><span class="lineno"> 7021</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07022"></a><span class="lineno"> 7022</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07023"></a><span class="lineno"> 7023</span>&#160;<span class="preprocessor">#define USB_TXHUBPORT1_PORT_M   0x0000007F  // Hub Port</span></div><div class="line"><a name="l07024"></a><span class="lineno"> 7024</span>&#160;<span class="preprocessor">#define USB_TXHUBPORT1_PORT_S   0</span></div><div class="line"><a name="l07025"></a><span class="lineno"> 7025</span>&#160;</div><div class="line"><a name="l07026"></a><span class="lineno"> 7026</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07027"></a><span class="lineno"> 7027</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07028"></a><span class="lineno"> 7028</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXFUNCADDR1</span></div><div class="line"><a name="l07029"></a><span class="lineno"> 7029</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07030"></a><span class="lineno"> 7030</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07031"></a><span class="lineno"> 7031</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07032"></a><span class="lineno"> 7032</span>&#160;<span class="preprocessor">#define USB_RXFUNCADDR1_ADDR_M  0x0000007F  // Device Address</span></div><div class="line"><a name="l07033"></a><span class="lineno"> 7033</span>&#160;<span class="preprocessor">#define USB_RXFUNCADDR1_ADDR_S  0</span></div><div class="line"><a name="l07034"></a><span class="lineno"> 7034</span>&#160;</div><div class="line"><a name="l07035"></a><span class="lineno"> 7035</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07036"></a><span class="lineno"> 7036</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07037"></a><span class="lineno"> 7037</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBADDR1</span></div><div class="line"><a name="l07038"></a><span class="lineno"> 7038</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07039"></a><span class="lineno"> 7039</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07040"></a><span class="lineno"> 7040</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07041"></a><span class="lineno"> 7041</span>&#160;<span class="preprocessor">#define USB_RXHUBADDR1_ADDR_M   0x0000007F  // Hub Address</span></div><div class="line"><a name="l07042"></a><span class="lineno"> 7042</span>&#160;<span class="preprocessor">#define USB_RXHUBADDR1_ADDR_S   0</span></div><div class="line"><a name="l07043"></a><span class="lineno"> 7043</span>&#160;</div><div class="line"><a name="l07044"></a><span class="lineno"> 7044</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07045"></a><span class="lineno"> 7045</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07046"></a><span class="lineno"> 7046</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBPORT1</span></div><div class="line"><a name="l07047"></a><span class="lineno"> 7047</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07048"></a><span class="lineno"> 7048</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07049"></a><span class="lineno"> 7049</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07050"></a><span class="lineno"> 7050</span>&#160;<span class="preprocessor">#define USB_RXHUBPORT1_PORT_M   0x0000007F  // Hub Port</span></div><div class="line"><a name="l07051"></a><span class="lineno"> 7051</span>&#160;<span class="preprocessor">#define USB_RXHUBPORT1_PORT_S   0</span></div><div class="line"><a name="l07052"></a><span class="lineno"> 7052</span>&#160;</div><div class="line"><a name="l07053"></a><span class="lineno"> 7053</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07054"></a><span class="lineno"> 7054</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07055"></a><span class="lineno"> 7055</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXFUNCADDR2</span></div><div class="line"><a name="l07056"></a><span class="lineno"> 7056</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07057"></a><span class="lineno"> 7057</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07058"></a><span class="lineno"> 7058</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07059"></a><span class="lineno"> 7059</span>&#160;<span class="preprocessor">#define USB_TXFUNCADDR2_ADDR_M  0x0000007F  // Device Address</span></div><div class="line"><a name="l07060"></a><span class="lineno"> 7060</span>&#160;<span class="preprocessor">#define USB_TXFUNCADDR2_ADDR_S  0</span></div><div class="line"><a name="l07061"></a><span class="lineno"> 7061</span>&#160;</div><div class="line"><a name="l07062"></a><span class="lineno"> 7062</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07063"></a><span class="lineno"> 7063</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07064"></a><span class="lineno"> 7064</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBADDR2</span></div><div class="line"><a name="l07065"></a><span class="lineno"> 7065</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07066"></a><span class="lineno"> 7066</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07067"></a><span class="lineno"> 7067</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07068"></a><span class="lineno"> 7068</span>&#160;<span class="preprocessor">#define USB_TXHUBADDR2_ADDR_M   0x0000007F  // Hub Address</span></div><div class="line"><a name="l07069"></a><span class="lineno"> 7069</span>&#160;<span class="preprocessor">#define USB_TXHUBADDR2_ADDR_S   0</span></div><div class="line"><a name="l07070"></a><span class="lineno"> 7070</span>&#160;</div><div class="line"><a name="l07071"></a><span class="lineno"> 7071</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07072"></a><span class="lineno"> 7072</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07073"></a><span class="lineno"> 7073</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBPORT2</span></div><div class="line"><a name="l07074"></a><span class="lineno"> 7074</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07075"></a><span class="lineno"> 7075</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07076"></a><span class="lineno"> 7076</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07077"></a><span class="lineno"> 7077</span>&#160;<span class="preprocessor">#define USB_TXHUBPORT2_PORT_M   0x0000007F  // Hub Port</span></div><div class="line"><a name="l07078"></a><span class="lineno"> 7078</span>&#160;<span class="preprocessor">#define USB_TXHUBPORT2_PORT_S   0</span></div><div class="line"><a name="l07079"></a><span class="lineno"> 7079</span>&#160;</div><div class="line"><a name="l07080"></a><span class="lineno"> 7080</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07081"></a><span class="lineno"> 7081</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07082"></a><span class="lineno"> 7082</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXFUNCADDR2</span></div><div class="line"><a name="l07083"></a><span class="lineno"> 7083</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07084"></a><span class="lineno"> 7084</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07085"></a><span class="lineno"> 7085</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07086"></a><span class="lineno"> 7086</span>&#160;<span class="preprocessor">#define USB_RXFUNCADDR2_ADDR_M  0x0000007F  // Device Address</span></div><div class="line"><a name="l07087"></a><span class="lineno"> 7087</span>&#160;<span class="preprocessor">#define USB_RXFUNCADDR2_ADDR_S  0</span></div><div class="line"><a name="l07088"></a><span class="lineno"> 7088</span>&#160;</div><div class="line"><a name="l07089"></a><span class="lineno"> 7089</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07090"></a><span class="lineno"> 7090</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07091"></a><span class="lineno"> 7091</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBADDR2</span></div><div class="line"><a name="l07092"></a><span class="lineno"> 7092</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07093"></a><span class="lineno"> 7093</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07094"></a><span class="lineno"> 7094</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07095"></a><span class="lineno"> 7095</span>&#160;<span class="preprocessor">#define USB_RXHUBADDR2_ADDR_M   0x0000007F  // Hub Address</span></div><div class="line"><a name="l07096"></a><span class="lineno"> 7096</span>&#160;<span class="preprocessor">#define USB_RXHUBADDR2_ADDR_S   0</span></div><div class="line"><a name="l07097"></a><span class="lineno"> 7097</span>&#160;</div><div class="line"><a name="l07098"></a><span class="lineno"> 7098</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07099"></a><span class="lineno"> 7099</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07100"></a><span class="lineno"> 7100</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBPORT2</span></div><div class="line"><a name="l07101"></a><span class="lineno"> 7101</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07102"></a><span class="lineno"> 7102</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07103"></a><span class="lineno"> 7103</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07104"></a><span class="lineno"> 7104</span>&#160;<span class="preprocessor">#define USB_RXHUBPORT2_PORT_M   0x0000007F  // Hub Port</span></div><div class="line"><a name="l07105"></a><span class="lineno"> 7105</span>&#160;<span class="preprocessor">#define USB_RXHUBPORT2_PORT_S   0</span></div><div class="line"><a name="l07106"></a><span class="lineno"> 7106</span>&#160;</div><div class="line"><a name="l07107"></a><span class="lineno"> 7107</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07108"></a><span class="lineno"> 7108</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07109"></a><span class="lineno"> 7109</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXFUNCADDR3</span></div><div class="line"><a name="l07110"></a><span class="lineno"> 7110</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07111"></a><span class="lineno"> 7111</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07112"></a><span class="lineno"> 7112</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07113"></a><span class="lineno"> 7113</span>&#160;<span class="preprocessor">#define USB_TXFUNCADDR3_ADDR_M  0x0000007F  // Device Address</span></div><div class="line"><a name="l07114"></a><span class="lineno"> 7114</span>&#160;<span class="preprocessor">#define USB_TXFUNCADDR3_ADDR_S  0</span></div><div class="line"><a name="l07115"></a><span class="lineno"> 7115</span>&#160;</div><div class="line"><a name="l07116"></a><span class="lineno"> 7116</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07117"></a><span class="lineno"> 7117</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07118"></a><span class="lineno"> 7118</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBADDR3</span></div><div class="line"><a name="l07119"></a><span class="lineno"> 7119</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07120"></a><span class="lineno"> 7120</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07121"></a><span class="lineno"> 7121</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07122"></a><span class="lineno"> 7122</span>&#160;<span class="preprocessor">#define USB_TXHUBADDR3_ADDR_M   0x0000007F  // Hub Address</span></div><div class="line"><a name="l07123"></a><span class="lineno"> 7123</span>&#160;<span class="preprocessor">#define USB_TXHUBADDR3_ADDR_S   0</span></div><div class="line"><a name="l07124"></a><span class="lineno"> 7124</span>&#160;</div><div class="line"><a name="l07125"></a><span class="lineno"> 7125</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07126"></a><span class="lineno"> 7126</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07127"></a><span class="lineno"> 7127</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBPORT3</span></div><div class="line"><a name="l07128"></a><span class="lineno"> 7128</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07129"></a><span class="lineno"> 7129</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07130"></a><span class="lineno"> 7130</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07131"></a><span class="lineno"> 7131</span>&#160;<span class="preprocessor">#define USB_TXHUBPORT3_PORT_M   0x0000007F  // Hub Port</span></div><div class="line"><a name="l07132"></a><span class="lineno"> 7132</span>&#160;<span class="preprocessor">#define USB_TXHUBPORT3_PORT_S   0</span></div><div class="line"><a name="l07133"></a><span class="lineno"> 7133</span>&#160;</div><div class="line"><a name="l07134"></a><span class="lineno"> 7134</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07135"></a><span class="lineno"> 7135</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07136"></a><span class="lineno"> 7136</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXFUNCADDR3</span></div><div class="line"><a name="l07137"></a><span class="lineno"> 7137</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07138"></a><span class="lineno"> 7138</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07139"></a><span class="lineno"> 7139</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07140"></a><span class="lineno"> 7140</span>&#160;<span class="preprocessor">#define USB_RXFUNCADDR3_ADDR_M  0x0000007F  // Device Address</span></div><div class="line"><a name="l07141"></a><span class="lineno"> 7141</span>&#160;<span class="preprocessor">#define USB_RXFUNCADDR3_ADDR_S  0</span></div><div class="line"><a name="l07142"></a><span class="lineno"> 7142</span>&#160;</div><div class="line"><a name="l07143"></a><span class="lineno"> 7143</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07144"></a><span class="lineno"> 7144</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07145"></a><span class="lineno"> 7145</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBADDR3</span></div><div class="line"><a name="l07146"></a><span class="lineno"> 7146</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07147"></a><span class="lineno"> 7147</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07148"></a><span class="lineno"> 7148</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07149"></a><span class="lineno"> 7149</span>&#160;<span class="preprocessor">#define USB_RXHUBADDR3_ADDR_M   0x0000007F  // Hub Address</span></div><div class="line"><a name="l07150"></a><span class="lineno"> 7150</span>&#160;<span class="preprocessor">#define USB_RXHUBADDR3_ADDR_S   0</span></div><div class="line"><a name="l07151"></a><span class="lineno"> 7151</span>&#160;</div><div class="line"><a name="l07152"></a><span class="lineno"> 7152</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07153"></a><span class="lineno"> 7153</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07154"></a><span class="lineno"> 7154</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBPORT3</span></div><div class="line"><a name="l07155"></a><span class="lineno"> 7155</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07156"></a><span class="lineno"> 7156</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07157"></a><span class="lineno"> 7157</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07158"></a><span class="lineno"> 7158</span>&#160;<span class="preprocessor">#define USB_RXHUBPORT3_PORT_M   0x0000007F  // Hub Port</span></div><div class="line"><a name="l07159"></a><span class="lineno"> 7159</span>&#160;<span class="preprocessor">#define USB_RXHUBPORT3_PORT_S   0</span></div><div class="line"><a name="l07160"></a><span class="lineno"> 7160</span>&#160;</div><div class="line"><a name="l07161"></a><span class="lineno"> 7161</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07162"></a><span class="lineno"> 7162</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07163"></a><span class="lineno"> 7163</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXFUNCADDR4</span></div><div class="line"><a name="l07164"></a><span class="lineno"> 7164</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07165"></a><span class="lineno"> 7165</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07166"></a><span class="lineno"> 7166</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07167"></a><span class="lineno"> 7167</span>&#160;<span class="preprocessor">#define USB_TXFUNCADDR4_ADDR_M  0x0000007F  // Device Address</span></div><div class="line"><a name="l07168"></a><span class="lineno"> 7168</span>&#160;<span class="preprocessor">#define USB_TXFUNCADDR4_ADDR_S  0</span></div><div class="line"><a name="l07169"></a><span class="lineno"> 7169</span>&#160;</div><div class="line"><a name="l07170"></a><span class="lineno"> 7170</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07171"></a><span class="lineno"> 7171</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07172"></a><span class="lineno"> 7172</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBADDR4</span></div><div class="line"><a name="l07173"></a><span class="lineno"> 7173</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07174"></a><span class="lineno"> 7174</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07175"></a><span class="lineno"> 7175</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07176"></a><span class="lineno"> 7176</span>&#160;<span class="preprocessor">#define USB_TXHUBADDR4_ADDR_M   0x0000007F  // Hub Address</span></div><div class="line"><a name="l07177"></a><span class="lineno"> 7177</span>&#160;<span class="preprocessor">#define USB_TXHUBADDR4_ADDR_S   0</span></div><div class="line"><a name="l07178"></a><span class="lineno"> 7178</span>&#160;</div><div class="line"><a name="l07179"></a><span class="lineno"> 7179</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07180"></a><span class="lineno"> 7180</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07181"></a><span class="lineno"> 7181</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBPORT4</span></div><div class="line"><a name="l07182"></a><span class="lineno"> 7182</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07183"></a><span class="lineno"> 7183</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07184"></a><span class="lineno"> 7184</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07185"></a><span class="lineno"> 7185</span>&#160;<span class="preprocessor">#define USB_TXHUBPORT4_PORT_M   0x0000007F  // Hub Port</span></div><div class="line"><a name="l07186"></a><span class="lineno"> 7186</span>&#160;<span class="preprocessor">#define USB_TXHUBPORT4_PORT_S   0</span></div><div class="line"><a name="l07187"></a><span class="lineno"> 7187</span>&#160;</div><div class="line"><a name="l07188"></a><span class="lineno"> 7188</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07189"></a><span class="lineno"> 7189</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07190"></a><span class="lineno"> 7190</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXFUNCADDR4</span></div><div class="line"><a name="l07191"></a><span class="lineno"> 7191</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07192"></a><span class="lineno"> 7192</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07193"></a><span class="lineno"> 7193</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07194"></a><span class="lineno"> 7194</span>&#160;<span class="preprocessor">#define USB_RXFUNCADDR4_ADDR_M  0x0000007F  // Device Address</span></div><div class="line"><a name="l07195"></a><span class="lineno"> 7195</span>&#160;<span class="preprocessor">#define USB_RXFUNCADDR4_ADDR_S  0</span></div><div class="line"><a name="l07196"></a><span class="lineno"> 7196</span>&#160;</div><div class="line"><a name="l07197"></a><span class="lineno"> 7197</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07198"></a><span class="lineno"> 7198</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07199"></a><span class="lineno"> 7199</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBADDR4</span></div><div class="line"><a name="l07200"></a><span class="lineno"> 7200</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07201"></a><span class="lineno"> 7201</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07202"></a><span class="lineno"> 7202</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07203"></a><span class="lineno"> 7203</span>&#160;<span class="preprocessor">#define USB_RXHUBADDR4_ADDR_M   0x0000007F  // Hub Address</span></div><div class="line"><a name="l07204"></a><span class="lineno"> 7204</span>&#160;<span class="preprocessor">#define USB_RXHUBADDR4_ADDR_S   0</span></div><div class="line"><a name="l07205"></a><span class="lineno"> 7205</span>&#160;</div><div class="line"><a name="l07206"></a><span class="lineno"> 7206</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07207"></a><span class="lineno"> 7207</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07208"></a><span class="lineno"> 7208</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBPORT4</span></div><div class="line"><a name="l07209"></a><span class="lineno"> 7209</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07210"></a><span class="lineno"> 7210</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07211"></a><span class="lineno"> 7211</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07212"></a><span class="lineno"> 7212</span>&#160;<span class="preprocessor">#define USB_RXHUBPORT4_PORT_M   0x0000007F  // Hub Port</span></div><div class="line"><a name="l07213"></a><span class="lineno"> 7213</span>&#160;<span class="preprocessor">#define USB_RXHUBPORT4_PORT_S   0</span></div><div class="line"><a name="l07214"></a><span class="lineno"> 7214</span>&#160;</div><div class="line"><a name="l07215"></a><span class="lineno"> 7215</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07216"></a><span class="lineno"> 7216</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07217"></a><span class="lineno"> 7217</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXFUNCADDR5</span></div><div class="line"><a name="l07218"></a><span class="lineno"> 7218</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07219"></a><span class="lineno"> 7219</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07220"></a><span class="lineno"> 7220</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07221"></a><span class="lineno"> 7221</span>&#160;<span class="preprocessor">#define USB_TXFUNCADDR5_ADDR_M  0x0000007F  // Device Address</span></div><div class="line"><a name="l07222"></a><span class="lineno"> 7222</span>&#160;<span class="preprocessor">#define USB_TXFUNCADDR5_ADDR_S  0</span></div><div class="line"><a name="l07223"></a><span class="lineno"> 7223</span>&#160;</div><div class="line"><a name="l07224"></a><span class="lineno"> 7224</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07225"></a><span class="lineno"> 7225</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07226"></a><span class="lineno"> 7226</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBADDR5</span></div><div class="line"><a name="l07227"></a><span class="lineno"> 7227</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07228"></a><span class="lineno"> 7228</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07229"></a><span class="lineno"> 7229</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07230"></a><span class="lineno"> 7230</span>&#160;<span class="preprocessor">#define USB_TXHUBADDR5_ADDR_M   0x0000007F  // Hub Address</span></div><div class="line"><a name="l07231"></a><span class="lineno"> 7231</span>&#160;<span class="preprocessor">#define USB_TXHUBADDR5_ADDR_S   0</span></div><div class="line"><a name="l07232"></a><span class="lineno"> 7232</span>&#160;</div><div class="line"><a name="l07233"></a><span class="lineno"> 7233</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07234"></a><span class="lineno"> 7234</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07235"></a><span class="lineno"> 7235</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBPORT5</span></div><div class="line"><a name="l07236"></a><span class="lineno"> 7236</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07237"></a><span class="lineno"> 7237</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07238"></a><span class="lineno"> 7238</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07239"></a><span class="lineno"> 7239</span>&#160;<span class="preprocessor">#define USB_TXHUBPORT5_PORT_M   0x0000007F  // Hub Port</span></div><div class="line"><a name="l07240"></a><span class="lineno"> 7240</span>&#160;<span class="preprocessor">#define USB_TXHUBPORT5_PORT_S   0</span></div><div class="line"><a name="l07241"></a><span class="lineno"> 7241</span>&#160;</div><div class="line"><a name="l07242"></a><span class="lineno"> 7242</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07243"></a><span class="lineno"> 7243</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07244"></a><span class="lineno"> 7244</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXFUNCADDR5</span></div><div class="line"><a name="l07245"></a><span class="lineno"> 7245</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07246"></a><span class="lineno"> 7246</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07247"></a><span class="lineno"> 7247</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07248"></a><span class="lineno"> 7248</span>&#160;<span class="preprocessor">#define USB_RXFUNCADDR5_ADDR_M  0x0000007F  // Device Address</span></div><div class="line"><a name="l07249"></a><span class="lineno"> 7249</span>&#160;<span class="preprocessor">#define USB_RXFUNCADDR5_ADDR_S  0</span></div><div class="line"><a name="l07250"></a><span class="lineno"> 7250</span>&#160;</div><div class="line"><a name="l07251"></a><span class="lineno"> 7251</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07252"></a><span class="lineno"> 7252</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07253"></a><span class="lineno"> 7253</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBADDR5</span></div><div class="line"><a name="l07254"></a><span class="lineno"> 7254</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07255"></a><span class="lineno"> 7255</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07256"></a><span class="lineno"> 7256</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07257"></a><span class="lineno"> 7257</span>&#160;<span class="preprocessor">#define USB_RXHUBADDR5_ADDR_M   0x0000007F  // Hub Address</span></div><div class="line"><a name="l07258"></a><span class="lineno"> 7258</span>&#160;<span class="preprocessor">#define USB_RXHUBADDR5_ADDR_S   0</span></div><div class="line"><a name="l07259"></a><span class="lineno"> 7259</span>&#160;</div><div class="line"><a name="l07260"></a><span class="lineno"> 7260</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07261"></a><span class="lineno"> 7261</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07262"></a><span class="lineno"> 7262</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBPORT5</span></div><div class="line"><a name="l07263"></a><span class="lineno"> 7263</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07264"></a><span class="lineno"> 7264</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07265"></a><span class="lineno"> 7265</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07266"></a><span class="lineno"> 7266</span>&#160;<span class="preprocessor">#define USB_RXHUBPORT5_PORT_M   0x0000007F  // Hub Port</span></div><div class="line"><a name="l07267"></a><span class="lineno"> 7267</span>&#160;<span class="preprocessor">#define USB_RXHUBPORT5_PORT_S   0</span></div><div class="line"><a name="l07268"></a><span class="lineno"> 7268</span>&#160;</div><div class="line"><a name="l07269"></a><span class="lineno"> 7269</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07270"></a><span class="lineno"> 7270</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07271"></a><span class="lineno"> 7271</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXFUNCADDR6</span></div><div class="line"><a name="l07272"></a><span class="lineno"> 7272</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07273"></a><span class="lineno"> 7273</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07274"></a><span class="lineno"> 7274</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07275"></a><span class="lineno"> 7275</span>&#160;<span class="preprocessor">#define USB_TXFUNCADDR6_ADDR_M  0x0000007F  // Device Address</span></div><div class="line"><a name="l07276"></a><span class="lineno"> 7276</span>&#160;<span class="preprocessor">#define USB_TXFUNCADDR6_ADDR_S  0</span></div><div class="line"><a name="l07277"></a><span class="lineno"> 7277</span>&#160;</div><div class="line"><a name="l07278"></a><span class="lineno"> 7278</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07279"></a><span class="lineno"> 7279</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07280"></a><span class="lineno"> 7280</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBADDR6</span></div><div class="line"><a name="l07281"></a><span class="lineno"> 7281</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07282"></a><span class="lineno"> 7282</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07283"></a><span class="lineno"> 7283</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07284"></a><span class="lineno"> 7284</span>&#160;<span class="preprocessor">#define USB_TXHUBADDR6_ADDR_M   0x0000007F  // Hub Address</span></div><div class="line"><a name="l07285"></a><span class="lineno"> 7285</span>&#160;<span class="preprocessor">#define USB_TXHUBADDR6_ADDR_S   0</span></div><div class="line"><a name="l07286"></a><span class="lineno"> 7286</span>&#160;</div><div class="line"><a name="l07287"></a><span class="lineno"> 7287</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07288"></a><span class="lineno"> 7288</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07289"></a><span class="lineno"> 7289</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBPORT6</span></div><div class="line"><a name="l07290"></a><span class="lineno"> 7290</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07291"></a><span class="lineno"> 7291</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07292"></a><span class="lineno"> 7292</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07293"></a><span class="lineno"> 7293</span>&#160;<span class="preprocessor">#define USB_TXHUBPORT6_PORT_M   0x0000007F  // Hub Port</span></div><div class="line"><a name="l07294"></a><span class="lineno"> 7294</span>&#160;<span class="preprocessor">#define USB_TXHUBPORT6_PORT_S   0</span></div><div class="line"><a name="l07295"></a><span class="lineno"> 7295</span>&#160;</div><div class="line"><a name="l07296"></a><span class="lineno"> 7296</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07297"></a><span class="lineno"> 7297</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07298"></a><span class="lineno"> 7298</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXFUNCADDR6</span></div><div class="line"><a name="l07299"></a><span class="lineno"> 7299</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07300"></a><span class="lineno"> 7300</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07301"></a><span class="lineno"> 7301</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07302"></a><span class="lineno"> 7302</span>&#160;<span class="preprocessor">#define USB_RXFUNCADDR6_ADDR_M  0x0000007F  // Device Address</span></div><div class="line"><a name="l07303"></a><span class="lineno"> 7303</span>&#160;<span class="preprocessor">#define USB_RXFUNCADDR6_ADDR_S  0</span></div><div class="line"><a name="l07304"></a><span class="lineno"> 7304</span>&#160;</div><div class="line"><a name="l07305"></a><span class="lineno"> 7305</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07306"></a><span class="lineno"> 7306</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07307"></a><span class="lineno"> 7307</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBADDR6</span></div><div class="line"><a name="l07308"></a><span class="lineno"> 7308</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07309"></a><span class="lineno"> 7309</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07310"></a><span class="lineno"> 7310</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07311"></a><span class="lineno"> 7311</span>&#160;<span class="preprocessor">#define USB_RXHUBADDR6_ADDR_M   0x0000007F  // Hub Address</span></div><div class="line"><a name="l07312"></a><span class="lineno"> 7312</span>&#160;<span class="preprocessor">#define USB_RXHUBADDR6_ADDR_S   0</span></div><div class="line"><a name="l07313"></a><span class="lineno"> 7313</span>&#160;</div><div class="line"><a name="l07314"></a><span class="lineno"> 7314</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07315"></a><span class="lineno"> 7315</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07316"></a><span class="lineno"> 7316</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBPORT6</span></div><div class="line"><a name="l07317"></a><span class="lineno"> 7317</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07318"></a><span class="lineno"> 7318</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07319"></a><span class="lineno"> 7319</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07320"></a><span class="lineno"> 7320</span>&#160;<span class="preprocessor">#define USB_RXHUBPORT6_PORT_M   0x0000007F  // Hub Port</span></div><div class="line"><a name="l07321"></a><span class="lineno"> 7321</span>&#160;<span class="preprocessor">#define USB_RXHUBPORT6_PORT_S   0</span></div><div class="line"><a name="l07322"></a><span class="lineno"> 7322</span>&#160;</div><div class="line"><a name="l07323"></a><span class="lineno"> 7323</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07324"></a><span class="lineno"> 7324</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07325"></a><span class="lineno"> 7325</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXFUNCADDR7</span></div><div class="line"><a name="l07326"></a><span class="lineno"> 7326</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07327"></a><span class="lineno"> 7327</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07328"></a><span class="lineno"> 7328</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07329"></a><span class="lineno"> 7329</span>&#160;<span class="preprocessor">#define USB_TXFUNCADDR7_ADDR_M  0x0000007F  // Device Address</span></div><div class="line"><a name="l07330"></a><span class="lineno"> 7330</span>&#160;<span class="preprocessor">#define USB_TXFUNCADDR7_ADDR_S  0</span></div><div class="line"><a name="l07331"></a><span class="lineno"> 7331</span>&#160;</div><div class="line"><a name="l07332"></a><span class="lineno"> 7332</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07333"></a><span class="lineno"> 7333</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07334"></a><span class="lineno"> 7334</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBADDR7</span></div><div class="line"><a name="l07335"></a><span class="lineno"> 7335</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07336"></a><span class="lineno"> 7336</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07337"></a><span class="lineno"> 7337</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07338"></a><span class="lineno"> 7338</span>&#160;<span class="preprocessor">#define USB_TXHUBADDR7_ADDR_M   0x0000007F  // Hub Address</span></div><div class="line"><a name="l07339"></a><span class="lineno"> 7339</span>&#160;<span class="preprocessor">#define USB_TXHUBADDR7_ADDR_S   0</span></div><div class="line"><a name="l07340"></a><span class="lineno"> 7340</span>&#160;</div><div class="line"><a name="l07341"></a><span class="lineno"> 7341</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07342"></a><span class="lineno"> 7342</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07343"></a><span class="lineno"> 7343</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBPORT7</span></div><div class="line"><a name="l07344"></a><span class="lineno"> 7344</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07345"></a><span class="lineno"> 7345</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07346"></a><span class="lineno"> 7346</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07347"></a><span class="lineno"> 7347</span>&#160;<span class="preprocessor">#define USB_TXHUBPORT7_PORT_M   0x0000007F  // Hub Port</span></div><div class="line"><a name="l07348"></a><span class="lineno"> 7348</span>&#160;<span class="preprocessor">#define USB_TXHUBPORT7_PORT_S   0</span></div><div class="line"><a name="l07349"></a><span class="lineno"> 7349</span>&#160;</div><div class="line"><a name="l07350"></a><span class="lineno"> 7350</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07351"></a><span class="lineno"> 7351</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07352"></a><span class="lineno"> 7352</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXFUNCADDR7</span></div><div class="line"><a name="l07353"></a><span class="lineno"> 7353</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07354"></a><span class="lineno"> 7354</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07355"></a><span class="lineno"> 7355</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07356"></a><span class="lineno"> 7356</span>&#160;<span class="preprocessor">#define USB_RXFUNCADDR7_ADDR_M  0x0000007F  // Device Address</span></div><div class="line"><a name="l07357"></a><span class="lineno"> 7357</span>&#160;<span class="preprocessor">#define USB_RXFUNCADDR7_ADDR_S  0</span></div><div class="line"><a name="l07358"></a><span class="lineno"> 7358</span>&#160;</div><div class="line"><a name="l07359"></a><span class="lineno"> 7359</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07360"></a><span class="lineno"> 7360</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07361"></a><span class="lineno"> 7361</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBADDR7</span></div><div class="line"><a name="l07362"></a><span class="lineno"> 7362</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07363"></a><span class="lineno"> 7363</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07364"></a><span class="lineno"> 7364</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07365"></a><span class="lineno"> 7365</span>&#160;<span class="preprocessor">#define USB_RXHUBADDR7_ADDR_M   0x0000007F  // Hub Address</span></div><div class="line"><a name="l07366"></a><span class="lineno"> 7366</span>&#160;<span class="preprocessor">#define USB_RXHUBADDR7_ADDR_S   0</span></div><div class="line"><a name="l07367"></a><span class="lineno"> 7367</span>&#160;</div><div class="line"><a name="l07368"></a><span class="lineno"> 7368</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07369"></a><span class="lineno"> 7369</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07370"></a><span class="lineno"> 7370</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBPORT7</span></div><div class="line"><a name="l07371"></a><span class="lineno"> 7371</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07372"></a><span class="lineno"> 7372</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07373"></a><span class="lineno"> 7373</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07374"></a><span class="lineno"> 7374</span>&#160;<span class="preprocessor">#define USB_RXHUBPORT7_PORT_M   0x0000007F  // Hub Port</span></div><div class="line"><a name="l07375"></a><span class="lineno"> 7375</span>&#160;<span class="preprocessor">#define USB_RXHUBPORT7_PORT_S   0</span></div><div class="line"><a name="l07376"></a><span class="lineno"> 7376</span>&#160;</div><div class="line"><a name="l07377"></a><span class="lineno"> 7377</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07378"></a><span class="lineno"> 7378</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07379"></a><span class="lineno"> 7379</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_CSRL0 register.</span></div><div class="line"><a name="l07380"></a><span class="lineno"> 7380</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07381"></a><span class="lineno"> 7381</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07382"></a><span class="lineno"> 7382</span>&#160;<span class="preprocessor">#define USB_CSRL0_NAKTO         0x00000080  // NAK Timeout</span></div><div class="line"><a name="l07383"></a><span class="lineno"> 7383</span>&#160;<span class="preprocessor">#define USB_CSRL0_SETENDC       0x00000080  // Setup End Clear</span></div><div class="line"><a name="l07384"></a><span class="lineno"> 7384</span>&#160;<span class="preprocessor">#define USB_CSRL0_STATUS        0x00000040  // STATUS Packet</span></div><div class="line"><a name="l07385"></a><span class="lineno"> 7385</span>&#160;<span class="preprocessor">#define USB_CSRL0_RXRDYC        0x00000040  // RXRDY Clear</span></div><div class="line"><a name="l07386"></a><span class="lineno"> 7386</span>&#160;<span class="preprocessor">#define USB_CSRL0_REQPKT        0x00000020  // Request Packet</span></div><div class="line"><a name="l07387"></a><span class="lineno"> 7387</span>&#160;<span class="preprocessor">#define USB_CSRL0_STALL         0x00000020  // Send Stall</span></div><div class="line"><a name="l07388"></a><span class="lineno"> 7388</span>&#160;<span class="preprocessor">#define USB_CSRL0_SETEND        0x00000010  // Setup End</span></div><div class="line"><a name="l07389"></a><span class="lineno"> 7389</span>&#160;<span class="preprocessor">#define USB_CSRL0_ERROR         0x00000010  // Error</span></div><div class="line"><a name="l07390"></a><span class="lineno"> 7390</span>&#160;<span class="preprocessor">#define USB_CSRL0_DATAEND       0x00000008  // Data End</span></div><div class="line"><a name="l07391"></a><span class="lineno"> 7391</span>&#160;<span class="preprocessor">#define USB_CSRL0_SETUP         0x00000008  // Setup Packet</span></div><div class="line"><a name="l07392"></a><span class="lineno"> 7392</span>&#160;<span class="preprocessor">#define USB_CSRL0_STALLED       0x00000004  // Endpoint Stalled</span></div><div class="line"><a name="l07393"></a><span class="lineno"> 7393</span>&#160;<span class="preprocessor">#define USB_CSRL0_TXRDY         0x00000002  // Transmit Packet Ready</span></div><div class="line"><a name="l07394"></a><span class="lineno"> 7394</span>&#160;<span class="preprocessor">#define USB_CSRL0_RXRDY         0x00000001  // Receive Packet Ready</span></div><div class="line"><a name="l07395"></a><span class="lineno"> 7395</span>&#160;</div><div class="line"><a name="l07396"></a><span class="lineno"> 7396</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07397"></a><span class="lineno"> 7397</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07398"></a><span class="lineno"> 7398</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_CSRH0 register.</span></div><div class="line"><a name="l07399"></a><span class="lineno"> 7399</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07400"></a><span class="lineno"> 7400</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07401"></a><span class="lineno"> 7401</span>&#160;<span class="preprocessor">#define USB_CSRH0_DTWE          0x00000004  // Data Toggle Write Enable</span></div><div class="line"><a name="l07402"></a><span class="lineno"> 7402</span>&#160;<span class="preprocessor">#define USB_CSRH0_DT            0x00000002  // Data Toggle</span></div><div class="line"><a name="l07403"></a><span class="lineno"> 7403</span>&#160;<span class="preprocessor">#define USB_CSRH0_FLUSH         0x00000001  // Flush FIFO</span></div><div class="line"><a name="l07404"></a><span class="lineno"> 7404</span>&#160;</div><div class="line"><a name="l07405"></a><span class="lineno"> 7405</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07406"></a><span class="lineno"> 7406</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07407"></a><span class="lineno"> 7407</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_COUNT0 register.</span></div><div class="line"><a name="l07408"></a><span class="lineno"> 7408</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07409"></a><span class="lineno"> 7409</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07410"></a><span class="lineno"> 7410</span>&#160;<span class="preprocessor">#define USB_COUNT0_COUNT_M      0x0000007F  // FIFO Count</span></div><div class="line"><a name="l07411"></a><span class="lineno"> 7411</span>&#160;<span class="preprocessor">#define USB_COUNT0_COUNT_S      0</span></div><div class="line"><a name="l07412"></a><span class="lineno"> 7412</span>&#160;</div><div class="line"><a name="l07413"></a><span class="lineno"> 7413</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07414"></a><span class="lineno"> 7414</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07415"></a><span class="lineno"> 7415</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TYPE0 register.</span></div><div class="line"><a name="l07416"></a><span class="lineno"> 7416</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07417"></a><span class="lineno"> 7417</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07418"></a><span class="lineno"> 7418</span>&#160;<span class="preprocessor">#define USB_TYPE0_SPEED_M       0x000000C0  // Operating Speed</span></div><div class="line"><a name="l07419"></a><span class="lineno"> 7419</span>&#160;<span class="preprocessor">#define USB_TYPE0_SPEED_FULL    0x00000080  // Full</span></div><div class="line"><a name="l07420"></a><span class="lineno"> 7420</span>&#160;<span class="preprocessor">#define USB_TYPE0_SPEED_LOW     0x000000C0  // Low</span></div><div class="line"><a name="l07421"></a><span class="lineno"> 7421</span>&#160;</div><div class="line"><a name="l07422"></a><span class="lineno"> 7422</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07423"></a><span class="lineno"> 7423</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07424"></a><span class="lineno"> 7424</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_NAKLMT register.</span></div><div class="line"><a name="l07425"></a><span class="lineno"> 7425</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07426"></a><span class="lineno"> 7426</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07427"></a><span class="lineno"> 7427</span>&#160;<span class="preprocessor">#define USB_NAKLMT_NAKLMT_M     0x0000001F  // EP0 NAK Limit</span></div><div class="line"><a name="l07428"></a><span class="lineno"> 7428</span>&#160;<span class="preprocessor">#define USB_NAKLMT_NAKLMT_S     0</span></div><div class="line"><a name="l07429"></a><span class="lineno"> 7429</span>&#160;</div><div class="line"><a name="l07430"></a><span class="lineno"> 7430</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07431"></a><span class="lineno"> 7431</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07432"></a><span class="lineno"> 7432</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXMAXP1 register.</span></div><div class="line"><a name="l07433"></a><span class="lineno"> 7433</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07434"></a><span class="lineno"> 7434</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07435"></a><span class="lineno"> 7435</span>&#160;<span class="preprocessor">#define USB_TXMAXP1_MAXLOAD_M   0x000007FF  // Maximum Payload</span></div><div class="line"><a name="l07436"></a><span class="lineno"> 7436</span>&#160;<span class="preprocessor">#define USB_TXMAXP1_MAXLOAD_S   0</span></div><div class="line"><a name="l07437"></a><span class="lineno"> 7437</span>&#160;</div><div class="line"><a name="l07438"></a><span class="lineno"> 7438</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07439"></a><span class="lineno"> 7439</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07440"></a><span class="lineno"> 7440</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRL1 register.</span></div><div class="line"><a name="l07441"></a><span class="lineno"> 7441</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07442"></a><span class="lineno"> 7442</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07443"></a><span class="lineno"> 7443</span>&#160;<span class="preprocessor">#define USB_TXCSRL1_NAKTO       0x00000080  // NAK Timeout</span></div><div class="line"><a name="l07444"></a><span class="lineno"> 7444</span>&#160;<span class="preprocessor">#define USB_TXCSRL1_CLRDT       0x00000040  // Clear Data Toggle</span></div><div class="line"><a name="l07445"></a><span class="lineno"> 7445</span>&#160;<span class="preprocessor">#define USB_TXCSRL1_STALLED     0x00000020  // Endpoint Stalled</span></div><div class="line"><a name="l07446"></a><span class="lineno"> 7446</span>&#160;<span class="preprocessor">#define USB_TXCSRL1_STALL       0x00000010  // Send STALL</span></div><div class="line"><a name="l07447"></a><span class="lineno"> 7447</span>&#160;<span class="preprocessor">#define USB_TXCSRL1_SETUP       0x00000010  // Setup Packet</span></div><div class="line"><a name="l07448"></a><span class="lineno"> 7448</span>&#160;<span class="preprocessor">#define USB_TXCSRL1_FLUSH       0x00000008  // Flush FIFO</span></div><div class="line"><a name="l07449"></a><span class="lineno"> 7449</span>&#160;<span class="preprocessor">#define USB_TXCSRL1_ERROR       0x00000004  // Error</span></div><div class="line"><a name="l07450"></a><span class="lineno"> 7450</span>&#160;<span class="preprocessor">#define USB_TXCSRL1_UNDRN       0x00000004  // Underrun</span></div><div class="line"><a name="l07451"></a><span class="lineno"> 7451</span>&#160;<span class="preprocessor">#define USB_TXCSRL1_FIFONE      0x00000002  // FIFO Not Empty</span></div><div class="line"><a name="l07452"></a><span class="lineno"> 7452</span>&#160;<span class="preprocessor">#define USB_TXCSRL1_TXRDY       0x00000001  // Transmit Packet Ready</span></div><div class="line"><a name="l07453"></a><span class="lineno"> 7453</span>&#160;</div><div class="line"><a name="l07454"></a><span class="lineno"> 7454</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07455"></a><span class="lineno"> 7455</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07456"></a><span class="lineno"> 7456</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRH1 register.</span></div><div class="line"><a name="l07457"></a><span class="lineno"> 7457</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07458"></a><span class="lineno"> 7458</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07459"></a><span class="lineno"> 7459</span>&#160;<span class="preprocessor">#define USB_TXCSRH1_AUTOSET     0x00000080  // Auto Set</span></div><div class="line"><a name="l07460"></a><span class="lineno"> 7460</span>&#160;<span class="preprocessor">#define USB_TXCSRH1_ISO         0x00000040  // Isochronous Transfers</span></div><div class="line"><a name="l07461"></a><span class="lineno"> 7461</span>&#160;<span class="preprocessor">#define USB_TXCSRH1_MODE        0x00000020  // Mode</span></div><div class="line"><a name="l07462"></a><span class="lineno"> 7462</span>&#160;<span class="preprocessor">#define USB_TXCSRH1_DMAEN       0x00000010  // DMA Request Enable</span></div><div class="line"><a name="l07463"></a><span class="lineno"> 7463</span>&#160;<span class="preprocessor">#define USB_TXCSRH1_FDT         0x00000008  // Force Data Toggle</span></div><div class="line"><a name="l07464"></a><span class="lineno"> 7464</span>&#160;<span class="preprocessor">#define USB_TXCSRH1_DMAMOD      0x00000004  // DMA Request Mode</span></div><div class="line"><a name="l07465"></a><span class="lineno"> 7465</span>&#160;<span class="preprocessor">#define USB_TXCSRH1_DTWE        0x00000002  // Data Toggle Write Enable</span></div><div class="line"><a name="l07466"></a><span class="lineno"> 7466</span>&#160;<span class="preprocessor">#define USB_TXCSRH1_DT          0x00000001  // Data Toggle</span></div><div class="line"><a name="l07467"></a><span class="lineno"> 7467</span>&#160;</div><div class="line"><a name="l07468"></a><span class="lineno"> 7468</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07469"></a><span class="lineno"> 7469</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07470"></a><span class="lineno"> 7470</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXMAXP1 register.</span></div><div class="line"><a name="l07471"></a><span class="lineno"> 7471</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07472"></a><span class="lineno"> 7472</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07473"></a><span class="lineno"> 7473</span>&#160;<span class="preprocessor">#define USB_RXMAXP1_MAXLOAD_M   0x000007FF  // Maximum Payload</span></div><div class="line"><a name="l07474"></a><span class="lineno"> 7474</span>&#160;<span class="preprocessor">#define USB_RXMAXP1_MAXLOAD_S   0</span></div><div class="line"><a name="l07475"></a><span class="lineno"> 7475</span>&#160;</div><div class="line"><a name="l07476"></a><span class="lineno"> 7476</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07477"></a><span class="lineno"> 7477</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07478"></a><span class="lineno"> 7478</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRL1 register.</span></div><div class="line"><a name="l07479"></a><span class="lineno"> 7479</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07480"></a><span class="lineno"> 7480</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07481"></a><span class="lineno"> 7481</span>&#160;<span class="preprocessor">#define USB_RXCSRL1_CLRDT       0x00000080  // Clear Data Toggle</span></div><div class="line"><a name="l07482"></a><span class="lineno"> 7482</span>&#160;<span class="preprocessor">#define USB_RXCSRL1_STALLED     0x00000040  // Endpoint Stalled</span></div><div class="line"><a name="l07483"></a><span class="lineno"> 7483</span>&#160;<span class="preprocessor">#define USB_RXCSRL1_STALL       0x00000020  // Send STALL</span></div><div class="line"><a name="l07484"></a><span class="lineno"> 7484</span>&#160;<span class="preprocessor">#define USB_RXCSRL1_REQPKT      0x00000020  // Request Packet</span></div><div class="line"><a name="l07485"></a><span class="lineno"> 7485</span>&#160;<span class="preprocessor">#define USB_RXCSRL1_FLUSH       0x00000010  // Flush FIFO</span></div><div class="line"><a name="l07486"></a><span class="lineno"> 7486</span>&#160;<span class="preprocessor">#define USB_RXCSRL1_DATAERR     0x00000008  // Data Error</span></div><div class="line"><a name="l07487"></a><span class="lineno"> 7487</span>&#160;<span class="preprocessor">#define USB_RXCSRL1_NAKTO       0x00000008  // NAK Timeout</span></div><div class="line"><a name="l07488"></a><span class="lineno"> 7488</span>&#160;<span class="preprocessor">#define USB_RXCSRL1_OVER        0x00000004  // Overrun</span></div><div class="line"><a name="l07489"></a><span class="lineno"> 7489</span>&#160;<span class="preprocessor">#define USB_RXCSRL1_ERROR       0x00000004  // Error</span></div><div class="line"><a name="l07490"></a><span class="lineno"> 7490</span>&#160;<span class="preprocessor">#define USB_RXCSRL1_FULL        0x00000002  // FIFO Full</span></div><div class="line"><a name="l07491"></a><span class="lineno"> 7491</span>&#160;<span class="preprocessor">#define USB_RXCSRL1_RXRDY       0x00000001  // Receive Packet Ready</span></div><div class="line"><a name="l07492"></a><span class="lineno"> 7492</span>&#160;</div><div class="line"><a name="l07493"></a><span class="lineno"> 7493</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07494"></a><span class="lineno"> 7494</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07495"></a><span class="lineno"> 7495</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRH1 register.</span></div><div class="line"><a name="l07496"></a><span class="lineno"> 7496</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07497"></a><span class="lineno"> 7497</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07498"></a><span class="lineno"> 7498</span>&#160;<span class="preprocessor">#define USB_RXCSRH1_AUTOCL      0x00000080  // Auto Clear</span></div><div class="line"><a name="l07499"></a><span class="lineno"> 7499</span>&#160;<span class="preprocessor">#define USB_RXCSRH1_AUTORQ      0x00000040  // Auto Request</span></div><div class="line"><a name="l07500"></a><span class="lineno"> 7500</span>&#160;<span class="preprocessor">#define USB_RXCSRH1_ISO         0x00000040  // Isochronous Transfers</span></div><div class="line"><a name="l07501"></a><span class="lineno"> 7501</span>&#160;<span class="preprocessor">#define USB_RXCSRH1_DMAEN       0x00000020  // DMA Request Enable</span></div><div class="line"><a name="l07502"></a><span class="lineno"> 7502</span>&#160;<span class="preprocessor">#define USB_RXCSRH1_DISNYET     0x00000010  // Disable NYET</span></div><div class="line"><a name="l07503"></a><span class="lineno"> 7503</span>&#160;<span class="preprocessor">#define USB_RXCSRH1_PIDERR      0x00000010  // PID Error</span></div><div class="line"><a name="l07504"></a><span class="lineno"> 7504</span>&#160;<span class="preprocessor">#define USB_RXCSRH1_DMAMOD      0x00000008  // DMA Request Mode</span></div><div class="line"><a name="l07505"></a><span class="lineno"> 7505</span>&#160;<span class="preprocessor">#define USB_RXCSRH1_DTWE        0x00000004  // Data Toggle Write Enable</span></div><div class="line"><a name="l07506"></a><span class="lineno"> 7506</span>&#160;<span class="preprocessor">#define USB_RXCSRH1_DT          0x00000002  // Data Toggle</span></div><div class="line"><a name="l07507"></a><span class="lineno"> 7507</span>&#160;</div><div class="line"><a name="l07508"></a><span class="lineno"> 7508</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07509"></a><span class="lineno"> 7509</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07510"></a><span class="lineno"> 7510</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCOUNT1 register.</span></div><div class="line"><a name="l07511"></a><span class="lineno"> 7511</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07512"></a><span class="lineno"> 7512</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07513"></a><span class="lineno"> 7513</span>&#160;<span class="preprocessor">#define USB_RXCOUNT1_COUNT_M    0x00001FFF  // Receive Packet Count</span></div><div class="line"><a name="l07514"></a><span class="lineno"> 7514</span>&#160;<span class="preprocessor">#define USB_RXCOUNT1_COUNT_S    0</span></div><div class="line"><a name="l07515"></a><span class="lineno"> 7515</span>&#160;</div><div class="line"><a name="l07516"></a><span class="lineno"> 7516</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07517"></a><span class="lineno"> 7517</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07518"></a><span class="lineno"> 7518</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXTYPE1 register.</span></div><div class="line"><a name="l07519"></a><span class="lineno"> 7519</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07520"></a><span class="lineno"> 7520</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07521"></a><span class="lineno"> 7521</span>&#160;<span class="preprocessor">#define USB_TXTYPE1_SPEED_M     0x000000C0  // Operating Speed</span></div><div class="line"><a name="l07522"></a><span class="lineno"> 7522</span>&#160;<span class="preprocessor">#define USB_TXTYPE1_SPEED_DFLT  0x00000000  // Default</span></div><div class="line"><a name="l07523"></a><span class="lineno"> 7523</span>&#160;<span class="preprocessor">#define USB_TXTYPE1_SPEED_FULL  0x00000080  // Full</span></div><div class="line"><a name="l07524"></a><span class="lineno"> 7524</span>&#160;<span class="preprocessor">#define USB_TXTYPE1_SPEED_LOW   0x000000C0  // Low</span></div><div class="line"><a name="l07525"></a><span class="lineno"> 7525</span>&#160;<span class="preprocessor">#define USB_TXTYPE1_PROTO_M     0x00000030  // Protocol</span></div><div class="line"><a name="l07526"></a><span class="lineno"> 7526</span>&#160;<span class="preprocessor">#define USB_TXTYPE1_PROTO_CTRL  0x00000000  // Control</span></div><div class="line"><a name="l07527"></a><span class="lineno"> 7527</span>&#160;<span class="preprocessor">#define USB_TXTYPE1_PROTO_ISOC  0x00000010  // Isochronous</span></div><div class="line"><a name="l07528"></a><span class="lineno"> 7528</span>&#160;<span class="preprocessor">#define USB_TXTYPE1_PROTO_BULK  0x00000020  // Bulk</span></div><div class="line"><a name="l07529"></a><span class="lineno"> 7529</span>&#160;<span class="preprocessor">#define USB_TXTYPE1_PROTO_INT   0x00000030  // Interrupt</span></div><div class="line"><a name="l07530"></a><span class="lineno"> 7530</span>&#160;<span class="preprocessor">#define USB_TXTYPE1_TEP_M       0x0000000F  // Target Endpoint Number</span></div><div class="line"><a name="l07531"></a><span class="lineno"> 7531</span>&#160;<span class="preprocessor">#define USB_TXTYPE1_TEP_S       0</span></div><div class="line"><a name="l07532"></a><span class="lineno"> 7532</span>&#160;</div><div class="line"><a name="l07533"></a><span class="lineno"> 7533</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07534"></a><span class="lineno"> 7534</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07535"></a><span class="lineno"> 7535</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXINTERVAL1</span></div><div class="line"><a name="l07536"></a><span class="lineno"> 7536</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07537"></a><span class="lineno"> 7537</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07538"></a><span class="lineno"> 7538</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07539"></a><span class="lineno"> 7539</span>&#160;<span class="preprocessor">#define USB_TXINTERVAL1_NAKLMT_M                                              \</span></div><div class="line"><a name="l07540"></a><span class="lineno"> 7540</span>&#160;<span class="preprocessor">                                0x000000FF  // NAK Limit</span></div><div class="line"><a name="l07541"></a><span class="lineno"> 7541</span>&#160;<span class="preprocessor">#define USB_TXINTERVAL1_TXPOLL_M                                              \</span></div><div class="line"><a name="l07542"></a><span class="lineno"> 7542</span>&#160;<span class="preprocessor">                                0x000000FF  // TX Polling</span></div><div class="line"><a name="l07543"></a><span class="lineno"> 7543</span>&#160;<span class="preprocessor">#define USB_TXINTERVAL1_TXPOLL_S                                              \</span></div><div class="line"><a name="l07544"></a><span class="lineno"> 7544</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l07545"></a><span class="lineno"> 7545</span>&#160;<span class="preprocessor">#define USB_TXINTERVAL1_NAKLMT_S                                              \</span></div><div class="line"><a name="l07546"></a><span class="lineno"> 7546</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l07547"></a><span class="lineno"> 7547</span>&#160;</div><div class="line"><a name="l07548"></a><span class="lineno"> 7548</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07549"></a><span class="lineno"> 7549</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07550"></a><span class="lineno"> 7550</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXTYPE1 register.</span></div><div class="line"><a name="l07551"></a><span class="lineno"> 7551</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07552"></a><span class="lineno"> 7552</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07553"></a><span class="lineno"> 7553</span>&#160;<span class="preprocessor">#define USB_RXTYPE1_SPEED_M     0x000000C0  // Operating Speed</span></div><div class="line"><a name="l07554"></a><span class="lineno"> 7554</span>&#160;<span class="preprocessor">#define USB_RXTYPE1_SPEED_DFLT  0x00000000  // Default</span></div><div class="line"><a name="l07555"></a><span class="lineno"> 7555</span>&#160;<span class="preprocessor">#define USB_RXTYPE1_SPEED_FULL  0x00000080  // Full</span></div><div class="line"><a name="l07556"></a><span class="lineno"> 7556</span>&#160;<span class="preprocessor">#define USB_RXTYPE1_SPEED_LOW   0x000000C0  // Low</span></div><div class="line"><a name="l07557"></a><span class="lineno"> 7557</span>&#160;<span class="preprocessor">#define USB_RXTYPE1_PROTO_M     0x00000030  // Protocol</span></div><div class="line"><a name="l07558"></a><span class="lineno"> 7558</span>&#160;<span class="preprocessor">#define USB_RXTYPE1_PROTO_CTRL  0x00000000  // Control</span></div><div class="line"><a name="l07559"></a><span class="lineno"> 7559</span>&#160;<span class="preprocessor">#define USB_RXTYPE1_PROTO_ISOC  0x00000010  // Isochronous</span></div><div class="line"><a name="l07560"></a><span class="lineno"> 7560</span>&#160;<span class="preprocessor">#define USB_RXTYPE1_PROTO_BULK  0x00000020  // Bulk</span></div><div class="line"><a name="l07561"></a><span class="lineno"> 7561</span>&#160;<span class="preprocessor">#define USB_RXTYPE1_PROTO_INT   0x00000030  // Interrupt</span></div><div class="line"><a name="l07562"></a><span class="lineno"> 7562</span>&#160;<span class="preprocessor">#define USB_RXTYPE1_TEP_M       0x0000000F  // Target Endpoint Number</span></div><div class="line"><a name="l07563"></a><span class="lineno"> 7563</span>&#160;<span class="preprocessor">#define USB_RXTYPE1_TEP_S       0</span></div><div class="line"><a name="l07564"></a><span class="lineno"> 7564</span>&#160;</div><div class="line"><a name="l07565"></a><span class="lineno"> 7565</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07566"></a><span class="lineno"> 7566</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07567"></a><span class="lineno"> 7567</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXINTERVAL1</span></div><div class="line"><a name="l07568"></a><span class="lineno"> 7568</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07569"></a><span class="lineno"> 7569</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07570"></a><span class="lineno"> 7570</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07571"></a><span class="lineno"> 7571</span>&#160;<span class="preprocessor">#define USB_RXINTERVAL1_TXPOLL_M                                              \</span></div><div class="line"><a name="l07572"></a><span class="lineno"> 7572</span>&#160;<span class="preprocessor">                                0x000000FF  // RX Polling</span></div><div class="line"><a name="l07573"></a><span class="lineno"> 7573</span>&#160;<span class="preprocessor">#define USB_RXINTERVAL1_NAKLMT_M                                              \</span></div><div class="line"><a name="l07574"></a><span class="lineno"> 7574</span>&#160;<span class="preprocessor">                                0x000000FF  // NAK Limit</span></div><div class="line"><a name="l07575"></a><span class="lineno"> 7575</span>&#160;<span class="preprocessor">#define USB_RXINTERVAL1_TXPOLL_S                                              \</span></div><div class="line"><a name="l07576"></a><span class="lineno"> 7576</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l07577"></a><span class="lineno"> 7577</span>&#160;<span class="preprocessor">#define USB_RXINTERVAL1_NAKLMT_S                                              \</span></div><div class="line"><a name="l07578"></a><span class="lineno"> 7578</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l07579"></a><span class="lineno"> 7579</span>&#160;</div><div class="line"><a name="l07580"></a><span class="lineno"> 7580</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07581"></a><span class="lineno"> 7581</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07582"></a><span class="lineno"> 7582</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXMAXP2 register.</span></div><div class="line"><a name="l07583"></a><span class="lineno"> 7583</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07584"></a><span class="lineno"> 7584</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07585"></a><span class="lineno"> 7585</span>&#160;<span class="preprocessor">#define USB_TXMAXP2_MAXLOAD_M   0x000007FF  // Maximum Payload</span></div><div class="line"><a name="l07586"></a><span class="lineno"> 7586</span>&#160;<span class="preprocessor">#define USB_TXMAXP2_MAXLOAD_S   0</span></div><div class="line"><a name="l07587"></a><span class="lineno"> 7587</span>&#160;</div><div class="line"><a name="l07588"></a><span class="lineno"> 7588</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07589"></a><span class="lineno"> 7589</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07590"></a><span class="lineno"> 7590</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRL2 register.</span></div><div class="line"><a name="l07591"></a><span class="lineno"> 7591</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07592"></a><span class="lineno"> 7592</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07593"></a><span class="lineno"> 7593</span>&#160;<span class="preprocessor">#define USB_TXCSRL2_NAKTO       0x00000080  // NAK Timeout</span></div><div class="line"><a name="l07594"></a><span class="lineno"> 7594</span>&#160;<span class="preprocessor">#define USB_TXCSRL2_CLRDT       0x00000040  // Clear Data Toggle</span></div><div class="line"><a name="l07595"></a><span class="lineno"> 7595</span>&#160;<span class="preprocessor">#define USB_TXCSRL2_STALLED     0x00000020  // Endpoint Stalled</span></div><div class="line"><a name="l07596"></a><span class="lineno"> 7596</span>&#160;<span class="preprocessor">#define USB_TXCSRL2_SETUP       0x00000010  // Setup Packet</span></div><div class="line"><a name="l07597"></a><span class="lineno"> 7597</span>&#160;<span class="preprocessor">#define USB_TXCSRL2_STALL       0x00000010  // Send STALL</span></div><div class="line"><a name="l07598"></a><span class="lineno"> 7598</span>&#160;<span class="preprocessor">#define USB_TXCSRL2_FLUSH       0x00000008  // Flush FIFO</span></div><div class="line"><a name="l07599"></a><span class="lineno"> 7599</span>&#160;<span class="preprocessor">#define USB_TXCSRL2_ERROR       0x00000004  // Error</span></div><div class="line"><a name="l07600"></a><span class="lineno"> 7600</span>&#160;<span class="preprocessor">#define USB_TXCSRL2_UNDRN       0x00000004  // Underrun</span></div><div class="line"><a name="l07601"></a><span class="lineno"> 7601</span>&#160;<span class="preprocessor">#define USB_TXCSRL2_FIFONE      0x00000002  // FIFO Not Empty</span></div><div class="line"><a name="l07602"></a><span class="lineno"> 7602</span>&#160;<span class="preprocessor">#define USB_TXCSRL2_TXRDY       0x00000001  // Transmit Packet Ready</span></div><div class="line"><a name="l07603"></a><span class="lineno"> 7603</span>&#160;</div><div class="line"><a name="l07604"></a><span class="lineno"> 7604</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07605"></a><span class="lineno"> 7605</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07606"></a><span class="lineno"> 7606</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRH2 register.</span></div><div class="line"><a name="l07607"></a><span class="lineno"> 7607</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07608"></a><span class="lineno"> 7608</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07609"></a><span class="lineno"> 7609</span>&#160;<span class="preprocessor">#define USB_TXCSRH2_AUTOSET     0x00000080  // Auto Set</span></div><div class="line"><a name="l07610"></a><span class="lineno"> 7610</span>&#160;<span class="preprocessor">#define USB_TXCSRH2_ISO         0x00000040  // Isochronous Transfers</span></div><div class="line"><a name="l07611"></a><span class="lineno"> 7611</span>&#160;<span class="preprocessor">#define USB_TXCSRH2_MODE        0x00000020  // Mode</span></div><div class="line"><a name="l07612"></a><span class="lineno"> 7612</span>&#160;<span class="preprocessor">#define USB_TXCSRH2_DMAEN       0x00000010  // DMA Request Enable</span></div><div class="line"><a name="l07613"></a><span class="lineno"> 7613</span>&#160;<span class="preprocessor">#define USB_TXCSRH2_FDT         0x00000008  // Force Data Toggle</span></div><div class="line"><a name="l07614"></a><span class="lineno"> 7614</span>&#160;<span class="preprocessor">#define USB_TXCSRH2_DMAMOD      0x00000004  // DMA Request Mode</span></div><div class="line"><a name="l07615"></a><span class="lineno"> 7615</span>&#160;<span class="preprocessor">#define USB_TXCSRH2_DTWE        0x00000002  // Data Toggle Write Enable</span></div><div class="line"><a name="l07616"></a><span class="lineno"> 7616</span>&#160;<span class="preprocessor">#define USB_TXCSRH2_DT          0x00000001  // Data Toggle</span></div><div class="line"><a name="l07617"></a><span class="lineno"> 7617</span>&#160;</div><div class="line"><a name="l07618"></a><span class="lineno"> 7618</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07619"></a><span class="lineno"> 7619</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07620"></a><span class="lineno"> 7620</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXMAXP2 register.</span></div><div class="line"><a name="l07621"></a><span class="lineno"> 7621</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07622"></a><span class="lineno"> 7622</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07623"></a><span class="lineno"> 7623</span>&#160;<span class="preprocessor">#define USB_RXMAXP2_MAXLOAD_M   0x000007FF  // Maximum Payload</span></div><div class="line"><a name="l07624"></a><span class="lineno"> 7624</span>&#160;<span class="preprocessor">#define USB_RXMAXP2_MAXLOAD_S   0</span></div><div class="line"><a name="l07625"></a><span class="lineno"> 7625</span>&#160;</div><div class="line"><a name="l07626"></a><span class="lineno"> 7626</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07627"></a><span class="lineno"> 7627</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07628"></a><span class="lineno"> 7628</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRL2 register.</span></div><div class="line"><a name="l07629"></a><span class="lineno"> 7629</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07630"></a><span class="lineno"> 7630</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07631"></a><span class="lineno"> 7631</span>&#160;<span class="preprocessor">#define USB_RXCSRL2_CLRDT       0x00000080  // Clear Data Toggle</span></div><div class="line"><a name="l07632"></a><span class="lineno"> 7632</span>&#160;<span class="preprocessor">#define USB_RXCSRL2_STALLED     0x00000040  // Endpoint Stalled</span></div><div class="line"><a name="l07633"></a><span class="lineno"> 7633</span>&#160;<span class="preprocessor">#define USB_RXCSRL2_REQPKT      0x00000020  // Request Packet</span></div><div class="line"><a name="l07634"></a><span class="lineno"> 7634</span>&#160;<span class="preprocessor">#define USB_RXCSRL2_STALL       0x00000020  // Send STALL</span></div><div class="line"><a name="l07635"></a><span class="lineno"> 7635</span>&#160;<span class="preprocessor">#define USB_RXCSRL2_FLUSH       0x00000010  // Flush FIFO</span></div><div class="line"><a name="l07636"></a><span class="lineno"> 7636</span>&#160;<span class="preprocessor">#define USB_RXCSRL2_DATAERR     0x00000008  // Data Error</span></div><div class="line"><a name="l07637"></a><span class="lineno"> 7637</span>&#160;<span class="preprocessor">#define USB_RXCSRL2_NAKTO       0x00000008  // NAK Timeout</span></div><div class="line"><a name="l07638"></a><span class="lineno"> 7638</span>&#160;<span class="preprocessor">#define USB_RXCSRL2_ERROR       0x00000004  // Error</span></div><div class="line"><a name="l07639"></a><span class="lineno"> 7639</span>&#160;<span class="preprocessor">#define USB_RXCSRL2_OVER        0x00000004  // Overrun</span></div><div class="line"><a name="l07640"></a><span class="lineno"> 7640</span>&#160;<span class="preprocessor">#define USB_RXCSRL2_FULL        0x00000002  // FIFO Full</span></div><div class="line"><a name="l07641"></a><span class="lineno"> 7641</span>&#160;<span class="preprocessor">#define USB_RXCSRL2_RXRDY       0x00000001  // Receive Packet Ready</span></div><div class="line"><a name="l07642"></a><span class="lineno"> 7642</span>&#160;</div><div class="line"><a name="l07643"></a><span class="lineno"> 7643</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07644"></a><span class="lineno"> 7644</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07645"></a><span class="lineno"> 7645</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRH2 register.</span></div><div class="line"><a name="l07646"></a><span class="lineno"> 7646</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07647"></a><span class="lineno"> 7647</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07648"></a><span class="lineno"> 7648</span>&#160;<span class="preprocessor">#define USB_RXCSRH2_AUTOCL      0x00000080  // Auto Clear</span></div><div class="line"><a name="l07649"></a><span class="lineno"> 7649</span>&#160;<span class="preprocessor">#define USB_RXCSRH2_AUTORQ      0x00000040  // Auto Request</span></div><div class="line"><a name="l07650"></a><span class="lineno"> 7650</span>&#160;<span class="preprocessor">#define USB_RXCSRH2_ISO         0x00000040  // Isochronous Transfers</span></div><div class="line"><a name="l07651"></a><span class="lineno"> 7651</span>&#160;<span class="preprocessor">#define USB_RXCSRH2_DMAEN       0x00000020  // DMA Request Enable</span></div><div class="line"><a name="l07652"></a><span class="lineno"> 7652</span>&#160;<span class="preprocessor">#define USB_RXCSRH2_DISNYET     0x00000010  // Disable NYET</span></div><div class="line"><a name="l07653"></a><span class="lineno"> 7653</span>&#160;<span class="preprocessor">#define USB_RXCSRH2_PIDERR      0x00000010  // PID Error</span></div><div class="line"><a name="l07654"></a><span class="lineno"> 7654</span>&#160;<span class="preprocessor">#define USB_RXCSRH2_DMAMOD      0x00000008  // DMA Request Mode</span></div><div class="line"><a name="l07655"></a><span class="lineno"> 7655</span>&#160;<span class="preprocessor">#define USB_RXCSRH2_DTWE        0x00000004  // Data Toggle Write Enable</span></div><div class="line"><a name="l07656"></a><span class="lineno"> 7656</span>&#160;<span class="preprocessor">#define USB_RXCSRH2_DT          0x00000002  // Data Toggle</span></div><div class="line"><a name="l07657"></a><span class="lineno"> 7657</span>&#160;</div><div class="line"><a name="l07658"></a><span class="lineno"> 7658</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07659"></a><span class="lineno"> 7659</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07660"></a><span class="lineno"> 7660</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCOUNT2 register.</span></div><div class="line"><a name="l07661"></a><span class="lineno"> 7661</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07662"></a><span class="lineno"> 7662</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07663"></a><span class="lineno"> 7663</span>&#160;<span class="preprocessor">#define USB_RXCOUNT2_COUNT_M    0x00001FFF  // Receive Packet Count</span></div><div class="line"><a name="l07664"></a><span class="lineno"> 7664</span>&#160;<span class="preprocessor">#define USB_RXCOUNT2_COUNT_S    0</span></div><div class="line"><a name="l07665"></a><span class="lineno"> 7665</span>&#160;</div><div class="line"><a name="l07666"></a><span class="lineno"> 7666</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07667"></a><span class="lineno"> 7667</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07668"></a><span class="lineno"> 7668</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXTYPE2 register.</span></div><div class="line"><a name="l07669"></a><span class="lineno"> 7669</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07670"></a><span class="lineno"> 7670</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07671"></a><span class="lineno"> 7671</span>&#160;<span class="preprocessor">#define USB_TXTYPE2_SPEED_M     0x000000C0  // Operating Speed</span></div><div class="line"><a name="l07672"></a><span class="lineno"> 7672</span>&#160;<span class="preprocessor">#define USB_TXTYPE2_SPEED_DFLT  0x00000000  // Default</span></div><div class="line"><a name="l07673"></a><span class="lineno"> 7673</span>&#160;<span class="preprocessor">#define USB_TXTYPE2_SPEED_FULL  0x00000080  // Full</span></div><div class="line"><a name="l07674"></a><span class="lineno"> 7674</span>&#160;<span class="preprocessor">#define USB_TXTYPE2_SPEED_LOW   0x000000C0  // Low</span></div><div class="line"><a name="l07675"></a><span class="lineno"> 7675</span>&#160;<span class="preprocessor">#define USB_TXTYPE2_PROTO_M     0x00000030  // Protocol</span></div><div class="line"><a name="l07676"></a><span class="lineno"> 7676</span>&#160;<span class="preprocessor">#define USB_TXTYPE2_PROTO_CTRL  0x00000000  // Control</span></div><div class="line"><a name="l07677"></a><span class="lineno"> 7677</span>&#160;<span class="preprocessor">#define USB_TXTYPE2_PROTO_ISOC  0x00000010  // Isochronous</span></div><div class="line"><a name="l07678"></a><span class="lineno"> 7678</span>&#160;<span class="preprocessor">#define USB_TXTYPE2_PROTO_BULK  0x00000020  // Bulk</span></div><div class="line"><a name="l07679"></a><span class="lineno"> 7679</span>&#160;<span class="preprocessor">#define USB_TXTYPE2_PROTO_INT   0x00000030  // Interrupt</span></div><div class="line"><a name="l07680"></a><span class="lineno"> 7680</span>&#160;<span class="preprocessor">#define USB_TXTYPE2_TEP_M       0x0000000F  // Target Endpoint Number</span></div><div class="line"><a name="l07681"></a><span class="lineno"> 7681</span>&#160;<span class="preprocessor">#define USB_TXTYPE2_TEP_S       0</span></div><div class="line"><a name="l07682"></a><span class="lineno"> 7682</span>&#160;</div><div class="line"><a name="l07683"></a><span class="lineno"> 7683</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07684"></a><span class="lineno"> 7684</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07685"></a><span class="lineno"> 7685</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXINTERVAL2</span></div><div class="line"><a name="l07686"></a><span class="lineno"> 7686</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07687"></a><span class="lineno"> 7687</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07688"></a><span class="lineno"> 7688</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07689"></a><span class="lineno"> 7689</span>&#160;<span class="preprocessor">#define USB_TXINTERVAL2_TXPOLL_M                                              \</span></div><div class="line"><a name="l07690"></a><span class="lineno"> 7690</span>&#160;<span class="preprocessor">                                0x000000FF  // TX Polling</span></div><div class="line"><a name="l07691"></a><span class="lineno"> 7691</span>&#160;<span class="preprocessor">#define USB_TXINTERVAL2_NAKLMT_M                                              \</span></div><div class="line"><a name="l07692"></a><span class="lineno"> 7692</span>&#160;<span class="preprocessor">                                0x000000FF  // NAK Limit</span></div><div class="line"><a name="l07693"></a><span class="lineno"> 7693</span>&#160;<span class="preprocessor">#define USB_TXINTERVAL2_NAKLMT_S                                              \</span></div><div class="line"><a name="l07694"></a><span class="lineno"> 7694</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l07695"></a><span class="lineno"> 7695</span>&#160;<span class="preprocessor">#define USB_TXINTERVAL2_TXPOLL_S                                              \</span></div><div class="line"><a name="l07696"></a><span class="lineno"> 7696</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l07697"></a><span class="lineno"> 7697</span>&#160;</div><div class="line"><a name="l07698"></a><span class="lineno"> 7698</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07699"></a><span class="lineno"> 7699</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07700"></a><span class="lineno"> 7700</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXTYPE2 register.</span></div><div class="line"><a name="l07701"></a><span class="lineno"> 7701</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07702"></a><span class="lineno"> 7702</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07703"></a><span class="lineno"> 7703</span>&#160;<span class="preprocessor">#define USB_RXTYPE2_SPEED_M     0x000000C0  // Operating Speed</span></div><div class="line"><a name="l07704"></a><span class="lineno"> 7704</span>&#160;<span class="preprocessor">#define USB_RXTYPE2_SPEED_DFLT  0x00000000  // Default</span></div><div class="line"><a name="l07705"></a><span class="lineno"> 7705</span>&#160;<span class="preprocessor">#define USB_RXTYPE2_SPEED_FULL  0x00000080  // Full</span></div><div class="line"><a name="l07706"></a><span class="lineno"> 7706</span>&#160;<span class="preprocessor">#define USB_RXTYPE2_SPEED_LOW   0x000000C0  // Low</span></div><div class="line"><a name="l07707"></a><span class="lineno"> 7707</span>&#160;<span class="preprocessor">#define USB_RXTYPE2_PROTO_M     0x00000030  // Protocol</span></div><div class="line"><a name="l07708"></a><span class="lineno"> 7708</span>&#160;<span class="preprocessor">#define USB_RXTYPE2_PROTO_CTRL  0x00000000  // Control</span></div><div class="line"><a name="l07709"></a><span class="lineno"> 7709</span>&#160;<span class="preprocessor">#define USB_RXTYPE2_PROTO_ISOC  0x00000010  // Isochronous</span></div><div class="line"><a name="l07710"></a><span class="lineno"> 7710</span>&#160;<span class="preprocessor">#define USB_RXTYPE2_PROTO_BULK  0x00000020  // Bulk</span></div><div class="line"><a name="l07711"></a><span class="lineno"> 7711</span>&#160;<span class="preprocessor">#define USB_RXTYPE2_PROTO_INT   0x00000030  // Interrupt</span></div><div class="line"><a name="l07712"></a><span class="lineno"> 7712</span>&#160;<span class="preprocessor">#define USB_RXTYPE2_TEP_M       0x0000000F  // Target Endpoint Number</span></div><div class="line"><a name="l07713"></a><span class="lineno"> 7713</span>&#160;<span class="preprocessor">#define USB_RXTYPE2_TEP_S       0</span></div><div class="line"><a name="l07714"></a><span class="lineno"> 7714</span>&#160;</div><div class="line"><a name="l07715"></a><span class="lineno"> 7715</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07716"></a><span class="lineno"> 7716</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07717"></a><span class="lineno"> 7717</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXINTERVAL2</span></div><div class="line"><a name="l07718"></a><span class="lineno"> 7718</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07719"></a><span class="lineno"> 7719</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07720"></a><span class="lineno"> 7720</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07721"></a><span class="lineno"> 7721</span>&#160;<span class="preprocessor">#define USB_RXINTERVAL2_TXPOLL_M                                              \</span></div><div class="line"><a name="l07722"></a><span class="lineno"> 7722</span>&#160;<span class="preprocessor">                                0x000000FF  // RX Polling</span></div><div class="line"><a name="l07723"></a><span class="lineno"> 7723</span>&#160;<span class="preprocessor">#define USB_RXINTERVAL2_NAKLMT_M                                              \</span></div><div class="line"><a name="l07724"></a><span class="lineno"> 7724</span>&#160;<span class="preprocessor">                                0x000000FF  // NAK Limit</span></div><div class="line"><a name="l07725"></a><span class="lineno"> 7725</span>&#160;<span class="preprocessor">#define USB_RXINTERVAL2_TXPOLL_S                                              \</span></div><div class="line"><a name="l07726"></a><span class="lineno"> 7726</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l07727"></a><span class="lineno"> 7727</span>&#160;<span class="preprocessor">#define USB_RXINTERVAL2_NAKLMT_S                                              \</span></div><div class="line"><a name="l07728"></a><span class="lineno"> 7728</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l07729"></a><span class="lineno"> 7729</span>&#160;</div><div class="line"><a name="l07730"></a><span class="lineno"> 7730</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07731"></a><span class="lineno"> 7731</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07732"></a><span class="lineno"> 7732</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXMAXP3 register.</span></div><div class="line"><a name="l07733"></a><span class="lineno"> 7733</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07734"></a><span class="lineno"> 7734</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07735"></a><span class="lineno"> 7735</span>&#160;<span class="preprocessor">#define USB_TXMAXP3_MAXLOAD_M   0x000007FF  // Maximum Payload</span></div><div class="line"><a name="l07736"></a><span class="lineno"> 7736</span>&#160;<span class="preprocessor">#define USB_TXMAXP3_MAXLOAD_S   0</span></div><div class="line"><a name="l07737"></a><span class="lineno"> 7737</span>&#160;</div><div class="line"><a name="l07738"></a><span class="lineno"> 7738</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07739"></a><span class="lineno"> 7739</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07740"></a><span class="lineno"> 7740</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRL3 register.</span></div><div class="line"><a name="l07741"></a><span class="lineno"> 7741</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07742"></a><span class="lineno"> 7742</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07743"></a><span class="lineno"> 7743</span>&#160;<span class="preprocessor">#define USB_TXCSRL3_NAKTO       0x00000080  // NAK Timeout</span></div><div class="line"><a name="l07744"></a><span class="lineno"> 7744</span>&#160;<span class="preprocessor">#define USB_TXCSRL3_CLRDT       0x00000040  // Clear Data Toggle</span></div><div class="line"><a name="l07745"></a><span class="lineno"> 7745</span>&#160;<span class="preprocessor">#define USB_TXCSRL3_STALLED     0x00000020  // Endpoint Stalled</span></div><div class="line"><a name="l07746"></a><span class="lineno"> 7746</span>&#160;<span class="preprocessor">#define USB_TXCSRL3_SETUP       0x00000010  // Setup Packet</span></div><div class="line"><a name="l07747"></a><span class="lineno"> 7747</span>&#160;<span class="preprocessor">#define USB_TXCSRL3_STALL       0x00000010  // Send STALL</span></div><div class="line"><a name="l07748"></a><span class="lineno"> 7748</span>&#160;<span class="preprocessor">#define USB_TXCSRL3_FLUSH       0x00000008  // Flush FIFO</span></div><div class="line"><a name="l07749"></a><span class="lineno"> 7749</span>&#160;<span class="preprocessor">#define USB_TXCSRL3_ERROR       0x00000004  // Error</span></div><div class="line"><a name="l07750"></a><span class="lineno"> 7750</span>&#160;<span class="preprocessor">#define USB_TXCSRL3_UNDRN       0x00000004  // Underrun</span></div><div class="line"><a name="l07751"></a><span class="lineno"> 7751</span>&#160;<span class="preprocessor">#define USB_TXCSRL3_FIFONE      0x00000002  // FIFO Not Empty</span></div><div class="line"><a name="l07752"></a><span class="lineno"> 7752</span>&#160;<span class="preprocessor">#define USB_TXCSRL3_TXRDY       0x00000001  // Transmit Packet Ready</span></div><div class="line"><a name="l07753"></a><span class="lineno"> 7753</span>&#160;</div><div class="line"><a name="l07754"></a><span class="lineno"> 7754</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07755"></a><span class="lineno"> 7755</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07756"></a><span class="lineno"> 7756</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRH3 register.</span></div><div class="line"><a name="l07757"></a><span class="lineno"> 7757</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07758"></a><span class="lineno"> 7758</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07759"></a><span class="lineno"> 7759</span>&#160;<span class="preprocessor">#define USB_TXCSRH3_AUTOSET     0x00000080  // Auto Set</span></div><div class="line"><a name="l07760"></a><span class="lineno"> 7760</span>&#160;<span class="preprocessor">#define USB_TXCSRH3_ISO         0x00000040  // Isochronous Transfers</span></div><div class="line"><a name="l07761"></a><span class="lineno"> 7761</span>&#160;<span class="preprocessor">#define USB_TXCSRH3_MODE        0x00000020  // Mode</span></div><div class="line"><a name="l07762"></a><span class="lineno"> 7762</span>&#160;<span class="preprocessor">#define USB_TXCSRH3_DMAEN       0x00000010  // DMA Request Enable</span></div><div class="line"><a name="l07763"></a><span class="lineno"> 7763</span>&#160;<span class="preprocessor">#define USB_TXCSRH3_FDT         0x00000008  // Force Data Toggle</span></div><div class="line"><a name="l07764"></a><span class="lineno"> 7764</span>&#160;<span class="preprocessor">#define USB_TXCSRH3_DMAMOD      0x00000004  // DMA Request Mode</span></div><div class="line"><a name="l07765"></a><span class="lineno"> 7765</span>&#160;<span class="preprocessor">#define USB_TXCSRH3_DTWE        0x00000002  // Data Toggle Write Enable</span></div><div class="line"><a name="l07766"></a><span class="lineno"> 7766</span>&#160;<span class="preprocessor">#define USB_TXCSRH3_DT          0x00000001  // Data Toggle</span></div><div class="line"><a name="l07767"></a><span class="lineno"> 7767</span>&#160;</div><div class="line"><a name="l07768"></a><span class="lineno"> 7768</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07769"></a><span class="lineno"> 7769</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07770"></a><span class="lineno"> 7770</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXMAXP3 register.</span></div><div class="line"><a name="l07771"></a><span class="lineno"> 7771</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07772"></a><span class="lineno"> 7772</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07773"></a><span class="lineno"> 7773</span>&#160;<span class="preprocessor">#define USB_RXMAXP3_MAXLOAD_M   0x000007FF  // Maximum Payload</span></div><div class="line"><a name="l07774"></a><span class="lineno"> 7774</span>&#160;<span class="preprocessor">#define USB_RXMAXP3_MAXLOAD_S   0</span></div><div class="line"><a name="l07775"></a><span class="lineno"> 7775</span>&#160;</div><div class="line"><a name="l07776"></a><span class="lineno"> 7776</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07777"></a><span class="lineno"> 7777</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07778"></a><span class="lineno"> 7778</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRL3 register.</span></div><div class="line"><a name="l07779"></a><span class="lineno"> 7779</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07780"></a><span class="lineno"> 7780</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07781"></a><span class="lineno"> 7781</span>&#160;<span class="preprocessor">#define USB_RXCSRL3_CLRDT       0x00000080  // Clear Data Toggle</span></div><div class="line"><a name="l07782"></a><span class="lineno"> 7782</span>&#160;<span class="preprocessor">#define USB_RXCSRL3_STALLED     0x00000040  // Endpoint Stalled</span></div><div class="line"><a name="l07783"></a><span class="lineno"> 7783</span>&#160;<span class="preprocessor">#define USB_RXCSRL3_STALL       0x00000020  // Send STALL</span></div><div class="line"><a name="l07784"></a><span class="lineno"> 7784</span>&#160;<span class="preprocessor">#define USB_RXCSRL3_REQPKT      0x00000020  // Request Packet</span></div><div class="line"><a name="l07785"></a><span class="lineno"> 7785</span>&#160;<span class="preprocessor">#define USB_RXCSRL3_FLUSH       0x00000010  // Flush FIFO</span></div><div class="line"><a name="l07786"></a><span class="lineno"> 7786</span>&#160;<span class="preprocessor">#define USB_RXCSRL3_DATAERR     0x00000008  // Data Error</span></div><div class="line"><a name="l07787"></a><span class="lineno"> 7787</span>&#160;<span class="preprocessor">#define USB_RXCSRL3_NAKTO       0x00000008  // NAK Timeout</span></div><div class="line"><a name="l07788"></a><span class="lineno"> 7788</span>&#160;<span class="preprocessor">#define USB_RXCSRL3_ERROR       0x00000004  // Error</span></div><div class="line"><a name="l07789"></a><span class="lineno"> 7789</span>&#160;<span class="preprocessor">#define USB_RXCSRL3_OVER        0x00000004  // Overrun</span></div><div class="line"><a name="l07790"></a><span class="lineno"> 7790</span>&#160;<span class="preprocessor">#define USB_RXCSRL3_FULL        0x00000002  // FIFO Full</span></div><div class="line"><a name="l07791"></a><span class="lineno"> 7791</span>&#160;<span class="preprocessor">#define USB_RXCSRL3_RXRDY       0x00000001  // Receive Packet Ready</span></div><div class="line"><a name="l07792"></a><span class="lineno"> 7792</span>&#160;</div><div class="line"><a name="l07793"></a><span class="lineno"> 7793</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07794"></a><span class="lineno"> 7794</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07795"></a><span class="lineno"> 7795</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRH3 register.</span></div><div class="line"><a name="l07796"></a><span class="lineno"> 7796</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07797"></a><span class="lineno"> 7797</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07798"></a><span class="lineno"> 7798</span>&#160;<span class="preprocessor">#define USB_RXCSRH3_AUTOCL      0x00000080  // Auto Clear</span></div><div class="line"><a name="l07799"></a><span class="lineno"> 7799</span>&#160;<span class="preprocessor">#define USB_RXCSRH3_AUTORQ      0x00000040  // Auto Request</span></div><div class="line"><a name="l07800"></a><span class="lineno"> 7800</span>&#160;<span class="preprocessor">#define USB_RXCSRH3_ISO         0x00000040  // Isochronous Transfers</span></div><div class="line"><a name="l07801"></a><span class="lineno"> 7801</span>&#160;<span class="preprocessor">#define USB_RXCSRH3_DMAEN       0x00000020  // DMA Request Enable</span></div><div class="line"><a name="l07802"></a><span class="lineno"> 7802</span>&#160;<span class="preprocessor">#define USB_RXCSRH3_DISNYET     0x00000010  // Disable NYET</span></div><div class="line"><a name="l07803"></a><span class="lineno"> 7803</span>&#160;<span class="preprocessor">#define USB_RXCSRH3_PIDERR      0x00000010  // PID Error</span></div><div class="line"><a name="l07804"></a><span class="lineno"> 7804</span>&#160;<span class="preprocessor">#define USB_RXCSRH3_DMAMOD      0x00000008  // DMA Request Mode</span></div><div class="line"><a name="l07805"></a><span class="lineno"> 7805</span>&#160;<span class="preprocessor">#define USB_RXCSRH3_DTWE        0x00000004  // Data Toggle Write Enable</span></div><div class="line"><a name="l07806"></a><span class="lineno"> 7806</span>&#160;<span class="preprocessor">#define USB_RXCSRH3_DT          0x00000002  // Data Toggle</span></div><div class="line"><a name="l07807"></a><span class="lineno"> 7807</span>&#160;</div><div class="line"><a name="l07808"></a><span class="lineno"> 7808</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07809"></a><span class="lineno"> 7809</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07810"></a><span class="lineno"> 7810</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCOUNT3 register.</span></div><div class="line"><a name="l07811"></a><span class="lineno"> 7811</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07812"></a><span class="lineno"> 7812</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07813"></a><span class="lineno"> 7813</span>&#160;<span class="preprocessor">#define USB_RXCOUNT3_COUNT_M    0x00001FFF  // Receive Packet Count</span></div><div class="line"><a name="l07814"></a><span class="lineno"> 7814</span>&#160;<span class="preprocessor">#define USB_RXCOUNT3_COUNT_S    0</span></div><div class="line"><a name="l07815"></a><span class="lineno"> 7815</span>&#160;</div><div class="line"><a name="l07816"></a><span class="lineno"> 7816</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07817"></a><span class="lineno"> 7817</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07818"></a><span class="lineno"> 7818</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXTYPE3 register.</span></div><div class="line"><a name="l07819"></a><span class="lineno"> 7819</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07820"></a><span class="lineno"> 7820</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07821"></a><span class="lineno"> 7821</span>&#160;<span class="preprocessor">#define USB_TXTYPE3_SPEED_M     0x000000C0  // Operating Speed</span></div><div class="line"><a name="l07822"></a><span class="lineno"> 7822</span>&#160;<span class="preprocessor">#define USB_TXTYPE3_SPEED_DFLT  0x00000000  // Default</span></div><div class="line"><a name="l07823"></a><span class="lineno"> 7823</span>&#160;<span class="preprocessor">#define USB_TXTYPE3_SPEED_FULL  0x00000080  // Full</span></div><div class="line"><a name="l07824"></a><span class="lineno"> 7824</span>&#160;<span class="preprocessor">#define USB_TXTYPE3_SPEED_LOW   0x000000C0  // Low</span></div><div class="line"><a name="l07825"></a><span class="lineno"> 7825</span>&#160;<span class="preprocessor">#define USB_TXTYPE3_PROTO_M     0x00000030  // Protocol</span></div><div class="line"><a name="l07826"></a><span class="lineno"> 7826</span>&#160;<span class="preprocessor">#define USB_TXTYPE3_PROTO_CTRL  0x00000000  // Control</span></div><div class="line"><a name="l07827"></a><span class="lineno"> 7827</span>&#160;<span class="preprocessor">#define USB_TXTYPE3_PROTO_ISOC  0x00000010  // Isochronous</span></div><div class="line"><a name="l07828"></a><span class="lineno"> 7828</span>&#160;<span class="preprocessor">#define USB_TXTYPE3_PROTO_BULK  0x00000020  // Bulk</span></div><div class="line"><a name="l07829"></a><span class="lineno"> 7829</span>&#160;<span class="preprocessor">#define USB_TXTYPE3_PROTO_INT   0x00000030  // Interrupt</span></div><div class="line"><a name="l07830"></a><span class="lineno"> 7830</span>&#160;<span class="preprocessor">#define USB_TXTYPE3_TEP_M       0x0000000F  // Target Endpoint Number</span></div><div class="line"><a name="l07831"></a><span class="lineno"> 7831</span>&#160;<span class="preprocessor">#define USB_TXTYPE3_TEP_S       0</span></div><div class="line"><a name="l07832"></a><span class="lineno"> 7832</span>&#160;</div><div class="line"><a name="l07833"></a><span class="lineno"> 7833</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07834"></a><span class="lineno"> 7834</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07835"></a><span class="lineno"> 7835</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXINTERVAL3</span></div><div class="line"><a name="l07836"></a><span class="lineno"> 7836</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07837"></a><span class="lineno"> 7837</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07838"></a><span class="lineno"> 7838</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07839"></a><span class="lineno"> 7839</span>&#160;<span class="preprocessor">#define USB_TXINTERVAL3_TXPOLL_M                                              \</span></div><div class="line"><a name="l07840"></a><span class="lineno"> 7840</span>&#160;<span class="preprocessor">                                0x000000FF  // TX Polling</span></div><div class="line"><a name="l07841"></a><span class="lineno"> 7841</span>&#160;<span class="preprocessor">#define USB_TXINTERVAL3_NAKLMT_M                                              \</span></div><div class="line"><a name="l07842"></a><span class="lineno"> 7842</span>&#160;<span class="preprocessor">                                0x000000FF  // NAK Limit</span></div><div class="line"><a name="l07843"></a><span class="lineno"> 7843</span>&#160;<span class="preprocessor">#define USB_TXINTERVAL3_TXPOLL_S                                              \</span></div><div class="line"><a name="l07844"></a><span class="lineno"> 7844</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l07845"></a><span class="lineno"> 7845</span>&#160;<span class="preprocessor">#define USB_TXINTERVAL3_NAKLMT_S                                              \</span></div><div class="line"><a name="l07846"></a><span class="lineno"> 7846</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l07847"></a><span class="lineno"> 7847</span>&#160;</div><div class="line"><a name="l07848"></a><span class="lineno"> 7848</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07849"></a><span class="lineno"> 7849</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07850"></a><span class="lineno"> 7850</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXTYPE3 register.</span></div><div class="line"><a name="l07851"></a><span class="lineno"> 7851</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07852"></a><span class="lineno"> 7852</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07853"></a><span class="lineno"> 7853</span>&#160;<span class="preprocessor">#define USB_RXTYPE3_SPEED_M     0x000000C0  // Operating Speed</span></div><div class="line"><a name="l07854"></a><span class="lineno"> 7854</span>&#160;<span class="preprocessor">#define USB_RXTYPE3_SPEED_DFLT  0x00000000  // Default</span></div><div class="line"><a name="l07855"></a><span class="lineno"> 7855</span>&#160;<span class="preprocessor">#define USB_RXTYPE3_SPEED_FULL  0x00000080  // Full</span></div><div class="line"><a name="l07856"></a><span class="lineno"> 7856</span>&#160;<span class="preprocessor">#define USB_RXTYPE3_SPEED_LOW   0x000000C0  // Low</span></div><div class="line"><a name="l07857"></a><span class="lineno"> 7857</span>&#160;<span class="preprocessor">#define USB_RXTYPE3_PROTO_M     0x00000030  // Protocol</span></div><div class="line"><a name="l07858"></a><span class="lineno"> 7858</span>&#160;<span class="preprocessor">#define USB_RXTYPE3_PROTO_CTRL  0x00000000  // Control</span></div><div class="line"><a name="l07859"></a><span class="lineno"> 7859</span>&#160;<span class="preprocessor">#define USB_RXTYPE3_PROTO_ISOC  0x00000010  // Isochronous</span></div><div class="line"><a name="l07860"></a><span class="lineno"> 7860</span>&#160;<span class="preprocessor">#define USB_RXTYPE3_PROTO_BULK  0x00000020  // Bulk</span></div><div class="line"><a name="l07861"></a><span class="lineno"> 7861</span>&#160;<span class="preprocessor">#define USB_RXTYPE3_PROTO_INT   0x00000030  // Interrupt</span></div><div class="line"><a name="l07862"></a><span class="lineno"> 7862</span>&#160;<span class="preprocessor">#define USB_RXTYPE3_TEP_M       0x0000000F  // Target Endpoint Number</span></div><div class="line"><a name="l07863"></a><span class="lineno"> 7863</span>&#160;<span class="preprocessor">#define USB_RXTYPE3_TEP_S       0</span></div><div class="line"><a name="l07864"></a><span class="lineno"> 7864</span>&#160;</div><div class="line"><a name="l07865"></a><span class="lineno"> 7865</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07866"></a><span class="lineno"> 7866</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07867"></a><span class="lineno"> 7867</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXINTERVAL3</span></div><div class="line"><a name="l07868"></a><span class="lineno"> 7868</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07869"></a><span class="lineno"> 7869</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07870"></a><span class="lineno"> 7870</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07871"></a><span class="lineno"> 7871</span>&#160;<span class="preprocessor">#define USB_RXINTERVAL3_TXPOLL_M                                              \</span></div><div class="line"><a name="l07872"></a><span class="lineno"> 7872</span>&#160;<span class="preprocessor">                                0x000000FF  // RX Polling</span></div><div class="line"><a name="l07873"></a><span class="lineno"> 7873</span>&#160;<span class="preprocessor">#define USB_RXINTERVAL3_NAKLMT_M                                              \</span></div><div class="line"><a name="l07874"></a><span class="lineno"> 7874</span>&#160;<span class="preprocessor">                                0x000000FF  // NAK Limit</span></div><div class="line"><a name="l07875"></a><span class="lineno"> 7875</span>&#160;<span class="preprocessor">#define USB_RXINTERVAL3_TXPOLL_S                                              \</span></div><div class="line"><a name="l07876"></a><span class="lineno"> 7876</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l07877"></a><span class="lineno"> 7877</span>&#160;<span class="preprocessor">#define USB_RXINTERVAL3_NAKLMT_S                                              \</span></div><div class="line"><a name="l07878"></a><span class="lineno"> 7878</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l07879"></a><span class="lineno"> 7879</span>&#160;</div><div class="line"><a name="l07880"></a><span class="lineno"> 7880</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07881"></a><span class="lineno"> 7881</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07882"></a><span class="lineno"> 7882</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXMAXP4 register.</span></div><div class="line"><a name="l07883"></a><span class="lineno"> 7883</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07884"></a><span class="lineno"> 7884</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07885"></a><span class="lineno"> 7885</span>&#160;<span class="preprocessor">#define USB_TXMAXP4_MAXLOAD_M   0x000007FF  // Maximum Payload</span></div><div class="line"><a name="l07886"></a><span class="lineno"> 7886</span>&#160;<span class="preprocessor">#define USB_TXMAXP4_MAXLOAD_S   0</span></div><div class="line"><a name="l07887"></a><span class="lineno"> 7887</span>&#160;</div><div class="line"><a name="l07888"></a><span class="lineno"> 7888</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07889"></a><span class="lineno"> 7889</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07890"></a><span class="lineno"> 7890</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRL4 register.</span></div><div class="line"><a name="l07891"></a><span class="lineno"> 7891</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07892"></a><span class="lineno"> 7892</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07893"></a><span class="lineno"> 7893</span>&#160;<span class="preprocessor">#define USB_TXCSRL4_NAKTO       0x00000080  // NAK Timeout</span></div><div class="line"><a name="l07894"></a><span class="lineno"> 7894</span>&#160;<span class="preprocessor">#define USB_TXCSRL4_CLRDT       0x00000040  // Clear Data Toggle</span></div><div class="line"><a name="l07895"></a><span class="lineno"> 7895</span>&#160;<span class="preprocessor">#define USB_TXCSRL4_STALLED     0x00000020  // Endpoint Stalled</span></div><div class="line"><a name="l07896"></a><span class="lineno"> 7896</span>&#160;<span class="preprocessor">#define USB_TXCSRL4_SETUP       0x00000010  // Setup Packet</span></div><div class="line"><a name="l07897"></a><span class="lineno"> 7897</span>&#160;<span class="preprocessor">#define USB_TXCSRL4_STALL       0x00000010  // Send STALL</span></div><div class="line"><a name="l07898"></a><span class="lineno"> 7898</span>&#160;<span class="preprocessor">#define USB_TXCSRL4_FLUSH       0x00000008  // Flush FIFO</span></div><div class="line"><a name="l07899"></a><span class="lineno"> 7899</span>&#160;<span class="preprocessor">#define USB_TXCSRL4_ERROR       0x00000004  // Error</span></div><div class="line"><a name="l07900"></a><span class="lineno"> 7900</span>&#160;<span class="preprocessor">#define USB_TXCSRL4_UNDRN       0x00000004  // Underrun</span></div><div class="line"><a name="l07901"></a><span class="lineno"> 7901</span>&#160;<span class="preprocessor">#define USB_TXCSRL4_FIFONE      0x00000002  // FIFO Not Empty</span></div><div class="line"><a name="l07902"></a><span class="lineno"> 7902</span>&#160;<span class="preprocessor">#define USB_TXCSRL4_TXRDY       0x00000001  // Transmit Packet Ready</span></div><div class="line"><a name="l07903"></a><span class="lineno"> 7903</span>&#160;</div><div class="line"><a name="l07904"></a><span class="lineno"> 7904</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07905"></a><span class="lineno"> 7905</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07906"></a><span class="lineno"> 7906</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRH4 register.</span></div><div class="line"><a name="l07907"></a><span class="lineno"> 7907</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07908"></a><span class="lineno"> 7908</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07909"></a><span class="lineno"> 7909</span>&#160;<span class="preprocessor">#define USB_TXCSRH4_AUTOSET     0x00000080  // Auto Set</span></div><div class="line"><a name="l07910"></a><span class="lineno"> 7910</span>&#160;<span class="preprocessor">#define USB_TXCSRH4_ISO         0x00000040  // Isochronous Transfers</span></div><div class="line"><a name="l07911"></a><span class="lineno"> 7911</span>&#160;<span class="preprocessor">#define USB_TXCSRH4_MODE        0x00000020  // Mode</span></div><div class="line"><a name="l07912"></a><span class="lineno"> 7912</span>&#160;<span class="preprocessor">#define USB_TXCSRH4_DMAEN       0x00000010  // DMA Request Enable</span></div><div class="line"><a name="l07913"></a><span class="lineno"> 7913</span>&#160;<span class="preprocessor">#define USB_TXCSRH4_FDT         0x00000008  // Force Data Toggle</span></div><div class="line"><a name="l07914"></a><span class="lineno"> 7914</span>&#160;<span class="preprocessor">#define USB_TXCSRH4_DMAMOD      0x00000004  // DMA Request Mode</span></div><div class="line"><a name="l07915"></a><span class="lineno"> 7915</span>&#160;<span class="preprocessor">#define USB_TXCSRH4_DTWE        0x00000002  // Data Toggle Write Enable</span></div><div class="line"><a name="l07916"></a><span class="lineno"> 7916</span>&#160;<span class="preprocessor">#define USB_TXCSRH4_DT          0x00000001  // Data Toggle</span></div><div class="line"><a name="l07917"></a><span class="lineno"> 7917</span>&#160;</div><div class="line"><a name="l07918"></a><span class="lineno"> 7918</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07919"></a><span class="lineno"> 7919</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07920"></a><span class="lineno"> 7920</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXMAXP4 register.</span></div><div class="line"><a name="l07921"></a><span class="lineno"> 7921</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07922"></a><span class="lineno"> 7922</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07923"></a><span class="lineno"> 7923</span>&#160;<span class="preprocessor">#define USB_RXMAXP4_MAXLOAD_M   0x000007FF  // Maximum Payload</span></div><div class="line"><a name="l07924"></a><span class="lineno"> 7924</span>&#160;<span class="preprocessor">#define USB_RXMAXP4_MAXLOAD_S   0</span></div><div class="line"><a name="l07925"></a><span class="lineno"> 7925</span>&#160;</div><div class="line"><a name="l07926"></a><span class="lineno"> 7926</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07927"></a><span class="lineno"> 7927</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07928"></a><span class="lineno"> 7928</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRL4 register.</span></div><div class="line"><a name="l07929"></a><span class="lineno"> 7929</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07930"></a><span class="lineno"> 7930</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07931"></a><span class="lineno"> 7931</span>&#160;<span class="preprocessor">#define USB_RXCSRL4_CLRDT       0x00000080  // Clear Data Toggle</span></div><div class="line"><a name="l07932"></a><span class="lineno"> 7932</span>&#160;<span class="preprocessor">#define USB_RXCSRL4_STALLED     0x00000040  // Endpoint Stalled</span></div><div class="line"><a name="l07933"></a><span class="lineno"> 7933</span>&#160;<span class="preprocessor">#define USB_RXCSRL4_STALL       0x00000020  // Send STALL</span></div><div class="line"><a name="l07934"></a><span class="lineno"> 7934</span>&#160;<span class="preprocessor">#define USB_RXCSRL4_REQPKT      0x00000020  // Request Packet</span></div><div class="line"><a name="l07935"></a><span class="lineno"> 7935</span>&#160;<span class="preprocessor">#define USB_RXCSRL4_FLUSH       0x00000010  // Flush FIFO</span></div><div class="line"><a name="l07936"></a><span class="lineno"> 7936</span>&#160;<span class="preprocessor">#define USB_RXCSRL4_NAKTO       0x00000008  // NAK Timeout</span></div><div class="line"><a name="l07937"></a><span class="lineno"> 7937</span>&#160;<span class="preprocessor">#define USB_RXCSRL4_DATAERR     0x00000008  // Data Error</span></div><div class="line"><a name="l07938"></a><span class="lineno"> 7938</span>&#160;<span class="preprocessor">#define USB_RXCSRL4_OVER        0x00000004  // Overrun</span></div><div class="line"><a name="l07939"></a><span class="lineno"> 7939</span>&#160;<span class="preprocessor">#define USB_RXCSRL4_ERROR       0x00000004  // Error</span></div><div class="line"><a name="l07940"></a><span class="lineno"> 7940</span>&#160;<span class="preprocessor">#define USB_RXCSRL4_FULL        0x00000002  // FIFO Full</span></div><div class="line"><a name="l07941"></a><span class="lineno"> 7941</span>&#160;<span class="preprocessor">#define USB_RXCSRL4_RXRDY       0x00000001  // Receive Packet Ready</span></div><div class="line"><a name="l07942"></a><span class="lineno"> 7942</span>&#160;</div><div class="line"><a name="l07943"></a><span class="lineno"> 7943</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07944"></a><span class="lineno"> 7944</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07945"></a><span class="lineno"> 7945</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRH4 register.</span></div><div class="line"><a name="l07946"></a><span class="lineno"> 7946</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07947"></a><span class="lineno"> 7947</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07948"></a><span class="lineno"> 7948</span>&#160;<span class="preprocessor">#define USB_RXCSRH4_AUTOCL      0x00000080  // Auto Clear</span></div><div class="line"><a name="l07949"></a><span class="lineno"> 7949</span>&#160;<span class="preprocessor">#define USB_RXCSRH4_AUTORQ      0x00000040  // Auto Request</span></div><div class="line"><a name="l07950"></a><span class="lineno"> 7950</span>&#160;<span class="preprocessor">#define USB_RXCSRH4_ISO         0x00000040  // Isochronous Transfers</span></div><div class="line"><a name="l07951"></a><span class="lineno"> 7951</span>&#160;<span class="preprocessor">#define USB_RXCSRH4_DMAEN       0x00000020  // DMA Request Enable</span></div><div class="line"><a name="l07952"></a><span class="lineno"> 7952</span>&#160;<span class="preprocessor">#define USB_RXCSRH4_DISNYET     0x00000010  // Disable NYET</span></div><div class="line"><a name="l07953"></a><span class="lineno"> 7953</span>&#160;<span class="preprocessor">#define USB_RXCSRH4_PIDERR      0x00000010  // PID Error</span></div><div class="line"><a name="l07954"></a><span class="lineno"> 7954</span>&#160;<span class="preprocessor">#define USB_RXCSRH4_DMAMOD      0x00000008  // DMA Request Mode</span></div><div class="line"><a name="l07955"></a><span class="lineno"> 7955</span>&#160;<span class="preprocessor">#define USB_RXCSRH4_DTWE        0x00000004  // Data Toggle Write Enable</span></div><div class="line"><a name="l07956"></a><span class="lineno"> 7956</span>&#160;<span class="preprocessor">#define USB_RXCSRH4_DT          0x00000002  // Data Toggle</span></div><div class="line"><a name="l07957"></a><span class="lineno"> 7957</span>&#160;</div><div class="line"><a name="l07958"></a><span class="lineno"> 7958</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07959"></a><span class="lineno"> 7959</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07960"></a><span class="lineno"> 7960</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCOUNT4 register.</span></div><div class="line"><a name="l07961"></a><span class="lineno"> 7961</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07962"></a><span class="lineno"> 7962</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07963"></a><span class="lineno"> 7963</span>&#160;<span class="preprocessor">#define USB_RXCOUNT4_COUNT_M    0x00001FFF  // Receive Packet Count</span></div><div class="line"><a name="l07964"></a><span class="lineno"> 7964</span>&#160;<span class="preprocessor">#define USB_RXCOUNT4_COUNT_S    0</span></div><div class="line"><a name="l07965"></a><span class="lineno"> 7965</span>&#160;</div><div class="line"><a name="l07966"></a><span class="lineno"> 7966</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07967"></a><span class="lineno"> 7967</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07968"></a><span class="lineno"> 7968</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXTYPE4 register.</span></div><div class="line"><a name="l07969"></a><span class="lineno"> 7969</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07970"></a><span class="lineno"> 7970</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07971"></a><span class="lineno"> 7971</span>&#160;<span class="preprocessor">#define USB_TXTYPE4_SPEED_M     0x000000C0  // Operating Speed</span></div><div class="line"><a name="l07972"></a><span class="lineno"> 7972</span>&#160;<span class="preprocessor">#define USB_TXTYPE4_SPEED_DFLT  0x00000000  // Default</span></div><div class="line"><a name="l07973"></a><span class="lineno"> 7973</span>&#160;<span class="preprocessor">#define USB_TXTYPE4_SPEED_FULL  0x00000080  // Full</span></div><div class="line"><a name="l07974"></a><span class="lineno"> 7974</span>&#160;<span class="preprocessor">#define USB_TXTYPE4_SPEED_LOW   0x000000C0  // Low</span></div><div class="line"><a name="l07975"></a><span class="lineno"> 7975</span>&#160;<span class="preprocessor">#define USB_TXTYPE4_PROTO_M     0x00000030  // Protocol</span></div><div class="line"><a name="l07976"></a><span class="lineno"> 7976</span>&#160;<span class="preprocessor">#define USB_TXTYPE4_PROTO_CTRL  0x00000000  // Control</span></div><div class="line"><a name="l07977"></a><span class="lineno"> 7977</span>&#160;<span class="preprocessor">#define USB_TXTYPE4_PROTO_ISOC  0x00000010  // Isochronous</span></div><div class="line"><a name="l07978"></a><span class="lineno"> 7978</span>&#160;<span class="preprocessor">#define USB_TXTYPE4_PROTO_BULK  0x00000020  // Bulk</span></div><div class="line"><a name="l07979"></a><span class="lineno"> 7979</span>&#160;<span class="preprocessor">#define USB_TXTYPE4_PROTO_INT   0x00000030  // Interrupt</span></div><div class="line"><a name="l07980"></a><span class="lineno"> 7980</span>&#160;<span class="preprocessor">#define USB_TXTYPE4_TEP_M       0x0000000F  // Target Endpoint Number</span></div><div class="line"><a name="l07981"></a><span class="lineno"> 7981</span>&#160;<span class="preprocessor">#define USB_TXTYPE4_TEP_S       0</span></div><div class="line"><a name="l07982"></a><span class="lineno"> 7982</span>&#160;</div><div class="line"><a name="l07983"></a><span class="lineno"> 7983</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07984"></a><span class="lineno"> 7984</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07985"></a><span class="lineno"> 7985</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXINTERVAL4</span></div><div class="line"><a name="l07986"></a><span class="lineno"> 7986</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07987"></a><span class="lineno"> 7987</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07988"></a><span class="lineno"> 7988</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07989"></a><span class="lineno"> 7989</span>&#160;<span class="preprocessor">#define USB_TXINTERVAL4_TXPOLL_M                                              \</span></div><div class="line"><a name="l07990"></a><span class="lineno"> 7990</span>&#160;<span class="preprocessor">                                0x000000FF  // TX Polling</span></div><div class="line"><a name="l07991"></a><span class="lineno"> 7991</span>&#160;<span class="preprocessor">#define USB_TXINTERVAL4_NAKLMT_M                                              \</span></div><div class="line"><a name="l07992"></a><span class="lineno"> 7992</span>&#160;<span class="preprocessor">                                0x000000FF  // NAK Limit</span></div><div class="line"><a name="l07993"></a><span class="lineno"> 7993</span>&#160;<span class="preprocessor">#define USB_TXINTERVAL4_NAKLMT_S                                              \</span></div><div class="line"><a name="l07994"></a><span class="lineno"> 7994</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l07995"></a><span class="lineno"> 7995</span>&#160;<span class="preprocessor">#define USB_TXINTERVAL4_TXPOLL_S                                              \</span></div><div class="line"><a name="l07996"></a><span class="lineno"> 7996</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l07997"></a><span class="lineno"> 7997</span>&#160;</div><div class="line"><a name="l07998"></a><span class="lineno"> 7998</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07999"></a><span class="lineno"> 7999</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08000"></a><span class="lineno"> 8000</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXTYPE4 register.</span></div><div class="line"><a name="l08001"></a><span class="lineno"> 8001</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08002"></a><span class="lineno"> 8002</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08003"></a><span class="lineno"> 8003</span>&#160;<span class="preprocessor">#define USB_RXTYPE4_SPEED_M     0x000000C0  // Operating Speed</span></div><div class="line"><a name="l08004"></a><span class="lineno"> 8004</span>&#160;<span class="preprocessor">#define USB_RXTYPE4_SPEED_DFLT  0x00000000  // Default</span></div><div class="line"><a name="l08005"></a><span class="lineno"> 8005</span>&#160;<span class="preprocessor">#define USB_RXTYPE4_SPEED_FULL  0x00000080  // Full</span></div><div class="line"><a name="l08006"></a><span class="lineno"> 8006</span>&#160;<span class="preprocessor">#define USB_RXTYPE4_SPEED_LOW   0x000000C0  // Low</span></div><div class="line"><a name="l08007"></a><span class="lineno"> 8007</span>&#160;<span class="preprocessor">#define USB_RXTYPE4_PROTO_M     0x00000030  // Protocol</span></div><div class="line"><a name="l08008"></a><span class="lineno"> 8008</span>&#160;<span class="preprocessor">#define USB_RXTYPE4_PROTO_CTRL  0x00000000  // Control</span></div><div class="line"><a name="l08009"></a><span class="lineno"> 8009</span>&#160;<span class="preprocessor">#define USB_RXTYPE4_PROTO_ISOC  0x00000010  // Isochronous</span></div><div class="line"><a name="l08010"></a><span class="lineno"> 8010</span>&#160;<span class="preprocessor">#define USB_RXTYPE4_PROTO_BULK  0x00000020  // Bulk</span></div><div class="line"><a name="l08011"></a><span class="lineno"> 8011</span>&#160;<span class="preprocessor">#define USB_RXTYPE4_PROTO_INT   0x00000030  // Interrupt</span></div><div class="line"><a name="l08012"></a><span class="lineno"> 8012</span>&#160;<span class="preprocessor">#define USB_RXTYPE4_TEP_M       0x0000000F  // Target Endpoint Number</span></div><div class="line"><a name="l08013"></a><span class="lineno"> 8013</span>&#160;<span class="preprocessor">#define USB_RXTYPE4_TEP_S       0</span></div><div class="line"><a name="l08014"></a><span class="lineno"> 8014</span>&#160;</div><div class="line"><a name="l08015"></a><span class="lineno"> 8015</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08016"></a><span class="lineno"> 8016</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08017"></a><span class="lineno"> 8017</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXINTERVAL4</span></div><div class="line"><a name="l08018"></a><span class="lineno"> 8018</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l08019"></a><span class="lineno"> 8019</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08020"></a><span class="lineno"> 8020</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08021"></a><span class="lineno"> 8021</span>&#160;<span class="preprocessor">#define USB_RXINTERVAL4_TXPOLL_M                                              \</span></div><div class="line"><a name="l08022"></a><span class="lineno"> 8022</span>&#160;<span class="preprocessor">                                0x000000FF  // RX Polling</span></div><div class="line"><a name="l08023"></a><span class="lineno"> 8023</span>&#160;<span class="preprocessor">#define USB_RXINTERVAL4_NAKLMT_M                                              \</span></div><div class="line"><a name="l08024"></a><span class="lineno"> 8024</span>&#160;<span class="preprocessor">                                0x000000FF  // NAK Limit</span></div><div class="line"><a name="l08025"></a><span class="lineno"> 8025</span>&#160;<span class="preprocessor">#define USB_RXINTERVAL4_NAKLMT_S                                              \</span></div><div class="line"><a name="l08026"></a><span class="lineno"> 8026</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l08027"></a><span class="lineno"> 8027</span>&#160;<span class="preprocessor">#define USB_RXINTERVAL4_TXPOLL_S                                              \</span></div><div class="line"><a name="l08028"></a><span class="lineno"> 8028</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l08029"></a><span class="lineno"> 8029</span>&#160;</div><div class="line"><a name="l08030"></a><span class="lineno"> 8030</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08031"></a><span class="lineno"> 8031</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08032"></a><span class="lineno"> 8032</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXMAXP5 register.</span></div><div class="line"><a name="l08033"></a><span class="lineno"> 8033</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08034"></a><span class="lineno"> 8034</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08035"></a><span class="lineno"> 8035</span>&#160;<span class="preprocessor">#define USB_TXMAXP5_MAXLOAD_M   0x000007FF  // Maximum Payload</span></div><div class="line"><a name="l08036"></a><span class="lineno"> 8036</span>&#160;<span class="preprocessor">#define USB_TXMAXP5_MAXLOAD_S   0</span></div><div class="line"><a name="l08037"></a><span class="lineno"> 8037</span>&#160;</div><div class="line"><a name="l08038"></a><span class="lineno"> 8038</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08039"></a><span class="lineno"> 8039</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08040"></a><span class="lineno"> 8040</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRL5 register.</span></div><div class="line"><a name="l08041"></a><span class="lineno"> 8041</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08042"></a><span class="lineno"> 8042</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08043"></a><span class="lineno"> 8043</span>&#160;<span class="preprocessor">#define USB_TXCSRL5_NAKTO       0x00000080  // NAK Timeout</span></div><div class="line"><a name="l08044"></a><span class="lineno"> 8044</span>&#160;<span class="preprocessor">#define USB_TXCSRL5_CLRDT       0x00000040  // Clear Data Toggle</span></div><div class="line"><a name="l08045"></a><span class="lineno"> 8045</span>&#160;<span class="preprocessor">#define USB_TXCSRL5_STALLED     0x00000020  // Endpoint Stalled</span></div><div class="line"><a name="l08046"></a><span class="lineno"> 8046</span>&#160;<span class="preprocessor">#define USB_TXCSRL5_SETUP       0x00000010  // Setup Packet</span></div><div class="line"><a name="l08047"></a><span class="lineno"> 8047</span>&#160;<span class="preprocessor">#define USB_TXCSRL5_STALL       0x00000010  // Send STALL</span></div><div class="line"><a name="l08048"></a><span class="lineno"> 8048</span>&#160;<span class="preprocessor">#define USB_TXCSRL5_FLUSH       0x00000008  // Flush FIFO</span></div><div class="line"><a name="l08049"></a><span class="lineno"> 8049</span>&#160;<span class="preprocessor">#define USB_TXCSRL5_ERROR       0x00000004  // Error</span></div><div class="line"><a name="l08050"></a><span class="lineno"> 8050</span>&#160;<span class="preprocessor">#define USB_TXCSRL5_UNDRN       0x00000004  // Underrun</span></div><div class="line"><a name="l08051"></a><span class="lineno"> 8051</span>&#160;<span class="preprocessor">#define USB_TXCSRL5_FIFONE      0x00000002  // FIFO Not Empty</span></div><div class="line"><a name="l08052"></a><span class="lineno"> 8052</span>&#160;<span class="preprocessor">#define USB_TXCSRL5_TXRDY       0x00000001  // Transmit Packet Ready</span></div><div class="line"><a name="l08053"></a><span class="lineno"> 8053</span>&#160;</div><div class="line"><a name="l08054"></a><span class="lineno"> 8054</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08055"></a><span class="lineno"> 8055</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08056"></a><span class="lineno"> 8056</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRH5 register.</span></div><div class="line"><a name="l08057"></a><span class="lineno"> 8057</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08058"></a><span class="lineno"> 8058</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08059"></a><span class="lineno"> 8059</span>&#160;<span class="preprocessor">#define USB_TXCSRH5_AUTOSET     0x00000080  // Auto Set</span></div><div class="line"><a name="l08060"></a><span class="lineno"> 8060</span>&#160;<span class="preprocessor">#define USB_TXCSRH5_ISO         0x00000040  // Isochronous Transfers</span></div><div class="line"><a name="l08061"></a><span class="lineno"> 8061</span>&#160;<span class="preprocessor">#define USB_TXCSRH5_MODE        0x00000020  // Mode</span></div><div class="line"><a name="l08062"></a><span class="lineno"> 8062</span>&#160;<span class="preprocessor">#define USB_TXCSRH5_DMAEN       0x00000010  // DMA Request Enable</span></div><div class="line"><a name="l08063"></a><span class="lineno"> 8063</span>&#160;<span class="preprocessor">#define USB_TXCSRH5_FDT         0x00000008  // Force Data Toggle</span></div><div class="line"><a name="l08064"></a><span class="lineno"> 8064</span>&#160;<span class="preprocessor">#define USB_TXCSRH5_DMAMOD      0x00000004  // DMA Request Mode</span></div><div class="line"><a name="l08065"></a><span class="lineno"> 8065</span>&#160;<span class="preprocessor">#define USB_TXCSRH5_DTWE        0x00000002  // Data Toggle Write Enable</span></div><div class="line"><a name="l08066"></a><span class="lineno"> 8066</span>&#160;<span class="preprocessor">#define USB_TXCSRH5_DT          0x00000001  // Data Toggle</span></div><div class="line"><a name="l08067"></a><span class="lineno"> 8067</span>&#160;</div><div class="line"><a name="l08068"></a><span class="lineno"> 8068</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08069"></a><span class="lineno"> 8069</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08070"></a><span class="lineno"> 8070</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXMAXP5 register.</span></div><div class="line"><a name="l08071"></a><span class="lineno"> 8071</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08072"></a><span class="lineno"> 8072</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08073"></a><span class="lineno"> 8073</span>&#160;<span class="preprocessor">#define USB_RXMAXP5_MAXLOAD_M   0x000007FF  // Maximum Payload</span></div><div class="line"><a name="l08074"></a><span class="lineno"> 8074</span>&#160;<span class="preprocessor">#define USB_RXMAXP5_MAXLOAD_S   0</span></div><div class="line"><a name="l08075"></a><span class="lineno"> 8075</span>&#160;</div><div class="line"><a name="l08076"></a><span class="lineno"> 8076</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08077"></a><span class="lineno"> 8077</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08078"></a><span class="lineno"> 8078</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRL5 register.</span></div><div class="line"><a name="l08079"></a><span class="lineno"> 8079</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08080"></a><span class="lineno"> 8080</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08081"></a><span class="lineno"> 8081</span>&#160;<span class="preprocessor">#define USB_RXCSRL5_CLRDT       0x00000080  // Clear Data Toggle</span></div><div class="line"><a name="l08082"></a><span class="lineno"> 8082</span>&#160;<span class="preprocessor">#define USB_RXCSRL5_STALLED     0x00000040  // Endpoint Stalled</span></div><div class="line"><a name="l08083"></a><span class="lineno"> 8083</span>&#160;<span class="preprocessor">#define USB_RXCSRL5_STALL       0x00000020  // Send STALL</span></div><div class="line"><a name="l08084"></a><span class="lineno"> 8084</span>&#160;<span class="preprocessor">#define USB_RXCSRL5_REQPKT      0x00000020  // Request Packet</span></div><div class="line"><a name="l08085"></a><span class="lineno"> 8085</span>&#160;<span class="preprocessor">#define USB_RXCSRL5_FLUSH       0x00000010  // Flush FIFO</span></div><div class="line"><a name="l08086"></a><span class="lineno"> 8086</span>&#160;<span class="preprocessor">#define USB_RXCSRL5_NAKTO       0x00000008  // NAK Timeout</span></div><div class="line"><a name="l08087"></a><span class="lineno"> 8087</span>&#160;<span class="preprocessor">#define USB_RXCSRL5_DATAERR     0x00000008  // Data Error</span></div><div class="line"><a name="l08088"></a><span class="lineno"> 8088</span>&#160;<span class="preprocessor">#define USB_RXCSRL5_ERROR       0x00000004  // Error</span></div><div class="line"><a name="l08089"></a><span class="lineno"> 8089</span>&#160;<span class="preprocessor">#define USB_RXCSRL5_OVER        0x00000004  // Overrun</span></div><div class="line"><a name="l08090"></a><span class="lineno"> 8090</span>&#160;<span class="preprocessor">#define USB_RXCSRL5_FULL        0x00000002  // FIFO Full</span></div><div class="line"><a name="l08091"></a><span class="lineno"> 8091</span>&#160;<span class="preprocessor">#define USB_RXCSRL5_RXRDY       0x00000001  // Receive Packet Ready</span></div><div class="line"><a name="l08092"></a><span class="lineno"> 8092</span>&#160;</div><div class="line"><a name="l08093"></a><span class="lineno"> 8093</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08094"></a><span class="lineno"> 8094</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08095"></a><span class="lineno"> 8095</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRH5 register.</span></div><div class="line"><a name="l08096"></a><span class="lineno"> 8096</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08097"></a><span class="lineno"> 8097</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08098"></a><span class="lineno"> 8098</span>&#160;<span class="preprocessor">#define USB_RXCSRH5_AUTOCL      0x00000080  // Auto Clear</span></div><div class="line"><a name="l08099"></a><span class="lineno"> 8099</span>&#160;<span class="preprocessor">#define USB_RXCSRH5_AUTORQ      0x00000040  // Auto Request</span></div><div class="line"><a name="l08100"></a><span class="lineno"> 8100</span>&#160;<span class="preprocessor">#define USB_RXCSRH5_ISO         0x00000040  // Isochronous Transfers</span></div><div class="line"><a name="l08101"></a><span class="lineno"> 8101</span>&#160;<span class="preprocessor">#define USB_RXCSRH5_DMAEN       0x00000020  // DMA Request Enable</span></div><div class="line"><a name="l08102"></a><span class="lineno"> 8102</span>&#160;<span class="preprocessor">#define USB_RXCSRH5_DISNYET     0x00000010  // Disable NYET</span></div><div class="line"><a name="l08103"></a><span class="lineno"> 8103</span>&#160;<span class="preprocessor">#define USB_RXCSRH5_PIDERR      0x00000010  // PID Error</span></div><div class="line"><a name="l08104"></a><span class="lineno"> 8104</span>&#160;<span class="preprocessor">#define USB_RXCSRH5_DMAMOD      0x00000008  // DMA Request Mode</span></div><div class="line"><a name="l08105"></a><span class="lineno"> 8105</span>&#160;<span class="preprocessor">#define USB_RXCSRH5_DTWE        0x00000004  // Data Toggle Write Enable</span></div><div class="line"><a name="l08106"></a><span class="lineno"> 8106</span>&#160;<span class="preprocessor">#define USB_RXCSRH5_DT          0x00000002  // Data Toggle</span></div><div class="line"><a name="l08107"></a><span class="lineno"> 8107</span>&#160;</div><div class="line"><a name="l08108"></a><span class="lineno"> 8108</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08109"></a><span class="lineno"> 8109</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08110"></a><span class="lineno"> 8110</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCOUNT5 register.</span></div><div class="line"><a name="l08111"></a><span class="lineno"> 8111</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08112"></a><span class="lineno"> 8112</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08113"></a><span class="lineno"> 8113</span>&#160;<span class="preprocessor">#define USB_RXCOUNT5_COUNT_M    0x00001FFF  // Receive Packet Count</span></div><div class="line"><a name="l08114"></a><span class="lineno"> 8114</span>&#160;<span class="preprocessor">#define USB_RXCOUNT5_COUNT_S    0</span></div><div class="line"><a name="l08115"></a><span class="lineno"> 8115</span>&#160;</div><div class="line"><a name="l08116"></a><span class="lineno"> 8116</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08117"></a><span class="lineno"> 8117</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08118"></a><span class="lineno"> 8118</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXTYPE5 register.</span></div><div class="line"><a name="l08119"></a><span class="lineno"> 8119</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08120"></a><span class="lineno"> 8120</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08121"></a><span class="lineno"> 8121</span>&#160;<span class="preprocessor">#define USB_TXTYPE5_SPEED_M     0x000000C0  // Operating Speed</span></div><div class="line"><a name="l08122"></a><span class="lineno"> 8122</span>&#160;<span class="preprocessor">#define USB_TXTYPE5_SPEED_DFLT  0x00000000  // Default</span></div><div class="line"><a name="l08123"></a><span class="lineno"> 8123</span>&#160;<span class="preprocessor">#define USB_TXTYPE5_SPEED_FULL  0x00000080  // Full</span></div><div class="line"><a name="l08124"></a><span class="lineno"> 8124</span>&#160;<span class="preprocessor">#define USB_TXTYPE5_SPEED_LOW   0x000000C0  // Low</span></div><div class="line"><a name="l08125"></a><span class="lineno"> 8125</span>&#160;<span class="preprocessor">#define USB_TXTYPE5_PROTO_M     0x00000030  // Protocol</span></div><div class="line"><a name="l08126"></a><span class="lineno"> 8126</span>&#160;<span class="preprocessor">#define USB_TXTYPE5_PROTO_CTRL  0x00000000  // Control</span></div><div class="line"><a name="l08127"></a><span class="lineno"> 8127</span>&#160;<span class="preprocessor">#define USB_TXTYPE5_PROTO_ISOC  0x00000010  // Isochronous</span></div><div class="line"><a name="l08128"></a><span class="lineno"> 8128</span>&#160;<span class="preprocessor">#define USB_TXTYPE5_PROTO_BULK  0x00000020  // Bulk</span></div><div class="line"><a name="l08129"></a><span class="lineno"> 8129</span>&#160;<span class="preprocessor">#define USB_TXTYPE5_PROTO_INT   0x00000030  // Interrupt</span></div><div class="line"><a name="l08130"></a><span class="lineno"> 8130</span>&#160;<span class="preprocessor">#define USB_TXTYPE5_TEP_M       0x0000000F  // Target Endpoint Number</span></div><div class="line"><a name="l08131"></a><span class="lineno"> 8131</span>&#160;<span class="preprocessor">#define USB_TXTYPE5_TEP_S       0</span></div><div class="line"><a name="l08132"></a><span class="lineno"> 8132</span>&#160;</div><div class="line"><a name="l08133"></a><span class="lineno"> 8133</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08134"></a><span class="lineno"> 8134</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08135"></a><span class="lineno"> 8135</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXINTERVAL5</span></div><div class="line"><a name="l08136"></a><span class="lineno"> 8136</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l08137"></a><span class="lineno"> 8137</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08138"></a><span class="lineno"> 8138</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08139"></a><span class="lineno"> 8139</span>&#160;<span class="preprocessor">#define USB_TXINTERVAL5_TXPOLL_M                                              \</span></div><div class="line"><a name="l08140"></a><span class="lineno"> 8140</span>&#160;<span class="preprocessor">                                0x000000FF  // TX Polling</span></div><div class="line"><a name="l08141"></a><span class="lineno"> 8141</span>&#160;<span class="preprocessor">#define USB_TXINTERVAL5_NAKLMT_M                                              \</span></div><div class="line"><a name="l08142"></a><span class="lineno"> 8142</span>&#160;<span class="preprocessor">                                0x000000FF  // NAK Limit</span></div><div class="line"><a name="l08143"></a><span class="lineno"> 8143</span>&#160;<span class="preprocessor">#define USB_TXINTERVAL5_NAKLMT_S                                              \</span></div><div class="line"><a name="l08144"></a><span class="lineno"> 8144</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l08145"></a><span class="lineno"> 8145</span>&#160;<span class="preprocessor">#define USB_TXINTERVAL5_TXPOLL_S                                              \</span></div><div class="line"><a name="l08146"></a><span class="lineno"> 8146</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l08147"></a><span class="lineno"> 8147</span>&#160;</div><div class="line"><a name="l08148"></a><span class="lineno"> 8148</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08149"></a><span class="lineno"> 8149</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08150"></a><span class="lineno"> 8150</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXTYPE5 register.</span></div><div class="line"><a name="l08151"></a><span class="lineno"> 8151</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08152"></a><span class="lineno"> 8152</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08153"></a><span class="lineno"> 8153</span>&#160;<span class="preprocessor">#define USB_RXTYPE5_SPEED_M     0x000000C0  // Operating Speed</span></div><div class="line"><a name="l08154"></a><span class="lineno"> 8154</span>&#160;<span class="preprocessor">#define USB_RXTYPE5_SPEED_DFLT  0x00000000  // Default</span></div><div class="line"><a name="l08155"></a><span class="lineno"> 8155</span>&#160;<span class="preprocessor">#define USB_RXTYPE5_SPEED_FULL  0x00000080  // Full</span></div><div class="line"><a name="l08156"></a><span class="lineno"> 8156</span>&#160;<span class="preprocessor">#define USB_RXTYPE5_SPEED_LOW   0x000000C0  // Low</span></div><div class="line"><a name="l08157"></a><span class="lineno"> 8157</span>&#160;<span class="preprocessor">#define USB_RXTYPE5_PROTO_M     0x00000030  // Protocol</span></div><div class="line"><a name="l08158"></a><span class="lineno"> 8158</span>&#160;<span class="preprocessor">#define USB_RXTYPE5_PROTO_CTRL  0x00000000  // Control</span></div><div class="line"><a name="l08159"></a><span class="lineno"> 8159</span>&#160;<span class="preprocessor">#define USB_RXTYPE5_PROTO_ISOC  0x00000010  // Isochronous</span></div><div class="line"><a name="l08160"></a><span class="lineno"> 8160</span>&#160;<span class="preprocessor">#define USB_RXTYPE5_PROTO_BULK  0x00000020  // Bulk</span></div><div class="line"><a name="l08161"></a><span class="lineno"> 8161</span>&#160;<span class="preprocessor">#define USB_RXTYPE5_PROTO_INT   0x00000030  // Interrupt</span></div><div class="line"><a name="l08162"></a><span class="lineno"> 8162</span>&#160;<span class="preprocessor">#define USB_RXTYPE5_TEP_M       0x0000000F  // Target Endpoint Number</span></div><div class="line"><a name="l08163"></a><span class="lineno"> 8163</span>&#160;<span class="preprocessor">#define USB_RXTYPE5_TEP_S       0</span></div><div class="line"><a name="l08164"></a><span class="lineno"> 8164</span>&#160;</div><div class="line"><a name="l08165"></a><span class="lineno"> 8165</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08166"></a><span class="lineno"> 8166</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08167"></a><span class="lineno"> 8167</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXINTERVAL5</span></div><div class="line"><a name="l08168"></a><span class="lineno"> 8168</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l08169"></a><span class="lineno"> 8169</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08170"></a><span class="lineno"> 8170</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08171"></a><span class="lineno"> 8171</span>&#160;<span class="preprocessor">#define USB_RXINTERVAL5_TXPOLL_M                                              \</span></div><div class="line"><a name="l08172"></a><span class="lineno"> 8172</span>&#160;<span class="preprocessor">                                0x000000FF  // RX Polling</span></div><div class="line"><a name="l08173"></a><span class="lineno"> 8173</span>&#160;<span class="preprocessor">#define USB_RXINTERVAL5_NAKLMT_M                                              \</span></div><div class="line"><a name="l08174"></a><span class="lineno"> 8174</span>&#160;<span class="preprocessor">                                0x000000FF  // NAK Limit</span></div><div class="line"><a name="l08175"></a><span class="lineno"> 8175</span>&#160;<span class="preprocessor">#define USB_RXINTERVAL5_TXPOLL_S                                              \</span></div><div class="line"><a name="l08176"></a><span class="lineno"> 8176</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l08177"></a><span class="lineno"> 8177</span>&#160;<span class="preprocessor">#define USB_RXINTERVAL5_NAKLMT_S                                              \</span></div><div class="line"><a name="l08178"></a><span class="lineno"> 8178</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l08179"></a><span class="lineno"> 8179</span>&#160;</div><div class="line"><a name="l08180"></a><span class="lineno"> 8180</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08181"></a><span class="lineno"> 8181</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08182"></a><span class="lineno"> 8182</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXMAXP6 register.</span></div><div class="line"><a name="l08183"></a><span class="lineno"> 8183</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08184"></a><span class="lineno"> 8184</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08185"></a><span class="lineno"> 8185</span>&#160;<span class="preprocessor">#define USB_TXMAXP6_MAXLOAD_M   0x000007FF  // Maximum Payload</span></div><div class="line"><a name="l08186"></a><span class="lineno"> 8186</span>&#160;<span class="preprocessor">#define USB_TXMAXP6_MAXLOAD_S   0</span></div><div class="line"><a name="l08187"></a><span class="lineno"> 8187</span>&#160;</div><div class="line"><a name="l08188"></a><span class="lineno"> 8188</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08189"></a><span class="lineno"> 8189</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08190"></a><span class="lineno"> 8190</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRL6 register.</span></div><div class="line"><a name="l08191"></a><span class="lineno"> 8191</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08192"></a><span class="lineno"> 8192</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08193"></a><span class="lineno"> 8193</span>&#160;<span class="preprocessor">#define USB_TXCSRL6_NAKTO       0x00000080  // NAK Timeout</span></div><div class="line"><a name="l08194"></a><span class="lineno"> 8194</span>&#160;<span class="preprocessor">#define USB_TXCSRL6_CLRDT       0x00000040  // Clear Data Toggle</span></div><div class="line"><a name="l08195"></a><span class="lineno"> 8195</span>&#160;<span class="preprocessor">#define USB_TXCSRL6_STALLED     0x00000020  // Endpoint Stalled</span></div><div class="line"><a name="l08196"></a><span class="lineno"> 8196</span>&#160;<span class="preprocessor">#define USB_TXCSRL6_STALL       0x00000010  // Send STALL</span></div><div class="line"><a name="l08197"></a><span class="lineno"> 8197</span>&#160;<span class="preprocessor">#define USB_TXCSRL6_SETUP       0x00000010  // Setup Packet</span></div><div class="line"><a name="l08198"></a><span class="lineno"> 8198</span>&#160;<span class="preprocessor">#define USB_TXCSRL6_FLUSH       0x00000008  // Flush FIFO</span></div><div class="line"><a name="l08199"></a><span class="lineno"> 8199</span>&#160;<span class="preprocessor">#define USB_TXCSRL6_ERROR       0x00000004  // Error</span></div><div class="line"><a name="l08200"></a><span class="lineno"> 8200</span>&#160;<span class="preprocessor">#define USB_TXCSRL6_UNDRN       0x00000004  // Underrun</span></div><div class="line"><a name="l08201"></a><span class="lineno"> 8201</span>&#160;<span class="preprocessor">#define USB_TXCSRL6_FIFONE      0x00000002  // FIFO Not Empty</span></div><div class="line"><a name="l08202"></a><span class="lineno"> 8202</span>&#160;<span class="preprocessor">#define USB_TXCSRL6_TXRDY       0x00000001  // Transmit Packet Ready</span></div><div class="line"><a name="l08203"></a><span class="lineno"> 8203</span>&#160;</div><div class="line"><a name="l08204"></a><span class="lineno"> 8204</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08205"></a><span class="lineno"> 8205</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08206"></a><span class="lineno"> 8206</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRH6 register.</span></div><div class="line"><a name="l08207"></a><span class="lineno"> 8207</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08208"></a><span class="lineno"> 8208</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08209"></a><span class="lineno"> 8209</span>&#160;<span class="preprocessor">#define USB_TXCSRH6_AUTOSET     0x00000080  // Auto Set</span></div><div class="line"><a name="l08210"></a><span class="lineno"> 8210</span>&#160;<span class="preprocessor">#define USB_TXCSRH6_ISO         0x00000040  // Isochronous Transfers</span></div><div class="line"><a name="l08211"></a><span class="lineno"> 8211</span>&#160;<span class="preprocessor">#define USB_TXCSRH6_MODE        0x00000020  // Mode</span></div><div class="line"><a name="l08212"></a><span class="lineno"> 8212</span>&#160;<span class="preprocessor">#define USB_TXCSRH6_DMAEN       0x00000010  // DMA Request Enable</span></div><div class="line"><a name="l08213"></a><span class="lineno"> 8213</span>&#160;<span class="preprocessor">#define USB_TXCSRH6_FDT         0x00000008  // Force Data Toggle</span></div><div class="line"><a name="l08214"></a><span class="lineno"> 8214</span>&#160;<span class="preprocessor">#define USB_TXCSRH6_DMAMOD      0x00000004  // DMA Request Mode</span></div><div class="line"><a name="l08215"></a><span class="lineno"> 8215</span>&#160;<span class="preprocessor">#define USB_TXCSRH6_DTWE        0x00000002  // Data Toggle Write Enable</span></div><div class="line"><a name="l08216"></a><span class="lineno"> 8216</span>&#160;<span class="preprocessor">#define USB_TXCSRH6_DT          0x00000001  // Data Toggle</span></div><div class="line"><a name="l08217"></a><span class="lineno"> 8217</span>&#160;</div><div class="line"><a name="l08218"></a><span class="lineno"> 8218</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08219"></a><span class="lineno"> 8219</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08220"></a><span class="lineno"> 8220</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXMAXP6 register.</span></div><div class="line"><a name="l08221"></a><span class="lineno"> 8221</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08222"></a><span class="lineno"> 8222</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08223"></a><span class="lineno"> 8223</span>&#160;<span class="preprocessor">#define USB_RXMAXP6_MAXLOAD_M   0x000007FF  // Maximum Payload</span></div><div class="line"><a name="l08224"></a><span class="lineno"> 8224</span>&#160;<span class="preprocessor">#define USB_RXMAXP6_MAXLOAD_S   0</span></div><div class="line"><a name="l08225"></a><span class="lineno"> 8225</span>&#160;</div><div class="line"><a name="l08226"></a><span class="lineno"> 8226</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08227"></a><span class="lineno"> 8227</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08228"></a><span class="lineno"> 8228</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRL6 register.</span></div><div class="line"><a name="l08229"></a><span class="lineno"> 8229</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08230"></a><span class="lineno"> 8230</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08231"></a><span class="lineno"> 8231</span>&#160;<span class="preprocessor">#define USB_RXCSRL6_CLRDT       0x00000080  // Clear Data Toggle</span></div><div class="line"><a name="l08232"></a><span class="lineno"> 8232</span>&#160;<span class="preprocessor">#define USB_RXCSRL6_STALLED     0x00000040  // Endpoint Stalled</span></div><div class="line"><a name="l08233"></a><span class="lineno"> 8233</span>&#160;<span class="preprocessor">#define USB_RXCSRL6_REQPKT      0x00000020  // Request Packet</span></div><div class="line"><a name="l08234"></a><span class="lineno"> 8234</span>&#160;<span class="preprocessor">#define USB_RXCSRL6_STALL       0x00000020  // Send STALL</span></div><div class="line"><a name="l08235"></a><span class="lineno"> 8235</span>&#160;<span class="preprocessor">#define USB_RXCSRL6_FLUSH       0x00000010  // Flush FIFO</span></div><div class="line"><a name="l08236"></a><span class="lineno"> 8236</span>&#160;<span class="preprocessor">#define USB_RXCSRL6_NAKTO       0x00000008  // NAK Timeout</span></div><div class="line"><a name="l08237"></a><span class="lineno"> 8237</span>&#160;<span class="preprocessor">#define USB_RXCSRL6_DATAERR     0x00000008  // Data Error</span></div><div class="line"><a name="l08238"></a><span class="lineno"> 8238</span>&#160;<span class="preprocessor">#define USB_RXCSRL6_ERROR       0x00000004  // Error</span></div><div class="line"><a name="l08239"></a><span class="lineno"> 8239</span>&#160;<span class="preprocessor">#define USB_RXCSRL6_OVER        0x00000004  // Overrun</span></div><div class="line"><a name="l08240"></a><span class="lineno"> 8240</span>&#160;<span class="preprocessor">#define USB_RXCSRL6_FULL        0x00000002  // FIFO Full</span></div><div class="line"><a name="l08241"></a><span class="lineno"> 8241</span>&#160;<span class="preprocessor">#define USB_RXCSRL6_RXRDY       0x00000001  // Receive Packet Ready</span></div><div class="line"><a name="l08242"></a><span class="lineno"> 8242</span>&#160;</div><div class="line"><a name="l08243"></a><span class="lineno"> 8243</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08244"></a><span class="lineno"> 8244</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08245"></a><span class="lineno"> 8245</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRH6 register.</span></div><div class="line"><a name="l08246"></a><span class="lineno"> 8246</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08247"></a><span class="lineno"> 8247</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08248"></a><span class="lineno"> 8248</span>&#160;<span class="preprocessor">#define USB_RXCSRH6_AUTOCL      0x00000080  // Auto Clear</span></div><div class="line"><a name="l08249"></a><span class="lineno"> 8249</span>&#160;<span class="preprocessor">#define USB_RXCSRH6_AUTORQ      0x00000040  // Auto Request</span></div><div class="line"><a name="l08250"></a><span class="lineno"> 8250</span>&#160;<span class="preprocessor">#define USB_RXCSRH6_ISO         0x00000040  // Isochronous Transfers</span></div><div class="line"><a name="l08251"></a><span class="lineno"> 8251</span>&#160;<span class="preprocessor">#define USB_RXCSRH6_DMAEN       0x00000020  // DMA Request Enable</span></div><div class="line"><a name="l08252"></a><span class="lineno"> 8252</span>&#160;<span class="preprocessor">#define USB_RXCSRH6_DISNYET     0x00000010  // Disable NYET</span></div><div class="line"><a name="l08253"></a><span class="lineno"> 8253</span>&#160;<span class="preprocessor">#define USB_RXCSRH6_PIDERR      0x00000010  // PID Error</span></div><div class="line"><a name="l08254"></a><span class="lineno"> 8254</span>&#160;<span class="preprocessor">#define USB_RXCSRH6_DMAMOD      0x00000008  // DMA Request Mode</span></div><div class="line"><a name="l08255"></a><span class="lineno"> 8255</span>&#160;<span class="preprocessor">#define USB_RXCSRH6_DTWE        0x00000004  // Data Toggle Write Enable</span></div><div class="line"><a name="l08256"></a><span class="lineno"> 8256</span>&#160;<span class="preprocessor">#define USB_RXCSRH6_DT          0x00000002  // Data Toggle</span></div><div class="line"><a name="l08257"></a><span class="lineno"> 8257</span>&#160;</div><div class="line"><a name="l08258"></a><span class="lineno"> 8258</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08259"></a><span class="lineno"> 8259</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08260"></a><span class="lineno"> 8260</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCOUNT6 register.</span></div><div class="line"><a name="l08261"></a><span class="lineno"> 8261</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08262"></a><span class="lineno"> 8262</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08263"></a><span class="lineno"> 8263</span>&#160;<span class="preprocessor">#define USB_RXCOUNT6_COUNT_M    0x00001FFF  // Receive Packet Count</span></div><div class="line"><a name="l08264"></a><span class="lineno"> 8264</span>&#160;<span class="preprocessor">#define USB_RXCOUNT6_COUNT_S    0</span></div><div class="line"><a name="l08265"></a><span class="lineno"> 8265</span>&#160;</div><div class="line"><a name="l08266"></a><span class="lineno"> 8266</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08267"></a><span class="lineno"> 8267</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08268"></a><span class="lineno"> 8268</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXTYPE6 register.</span></div><div class="line"><a name="l08269"></a><span class="lineno"> 8269</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08270"></a><span class="lineno"> 8270</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08271"></a><span class="lineno"> 8271</span>&#160;<span class="preprocessor">#define USB_TXTYPE6_SPEED_M     0x000000C0  // Operating Speed</span></div><div class="line"><a name="l08272"></a><span class="lineno"> 8272</span>&#160;<span class="preprocessor">#define USB_TXTYPE6_SPEED_DFLT  0x00000000  // Default</span></div><div class="line"><a name="l08273"></a><span class="lineno"> 8273</span>&#160;<span class="preprocessor">#define USB_TXTYPE6_SPEED_FULL  0x00000080  // Full</span></div><div class="line"><a name="l08274"></a><span class="lineno"> 8274</span>&#160;<span class="preprocessor">#define USB_TXTYPE6_SPEED_LOW   0x000000C0  // Low</span></div><div class="line"><a name="l08275"></a><span class="lineno"> 8275</span>&#160;<span class="preprocessor">#define USB_TXTYPE6_PROTO_M     0x00000030  // Protocol</span></div><div class="line"><a name="l08276"></a><span class="lineno"> 8276</span>&#160;<span class="preprocessor">#define USB_TXTYPE6_PROTO_CTRL  0x00000000  // Control</span></div><div class="line"><a name="l08277"></a><span class="lineno"> 8277</span>&#160;<span class="preprocessor">#define USB_TXTYPE6_PROTO_ISOC  0x00000010  // Isochronous</span></div><div class="line"><a name="l08278"></a><span class="lineno"> 8278</span>&#160;<span class="preprocessor">#define USB_TXTYPE6_PROTO_BULK  0x00000020  // Bulk</span></div><div class="line"><a name="l08279"></a><span class="lineno"> 8279</span>&#160;<span class="preprocessor">#define USB_TXTYPE6_PROTO_INT   0x00000030  // Interrupt</span></div><div class="line"><a name="l08280"></a><span class="lineno"> 8280</span>&#160;<span class="preprocessor">#define USB_TXTYPE6_TEP_M       0x0000000F  // Target Endpoint Number</span></div><div class="line"><a name="l08281"></a><span class="lineno"> 8281</span>&#160;<span class="preprocessor">#define USB_TXTYPE6_TEP_S       0</span></div><div class="line"><a name="l08282"></a><span class="lineno"> 8282</span>&#160;</div><div class="line"><a name="l08283"></a><span class="lineno"> 8283</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08284"></a><span class="lineno"> 8284</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08285"></a><span class="lineno"> 8285</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXINTERVAL6</span></div><div class="line"><a name="l08286"></a><span class="lineno"> 8286</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l08287"></a><span class="lineno"> 8287</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08288"></a><span class="lineno"> 8288</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08289"></a><span class="lineno"> 8289</span>&#160;<span class="preprocessor">#define USB_TXINTERVAL6_TXPOLL_M                                              \</span></div><div class="line"><a name="l08290"></a><span class="lineno"> 8290</span>&#160;<span class="preprocessor">                                0x000000FF  // TX Polling</span></div><div class="line"><a name="l08291"></a><span class="lineno"> 8291</span>&#160;<span class="preprocessor">#define USB_TXINTERVAL6_NAKLMT_M                                              \</span></div><div class="line"><a name="l08292"></a><span class="lineno"> 8292</span>&#160;<span class="preprocessor">                                0x000000FF  // NAK Limit</span></div><div class="line"><a name="l08293"></a><span class="lineno"> 8293</span>&#160;<span class="preprocessor">#define USB_TXINTERVAL6_TXPOLL_S                                              \</span></div><div class="line"><a name="l08294"></a><span class="lineno"> 8294</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l08295"></a><span class="lineno"> 8295</span>&#160;<span class="preprocessor">#define USB_TXINTERVAL6_NAKLMT_S                                              \</span></div><div class="line"><a name="l08296"></a><span class="lineno"> 8296</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l08297"></a><span class="lineno"> 8297</span>&#160;</div><div class="line"><a name="l08298"></a><span class="lineno"> 8298</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08299"></a><span class="lineno"> 8299</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08300"></a><span class="lineno"> 8300</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXTYPE6 register.</span></div><div class="line"><a name="l08301"></a><span class="lineno"> 8301</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08302"></a><span class="lineno"> 8302</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08303"></a><span class="lineno"> 8303</span>&#160;<span class="preprocessor">#define USB_RXTYPE6_SPEED_M     0x000000C0  // Operating Speed</span></div><div class="line"><a name="l08304"></a><span class="lineno"> 8304</span>&#160;<span class="preprocessor">#define USB_RXTYPE6_SPEED_DFLT  0x00000000  // Default</span></div><div class="line"><a name="l08305"></a><span class="lineno"> 8305</span>&#160;<span class="preprocessor">#define USB_RXTYPE6_SPEED_FULL  0x00000080  // Full</span></div><div class="line"><a name="l08306"></a><span class="lineno"> 8306</span>&#160;<span class="preprocessor">#define USB_RXTYPE6_SPEED_LOW   0x000000C0  // Low</span></div><div class="line"><a name="l08307"></a><span class="lineno"> 8307</span>&#160;<span class="preprocessor">#define USB_RXTYPE6_PROTO_M     0x00000030  // Protocol</span></div><div class="line"><a name="l08308"></a><span class="lineno"> 8308</span>&#160;<span class="preprocessor">#define USB_RXTYPE6_PROTO_CTRL  0x00000000  // Control</span></div><div class="line"><a name="l08309"></a><span class="lineno"> 8309</span>&#160;<span class="preprocessor">#define USB_RXTYPE6_PROTO_ISOC  0x00000010  // Isochronous</span></div><div class="line"><a name="l08310"></a><span class="lineno"> 8310</span>&#160;<span class="preprocessor">#define USB_RXTYPE6_PROTO_BULK  0x00000020  // Bulk</span></div><div class="line"><a name="l08311"></a><span class="lineno"> 8311</span>&#160;<span class="preprocessor">#define USB_RXTYPE6_PROTO_INT   0x00000030  // Interrupt</span></div><div class="line"><a name="l08312"></a><span class="lineno"> 8312</span>&#160;<span class="preprocessor">#define USB_RXTYPE6_TEP_M       0x0000000F  // Target Endpoint Number</span></div><div class="line"><a name="l08313"></a><span class="lineno"> 8313</span>&#160;<span class="preprocessor">#define USB_RXTYPE6_TEP_S       0</span></div><div class="line"><a name="l08314"></a><span class="lineno"> 8314</span>&#160;</div><div class="line"><a name="l08315"></a><span class="lineno"> 8315</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08316"></a><span class="lineno"> 8316</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08317"></a><span class="lineno"> 8317</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXINTERVAL6</span></div><div class="line"><a name="l08318"></a><span class="lineno"> 8318</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l08319"></a><span class="lineno"> 8319</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08320"></a><span class="lineno"> 8320</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08321"></a><span class="lineno"> 8321</span>&#160;<span class="preprocessor">#define USB_RXINTERVAL6_TXPOLL_M                                              \</span></div><div class="line"><a name="l08322"></a><span class="lineno"> 8322</span>&#160;<span class="preprocessor">                                0x000000FF  // RX Polling</span></div><div class="line"><a name="l08323"></a><span class="lineno"> 8323</span>&#160;<span class="preprocessor">#define USB_RXINTERVAL6_NAKLMT_M                                              \</span></div><div class="line"><a name="l08324"></a><span class="lineno"> 8324</span>&#160;<span class="preprocessor">                                0x000000FF  // NAK Limit</span></div><div class="line"><a name="l08325"></a><span class="lineno"> 8325</span>&#160;<span class="preprocessor">#define USB_RXINTERVAL6_NAKLMT_S                                              \</span></div><div class="line"><a name="l08326"></a><span class="lineno"> 8326</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l08327"></a><span class="lineno"> 8327</span>&#160;<span class="preprocessor">#define USB_RXINTERVAL6_TXPOLL_S                                              \</span></div><div class="line"><a name="l08328"></a><span class="lineno"> 8328</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l08329"></a><span class="lineno"> 8329</span>&#160;</div><div class="line"><a name="l08330"></a><span class="lineno"> 8330</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08331"></a><span class="lineno"> 8331</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08332"></a><span class="lineno"> 8332</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXMAXP7 register.</span></div><div class="line"><a name="l08333"></a><span class="lineno"> 8333</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08334"></a><span class="lineno"> 8334</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08335"></a><span class="lineno"> 8335</span>&#160;<span class="preprocessor">#define USB_TXMAXP7_MAXLOAD_M   0x000007FF  // Maximum Payload</span></div><div class="line"><a name="l08336"></a><span class="lineno"> 8336</span>&#160;<span class="preprocessor">#define USB_TXMAXP7_MAXLOAD_S   0</span></div><div class="line"><a name="l08337"></a><span class="lineno"> 8337</span>&#160;</div><div class="line"><a name="l08338"></a><span class="lineno"> 8338</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08339"></a><span class="lineno"> 8339</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08340"></a><span class="lineno"> 8340</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRL7 register.</span></div><div class="line"><a name="l08341"></a><span class="lineno"> 8341</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08342"></a><span class="lineno"> 8342</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08343"></a><span class="lineno"> 8343</span>&#160;<span class="preprocessor">#define USB_TXCSRL7_NAKTO       0x00000080  // NAK Timeout</span></div><div class="line"><a name="l08344"></a><span class="lineno"> 8344</span>&#160;<span class="preprocessor">#define USB_TXCSRL7_CLRDT       0x00000040  // Clear Data Toggle</span></div><div class="line"><a name="l08345"></a><span class="lineno"> 8345</span>&#160;<span class="preprocessor">#define USB_TXCSRL7_STALLED     0x00000020  // Endpoint Stalled</span></div><div class="line"><a name="l08346"></a><span class="lineno"> 8346</span>&#160;<span class="preprocessor">#define USB_TXCSRL7_STALL       0x00000010  // Send STALL</span></div><div class="line"><a name="l08347"></a><span class="lineno"> 8347</span>&#160;<span class="preprocessor">#define USB_TXCSRL7_SETUP       0x00000010  // Setup Packet</span></div><div class="line"><a name="l08348"></a><span class="lineno"> 8348</span>&#160;<span class="preprocessor">#define USB_TXCSRL7_FLUSH       0x00000008  // Flush FIFO</span></div><div class="line"><a name="l08349"></a><span class="lineno"> 8349</span>&#160;<span class="preprocessor">#define USB_TXCSRL7_ERROR       0x00000004  // Error</span></div><div class="line"><a name="l08350"></a><span class="lineno"> 8350</span>&#160;<span class="preprocessor">#define USB_TXCSRL7_UNDRN       0x00000004  // Underrun</span></div><div class="line"><a name="l08351"></a><span class="lineno"> 8351</span>&#160;<span class="preprocessor">#define USB_TXCSRL7_FIFONE      0x00000002  // FIFO Not Empty</span></div><div class="line"><a name="l08352"></a><span class="lineno"> 8352</span>&#160;<span class="preprocessor">#define USB_TXCSRL7_TXRDY       0x00000001  // Transmit Packet Ready</span></div><div class="line"><a name="l08353"></a><span class="lineno"> 8353</span>&#160;</div><div class="line"><a name="l08354"></a><span class="lineno"> 8354</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08355"></a><span class="lineno"> 8355</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08356"></a><span class="lineno"> 8356</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRH7 register.</span></div><div class="line"><a name="l08357"></a><span class="lineno"> 8357</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08358"></a><span class="lineno"> 8358</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08359"></a><span class="lineno"> 8359</span>&#160;<span class="preprocessor">#define USB_TXCSRH7_AUTOSET     0x00000080  // Auto Set</span></div><div class="line"><a name="l08360"></a><span class="lineno"> 8360</span>&#160;<span class="preprocessor">#define USB_TXCSRH7_ISO         0x00000040  // Isochronous Transfers</span></div><div class="line"><a name="l08361"></a><span class="lineno"> 8361</span>&#160;<span class="preprocessor">#define USB_TXCSRH7_MODE        0x00000020  // Mode</span></div><div class="line"><a name="l08362"></a><span class="lineno"> 8362</span>&#160;<span class="preprocessor">#define USB_TXCSRH7_DMAEN       0x00000010  // DMA Request Enable</span></div><div class="line"><a name="l08363"></a><span class="lineno"> 8363</span>&#160;<span class="preprocessor">#define USB_TXCSRH7_FDT         0x00000008  // Force Data Toggle</span></div><div class="line"><a name="l08364"></a><span class="lineno"> 8364</span>&#160;<span class="preprocessor">#define USB_TXCSRH7_DMAMOD      0x00000004  // DMA Request Mode</span></div><div class="line"><a name="l08365"></a><span class="lineno"> 8365</span>&#160;<span class="preprocessor">#define USB_TXCSRH7_DTWE        0x00000002  // Data Toggle Write Enable</span></div><div class="line"><a name="l08366"></a><span class="lineno"> 8366</span>&#160;<span class="preprocessor">#define USB_TXCSRH7_DT          0x00000001  // Data Toggle</span></div><div class="line"><a name="l08367"></a><span class="lineno"> 8367</span>&#160;</div><div class="line"><a name="l08368"></a><span class="lineno"> 8368</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08369"></a><span class="lineno"> 8369</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08370"></a><span class="lineno"> 8370</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXMAXP7 register.</span></div><div class="line"><a name="l08371"></a><span class="lineno"> 8371</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08372"></a><span class="lineno"> 8372</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08373"></a><span class="lineno"> 8373</span>&#160;<span class="preprocessor">#define USB_RXMAXP7_MAXLOAD_M   0x000007FF  // Maximum Payload</span></div><div class="line"><a name="l08374"></a><span class="lineno"> 8374</span>&#160;<span class="preprocessor">#define USB_RXMAXP7_MAXLOAD_S   0</span></div><div class="line"><a name="l08375"></a><span class="lineno"> 8375</span>&#160;</div><div class="line"><a name="l08376"></a><span class="lineno"> 8376</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08377"></a><span class="lineno"> 8377</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08378"></a><span class="lineno"> 8378</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRL7 register.</span></div><div class="line"><a name="l08379"></a><span class="lineno"> 8379</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08380"></a><span class="lineno"> 8380</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08381"></a><span class="lineno"> 8381</span>&#160;<span class="preprocessor">#define USB_RXCSRL7_CLRDT       0x00000080  // Clear Data Toggle</span></div><div class="line"><a name="l08382"></a><span class="lineno"> 8382</span>&#160;<span class="preprocessor">#define USB_RXCSRL7_STALLED     0x00000040  // Endpoint Stalled</span></div><div class="line"><a name="l08383"></a><span class="lineno"> 8383</span>&#160;<span class="preprocessor">#define USB_RXCSRL7_REQPKT      0x00000020  // Request Packet</span></div><div class="line"><a name="l08384"></a><span class="lineno"> 8384</span>&#160;<span class="preprocessor">#define USB_RXCSRL7_STALL       0x00000020  // Send STALL</span></div><div class="line"><a name="l08385"></a><span class="lineno"> 8385</span>&#160;<span class="preprocessor">#define USB_RXCSRL7_FLUSH       0x00000010  // Flush FIFO</span></div><div class="line"><a name="l08386"></a><span class="lineno"> 8386</span>&#160;<span class="preprocessor">#define USB_RXCSRL7_DATAERR     0x00000008  // Data Error</span></div><div class="line"><a name="l08387"></a><span class="lineno"> 8387</span>&#160;<span class="preprocessor">#define USB_RXCSRL7_NAKTO       0x00000008  // NAK Timeout</span></div><div class="line"><a name="l08388"></a><span class="lineno"> 8388</span>&#160;<span class="preprocessor">#define USB_RXCSRL7_ERROR       0x00000004  // Error</span></div><div class="line"><a name="l08389"></a><span class="lineno"> 8389</span>&#160;<span class="preprocessor">#define USB_RXCSRL7_OVER        0x00000004  // Overrun</span></div><div class="line"><a name="l08390"></a><span class="lineno"> 8390</span>&#160;<span class="preprocessor">#define USB_RXCSRL7_FULL        0x00000002  // FIFO Full</span></div><div class="line"><a name="l08391"></a><span class="lineno"> 8391</span>&#160;<span class="preprocessor">#define USB_RXCSRL7_RXRDY       0x00000001  // Receive Packet Ready</span></div><div class="line"><a name="l08392"></a><span class="lineno"> 8392</span>&#160;</div><div class="line"><a name="l08393"></a><span class="lineno"> 8393</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08394"></a><span class="lineno"> 8394</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08395"></a><span class="lineno"> 8395</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRH7 register.</span></div><div class="line"><a name="l08396"></a><span class="lineno"> 8396</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08397"></a><span class="lineno"> 8397</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08398"></a><span class="lineno"> 8398</span>&#160;<span class="preprocessor">#define USB_RXCSRH7_AUTOCL      0x00000080  // Auto Clear</span></div><div class="line"><a name="l08399"></a><span class="lineno"> 8399</span>&#160;<span class="preprocessor">#define USB_RXCSRH7_ISO         0x00000040  // Isochronous Transfers</span></div><div class="line"><a name="l08400"></a><span class="lineno"> 8400</span>&#160;<span class="preprocessor">#define USB_RXCSRH7_AUTORQ      0x00000040  // Auto Request</span></div><div class="line"><a name="l08401"></a><span class="lineno"> 8401</span>&#160;<span class="preprocessor">#define USB_RXCSRH7_DMAEN       0x00000020  // DMA Request Enable</span></div><div class="line"><a name="l08402"></a><span class="lineno"> 8402</span>&#160;<span class="preprocessor">#define USB_RXCSRH7_PIDERR      0x00000010  // PID Error</span></div><div class="line"><a name="l08403"></a><span class="lineno"> 8403</span>&#160;<span class="preprocessor">#define USB_RXCSRH7_DISNYET     0x00000010  // Disable NYET</span></div><div class="line"><a name="l08404"></a><span class="lineno"> 8404</span>&#160;<span class="preprocessor">#define USB_RXCSRH7_DMAMOD      0x00000008  // DMA Request Mode</span></div><div class="line"><a name="l08405"></a><span class="lineno"> 8405</span>&#160;<span class="preprocessor">#define USB_RXCSRH7_DTWE        0x00000004  // Data Toggle Write Enable</span></div><div class="line"><a name="l08406"></a><span class="lineno"> 8406</span>&#160;<span class="preprocessor">#define USB_RXCSRH7_DT          0x00000002  // Data Toggle</span></div><div class="line"><a name="l08407"></a><span class="lineno"> 8407</span>&#160;</div><div class="line"><a name="l08408"></a><span class="lineno"> 8408</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08409"></a><span class="lineno"> 8409</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08410"></a><span class="lineno"> 8410</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCOUNT7 register.</span></div><div class="line"><a name="l08411"></a><span class="lineno"> 8411</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08412"></a><span class="lineno"> 8412</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08413"></a><span class="lineno"> 8413</span>&#160;<span class="preprocessor">#define USB_RXCOUNT7_COUNT_M    0x00001FFF  // Receive Packet Count</span></div><div class="line"><a name="l08414"></a><span class="lineno"> 8414</span>&#160;<span class="preprocessor">#define USB_RXCOUNT7_COUNT_S    0</span></div><div class="line"><a name="l08415"></a><span class="lineno"> 8415</span>&#160;</div><div class="line"><a name="l08416"></a><span class="lineno"> 8416</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08417"></a><span class="lineno"> 8417</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08418"></a><span class="lineno"> 8418</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXTYPE7 register.</span></div><div class="line"><a name="l08419"></a><span class="lineno"> 8419</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08420"></a><span class="lineno"> 8420</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08421"></a><span class="lineno"> 8421</span>&#160;<span class="preprocessor">#define USB_TXTYPE7_SPEED_M     0x000000C0  // Operating Speed</span></div><div class="line"><a name="l08422"></a><span class="lineno"> 8422</span>&#160;<span class="preprocessor">#define USB_TXTYPE7_SPEED_DFLT  0x00000000  // Default</span></div><div class="line"><a name="l08423"></a><span class="lineno"> 8423</span>&#160;<span class="preprocessor">#define USB_TXTYPE7_SPEED_FULL  0x00000080  // Full</span></div><div class="line"><a name="l08424"></a><span class="lineno"> 8424</span>&#160;<span class="preprocessor">#define USB_TXTYPE7_SPEED_LOW   0x000000C0  // Low</span></div><div class="line"><a name="l08425"></a><span class="lineno"> 8425</span>&#160;<span class="preprocessor">#define USB_TXTYPE7_PROTO_M     0x00000030  // Protocol</span></div><div class="line"><a name="l08426"></a><span class="lineno"> 8426</span>&#160;<span class="preprocessor">#define USB_TXTYPE7_PROTO_CTRL  0x00000000  // Control</span></div><div class="line"><a name="l08427"></a><span class="lineno"> 8427</span>&#160;<span class="preprocessor">#define USB_TXTYPE7_PROTO_ISOC  0x00000010  // Isochronous</span></div><div class="line"><a name="l08428"></a><span class="lineno"> 8428</span>&#160;<span class="preprocessor">#define USB_TXTYPE7_PROTO_BULK  0x00000020  // Bulk</span></div><div class="line"><a name="l08429"></a><span class="lineno"> 8429</span>&#160;<span class="preprocessor">#define USB_TXTYPE7_PROTO_INT   0x00000030  // Interrupt</span></div><div class="line"><a name="l08430"></a><span class="lineno"> 8430</span>&#160;<span class="preprocessor">#define USB_TXTYPE7_TEP_M       0x0000000F  // Target Endpoint Number</span></div><div class="line"><a name="l08431"></a><span class="lineno"> 8431</span>&#160;<span class="preprocessor">#define USB_TXTYPE7_TEP_S       0</span></div><div class="line"><a name="l08432"></a><span class="lineno"> 8432</span>&#160;</div><div class="line"><a name="l08433"></a><span class="lineno"> 8433</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08434"></a><span class="lineno"> 8434</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08435"></a><span class="lineno"> 8435</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXINTERVAL7</span></div><div class="line"><a name="l08436"></a><span class="lineno"> 8436</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l08437"></a><span class="lineno"> 8437</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08438"></a><span class="lineno"> 8438</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08439"></a><span class="lineno"> 8439</span>&#160;<span class="preprocessor">#define USB_TXINTERVAL7_TXPOLL_M                                              \</span></div><div class="line"><a name="l08440"></a><span class="lineno"> 8440</span>&#160;<span class="preprocessor">                                0x000000FF  // TX Polling</span></div><div class="line"><a name="l08441"></a><span class="lineno"> 8441</span>&#160;<span class="preprocessor">#define USB_TXINTERVAL7_NAKLMT_M                                              \</span></div><div class="line"><a name="l08442"></a><span class="lineno"> 8442</span>&#160;<span class="preprocessor">                                0x000000FF  // NAK Limit</span></div><div class="line"><a name="l08443"></a><span class="lineno"> 8443</span>&#160;<span class="preprocessor">#define USB_TXINTERVAL7_NAKLMT_S                                              \</span></div><div class="line"><a name="l08444"></a><span class="lineno"> 8444</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l08445"></a><span class="lineno"> 8445</span>&#160;<span class="preprocessor">#define USB_TXINTERVAL7_TXPOLL_S                                              \</span></div><div class="line"><a name="l08446"></a><span class="lineno"> 8446</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l08447"></a><span class="lineno"> 8447</span>&#160;</div><div class="line"><a name="l08448"></a><span class="lineno"> 8448</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08449"></a><span class="lineno"> 8449</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08450"></a><span class="lineno"> 8450</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXTYPE7 register.</span></div><div class="line"><a name="l08451"></a><span class="lineno"> 8451</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08452"></a><span class="lineno"> 8452</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08453"></a><span class="lineno"> 8453</span>&#160;<span class="preprocessor">#define USB_RXTYPE7_SPEED_M     0x000000C0  // Operating Speed</span></div><div class="line"><a name="l08454"></a><span class="lineno"> 8454</span>&#160;<span class="preprocessor">#define USB_RXTYPE7_SPEED_DFLT  0x00000000  // Default</span></div><div class="line"><a name="l08455"></a><span class="lineno"> 8455</span>&#160;<span class="preprocessor">#define USB_RXTYPE7_SPEED_FULL  0x00000080  // Full</span></div><div class="line"><a name="l08456"></a><span class="lineno"> 8456</span>&#160;<span class="preprocessor">#define USB_RXTYPE7_SPEED_LOW   0x000000C0  // Low</span></div><div class="line"><a name="l08457"></a><span class="lineno"> 8457</span>&#160;<span class="preprocessor">#define USB_RXTYPE7_PROTO_M     0x00000030  // Protocol</span></div><div class="line"><a name="l08458"></a><span class="lineno"> 8458</span>&#160;<span class="preprocessor">#define USB_RXTYPE7_PROTO_CTRL  0x00000000  // Control</span></div><div class="line"><a name="l08459"></a><span class="lineno"> 8459</span>&#160;<span class="preprocessor">#define USB_RXTYPE7_PROTO_ISOC  0x00000010  // Isochronous</span></div><div class="line"><a name="l08460"></a><span class="lineno"> 8460</span>&#160;<span class="preprocessor">#define USB_RXTYPE7_PROTO_BULK  0x00000020  // Bulk</span></div><div class="line"><a name="l08461"></a><span class="lineno"> 8461</span>&#160;<span class="preprocessor">#define USB_RXTYPE7_PROTO_INT   0x00000030  // Interrupt</span></div><div class="line"><a name="l08462"></a><span class="lineno"> 8462</span>&#160;<span class="preprocessor">#define USB_RXTYPE7_TEP_M       0x0000000F  // Target Endpoint Number</span></div><div class="line"><a name="l08463"></a><span class="lineno"> 8463</span>&#160;<span class="preprocessor">#define USB_RXTYPE7_TEP_S       0</span></div><div class="line"><a name="l08464"></a><span class="lineno"> 8464</span>&#160;</div><div class="line"><a name="l08465"></a><span class="lineno"> 8465</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08466"></a><span class="lineno"> 8466</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08467"></a><span class="lineno"> 8467</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXINTERVAL7</span></div><div class="line"><a name="l08468"></a><span class="lineno"> 8468</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l08469"></a><span class="lineno"> 8469</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08470"></a><span class="lineno"> 8470</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08471"></a><span class="lineno"> 8471</span>&#160;<span class="preprocessor">#define USB_RXINTERVAL7_TXPOLL_M                                              \</span></div><div class="line"><a name="l08472"></a><span class="lineno"> 8472</span>&#160;<span class="preprocessor">                                0x000000FF  // RX Polling</span></div><div class="line"><a name="l08473"></a><span class="lineno"> 8473</span>&#160;<span class="preprocessor">#define USB_RXINTERVAL7_NAKLMT_M                                              \</span></div><div class="line"><a name="l08474"></a><span class="lineno"> 8474</span>&#160;<span class="preprocessor">                                0x000000FF  // NAK Limit</span></div><div class="line"><a name="l08475"></a><span class="lineno"> 8475</span>&#160;<span class="preprocessor">#define USB_RXINTERVAL7_NAKLMT_S                                              \</span></div><div class="line"><a name="l08476"></a><span class="lineno"> 8476</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l08477"></a><span class="lineno"> 8477</span>&#160;<span class="preprocessor">#define USB_RXINTERVAL7_TXPOLL_S                                              \</span></div><div class="line"><a name="l08478"></a><span class="lineno"> 8478</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l08479"></a><span class="lineno"> 8479</span>&#160;</div><div class="line"><a name="l08480"></a><span class="lineno"> 8480</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08481"></a><span class="lineno"> 8481</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08482"></a><span class="lineno"> 8482</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RQPKTCOUNT1</span></div><div class="line"><a name="l08483"></a><span class="lineno"> 8483</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l08484"></a><span class="lineno"> 8484</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08485"></a><span class="lineno"> 8485</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08486"></a><span class="lineno"> 8486</span>&#160;<span class="preprocessor">#define USB_RQPKTCOUNT1_M       0x0000FFFF  // Block Transfer Packet Count</span></div><div class="line"><a name="l08487"></a><span class="lineno"> 8487</span>&#160;<span class="preprocessor">#define USB_RQPKTCOUNT1_S       0</span></div><div class="line"><a name="l08488"></a><span class="lineno"> 8488</span>&#160;</div><div class="line"><a name="l08489"></a><span class="lineno"> 8489</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08490"></a><span class="lineno"> 8490</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08491"></a><span class="lineno"> 8491</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RQPKTCOUNT2</span></div><div class="line"><a name="l08492"></a><span class="lineno"> 8492</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l08493"></a><span class="lineno"> 8493</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08494"></a><span class="lineno"> 8494</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08495"></a><span class="lineno"> 8495</span>&#160;<span class="preprocessor">#define USB_RQPKTCOUNT2_M       0x0000FFFF  // Block Transfer Packet Count</span></div><div class="line"><a name="l08496"></a><span class="lineno"> 8496</span>&#160;<span class="preprocessor">#define USB_RQPKTCOUNT2_S       0</span></div><div class="line"><a name="l08497"></a><span class="lineno"> 8497</span>&#160;</div><div class="line"><a name="l08498"></a><span class="lineno"> 8498</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08499"></a><span class="lineno"> 8499</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08500"></a><span class="lineno"> 8500</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RQPKTCOUNT3</span></div><div class="line"><a name="l08501"></a><span class="lineno"> 8501</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l08502"></a><span class="lineno"> 8502</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08503"></a><span class="lineno"> 8503</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08504"></a><span class="lineno"> 8504</span>&#160;<span class="preprocessor">#define USB_RQPKTCOUNT3_M       0x0000FFFF  // Block Transfer Packet Count</span></div><div class="line"><a name="l08505"></a><span class="lineno"> 8505</span>&#160;<span class="preprocessor">#define USB_RQPKTCOUNT3_S       0</span></div><div class="line"><a name="l08506"></a><span class="lineno"> 8506</span>&#160;</div><div class="line"><a name="l08507"></a><span class="lineno"> 8507</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08508"></a><span class="lineno"> 8508</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08509"></a><span class="lineno"> 8509</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RQPKTCOUNT4</span></div><div class="line"><a name="l08510"></a><span class="lineno"> 8510</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l08511"></a><span class="lineno"> 8511</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08512"></a><span class="lineno"> 8512</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08513"></a><span class="lineno"> 8513</span>&#160;<span class="preprocessor">#define USB_RQPKTCOUNT4_COUNT_M 0x0000FFFF  // Block Transfer Packet Count</span></div><div class="line"><a name="l08514"></a><span class="lineno"> 8514</span>&#160;<span class="preprocessor">#define USB_RQPKTCOUNT4_COUNT_S 0</span></div><div class="line"><a name="l08515"></a><span class="lineno"> 8515</span>&#160;</div><div class="line"><a name="l08516"></a><span class="lineno"> 8516</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08517"></a><span class="lineno"> 8517</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08518"></a><span class="lineno"> 8518</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RQPKTCOUNT5</span></div><div class="line"><a name="l08519"></a><span class="lineno"> 8519</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l08520"></a><span class="lineno"> 8520</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08521"></a><span class="lineno"> 8521</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08522"></a><span class="lineno"> 8522</span>&#160;<span class="preprocessor">#define USB_RQPKTCOUNT5_COUNT_M 0x0000FFFF  // Block Transfer Packet Count</span></div><div class="line"><a name="l08523"></a><span class="lineno"> 8523</span>&#160;<span class="preprocessor">#define USB_RQPKTCOUNT5_COUNT_S 0</span></div><div class="line"><a name="l08524"></a><span class="lineno"> 8524</span>&#160;</div><div class="line"><a name="l08525"></a><span class="lineno"> 8525</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08526"></a><span class="lineno"> 8526</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08527"></a><span class="lineno"> 8527</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RQPKTCOUNT6</span></div><div class="line"><a name="l08528"></a><span class="lineno"> 8528</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l08529"></a><span class="lineno"> 8529</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08530"></a><span class="lineno"> 8530</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08531"></a><span class="lineno"> 8531</span>&#160;<span class="preprocessor">#define USB_RQPKTCOUNT6_COUNT_M 0x0000FFFF  // Block Transfer Packet Count</span></div><div class="line"><a name="l08532"></a><span class="lineno"> 8532</span>&#160;<span class="preprocessor">#define USB_RQPKTCOUNT6_COUNT_S 0</span></div><div class="line"><a name="l08533"></a><span class="lineno"> 8533</span>&#160;</div><div class="line"><a name="l08534"></a><span class="lineno"> 8534</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08535"></a><span class="lineno"> 8535</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08536"></a><span class="lineno"> 8536</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RQPKTCOUNT7</span></div><div class="line"><a name="l08537"></a><span class="lineno"> 8537</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l08538"></a><span class="lineno"> 8538</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08539"></a><span class="lineno"> 8539</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08540"></a><span class="lineno"> 8540</span>&#160;<span class="preprocessor">#define USB_RQPKTCOUNT7_COUNT_M 0x0000FFFF  // Block Transfer Packet Count</span></div><div class="line"><a name="l08541"></a><span class="lineno"> 8541</span>&#160;<span class="preprocessor">#define USB_RQPKTCOUNT7_COUNT_S 0</span></div><div class="line"><a name="l08542"></a><span class="lineno"> 8542</span>&#160;</div><div class="line"><a name="l08543"></a><span class="lineno"> 8543</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08544"></a><span class="lineno"> 8544</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08545"></a><span class="lineno"> 8545</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXDPKTBUFDIS</span></div><div class="line"><a name="l08546"></a><span class="lineno"> 8546</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l08547"></a><span class="lineno"> 8547</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08548"></a><span class="lineno"> 8548</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08549"></a><span class="lineno"> 8549</span>&#160;<span class="preprocessor">#define USB_RXDPKTBUFDIS_EP7    0x00000080  // EP7 RX Double-Packet Buffer</span></div><div class="line"><a name="l08550"></a><span class="lineno"> 8550</span>&#160;                                            <span class="comment">// Disable</span></div><div class="line"><a name="l08551"></a><span class="lineno"> 8551</span>&#160;<span class="preprocessor">#define USB_RXDPKTBUFDIS_EP6    0x00000040  // EP6 RX Double-Packet Buffer</span></div><div class="line"><a name="l08552"></a><span class="lineno"> 8552</span>&#160;                                            <span class="comment">// Disable</span></div><div class="line"><a name="l08553"></a><span class="lineno"> 8553</span>&#160;<span class="preprocessor">#define USB_RXDPKTBUFDIS_EP5    0x00000020  // EP5 RX Double-Packet Buffer</span></div><div class="line"><a name="l08554"></a><span class="lineno"> 8554</span>&#160;                                            <span class="comment">// Disable</span></div><div class="line"><a name="l08555"></a><span class="lineno"> 8555</span>&#160;<span class="preprocessor">#define USB_RXDPKTBUFDIS_EP4    0x00000010  // EP4 RX Double-Packet Buffer</span></div><div class="line"><a name="l08556"></a><span class="lineno"> 8556</span>&#160;                                            <span class="comment">// Disable</span></div><div class="line"><a name="l08557"></a><span class="lineno"> 8557</span>&#160;<span class="preprocessor">#define USB_RXDPKTBUFDIS_EP3    0x00000008  // EP3 RX Double-Packet Buffer</span></div><div class="line"><a name="l08558"></a><span class="lineno"> 8558</span>&#160;                                            <span class="comment">// Disable</span></div><div class="line"><a name="l08559"></a><span class="lineno"> 8559</span>&#160;<span class="preprocessor">#define USB_RXDPKTBUFDIS_EP2    0x00000004  // EP2 RX Double-Packet Buffer</span></div><div class="line"><a name="l08560"></a><span class="lineno"> 8560</span>&#160;                                            <span class="comment">// Disable</span></div><div class="line"><a name="l08561"></a><span class="lineno"> 8561</span>&#160;<span class="preprocessor">#define USB_RXDPKTBUFDIS_EP1    0x00000002  // EP1 RX Double-Packet Buffer</span></div><div class="line"><a name="l08562"></a><span class="lineno"> 8562</span>&#160;                                            <span class="comment">// Disable</span></div><div class="line"><a name="l08563"></a><span class="lineno"> 8563</span>&#160;</div><div class="line"><a name="l08564"></a><span class="lineno"> 8564</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08565"></a><span class="lineno"> 8565</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08566"></a><span class="lineno"> 8566</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXDPKTBUFDIS</span></div><div class="line"><a name="l08567"></a><span class="lineno"> 8567</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l08568"></a><span class="lineno"> 8568</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08569"></a><span class="lineno"> 8569</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08570"></a><span class="lineno"> 8570</span>&#160;<span class="preprocessor">#define USB_TXDPKTBUFDIS_EP7    0x00000080  // EP7 TX Double-Packet Buffer</span></div><div class="line"><a name="l08571"></a><span class="lineno"> 8571</span>&#160;                                            <span class="comment">// Disable</span></div><div class="line"><a name="l08572"></a><span class="lineno"> 8572</span>&#160;<span class="preprocessor">#define USB_TXDPKTBUFDIS_EP6    0x00000040  // EP6 TX Double-Packet Buffer</span></div><div class="line"><a name="l08573"></a><span class="lineno"> 8573</span>&#160;                                            <span class="comment">// Disable</span></div><div class="line"><a name="l08574"></a><span class="lineno"> 8574</span>&#160;<span class="preprocessor">#define USB_TXDPKTBUFDIS_EP5    0x00000020  // EP5 TX Double-Packet Buffer</span></div><div class="line"><a name="l08575"></a><span class="lineno"> 8575</span>&#160;                                            <span class="comment">// Disable</span></div><div class="line"><a name="l08576"></a><span class="lineno"> 8576</span>&#160;<span class="preprocessor">#define USB_TXDPKTBUFDIS_EP4    0x00000010  // EP4 TX Double-Packet Buffer</span></div><div class="line"><a name="l08577"></a><span class="lineno"> 8577</span>&#160;                                            <span class="comment">// Disable</span></div><div class="line"><a name="l08578"></a><span class="lineno"> 8578</span>&#160;<span class="preprocessor">#define USB_TXDPKTBUFDIS_EP3    0x00000008  // EP3 TX Double-Packet Buffer</span></div><div class="line"><a name="l08579"></a><span class="lineno"> 8579</span>&#160;                                            <span class="comment">// Disable</span></div><div class="line"><a name="l08580"></a><span class="lineno"> 8580</span>&#160;<span class="preprocessor">#define USB_TXDPKTBUFDIS_EP2    0x00000004  // EP2 TX Double-Packet Buffer</span></div><div class="line"><a name="l08581"></a><span class="lineno"> 8581</span>&#160;                                            <span class="comment">// Disable</span></div><div class="line"><a name="l08582"></a><span class="lineno"> 8582</span>&#160;<span class="preprocessor">#define USB_TXDPKTBUFDIS_EP1    0x00000002  // EP1 TX Double-Packet Buffer</span></div><div class="line"><a name="l08583"></a><span class="lineno"> 8583</span>&#160;                                            <span class="comment">// Disable</span></div><div class="line"><a name="l08584"></a><span class="lineno"> 8584</span>&#160;</div><div class="line"><a name="l08585"></a><span class="lineno"> 8585</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08586"></a><span class="lineno"> 8586</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08587"></a><span class="lineno"> 8587</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_EPC register.</span></div><div class="line"><a name="l08588"></a><span class="lineno"> 8588</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08589"></a><span class="lineno"> 8589</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08590"></a><span class="lineno"> 8590</span>&#160;<span class="preprocessor">#define USB_EPC_PFLTACT_M       0x00000300  // Power Fault Action</span></div><div class="line"><a name="l08591"></a><span class="lineno"> 8591</span>&#160;<span class="preprocessor">#define USB_EPC_PFLTACT_UNCHG   0x00000000  // Unchanged</span></div><div class="line"><a name="l08592"></a><span class="lineno"> 8592</span>&#160;<span class="preprocessor">#define USB_EPC_PFLTACT_TRIS    0x00000100  // Tristate</span></div><div class="line"><a name="l08593"></a><span class="lineno"> 8593</span>&#160;<span class="preprocessor">#define USB_EPC_PFLTACT_LOW     0x00000200  // Low</span></div><div class="line"><a name="l08594"></a><span class="lineno"> 8594</span>&#160;<span class="preprocessor">#define USB_EPC_PFLTACT_HIGH    0x00000300  // High</span></div><div class="line"><a name="l08595"></a><span class="lineno"> 8595</span>&#160;<span class="preprocessor">#define USB_EPC_PFLTAEN         0x00000040  // Power Fault Action Enable</span></div><div class="line"><a name="l08596"></a><span class="lineno"> 8596</span>&#160;<span class="preprocessor">#define USB_EPC_PFLTSEN_HIGH    0x00000020  // Power Fault Sense</span></div><div class="line"><a name="l08597"></a><span class="lineno"> 8597</span>&#160;<span class="preprocessor">#define USB_EPC_PFLTEN          0x00000010  // Power Fault Input Enable</span></div><div class="line"><a name="l08598"></a><span class="lineno"> 8598</span>&#160;<span class="preprocessor">#define USB_EPC_EPENDE          0x00000004  // EPEN Drive Enable</span></div><div class="line"><a name="l08599"></a><span class="lineno"> 8599</span>&#160;<span class="preprocessor">#define USB_EPC_EPEN_M          0x00000003  // External Power Supply Enable</span></div><div class="line"><a name="l08600"></a><span class="lineno"> 8600</span>&#160;                                            <span class="comment">// Configuration</span></div><div class="line"><a name="l08601"></a><span class="lineno"> 8601</span>&#160;<span class="preprocessor">#define USB_EPC_EPEN_LOW        0x00000000  // Power Enable Active Low</span></div><div class="line"><a name="l08602"></a><span class="lineno"> 8602</span>&#160;<span class="preprocessor">#define USB_EPC_EPEN_HIGH       0x00000001  // Power Enable Active High</span></div><div class="line"><a name="l08603"></a><span class="lineno"> 8603</span>&#160;<span class="preprocessor">#define USB_EPC_EPEN_VBLOW      0x00000002  // Power Enable High if VBUS Low</span></div><div class="line"><a name="l08604"></a><span class="lineno"> 8604</span>&#160;                                            <span class="comment">// (OTG only)</span></div><div class="line"><a name="l08605"></a><span class="lineno"> 8605</span>&#160;<span class="preprocessor">#define USB_EPC_EPEN_VBHIGH     0x00000003  // Power Enable High if VBUS High</span></div><div class="line"><a name="l08606"></a><span class="lineno"> 8606</span>&#160;                                            <span class="comment">// (OTG only)</span></div><div class="line"><a name="l08607"></a><span class="lineno"> 8607</span>&#160;</div><div class="line"><a name="l08608"></a><span class="lineno"> 8608</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08609"></a><span class="lineno"> 8609</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08610"></a><span class="lineno"> 8610</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_EPCRIS register.</span></div><div class="line"><a name="l08611"></a><span class="lineno"> 8611</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08612"></a><span class="lineno"> 8612</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08613"></a><span class="lineno"> 8613</span>&#160;<span class="preprocessor">#define USB_EPCRIS_PF           0x00000001  // USB Power Fault Interrupt Status</span></div><div class="line"><a name="l08614"></a><span class="lineno"> 8614</span>&#160;</div><div class="line"><a name="l08615"></a><span class="lineno"> 8615</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08616"></a><span class="lineno"> 8616</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08617"></a><span class="lineno"> 8617</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_EPCIM register.</span></div><div class="line"><a name="l08618"></a><span class="lineno"> 8618</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08619"></a><span class="lineno"> 8619</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08620"></a><span class="lineno"> 8620</span>&#160;<span class="preprocessor">#define USB_EPCIM_PF            0x00000001  // USB Power Fault Interrupt Mask</span></div><div class="line"><a name="l08621"></a><span class="lineno"> 8621</span>&#160;</div><div class="line"><a name="l08622"></a><span class="lineno"> 8622</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08623"></a><span class="lineno"> 8623</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08624"></a><span class="lineno"> 8624</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_EPCISC register.</span></div><div class="line"><a name="l08625"></a><span class="lineno"> 8625</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08626"></a><span class="lineno"> 8626</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08627"></a><span class="lineno"> 8627</span>&#160;<span class="preprocessor">#define USB_EPCISC_PF           0x00000001  // USB Power Fault Interrupt Status</span></div><div class="line"><a name="l08628"></a><span class="lineno"> 8628</span>&#160;                                            <span class="comment">// and Clear</span></div><div class="line"><a name="l08629"></a><span class="lineno"> 8629</span>&#160;</div><div class="line"><a name="l08630"></a><span class="lineno"> 8630</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08631"></a><span class="lineno"> 8631</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08632"></a><span class="lineno"> 8632</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_DRRIS register.</span></div><div class="line"><a name="l08633"></a><span class="lineno"> 8633</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08634"></a><span class="lineno"> 8634</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08635"></a><span class="lineno"> 8635</span>&#160;<span class="preprocessor">#define USB_DRRIS_RESUME        0x00000001  // RESUME Interrupt Status</span></div><div class="line"><a name="l08636"></a><span class="lineno"> 8636</span>&#160;</div><div class="line"><a name="l08637"></a><span class="lineno"> 8637</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08638"></a><span class="lineno"> 8638</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08639"></a><span class="lineno"> 8639</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_DRIM register.</span></div><div class="line"><a name="l08640"></a><span class="lineno"> 8640</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08641"></a><span class="lineno"> 8641</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08642"></a><span class="lineno"> 8642</span>&#160;<span class="preprocessor">#define USB_DRIM_RESUME         0x00000001  // RESUME Interrupt Mask</span></div><div class="line"><a name="l08643"></a><span class="lineno"> 8643</span>&#160;</div><div class="line"><a name="l08644"></a><span class="lineno"> 8644</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08645"></a><span class="lineno"> 8645</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08646"></a><span class="lineno"> 8646</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_DRISC register.</span></div><div class="line"><a name="l08647"></a><span class="lineno"> 8647</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08648"></a><span class="lineno"> 8648</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08649"></a><span class="lineno"> 8649</span>&#160;<span class="preprocessor">#define USB_DRISC_RESUME        0x00000001  // RESUME Interrupt Status and</span></div><div class="line"><a name="l08650"></a><span class="lineno"> 8650</span>&#160;                                            <span class="comment">// Clear</span></div><div class="line"><a name="l08651"></a><span class="lineno"> 8651</span>&#160;</div><div class="line"><a name="l08652"></a><span class="lineno"> 8652</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08653"></a><span class="lineno"> 8653</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08654"></a><span class="lineno"> 8654</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_GPCS register.</span></div><div class="line"><a name="l08655"></a><span class="lineno"> 8655</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08656"></a><span class="lineno"> 8656</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08657"></a><span class="lineno"> 8657</span>&#160;<span class="preprocessor">#define USB_GPCS_DEVMODOTG      0x00000002  // Enable Device Mode</span></div><div class="line"><a name="l08658"></a><span class="lineno"> 8658</span>&#160;<span class="preprocessor">#define USB_GPCS_DEVMOD         0x00000001  // Device Mode</span></div><div class="line"><a name="l08659"></a><span class="lineno"> 8659</span>&#160;</div><div class="line"><a name="l08660"></a><span class="lineno"> 8660</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08661"></a><span class="lineno"> 8661</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08662"></a><span class="lineno"> 8662</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_VDC register.</span></div><div class="line"><a name="l08663"></a><span class="lineno"> 8663</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08664"></a><span class="lineno"> 8664</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08665"></a><span class="lineno"> 8665</span>&#160;<span class="preprocessor">#define USB_VDC_VBDEN           0x00000001  // VBUS Droop Enable</span></div><div class="line"><a name="l08666"></a><span class="lineno"> 8666</span>&#160;</div><div class="line"><a name="l08667"></a><span class="lineno"> 8667</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08668"></a><span class="lineno"> 8668</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08669"></a><span class="lineno"> 8669</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_VDCRIS register.</span></div><div class="line"><a name="l08670"></a><span class="lineno"> 8670</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08671"></a><span class="lineno"> 8671</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08672"></a><span class="lineno"> 8672</span>&#160;<span class="preprocessor">#define USB_VDCRIS_VD           0x00000001  // VBUS Droop Raw Interrupt Status</span></div><div class="line"><a name="l08673"></a><span class="lineno"> 8673</span>&#160;</div><div class="line"><a name="l08674"></a><span class="lineno"> 8674</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08675"></a><span class="lineno"> 8675</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08676"></a><span class="lineno"> 8676</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_VDCIM register.</span></div><div class="line"><a name="l08677"></a><span class="lineno"> 8677</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08678"></a><span class="lineno"> 8678</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08679"></a><span class="lineno"> 8679</span>&#160;<span class="preprocessor">#define USB_VDCIM_VD            0x00000001  // VBUS Droop Interrupt Mask</span></div><div class="line"><a name="l08680"></a><span class="lineno"> 8680</span>&#160;</div><div class="line"><a name="l08681"></a><span class="lineno"> 8681</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08682"></a><span class="lineno"> 8682</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08683"></a><span class="lineno"> 8683</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_VDCISC register.</span></div><div class="line"><a name="l08684"></a><span class="lineno"> 8684</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08685"></a><span class="lineno"> 8685</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08686"></a><span class="lineno"> 8686</span>&#160;<span class="preprocessor">#define USB_VDCISC_VD           0x00000001  // VBUS Droop Interrupt Status and</span></div><div class="line"><a name="l08687"></a><span class="lineno"> 8687</span>&#160;                                            <span class="comment">// Clear</span></div><div class="line"><a name="l08688"></a><span class="lineno"> 8688</span>&#160;</div><div class="line"><a name="l08689"></a><span class="lineno"> 8689</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08690"></a><span class="lineno"> 8690</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08691"></a><span class="lineno"> 8691</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_IDVRIS register.</span></div><div class="line"><a name="l08692"></a><span class="lineno"> 8692</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08693"></a><span class="lineno"> 8693</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08694"></a><span class="lineno"> 8694</span>&#160;<span class="preprocessor">#define USB_IDVRIS_ID           0x00000001  // ID Valid Detect Raw Interrupt</span></div><div class="line"><a name="l08695"></a><span class="lineno"> 8695</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l08696"></a><span class="lineno"> 8696</span>&#160;</div><div class="line"><a name="l08697"></a><span class="lineno"> 8697</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08698"></a><span class="lineno"> 8698</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08699"></a><span class="lineno"> 8699</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_IDVIM register.</span></div><div class="line"><a name="l08700"></a><span class="lineno"> 8700</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08701"></a><span class="lineno"> 8701</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08702"></a><span class="lineno"> 8702</span>&#160;<span class="preprocessor">#define USB_IDVIM_ID            0x00000001  // ID Valid Detect Interrupt Mask</span></div><div class="line"><a name="l08703"></a><span class="lineno"> 8703</span>&#160;</div><div class="line"><a name="l08704"></a><span class="lineno"> 8704</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08705"></a><span class="lineno"> 8705</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08706"></a><span class="lineno"> 8706</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_IDVISC register.</span></div><div class="line"><a name="l08707"></a><span class="lineno"> 8707</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08708"></a><span class="lineno"> 8708</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08709"></a><span class="lineno"> 8709</span>&#160;<span class="preprocessor">#define USB_IDVISC_ID           0x00000001  // ID Valid Detect Interrupt Status</span></div><div class="line"><a name="l08710"></a><span class="lineno"> 8710</span>&#160;                                            <span class="comment">// and Clear</span></div><div class="line"><a name="l08711"></a><span class="lineno"> 8711</span>&#160;</div><div class="line"><a name="l08712"></a><span class="lineno"> 8712</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08713"></a><span class="lineno"> 8713</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08714"></a><span class="lineno"> 8714</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_DMASEL register.</span></div><div class="line"><a name="l08715"></a><span class="lineno"> 8715</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08716"></a><span class="lineno"> 8716</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08717"></a><span class="lineno"> 8717</span>&#160;<span class="preprocessor">#define USB_DMASEL_DMACTX_M     0x00F00000  // DMA C TX Select</span></div><div class="line"><a name="l08718"></a><span class="lineno"> 8718</span>&#160;<span class="preprocessor">#define USB_DMASEL_DMACRX_M     0x000F0000  // DMA C RX Select</span></div><div class="line"><a name="l08719"></a><span class="lineno"> 8719</span>&#160;<span class="preprocessor">#define USB_DMASEL_DMABTX_M     0x0000F000  // DMA B TX Select</span></div><div class="line"><a name="l08720"></a><span class="lineno"> 8720</span>&#160;<span class="preprocessor">#define USB_DMASEL_DMABRX_M     0x00000F00  // DMA B RX Select</span></div><div class="line"><a name="l08721"></a><span class="lineno"> 8721</span>&#160;<span class="preprocessor">#define USB_DMASEL_DMAATX_M     0x000000F0  // DMA A TX Select</span></div><div class="line"><a name="l08722"></a><span class="lineno"> 8722</span>&#160;<span class="preprocessor">#define USB_DMASEL_DMAARX_M     0x0000000F  // DMA A RX Select</span></div><div class="line"><a name="l08723"></a><span class="lineno"> 8723</span>&#160;<span class="preprocessor">#define USB_DMASEL_DMACTX_S     20</span></div><div class="line"><a name="l08724"></a><span class="lineno"> 8724</span>&#160;<span class="preprocessor">#define USB_DMASEL_DMACRX_S     16</span></div><div class="line"><a name="l08725"></a><span class="lineno"> 8725</span>&#160;<span class="preprocessor">#define USB_DMASEL_DMABTX_S     12</span></div><div class="line"><a name="l08726"></a><span class="lineno"> 8726</span>&#160;<span class="preprocessor">#define USB_DMASEL_DMABRX_S     8</span></div><div class="line"><a name="l08727"></a><span class="lineno"> 8727</span>&#160;<span class="preprocessor">#define USB_DMASEL_DMAATX_S     4</span></div><div class="line"><a name="l08728"></a><span class="lineno"> 8728</span>&#160;<span class="preprocessor">#define USB_DMASEL_DMAARX_S     0</span></div><div class="line"><a name="l08729"></a><span class="lineno"> 8729</span>&#160;</div><div class="line"><a name="l08730"></a><span class="lineno"> 8730</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08731"></a><span class="lineno"> 8731</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08732"></a><span class="lineno"> 8732</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_PP register.</span></div><div class="line"><a name="l08733"></a><span class="lineno"> 8733</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08734"></a><span class="lineno"> 8734</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08735"></a><span class="lineno"> 8735</span>&#160;<span class="preprocessor">#define USB_PP_ECNT_M           0x0000FF00  // Endpoint Count</span></div><div class="line"><a name="l08736"></a><span class="lineno"> 8736</span>&#160;<span class="preprocessor">#define USB_PP_USB_M            0x000000C0  // USB Capability</span></div><div class="line"><a name="l08737"></a><span class="lineno"> 8737</span>&#160;<span class="preprocessor">#define USB_PP_USB_DEVICE       0x00000040  // DEVICE</span></div><div class="line"><a name="l08738"></a><span class="lineno"> 8738</span>&#160;<span class="preprocessor">#define USB_PP_USB_HOSTDEVICE   0x00000080  // HOST</span></div><div class="line"><a name="l08739"></a><span class="lineno"> 8739</span>&#160;<span class="preprocessor">#define USB_PP_USB_OTG          0x000000C0  // OTG</span></div><div class="line"><a name="l08740"></a><span class="lineno"> 8740</span>&#160;<span class="preprocessor">#define USB_PP_PHY              0x00000010  // PHY Present</span></div><div class="line"><a name="l08741"></a><span class="lineno"> 8741</span>&#160;<span class="preprocessor">#define USB_PP_TYPE_M           0x0000000F  // Controller Type</span></div><div class="line"><a name="l08742"></a><span class="lineno"> 8742</span>&#160;<span class="preprocessor">#define USB_PP_TYPE_0           0x00000000  // The first-generation USB</span></div><div class="line"><a name="l08743"></a><span class="lineno"> 8743</span>&#160;                                            <span class="comment">// controller</span></div><div class="line"><a name="l08744"></a><span class="lineno"> 8744</span>&#160;<span class="preprocessor">#define USB_PP_ECNT_S           8</span></div><div class="line"><a name="l08745"></a><span class="lineno"> 8745</span>&#160;</div><div class="line"><a name="l08746"></a><span class="lineno"> 8746</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08747"></a><span class="lineno"> 8747</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08748"></a><span class="lineno"> 8748</span>&#160;<span class="comment">// The following are defines for the bit fields in the EEPROM_EESIZE register.</span></div><div class="line"><a name="l08749"></a><span class="lineno"> 8749</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08750"></a><span class="lineno"> 8750</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08751"></a><span class="lineno"> 8751</span>&#160;<span class="preprocessor">#define EEPROM_EESIZE_BLKCNT_M  0x07FF0000  // Number of 16-Word Blocks</span></div><div class="line"><a name="l08752"></a><span class="lineno"> 8752</span>&#160;<span class="preprocessor">#define EEPROM_EESIZE_WORDCNT_M 0x0000FFFF  // Number of 32-Bit Words</span></div><div class="line"><a name="l08753"></a><span class="lineno"> 8753</span>&#160;<span class="preprocessor">#define EEPROM_EESIZE_BLKCNT_S  16</span></div><div class="line"><a name="l08754"></a><span class="lineno"> 8754</span>&#160;<span class="preprocessor">#define EEPROM_EESIZE_WORDCNT_S 0</span></div><div class="line"><a name="l08755"></a><span class="lineno"> 8755</span>&#160;</div><div class="line"><a name="l08756"></a><span class="lineno"> 8756</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08757"></a><span class="lineno"> 8757</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08758"></a><span class="lineno"> 8758</span>&#160;<span class="comment">// The following are defines for the bit fields in the EEPROM_EEBLOCK register.</span></div><div class="line"><a name="l08759"></a><span class="lineno"> 8759</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08760"></a><span class="lineno"> 8760</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08761"></a><span class="lineno"> 8761</span>&#160;<span class="preprocessor">#define EEPROM_EEBLOCK_BLOCK_M  0x0000FFFF  // Current Block</span></div><div class="line"><a name="l08762"></a><span class="lineno"> 8762</span>&#160;<span class="preprocessor">#define EEPROM_EEBLOCK_BLOCK_S  0</span></div><div class="line"><a name="l08763"></a><span class="lineno"> 8763</span>&#160;</div><div class="line"><a name="l08764"></a><span class="lineno"> 8764</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08765"></a><span class="lineno"> 8765</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08766"></a><span class="lineno"> 8766</span>&#160;<span class="comment">// The following are defines for the bit fields in the EEPROM_EEOFFSET</span></div><div class="line"><a name="l08767"></a><span class="lineno"> 8767</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l08768"></a><span class="lineno"> 8768</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08769"></a><span class="lineno"> 8769</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08770"></a><span class="lineno"> 8770</span>&#160;<span class="preprocessor">#define EEPROM_EEOFFSET_OFFSET_M                                              \</span></div><div class="line"><a name="l08771"></a><span class="lineno"> 8771</span>&#160;<span class="preprocessor">                                0x0000000F  // Current Address Offset</span></div><div class="line"><a name="l08772"></a><span class="lineno"> 8772</span>&#160;<span class="preprocessor">#define EEPROM_EEOFFSET_OFFSET_S                                              \</span></div><div class="line"><a name="l08773"></a><span class="lineno"> 8773</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l08774"></a><span class="lineno"> 8774</span>&#160;</div><div class="line"><a name="l08775"></a><span class="lineno"> 8775</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08776"></a><span class="lineno"> 8776</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08777"></a><span class="lineno"> 8777</span>&#160;<span class="comment">// The following are defines for the bit fields in the EEPROM_EERDWR register.</span></div><div class="line"><a name="l08778"></a><span class="lineno"> 8778</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08779"></a><span class="lineno"> 8779</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08780"></a><span class="lineno"> 8780</span>&#160;<span class="preprocessor">#define EEPROM_EERDWR_VALUE_M   0xFFFFFFFF  // EEPROM Read or Write Data</span></div><div class="line"><a name="l08781"></a><span class="lineno"> 8781</span>&#160;<span class="preprocessor">#define EEPROM_EERDWR_VALUE_S   0</span></div><div class="line"><a name="l08782"></a><span class="lineno"> 8782</span>&#160;</div><div class="line"><a name="l08783"></a><span class="lineno"> 8783</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08784"></a><span class="lineno"> 8784</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08785"></a><span class="lineno"> 8785</span>&#160;<span class="comment">// The following are defines for the bit fields in the EEPROM_EERDWRINC</span></div><div class="line"><a name="l08786"></a><span class="lineno"> 8786</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l08787"></a><span class="lineno"> 8787</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08788"></a><span class="lineno"> 8788</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08789"></a><span class="lineno"> 8789</span>&#160;<span class="preprocessor">#define EEPROM_EERDWRINC_VALUE_M                                              \</span></div><div class="line"><a name="l08790"></a><span class="lineno"> 8790</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // EEPROM Read or Write Data with</span></div><div class="line"><a name="l08791"></a><span class="lineno"> 8791</span>&#160;                                            <span class="comment">// Increment</span></div><div class="line"><a name="l08792"></a><span class="lineno"> 8792</span>&#160;<span class="preprocessor">#define EEPROM_EERDWRINC_VALUE_S                                              \</span></div><div class="line"><a name="l08793"></a><span class="lineno"> 8793</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l08794"></a><span class="lineno"> 8794</span>&#160;</div><div class="line"><a name="l08795"></a><span class="lineno"> 8795</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08796"></a><span class="lineno"> 8796</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08797"></a><span class="lineno"> 8797</span>&#160;<span class="comment">// The following are defines for the bit fields in the EEPROM_EEDONE register.</span></div><div class="line"><a name="l08798"></a><span class="lineno"> 8798</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08799"></a><span class="lineno"> 8799</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08800"></a><span class="lineno"> 8800</span>&#160;<span class="preprocessor">#define EEPROM_EEDONE_WRBUSY    0x00000020  // Write Busy</span></div><div class="line"><a name="l08801"></a><span class="lineno"> 8801</span>&#160;<span class="preprocessor">#define EEPROM_EEDONE_NOPERM    0x00000010  // Write Without Permission</span></div><div class="line"><a name="l08802"></a><span class="lineno"> 8802</span>&#160;<span class="preprocessor">#define EEPROM_EEDONE_WKCOPY    0x00000008  // Working on a Copy</span></div><div class="line"><a name="l08803"></a><span class="lineno"> 8803</span>&#160;<span class="preprocessor">#define EEPROM_EEDONE_WKERASE   0x00000004  // Working on an Erase</span></div><div class="line"><a name="l08804"></a><span class="lineno"> 8804</span>&#160;<span class="preprocessor">#define EEPROM_EEDONE_WORKING   0x00000001  // EEPROM Working</span></div><div class="line"><a name="l08805"></a><span class="lineno"> 8805</span>&#160;</div><div class="line"><a name="l08806"></a><span class="lineno"> 8806</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08807"></a><span class="lineno"> 8807</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08808"></a><span class="lineno"> 8808</span>&#160;<span class="comment">// The following are defines for the bit fields in the EEPROM_EESUPP register.</span></div><div class="line"><a name="l08809"></a><span class="lineno"> 8809</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08810"></a><span class="lineno"> 8810</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08811"></a><span class="lineno"> 8811</span>&#160;<span class="preprocessor">#define EEPROM_EESUPP_PRETRY    0x00000008  // Programming Must Be Retried</span></div><div class="line"><a name="l08812"></a><span class="lineno"> 8812</span>&#160;<span class="preprocessor">#define EEPROM_EESUPP_ERETRY    0x00000004  // Erase Must Be Retried</span></div><div class="line"><a name="l08813"></a><span class="lineno"> 8813</span>&#160;</div><div class="line"><a name="l08814"></a><span class="lineno"> 8814</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08815"></a><span class="lineno"> 8815</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08816"></a><span class="lineno"> 8816</span>&#160;<span class="comment">// The following are defines for the bit fields in the EEPROM_EEUNLOCK</span></div><div class="line"><a name="l08817"></a><span class="lineno"> 8817</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l08818"></a><span class="lineno"> 8818</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08819"></a><span class="lineno"> 8819</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08820"></a><span class="lineno"> 8820</span>&#160;<span class="preprocessor">#define EEPROM_EEUNLOCK_UNLOCK_M                                              \</span></div><div class="line"><a name="l08821"></a><span class="lineno"> 8821</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // EEPROM Unlock</span></div><div class="line"><a name="l08822"></a><span class="lineno"> 8822</span>&#160;</div><div class="line"><a name="l08823"></a><span class="lineno"> 8823</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08824"></a><span class="lineno"> 8824</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08825"></a><span class="lineno"> 8825</span>&#160;<span class="comment">// The following are defines for the bit fields in the EEPROM_EEPROT register.</span></div><div class="line"><a name="l08826"></a><span class="lineno"> 8826</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08827"></a><span class="lineno"> 8827</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08828"></a><span class="lineno"> 8828</span>&#160;<span class="preprocessor">#define EEPROM_EEPROT_ACC       0x00000008  // Access Control</span></div><div class="line"><a name="l08829"></a><span class="lineno"> 8829</span>&#160;<span class="preprocessor">#define EEPROM_EEPROT_PROT_M    0x00000007  // Protection Control</span></div><div class="line"><a name="l08830"></a><span class="lineno"> 8830</span>&#160;<span class="preprocessor">#define EEPROM_EEPROT_PROT_RWNPW                                              \</span></div><div class="line"><a name="l08831"></a><span class="lineno"> 8831</span>&#160;<span class="preprocessor">                                0x00000000  // This setting is the default. If</span></div><div class="line"><a name="l08832"></a><span class="lineno"> 8832</span>&#160;                                            <span class="comment">// there is no password, the block</span></div><div class="line"><a name="l08833"></a><span class="lineno"> 8833</span>&#160;                                            <span class="comment">// is not protected and is readable</span></div><div class="line"><a name="l08834"></a><span class="lineno"> 8834</span>&#160;                                            <span class="comment">// and writable</span></div><div class="line"><a name="l08835"></a><span class="lineno"> 8835</span>&#160;<span class="preprocessor">#define EEPROM_EEPROT_PROT_RWPW 0x00000001  // If there is a password, the</span></div><div class="line"><a name="l08836"></a><span class="lineno"> 8836</span>&#160;                                            <span class="comment">// block is readable or writable</span></div><div class="line"><a name="l08837"></a><span class="lineno"> 8837</span>&#160;                                            <span class="comment">// only when unlocked</span></div><div class="line"><a name="l08838"></a><span class="lineno"> 8838</span>&#160;<span class="preprocessor">#define EEPROM_EEPROT_PROT_RONPW                                              \</span></div><div class="line"><a name="l08839"></a><span class="lineno"> 8839</span>&#160;<span class="preprocessor">                                0x00000002  // If there is no password, the</span></div><div class="line"><a name="l08840"></a><span class="lineno"> 8840</span>&#160;                                            <span class="comment">// block is readable, not writable</span></div><div class="line"><a name="l08841"></a><span class="lineno"> 8841</span>&#160;</div><div class="line"><a name="l08842"></a><span class="lineno"> 8842</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08843"></a><span class="lineno"> 8843</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08844"></a><span class="lineno"> 8844</span>&#160;<span class="comment">// The following are defines for the bit fields in the EEPROM_EEPASS0 register.</span></div><div class="line"><a name="l08845"></a><span class="lineno"> 8845</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08846"></a><span class="lineno"> 8846</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08847"></a><span class="lineno"> 8847</span>&#160;<span class="preprocessor">#define EEPROM_EEPASS0_PASS_M   0xFFFFFFFF  // Password</span></div><div class="line"><a name="l08848"></a><span class="lineno"> 8848</span>&#160;<span class="preprocessor">#define EEPROM_EEPASS0_PASS_S   0</span></div><div class="line"><a name="l08849"></a><span class="lineno"> 8849</span>&#160;</div><div class="line"><a name="l08850"></a><span class="lineno"> 8850</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08851"></a><span class="lineno"> 8851</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08852"></a><span class="lineno"> 8852</span>&#160;<span class="comment">// The following are defines for the bit fields in the EEPROM_EEPASS1 register.</span></div><div class="line"><a name="l08853"></a><span class="lineno"> 8853</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08854"></a><span class="lineno"> 8854</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08855"></a><span class="lineno"> 8855</span>&#160;<span class="preprocessor">#define EEPROM_EEPASS1_PASS_M   0xFFFFFFFF  // Password</span></div><div class="line"><a name="l08856"></a><span class="lineno"> 8856</span>&#160;<span class="preprocessor">#define EEPROM_EEPASS1_PASS_S   0</span></div><div class="line"><a name="l08857"></a><span class="lineno"> 8857</span>&#160;</div><div class="line"><a name="l08858"></a><span class="lineno"> 8858</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08859"></a><span class="lineno"> 8859</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08860"></a><span class="lineno"> 8860</span>&#160;<span class="comment">// The following are defines for the bit fields in the EEPROM_EEPASS2 register.</span></div><div class="line"><a name="l08861"></a><span class="lineno"> 8861</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08862"></a><span class="lineno"> 8862</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08863"></a><span class="lineno"> 8863</span>&#160;<span class="preprocessor">#define EEPROM_EEPASS2_PASS_M   0xFFFFFFFF  // Password</span></div><div class="line"><a name="l08864"></a><span class="lineno"> 8864</span>&#160;<span class="preprocessor">#define EEPROM_EEPASS2_PASS_S   0</span></div><div class="line"><a name="l08865"></a><span class="lineno"> 8865</span>&#160;</div><div class="line"><a name="l08866"></a><span class="lineno"> 8866</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08867"></a><span class="lineno"> 8867</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08868"></a><span class="lineno"> 8868</span>&#160;<span class="comment">// The following are defines for the bit fields in the EEPROM_EEINT register.</span></div><div class="line"><a name="l08869"></a><span class="lineno"> 8869</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08870"></a><span class="lineno"> 8870</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08871"></a><span class="lineno"> 8871</span>&#160;<span class="preprocessor">#define EEPROM_EEINT_INT        0x00000001  // Interrupt Enable</span></div><div class="line"><a name="l08872"></a><span class="lineno"> 8872</span>&#160;</div><div class="line"><a name="l08873"></a><span class="lineno"> 8873</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08874"></a><span class="lineno"> 8874</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08875"></a><span class="lineno"> 8875</span>&#160;<span class="comment">// The following are defines for the bit fields in the EEPROM_EEHIDE register.</span></div><div class="line"><a name="l08876"></a><span class="lineno"> 8876</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08877"></a><span class="lineno"> 8877</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08878"></a><span class="lineno"> 8878</span>&#160;<span class="preprocessor">#define EEPROM_EEHIDE_HN_M      0xFFFFFFFE  // Hide Block</span></div><div class="line"><a name="l08879"></a><span class="lineno"> 8879</span>&#160;</div><div class="line"><a name="l08880"></a><span class="lineno"> 8880</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08881"></a><span class="lineno"> 8881</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08882"></a><span class="lineno"> 8882</span>&#160;<span class="comment">// The following are defines for the bit fields in the EEPROM_EEDBGME register.</span></div><div class="line"><a name="l08883"></a><span class="lineno"> 8883</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08884"></a><span class="lineno"> 8884</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08885"></a><span class="lineno"> 8885</span>&#160;<span class="preprocessor">#define EEPROM_EEDBGME_KEY_M    0xFFFF0000  // Erase Key</span></div><div class="line"><a name="l08886"></a><span class="lineno"> 8886</span>&#160;<span class="preprocessor">#define EEPROM_EEDBGME_ME       0x00000001  // Mass Erase</span></div><div class="line"><a name="l08887"></a><span class="lineno"> 8887</span>&#160;<span class="preprocessor">#define EEPROM_EEDBGME_KEY_S    16</span></div><div class="line"><a name="l08888"></a><span class="lineno"> 8888</span>&#160;</div><div class="line"><a name="l08889"></a><span class="lineno"> 8889</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08890"></a><span class="lineno"> 8890</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08891"></a><span class="lineno"> 8891</span>&#160;<span class="comment">// The following are defines for the bit fields in the EEPROM_PP register.</span></div><div class="line"><a name="l08892"></a><span class="lineno"> 8892</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08893"></a><span class="lineno"> 8893</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08894"></a><span class="lineno"> 8894</span>&#160;<span class="preprocessor">#define EEPROM_PP_SIZE_M        0x0000001F  // EEPROM Size</span></div><div class="line"><a name="l08895"></a><span class="lineno"> 8895</span>&#160;<span class="preprocessor">#define EEPROM_PP_SIZE_S        0</span></div><div class="line"><a name="l08896"></a><span class="lineno"> 8896</span>&#160;</div><div class="line"><a name="l08897"></a><span class="lineno"> 8897</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08898"></a><span class="lineno"> 8898</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08899"></a><span class="lineno"> 8899</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSEXC_RIS register.</span></div><div class="line"><a name="l08900"></a><span class="lineno"> 8900</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08901"></a><span class="lineno"> 8901</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08902"></a><span class="lineno"> 8902</span>&#160;<span class="preprocessor">#define SYSEXC_RIS_FPIXCRIS     0x00000020  // Floating-Point Inexact Exception</span></div><div class="line"><a name="l08903"></a><span class="lineno"> 8903</span>&#160;                                            <span class="comment">// Raw Interrupt Status</span></div><div class="line"><a name="l08904"></a><span class="lineno"> 8904</span>&#160;<span class="preprocessor">#define SYSEXC_RIS_FPOFCRIS     0x00000010  // Floating-Point Overflow</span></div><div class="line"><a name="l08905"></a><span class="lineno"> 8905</span>&#160;                                            <span class="comment">// Exception Raw Interrupt Status</span></div><div class="line"><a name="l08906"></a><span class="lineno"> 8906</span>&#160;<span class="preprocessor">#define SYSEXC_RIS_FPUFCRIS     0x00000008  // Floating-Point Underflow</span></div><div class="line"><a name="l08907"></a><span class="lineno"> 8907</span>&#160;                                            <span class="comment">// Exception Raw Interrupt Status</span></div><div class="line"><a name="l08908"></a><span class="lineno"> 8908</span>&#160;<span class="preprocessor">#define SYSEXC_RIS_FPIOCRIS     0x00000004  // Floating-Point Invalid Operation</span></div><div class="line"><a name="l08909"></a><span class="lineno"> 8909</span>&#160;                                            <span class="comment">// Raw Interrupt Status</span></div><div class="line"><a name="l08910"></a><span class="lineno"> 8910</span>&#160;<span class="preprocessor">#define SYSEXC_RIS_FPDZCRIS     0x00000002  // Floating-Point Divide By 0</span></div><div class="line"><a name="l08911"></a><span class="lineno"> 8911</span>&#160;                                            <span class="comment">// Exception Raw Interrupt Status</span></div><div class="line"><a name="l08912"></a><span class="lineno"> 8912</span>&#160;<span class="preprocessor">#define SYSEXC_RIS_FPIDCRIS     0x00000001  // Floating-Point Input Denormal</span></div><div class="line"><a name="l08913"></a><span class="lineno"> 8913</span>&#160;                                            <span class="comment">// Exception Raw Interrupt Status</span></div><div class="line"><a name="l08914"></a><span class="lineno"> 8914</span>&#160;</div><div class="line"><a name="l08915"></a><span class="lineno"> 8915</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08916"></a><span class="lineno"> 8916</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08917"></a><span class="lineno"> 8917</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSEXC_IM register.</span></div><div class="line"><a name="l08918"></a><span class="lineno"> 8918</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08919"></a><span class="lineno"> 8919</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08920"></a><span class="lineno"> 8920</span>&#160;<span class="preprocessor">#define SYSEXC_IM_FPIXCIM       0x00000020  // Floating-Point Inexact Exception</span></div><div class="line"><a name="l08921"></a><span class="lineno"> 8921</span>&#160;                                            <span class="comment">// Interrupt Mask</span></div><div class="line"><a name="l08922"></a><span class="lineno"> 8922</span>&#160;<span class="preprocessor">#define SYSEXC_IM_FPOFCIM       0x00000010  // Floating-Point Overflow</span></div><div class="line"><a name="l08923"></a><span class="lineno"> 8923</span>&#160;                                            <span class="comment">// Exception Interrupt Mask</span></div><div class="line"><a name="l08924"></a><span class="lineno"> 8924</span>&#160;<span class="preprocessor">#define SYSEXC_IM_FPUFCIM       0x00000008  // Floating-Point Underflow</span></div><div class="line"><a name="l08925"></a><span class="lineno"> 8925</span>&#160;                                            <span class="comment">// Exception Interrupt Mask</span></div><div class="line"><a name="l08926"></a><span class="lineno"> 8926</span>&#160;<span class="preprocessor">#define SYSEXC_IM_FPIOCIM       0x00000004  // Floating-Point Invalid Operation</span></div><div class="line"><a name="l08927"></a><span class="lineno"> 8927</span>&#160;                                            <span class="comment">// Interrupt Mask</span></div><div class="line"><a name="l08928"></a><span class="lineno"> 8928</span>&#160;<span class="preprocessor">#define SYSEXC_IM_FPDZCIM       0x00000002  // Floating-Point Divide By 0</span></div><div class="line"><a name="l08929"></a><span class="lineno"> 8929</span>&#160;                                            <span class="comment">// Exception Interrupt Mask</span></div><div class="line"><a name="l08930"></a><span class="lineno"> 8930</span>&#160;<span class="preprocessor">#define SYSEXC_IM_FPIDCIM       0x00000001  // Floating-Point Input Denormal</span></div><div class="line"><a name="l08931"></a><span class="lineno"> 8931</span>&#160;                                            <span class="comment">// Exception Interrupt Mask</span></div><div class="line"><a name="l08932"></a><span class="lineno"> 8932</span>&#160;</div><div class="line"><a name="l08933"></a><span class="lineno"> 8933</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08934"></a><span class="lineno"> 8934</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08935"></a><span class="lineno"> 8935</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSEXC_MIS register.</span></div><div class="line"><a name="l08936"></a><span class="lineno"> 8936</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08937"></a><span class="lineno"> 8937</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08938"></a><span class="lineno"> 8938</span>&#160;<span class="preprocessor">#define SYSEXC_MIS_FPIXCMIS     0x00000020  // Floating-Point Inexact Exception</span></div><div class="line"><a name="l08939"></a><span class="lineno"> 8939</span>&#160;                                            <span class="comment">// Masked Interrupt Status</span></div><div class="line"><a name="l08940"></a><span class="lineno"> 8940</span>&#160;<span class="preprocessor">#define SYSEXC_MIS_FPOFCMIS     0x00000010  // Floating-Point Overflow</span></div><div class="line"><a name="l08941"></a><span class="lineno"> 8941</span>&#160;                                            <span class="comment">// Exception Masked Interrupt</span></div><div class="line"><a name="l08942"></a><span class="lineno"> 8942</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l08943"></a><span class="lineno"> 8943</span>&#160;<span class="preprocessor">#define SYSEXC_MIS_FPUFCMIS     0x00000008  // Floating-Point Underflow</span></div><div class="line"><a name="l08944"></a><span class="lineno"> 8944</span>&#160;                                            <span class="comment">// Exception Masked Interrupt</span></div><div class="line"><a name="l08945"></a><span class="lineno"> 8945</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l08946"></a><span class="lineno"> 8946</span>&#160;<span class="preprocessor">#define SYSEXC_MIS_FPIOCMIS     0x00000004  // Floating-Point Invalid Operation</span></div><div class="line"><a name="l08947"></a><span class="lineno"> 8947</span>&#160;                                            <span class="comment">// Masked Interrupt Status</span></div><div class="line"><a name="l08948"></a><span class="lineno"> 8948</span>&#160;<span class="preprocessor">#define SYSEXC_MIS_FPDZCMIS     0x00000002  // Floating-Point Divide By 0</span></div><div class="line"><a name="l08949"></a><span class="lineno"> 8949</span>&#160;                                            <span class="comment">// Exception Masked Interrupt</span></div><div class="line"><a name="l08950"></a><span class="lineno"> 8950</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l08951"></a><span class="lineno"> 8951</span>&#160;<span class="preprocessor">#define SYSEXC_MIS_FPIDCMIS     0x00000001  // Floating-Point Input Denormal</span></div><div class="line"><a name="l08952"></a><span class="lineno"> 8952</span>&#160;                                            <span class="comment">// Exception Masked Interrupt</span></div><div class="line"><a name="l08953"></a><span class="lineno"> 8953</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l08954"></a><span class="lineno"> 8954</span>&#160;</div><div class="line"><a name="l08955"></a><span class="lineno"> 8955</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08956"></a><span class="lineno"> 8956</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08957"></a><span class="lineno"> 8957</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSEXC_IC register.</span></div><div class="line"><a name="l08958"></a><span class="lineno"> 8958</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08959"></a><span class="lineno"> 8959</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08960"></a><span class="lineno"> 8960</span>&#160;<span class="preprocessor">#define SYSEXC_IC_FPIXCIC       0x00000020  // Floating-Point Inexact Exception</span></div><div class="line"><a name="l08961"></a><span class="lineno"> 8961</span>&#160;                                            <span class="comment">// Interrupt Clear</span></div><div class="line"><a name="l08962"></a><span class="lineno"> 8962</span>&#160;<span class="preprocessor">#define SYSEXC_IC_FPOFCIC       0x00000010  // Floating-Point Overflow</span></div><div class="line"><a name="l08963"></a><span class="lineno"> 8963</span>&#160;                                            <span class="comment">// Exception Interrupt Clear</span></div><div class="line"><a name="l08964"></a><span class="lineno"> 8964</span>&#160;<span class="preprocessor">#define SYSEXC_IC_FPUFCIC       0x00000008  // Floating-Point Underflow</span></div><div class="line"><a name="l08965"></a><span class="lineno"> 8965</span>&#160;                                            <span class="comment">// Exception Interrupt Clear</span></div><div class="line"><a name="l08966"></a><span class="lineno"> 8966</span>&#160;<span class="preprocessor">#define SYSEXC_IC_FPIOCIC       0x00000004  // Floating-Point Invalid Operation</span></div><div class="line"><a name="l08967"></a><span class="lineno"> 8967</span>&#160;                                            <span class="comment">// Interrupt Clear</span></div><div class="line"><a name="l08968"></a><span class="lineno"> 8968</span>&#160;<span class="preprocessor">#define SYSEXC_IC_FPDZCIC       0x00000002  // Floating-Point Divide By 0</span></div><div class="line"><a name="l08969"></a><span class="lineno"> 8969</span>&#160;                                            <span class="comment">// Exception Interrupt Clear</span></div><div class="line"><a name="l08970"></a><span class="lineno"> 8970</span>&#160;<span class="preprocessor">#define SYSEXC_IC_FPIDCIC       0x00000001  // Floating-Point Input Denormal</span></div><div class="line"><a name="l08971"></a><span class="lineno"> 8971</span>&#160;                                            <span class="comment">// Exception Interrupt Clear</span></div><div class="line"><a name="l08972"></a><span class="lineno"> 8972</span>&#160;</div><div class="line"><a name="l08973"></a><span class="lineno"> 8973</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08974"></a><span class="lineno"> 8974</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08975"></a><span class="lineno"> 8975</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_RTCC register.</span></div><div class="line"><a name="l08976"></a><span class="lineno"> 8976</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08977"></a><span class="lineno"> 8977</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08978"></a><span class="lineno"> 8978</span>&#160;<span class="preprocessor">#define HIB_RTCC_M              0xFFFFFFFF  // RTC Counter</span></div><div class="line"><a name="l08979"></a><span class="lineno"> 8979</span>&#160;<span class="preprocessor">#define HIB_RTCC_S              0</span></div><div class="line"><a name="l08980"></a><span class="lineno"> 8980</span>&#160;</div><div class="line"><a name="l08981"></a><span class="lineno"> 8981</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08982"></a><span class="lineno"> 8982</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08983"></a><span class="lineno"> 8983</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_RTCM0 register.</span></div><div class="line"><a name="l08984"></a><span class="lineno"> 8984</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08985"></a><span class="lineno"> 8985</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08986"></a><span class="lineno"> 8986</span>&#160;<span class="preprocessor">#define HIB_RTCM0_M             0xFFFFFFFF  // RTC Match 0</span></div><div class="line"><a name="l08987"></a><span class="lineno"> 8987</span>&#160;<span class="preprocessor">#define HIB_RTCM0_S             0</span></div><div class="line"><a name="l08988"></a><span class="lineno"> 8988</span>&#160;</div><div class="line"><a name="l08989"></a><span class="lineno"> 8989</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08990"></a><span class="lineno"> 8990</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08991"></a><span class="lineno"> 8991</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_RTCLD register.</span></div><div class="line"><a name="l08992"></a><span class="lineno"> 8992</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08993"></a><span class="lineno"> 8993</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08994"></a><span class="lineno"> 8994</span>&#160;<span class="preprocessor">#define HIB_RTCLD_M             0xFFFFFFFF  // RTC Load</span></div><div class="line"><a name="l08995"></a><span class="lineno"> 8995</span>&#160;<span class="preprocessor">#define HIB_RTCLD_S             0</span></div><div class="line"><a name="l08996"></a><span class="lineno"> 8996</span>&#160;</div><div class="line"><a name="l08997"></a><span class="lineno"> 8997</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08998"></a><span class="lineno"> 8998</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08999"></a><span class="lineno"> 8999</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_CTL register.</span></div><div class="line"><a name="l09000"></a><span class="lineno"> 9000</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09001"></a><span class="lineno"> 9001</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09002"></a><span class="lineno"> 9002</span>&#160;<span class="preprocessor">#define HIB_CTL_WRC             0x80000000  // Write Complete/Capable</span></div><div class="line"><a name="l09003"></a><span class="lineno"> 9003</span>&#160;<span class="preprocessor">#define HIB_CTL_OSCDRV          0x00020000  // Oscillator Drive Capability</span></div><div class="line"><a name="l09004"></a><span class="lineno"> 9004</span>&#160;<span class="preprocessor">#define HIB_CTL_OSCBYP          0x00010000  // Oscillator Bypass</span></div><div class="line"><a name="l09005"></a><span class="lineno"> 9005</span>&#160;<span class="preprocessor">#define HIB_CTL_VBATSEL_M       0x00006000  // Select for Low-Battery</span></div><div class="line"><a name="l09006"></a><span class="lineno"> 9006</span>&#160;                                            <span class="comment">// Comparator</span></div><div class="line"><a name="l09007"></a><span class="lineno"> 9007</span>&#160;<span class="preprocessor">#define HIB_CTL_VBATSEL_1_9V    0x00000000  // 1.9 Volts</span></div><div class="line"><a name="l09008"></a><span class="lineno"> 9008</span>&#160;<span class="preprocessor">#define HIB_CTL_VBATSEL_2_1V    0x00002000  // 2.1 Volts (default)</span></div><div class="line"><a name="l09009"></a><span class="lineno"> 9009</span>&#160;<span class="preprocessor">#define HIB_CTL_VBATSEL_2_3V    0x00004000  // 2.3 Volts</span></div><div class="line"><a name="l09010"></a><span class="lineno"> 9010</span>&#160;<span class="preprocessor">#define HIB_CTL_VBATSEL_2_5V    0x00006000  // 2.5 Volts</span></div><div class="line"><a name="l09011"></a><span class="lineno"> 9011</span>&#160;<span class="preprocessor">#define HIB_CTL_BATCHK          0x00000400  // Check Battery Status</span></div><div class="line"><a name="l09012"></a><span class="lineno"> 9012</span>&#160;<span class="preprocessor">#define HIB_CTL_BATWKEN         0x00000200  // Wake on Low Battery</span></div><div class="line"><a name="l09013"></a><span class="lineno"> 9013</span>&#160;<span class="preprocessor">#define HIB_CTL_VDD3ON          0x00000100  // VDD Powered</span></div><div class="line"><a name="l09014"></a><span class="lineno"> 9014</span>&#160;<span class="preprocessor">#define HIB_CTL_VABORT          0x00000080  // Power Cut Abort Enable</span></div><div class="line"><a name="l09015"></a><span class="lineno"> 9015</span>&#160;<span class="preprocessor">#define HIB_CTL_CLK32EN         0x00000040  // Clocking Enable</span></div><div class="line"><a name="l09016"></a><span class="lineno"> 9016</span>&#160;<span class="preprocessor">#define HIB_CTL_PINWEN          0x00000010  // External Wake Pin Enable</span></div><div class="line"><a name="l09017"></a><span class="lineno"> 9017</span>&#160;<span class="preprocessor">#define HIB_CTL_RTCWEN          0x00000008  // RTC Wake-up Enable</span></div><div class="line"><a name="l09018"></a><span class="lineno"> 9018</span>&#160;<span class="preprocessor">#define HIB_CTL_HIBREQ          0x00000002  // Hibernation Request</span></div><div class="line"><a name="l09019"></a><span class="lineno"> 9019</span>&#160;<span class="preprocessor">#define HIB_CTL_RTCEN           0x00000001  // RTC Timer Enable</span></div><div class="line"><a name="l09020"></a><span class="lineno"> 9020</span>&#160;</div><div class="line"><a name="l09021"></a><span class="lineno"> 9021</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09022"></a><span class="lineno"> 9022</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09023"></a><span class="lineno"> 9023</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_IM register.</span></div><div class="line"><a name="l09024"></a><span class="lineno"> 9024</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09025"></a><span class="lineno"> 9025</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09026"></a><span class="lineno"> 9026</span>&#160;<span class="preprocessor">#define HIB_IM_WC               0x00000010  // External Write Complete/Capable</span></div><div class="line"><a name="l09027"></a><span class="lineno"> 9027</span>&#160;                                            <span class="comment">// Interrupt Mask</span></div><div class="line"><a name="l09028"></a><span class="lineno"> 9028</span>&#160;<span class="preprocessor">#define HIB_IM_EXTW             0x00000008  // External Wake-Up Interrupt Mask</span></div><div class="line"><a name="l09029"></a><span class="lineno"> 9029</span>&#160;<span class="preprocessor">#define HIB_IM_LOWBAT           0x00000004  // Low Battery Voltage Interrupt</span></div><div class="line"><a name="l09030"></a><span class="lineno"> 9030</span>&#160;                                            <span class="comment">// Mask</span></div><div class="line"><a name="l09031"></a><span class="lineno"> 9031</span>&#160;<span class="preprocessor">#define HIB_IM_RTCALT0          0x00000001  // RTC Alert 0 Interrupt Mask</span></div><div class="line"><a name="l09032"></a><span class="lineno"> 9032</span>&#160;</div><div class="line"><a name="l09033"></a><span class="lineno"> 9033</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09034"></a><span class="lineno"> 9034</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09035"></a><span class="lineno"> 9035</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_RIS register.</span></div><div class="line"><a name="l09036"></a><span class="lineno"> 9036</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09037"></a><span class="lineno"> 9037</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09038"></a><span class="lineno"> 9038</span>&#160;<span class="preprocessor">#define HIB_RIS_WC              0x00000010  // Write Complete/Capable Raw</span></div><div class="line"><a name="l09039"></a><span class="lineno"> 9039</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l09040"></a><span class="lineno"> 9040</span>&#160;<span class="preprocessor">#define HIB_RIS_EXTW            0x00000008  // External Wake-Up Raw Interrupt</span></div><div class="line"><a name="l09041"></a><span class="lineno"> 9041</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l09042"></a><span class="lineno"> 9042</span>&#160;<span class="preprocessor">#define HIB_RIS_LOWBAT          0x00000004  // Low Battery Voltage Raw</span></div><div class="line"><a name="l09043"></a><span class="lineno"> 9043</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l09044"></a><span class="lineno"> 9044</span>&#160;<span class="preprocessor">#define HIB_RIS_RTCALT0         0x00000001  // RTC Alert 0 Raw Interrupt Status</span></div><div class="line"><a name="l09045"></a><span class="lineno"> 9045</span>&#160;</div><div class="line"><a name="l09046"></a><span class="lineno"> 9046</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09047"></a><span class="lineno"> 9047</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09048"></a><span class="lineno"> 9048</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_MIS register.</span></div><div class="line"><a name="l09049"></a><span class="lineno"> 9049</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09050"></a><span class="lineno"> 9050</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09051"></a><span class="lineno"> 9051</span>&#160;<span class="preprocessor">#define HIB_MIS_WC              0x00000010  // Write Complete/Capable Masked</span></div><div class="line"><a name="l09052"></a><span class="lineno"> 9052</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l09053"></a><span class="lineno"> 9053</span>&#160;<span class="preprocessor">#define HIB_MIS_EXTW            0x00000008  // External Wake-Up Masked</span></div><div class="line"><a name="l09054"></a><span class="lineno"> 9054</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l09055"></a><span class="lineno"> 9055</span>&#160;<span class="preprocessor">#define HIB_MIS_LOWBAT          0x00000004  // Low Battery Voltage Masked</span></div><div class="line"><a name="l09056"></a><span class="lineno"> 9056</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l09057"></a><span class="lineno"> 9057</span>&#160;<span class="preprocessor">#define HIB_MIS_RTCALT0         0x00000001  // RTC Alert 0 Masked Interrupt</span></div><div class="line"><a name="l09058"></a><span class="lineno"> 9058</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l09059"></a><span class="lineno"> 9059</span>&#160;</div><div class="line"><a name="l09060"></a><span class="lineno"> 9060</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09061"></a><span class="lineno"> 9061</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09062"></a><span class="lineno"> 9062</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_IC register.</span></div><div class="line"><a name="l09063"></a><span class="lineno"> 9063</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09064"></a><span class="lineno"> 9064</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09065"></a><span class="lineno"> 9065</span>&#160;<span class="preprocessor">#define HIB_IC_WC               0x00000010  // Write Complete/Capable Interrupt</span></div><div class="line"><a name="l09066"></a><span class="lineno"> 9066</span>&#160;                                            <span class="comment">// Clear</span></div><div class="line"><a name="l09067"></a><span class="lineno"> 9067</span>&#160;<span class="preprocessor">#define HIB_IC_EXTW             0x00000008  // External Wake-Up Interrupt Clear</span></div><div class="line"><a name="l09068"></a><span class="lineno"> 9068</span>&#160;<span class="preprocessor">#define HIB_IC_LOWBAT           0x00000004  // Low Battery Voltage Interrupt</span></div><div class="line"><a name="l09069"></a><span class="lineno"> 9069</span>&#160;                                            <span class="comment">// Clear</span></div><div class="line"><a name="l09070"></a><span class="lineno"> 9070</span>&#160;<span class="preprocessor">#define HIB_IC_RTCALT0          0x00000001  // RTC Alert0 Masked Interrupt</span></div><div class="line"><a name="l09071"></a><span class="lineno"> 9071</span>&#160;                                            <span class="comment">// Clear</span></div><div class="line"><a name="l09072"></a><span class="lineno"> 9072</span>&#160;</div><div class="line"><a name="l09073"></a><span class="lineno"> 9073</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09074"></a><span class="lineno"> 9074</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09075"></a><span class="lineno"> 9075</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_RTCT register.</span></div><div class="line"><a name="l09076"></a><span class="lineno"> 9076</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09077"></a><span class="lineno"> 9077</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09078"></a><span class="lineno"> 9078</span>&#160;<span class="preprocessor">#define HIB_RTCT_TRIM_M         0x0000FFFF  // RTC Trim Value</span></div><div class="line"><a name="l09079"></a><span class="lineno"> 9079</span>&#160;<span class="preprocessor">#define HIB_RTCT_TRIM_S         0</span></div><div class="line"><a name="l09080"></a><span class="lineno"> 9080</span>&#160;</div><div class="line"><a name="l09081"></a><span class="lineno"> 9081</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09082"></a><span class="lineno"> 9082</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09083"></a><span class="lineno"> 9083</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_RTCSS register.</span></div><div class="line"><a name="l09084"></a><span class="lineno"> 9084</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09085"></a><span class="lineno"> 9085</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09086"></a><span class="lineno"> 9086</span>&#160;<span class="preprocessor">#define HIB_RTCSS_RTCSSM_M      0x7FFF0000  // RTC Sub Seconds Match</span></div><div class="line"><a name="l09087"></a><span class="lineno"> 9087</span>&#160;<span class="preprocessor">#define HIB_RTCSS_RTCSSC_M      0x00007FFF  // RTC Sub Seconds Count</span></div><div class="line"><a name="l09088"></a><span class="lineno"> 9088</span>&#160;<span class="preprocessor">#define HIB_RTCSS_RTCSSM_S      16</span></div><div class="line"><a name="l09089"></a><span class="lineno"> 9089</span>&#160;<span class="preprocessor">#define HIB_RTCSS_RTCSSC_S      0</span></div><div class="line"><a name="l09090"></a><span class="lineno"> 9090</span>&#160;</div><div class="line"><a name="l09091"></a><span class="lineno"> 9091</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09092"></a><span class="lineno"> 9092</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09093"></a><span class="lineno"> 9093</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_DATA register.</span></div><div class="line"><a name="l09094"></a><span class="lineno"> 9094</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09095"></a><span class="lineno"> 9095</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09096"></a><span class="lineno"> 9096</span>&#160;<span class="preprocessor">#define HIB_DATA_RTD_M          0xFFFFFFFF  // Hibernation Module NV Data</span></div><div class="line"><a name="l09097"></a><span class="lineno"> 9097</span>&#160;<span class="preprocessor">#define HIB_DATA_RTD_S          0</span></div><div class="line"><a name="l09098"></a><span class="lineno"> 9098</span>&#160;</div><div class="line"><a name="l09099"></a><span class="lineno"> 9099</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09100"></a><span class="lineno"> 9100</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09101"></a><span class="lineno"> 9101</span>&#160;<span class="comment">// The following are defines for the bit fields in the FLASH_FMA register.</span></div><div class="line"><a name="l09102"></a><span class="lineno"> 9102</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09103"></a><span class="lineno"> 9103</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09104"></a><span class="lineno"> 9104</span>&#160;<span class="preprocessor">#define FLASH_FMA_OFFSET_M      0x0003FFFF  // Address Offset</span></div><div class="line"><a name="l09105"></a><span class="lineno"> 9105</span>&#160;<span class="preprocessor">#define FLASH_FMA_OFFSET_S      0</span></div><div class="line"><a name="l09106"></a><span class="lineno"> 9106</span>&#160;</div><div class="line"><a name="l09107"></a><span class="lineno"> 9107</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09108"></a><span class="lineno"> 9108</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09109"></a><span class="lineno"> 9109</span>&#160;<span class="comment">// The following are defines for the bit fields in the FLASH_FMD register.</span></div><div class="line"><a name="l09110"></a><span class="lineno"> 9110</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09111"></a><span class="lineno"> 9111</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09112"></a><span class="lineno"> 9112</span>&#160;<span class="preprocessor">#define FLASH_FMD_DATA_M        0xFFFFFFFF  // Data Value</span></div><div class="line"><a name="l09113"></a><span class="lineno"> 9113</span>&#160;<span class="preprocessor">#define FLASH_FMD_DATA_S        0</span></div><div class="line"><a name="l09114"></a><span class="lineno"> 9114</span>&#160;</div><div class="line"><a name="l09115"></a><span class="lineno"> 9115</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09116"></a><span class="lineno"> 9116</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09117"></a><span class="lineno"> 9117</span>&#160;<span class="comment">// The following are defines for the bit fields in the FLASH_FMC register.</span></div><div class="line"><a name="l09118"></a><span class="lineno"> 9118</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09119"></a><span class="lineno"> 9119</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09120"></a><span class="lineno"> 9120</span>&#160;<span class="preprocessor">#define FLASH_FMC_WRKEY         0xA4420000  // FLASH write key</span></div><div class="line"><a name="l09121"></a><span class="lineno"> 9121</span>&#160;<span class="preprocessor">#define FLASH_FMC_COMT          0x00000008  // Commit Register Value</span></div><div class="line"><a name="l09122"></a><span class="lineno"> 9122</span>&#160;<span class="preprocessor">#define FLASH_FMC_MERASE        0x00000004  // Mass Erase Flash Memory</span></div><div class="line"><a name="l09123"></a><span class="lineno"> 9123</span>&#160;<span class="preprocessor">#define FLASH_FMC_ERASE         0x00000002  // Erase a Page of Flash Memory</span></div><div class="line"><a name="l09124"></a><span class="lineno"> 9124</span>&#160;<span class="preprocessor">#define FLASH_FMC_WRITE         0x00000001  // Write a Word into Flash Memory</span></div><div class="line"><a name="l09125"></a><span class="lineno"> 9125</span>&#160;</div><div class="line"><a name="l09126"></a><span class="lineno"> 9126</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09127"></a><span class="lineno"> 9127</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09128"></a><span class="lineno"> 9128</span>&#160;<span class="comment">// The following are defines for the bit fields in the FLASH_FCRIS register.</span></div><div class="line"><a name="l09129"></a><span class="lineno"> 9129</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09130"></a><span class="lineno"> 9130</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09131"></a><span class="lineno"> 9131</span>&#160;<span class="preprocessor">#define FLASH_FCRIS_PROGRIS     0x00002000  // Program Verify Error Raw</span></div><div class="line"><a name="l09132"></a><span class="lineno"> 9132</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l09133"></a><span class="lineno"> 9133</span>&#160;<span class="preprocessor">#define FLASH_FCRIS_ERRIS       0x00000800  // Erase Verify Error Raw Interrupt</span></div><div class="line"><a name="l09134"></a><span class="lineno"> 9134</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l09135"></a><span class="lineno"> 9135</span>&#160;<span class="preprocessor">#define FLASH_FCRIS_INVDRIS     0x00000400  // Invalid Data Raw Interrupt</span></div><div class="line"><a name="l09136"></a><span class="lineno"> 9136</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l09137"></a><span class="lineno"> 9137</span>&#160;<span class="preprocessor">#define FLASH_FCRIS_VOLTRIS     0x00000200  // Pump Voltage Raw Interrupt</span></div><div class="line"><a name="l09138"></a><span class="lineno"> 9138</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l09139"></a><span class="lineno"> 9139</span>&#160;<span class="preprocessor">#define FLASH_FCRIS_ERIS        0x00000004  // EEPROM Raw Interrupt Status</span></div><div class="line"><a name="l09140"></a><span class="lineno"> 9140</span>&#160;<span class="preprocessor">#define FLASH_FCRIS_PRIS        0x00000002  // Programming Raw Interrupt Status</span></div><div class="line"><a name="l09141"></a><span class="lineno"> 9141</span>&#160;<span class="preprocessor">#define FLASH_FCRIS_ARIS        0x00000001  // Access Raw Interrupt Status</span></div><div class="line"><a name="l09142"></a><span class="lineno"> 9142</span>&#160;</div><div class="line"><a name="l09143"></a><span class="lineno"> 9143</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09144"></a><span class="lineno"> 9144</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09145"></a><span class="lineno"> 9145</span>&#160;<span class="comment">// The following are defines for the bit fields in the FLASH_FCIM register.</span></div><div class="line"><a name="l09146"></a><span class="lineno"> 9146</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09147"></a><span class="lineno"> 9147</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09148"></a><span class="lineno"> 9148</span>&#160;<span class="preprocessor">#define FLASH_FCIM_PROGMASK     0x00002000  // PROGVER Interrupt Mask</span></div><div class="line"><a name="l09149"></a><span class="lineno"> 9149</span>&#160;<span class="preprocessor">#define FLASH_FCIM_ERMASK       0x00000800  // ERVER Interrupt Mask</span></div><div class="line"><a name="l09150"></a><span class="lineno"> 9150</span>&#160;<span class="preprocessor">#define FLASH_FCIM_INVDMASK     0x00000400  // Invalid Data Interrupt Mask</span></div><div class="line"><a name="l09151"></a><span class="lineno"> 9151</span>&#160;<span class="preprocessor">#define FLASH_FCIM_VOLTMASK     0x00000200  // VOLT Interrupt Mask</span></div><div class="line"><a name="l09152"></a><span class="lineno"> 9152</span>&#160;<span class="preprocessor">#define FLASH_FCIM_EMASK        0x00000004  // EEPROM Interrupt Mask</span></div><div class="line"><a name="l09153"></a><span class="lineno"> 9153</span>&#160;<span class="preprocessor">#define FLASH_FCIM_PMASK        0x00000002  // Programming Interrupt Mask</span></div><div class="line"><a name="l09154"></a><span class="lineno"> 9154</span>&#160;<span class="preprocessor">#define FLASH_FCIM_AMASK        0x00000001  // Access Interrupt Mask</span></div><div class="line"><a name="l09155"></a><span class="lineno"> 9155</span>&#160;</div><div class="line"><a name="l09156"></a><span class="lineno"> 9156</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09157"></a><span class="lineno"> 9157</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09158"></a><span class="lineno"> 9158</span>&#160;<span class="comment">// The following are defines for the bit fields in the FLASH_FCMISC register.</span></div><div class="line"><a name="l09159"></a><span class="lineno"> 9159</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09160"></a><span class="lineno"> 9160</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09161"></a><span class="lineno"> 9161</span>&#160;<span class="preprocessor">#define FLASH_FCMISC_PROGMISC   0x00002000  // PROGVER Masked Interrupt Status</span></div><div class="line"><a name="l09162"></a><span class="lineno"> 9162</span>&#160;                                            <span class="comment">// and Clear</span></div><div class="line"><a name="l09163"></a><span class="lineno"> 9163</span>&#160;<span class="preprocessor">#define FLASH_FCMISC_ERMISC     0x00000800  // ERVER Masked Interrupt Status</span></div><div class="line"><a name="l09164"></a><span class="lineno"> 9164</span>&#160;                                            <span class="comment">// and Clear</span></div><div class="line"><a name="l09165"></a><span class="lineno"> 9165</span>&#160;<span class="preprocessor">#define FLASH_FCMISC_INVDMISC   0x00000400  // Invalid Data Masked Interrupt</span></div><div class="line"><a name="l09166"></a><span class="lineno"> 9166</span>&#160;                                            <span class="comment">// Status and Clear</span></div><div class="line"><a name="l09167"></a><span class="lineno"> 9167</span>&#160;<span class="preprocessor">#define FLASH_FCMISC_VOLTMISC   0x00000200  // VOLT Masked Interrupt Status and</span></div><div class="line"><a name="l09168"></a><span class="lineno"> 9168</span>&#160;                                            <span class="comment">// Clear</span></div><div class="line"><a name="l09169"></a><span class="lineno"> 9169</span>&#160;<span class="preprocessor">#define FLASH_FCMISC_EMISC      0x00000004  // EEPROM Masked Interrupt Status</span></div><div class="line"><a name="l09170"></a><span class="lineno"> 9170</span>&#160;                                            <span class="comment">// and Clear</span></div><div class="line"><a name="l09171"></a><span class="lineno"> 9171</span>&#160;<span class="preprocessor">#define FLASH_FCMISC_PMISC      0x00000002  // Programming Masked Interrupt</span></div><div class="line"><a name="l09172"></a><span class="lineno"> 9172</span>&#160;                                            <span class="comment">// Status and Clear</span></div><div class="line"><a name="l09173"></a><span class="lineno"> 9173</span>&#160;<span class="preprocessor">#define FLASH_FCMISC_AMISC      0x00000001  // Access Masked Interrupt Status</span></div><div class="line"><a name="l09174"></a><span class="lineno"> 9174</span>&#160;                                            <span class="comment">// and Clear</span></div><div class="line"><a name="l09175"></a><span class="lineno"> 9175</span>&#160;</div><div class="line"><a name="l09176"></a><span class="lineno"> 9176</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09177"></a><span class="lineno"> 9177</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09178"></a><span class="lineno"> 9178</span>&#160;<span class="comment">// The following are defines for the bit fields in the FLASH_FMC2 register.</span></div><div class="line"><a name="l09179"></a><span class="lineno"> 9179</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09180"></a><span class="lineno"> 9180</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09181"></a><span class="lineno"> 9181</span>&#160;<span class="preprocessor">#define FLASH_FMC2_WRBUF        0x00000001  // Buffered Flash Memory Write</span></div><div class="line"><a name="l09182"></a><span class="lineno"> 9182</span>&#160;</div><div class="line"><a name="l09183"></a><span class="lineno"> 9183</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09184"></a><span class="lineno"> 9184</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09185"></a><span class="lineno"> 9185</span>&#160;<span class="comment">// The following are defines for the bit fields in the FLASH_FWBVAL register.</span></div><div class="line"><a name="l09186"></a><span class="lineno"> 9186</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09187"></a><span class="lineno"> 9187</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09188"></a><span class="lineno"> 9188</span>&#160;<span class="preprocessor">#define FLASH_FWBVAL_FWB_M      0xFFFFFFFF  // Flash Memory Write Buffer</span></div><div class="line"><a name="l09189"></a><span class="lineno"> 9189</span>&#160;</div><div class="line"><a name="l09190"></a><span class="lineno"> 9190</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09191"></a><span class="lineno"> 9191</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09192"></a><span class="lineno"> 9192</span>&#160;<span class="comment">// The following are defines for the bit fields in the FLASH_FWBN register.</span></div><div class="line"><a name="l09193"></a><span class="lineno"> 9193</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09194"></a><span class="lineno"> 9194</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09195"></a><span class="lineno"> 9195</span>&#160;<span class="preprocessor">#define FLASH_FWBN_DATA_M       0xFFFFFFFF  // Data</span></div><div class="line"><a name="l09196"></a><span class="lineno"> 9196</span>&#160;</div><div class="line"><a name="l09197"></a><span class="lineno"> 9197</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09198"></a><span class="lineno"> 9198</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09199"></a><span class="lineno"> 9199</span>&#160;<span class="comment">// The following are defines for the bit fields in the FLASH_FSIZE register.</span></div><div class="line"><a name="l09200"></a><span class="lineno"> 9200</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09201"></a><span class="lineno"> 9201</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09202"></a><span class="lineno"> 9202</span>&#160;<span class="preprocessor">#define FLASH_FSIZE_SIZE_M      0x0000FFFF  // Flash Size</span></div><div class="line"><a name="l09203"></a><span class="lineno"> 9203</span>&#160;<span class="preprocessor">#define FLASH_FSIZE_SIZE_256KB  0x0000007F  // 256 KB of Flash</span></div><div class="line"><a name="l09204"></a><span class="lineno"> 9204</span>&#160;</div><div class="line"><a name="l09205"></a><span class="lineno"> 9205</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09206"></a><span class="lineno"> 9206</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09207"></a><span class="lineno"> 9207</span>&#160;<span class="comment">// The following are defines for the bit fields in the FLASH_SSIZE register.</span></div><div class="line"><a name="l09208"></a><span class="lineno"> 9208</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09209"></a><span class="lineno"> 9209</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09210"></a><span class="lineno"> 9210</span>&#160;<span class="preprocessor">#define FLASH_SSIZE_SIZE_M      0x0000FFFF  // SRAM Size</span></div><div class="line"><a name="l09211"></a><span class="lineno"> 9211</span>&#160;<span class="preprocessor">#define FLASH_SSIZE_SIZE_32KB   0x0000007F  // 32 KB of SRAM</span></div><div class="line"><a name="l09212"></a><span class="lineno"> 9212</span>&#160;</div><div class="line"><a name="l09213"></a><span class="lineno"> 9213</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09214"></a><span class="lineno"> 9214</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09215"></a><span class="lineno"> 9215</span>&#160;<span class="comment">// The following are defines for the bit fields in the FLASH_ROMSWMAP register.</span></div><div class="line"><a name="l09216"></a><span class="lineno"> 9216</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09217"></a><span class="lineno"> 9217</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09218"></a><span class="lineno"> 9218</span>&#160;<span class="preprocessor">#define FLASH_ROMSWMAP_SAFERTOS 0x00000001  // SafeRTOS Present</span></div><div class="line"><a name="l09219"></a><span class="lineno"> 9219</span>&#160;</div><div class="line"><a name="l09220"></a><span class="lineno"> 9220</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09221"></a><span class="lineno"> 9221</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09222"></a><span class="lineno"> 9222</span>&#160;<span class="comment">// The following are defines for the bit fields in the FLASH_RMCTL register.</span></div><div class="line"><a name="l09223"></a><span class="lineno"> 9223</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09224"></a><span class="lineno"> 9224</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09225"></a><span class="lineno"> 9225</span>&#160;<span class="preprocessor">#define FLASH_RMCTL_BA          0x00000001  // Boot Alias</span></div><div class="line"><a name="l09226"></a><span class="lineno"> 9226</span>&#160;</div><div class="line"><a name="l09227"></a><span class="lineno"> 9227</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09228"></a><span class="lineno"> 9228</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09229"></a><span class="lineno"> 9229</span>&#160;<span class="comment">// The following are defines for the bit fields in the FLASH_BOOTCFG register.</span></div><div class="line"><a name="l09230"></a><span class="lineno"> 9230</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09231"></a><span class="lineno"> 9231</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09232"></a><span class="lineno"> 9232</span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_NW        0x80000000  // Not Written</span></div><div class="line"><a name="l09233"></a><span class="lineno"> 9233</span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_PORT_M    0x0000E000  // Boot GPIO Port</span></div><div class="line"><a name="l09234"></a><span class="lineno"> 9234</span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_PORT_A    0x00000000  // Port A</span></div><div class="line"><a name="l09235"></a><span class="lineno"> 9235</span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_PORT_B    0x00002000  // Port B</span></div><div class="line"><a name="l09236"></a><span class="lineno"> 9236</span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_PORT_C    0x00004000  // Port C</span></div><div class="line"><a name="l09237"></a><span class="lineno"> 9237</span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_PORT_D    0x00006000  // Port D</span></div><div class="line"><a name="l09238"></a><span class="lineno"> 9238</span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_PORT_E    0x00008000  // Port E</span></div><div class="line"><a name="l09239"></a><span class="lineno"> 9239</span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_PORT_F    0x0000A000  // Port F</span></div><div class="line"><a name="l09240"></a><span class="lineno"> 9240</span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_PORT_G    0x0000C000  // Port G</span></div><div class="line"><a name="l09241"></a><span class="lineno"> 9241</span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_PORT_H    0x0000E000  // Port H</span></div><div class="line"><a name="l09242"></a><span class="lineno"> 9242</span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_PIN_M     0x00001C00  // Boot GPIO Pin</span></div><div class="line"><a name="l09243"></a><span class="lineno"> 9243</span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_PIN_0     0x00000000  // Pin 0</span></div><div class="line"><a name="l09244"></a><span class="lineno"> 9244</span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_PIN_1     0x00000400  // Pin 1</span></div><div class="line"><a name="l09245"></a><span class="lineno"> 9245</span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_PIN_2     0x00000800  // Pin 2</span></div><div class="line"><a name="l09246"></a><span class="lineno"> 9246</span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_PIN_3     0x00000C00  // Pin 3</span></div><div class="line"><a name="l09247"></a><span class="lineno"> 9247</span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_PIN_4     0x00001000  // Pin 4</span></div><div class="line"><a name="l09248"></a><span class="lineno"> 9248</span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_PIN_5     0x00001400  // Pin 5</span></div><div class="line"><a name="l09249"></a><span class="lineno"> 9249</span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_PIN_6     0x00001800  // Pin 6</span></div><div class="line"><a name="l09250"></a><span class="lineno"> 9250</span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_PIN_7     0x00001C00  // Pin 7</span></div><div class="line"><a name="l09251"></a><span class="lineno"> 9251</span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_POL       0x00000200  // Boot GPIO Polarity</span></div><div class="line"><a name="l09252"></a><span class="lineno"> 9252</span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_EN        0x00000100  // Boot GPIO Enable</span></div><div class="line"><a name="l09253"></a><span class="lineno"> 9253</span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_KEY       0x00000010  // KEY Select</span></div><div class="line"><a name="l09254"></a><span class="lineno"> 9254</span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_DBG1      0x00000002  // Debug Control 1</span></div><div class="line"><a name="l09255"></a><span class="lineno"> 9255</span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_DBG0      0x00000001  // Debug Control 0</span></div><div class="line"><a name="l09256"></a><span class="lineno"> 9256</span>&#160;</div><div class="line"><a name="l09257"></a><span class="lineno"> 9257</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09258"></a><span class="lineno"> 9258</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09259"></a><span class="lineno"> 9259</span>&#160;<span class="comment">// The following are defines for the bit fields in the FLASH_USERREG0 register.</span></div><div class="line"><a name="l09260"></a><span class="lineno"> 9260</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09261"></a><span class="lineno"> 9261</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09262"></a><span class="lineno"> 9262</span>&#160;<span class="preprocessor">#define FLASH_USERREG0_DATA_M   0xFFFFFFFF  // User Data</span></div><div class="line"><a name="l09263"></a><span class="lineno"> 9263</span>&#160;<span class="preprocessor">#define FLASH_USERREG0_DATA_S   0</span></div><div class="line"><a name="l09264"></a><span class="lineno"> 9264</span>&#160;</div><div class="line"><a name="l09265"></a><span class="lineno"> 9265</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09266"></a><span class="lineno"> 9266</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09267"></a><span class="lineno"> 9267</span>&#160;<span class="comment">// The following are defines for the bit fields in the FLASH_USERREG1 register.</span></div><div class="line"><a name="l09268"></a><span class="lineno"> 9268</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09269"></a><span class="lineno"> 9269</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09270"></a><span class="lineno"> 9270</span>&#160;<span class="preprocessor">#define FLASH_USERREG1_DATA_M   0xFFFFFFFF  // User Data</span></div><div class="line"><a name="l09271"></a><span class="lineno"> 9271</span>&#160;<span class="preprocessor">#define FLASH_USERREG1_DATA_S   0</span></div><div class="line"><a name="l09272"></a><span class="lineno"> 9272</span>&#160;</div><div class="line"><a name="l09273"></a><span class="lineno"> 9273</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09274"></a><span class="lineno"> 9274</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09275"></a><span class="lineno"> 9275</span>&#160;<span class="comment">// The following are defines for the bit fields in the FLASH_USERREG2 register.</span></div><div class="line"><a name="l09276"></a><span class="lineno"> 9276</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09277"></a><span class="lineno"> 9277</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09278"></a><span class="lineno"> 9278</span>&#160;<span class="preprocessor">#define FLASH_USERREG2_DATA_M   0xFFFFFFFF  // User Data</span></div><div class="line"><a name="l09279"></a><span class="lineno"> 9279</span>&#160;<span class="preprocessor">#define FLASH_USERREG2_DATA_S   0</span></div><div class="line"><a name="l09280"></a><span class="lineno"> 9280</span>&#160;</div><div class="line"><a name="l09281"></a><span class="lineno"> 9281</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09282"></a><span class="lineno"> 9282</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09283"></a><span class="lineno"> 9283</span>&#160;<span class="comment">// The following are defines for the bit fields in the FLASH_USERREG3 register.</span></div><div class="line"><a name="l09284"></a><span class="lineno"> 9284</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09285"></a><span class="lineno"> 9285</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09286"></a><span class="lineno"> 9286</span>&#160;<span class="preprocessor">#define FLASH_USERREG3_DATA_M   0xFFFFFFFF  // User Data</span></div><div class="line"><a name="l09287"></a><span class="lineno"> 9287</span>&#160;<span class="preprocessor">#define FLASH_USERREG3_DATA_S   0</span></div><div class="line"><a name="l09288"></a><span class="lineno"> 9288</span>&#160;</div><div class="line"><a name="l09289"></a><span class="lineno"> 9289</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09290"></a><span class="lineno"> 9290</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09291"></a><span class="lineno"> 9291</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DID0 register.</span></div><div class="line"><a name="l09292"></a><span class="lineno"> 9292</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09293"></a><span class="lineno"> 9293</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09294"></a><span class="lineno"> 9294</span>&#160;<span class="preprocessor">#define SYSCTL_DID0_VER_M       0x70000000  // DID0 Version</span></div><div class="line"><a name="l09295"></a><span class="lineno"> 9295</span>&#160;<span class="preprocessor">#define SYSCTL_DID0_VER_1       0x10000000  // Second version of the DID0</span></div><div class="line"><a name="l09296"></a><span class="lineno"> 9296</span>&#160;                                            <span class="comment">// register format.</span></div><div class="line"><a name="l09297"></a><span class="lineno"> 9297</span>&#160;<span class="preprocessor">#define SYSCTL_DID0_CLASS_M     0x00FF0000  // Device Class</span></div><div class="line"><a name="l09298"></a><span class="lineno"> 9298</span>&#160;<span class="preprocessor">#define SYSCTL_DID0_CLASS_TM4C123                                             \</span></div><div class="line"><a name="l09299"></a><span class="lineno"> 9299</span>&#160;<span class="preprocessor">                                0x00050000  // Tiva TM4C123x and TM4E123x</span></div><div class="line"><a name="l09300"></a><span class="lineno"> 9300</span>&#160;                                            <span class="comment">// microcontrollers</span></div><div class="line"><a name="l09301"></a><span class="lineno"> 9301</span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MAJ_M       0x0000FF00  // Major Revision</span></div><div class="line"><a name="l09302"></a><span class="lineno"> 9302</span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MAJ_REVA    0x00000000  // Revision A (initial device)</span></div><div class="line"><a name="l09303"></a><span class="lineno"> 9303</span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MAJ_REVB    0x00000100  // Revision B (first base layer</span></div><div class="line"><a name="l09304"></a><span class="lineno"> 9304</span>&#160;                                            <span class="comment">// revision)</span></div><div class="line"><a name="l09305"></a><span class="lineno"> 9305</span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MAJ_REVC    0x00000200  // Revision C (second base layer</span></div><div class="line"><a name="l09306"></a><span class="lineno"> 9306</span>&#160;                                            <span class="comment">// revision)</span></div><div class="line"><a name="l09307"></a><span class="lineno"> 9307</span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MIN_M       0x000000FF  // Minor Revision</span></div><div class="line"><a name="l09308"></a><span class="lineno"> 9308</span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MIN_0       0x00000000  // Initial device, or a major</span></div><div class="line"><a name="l09309"></a><span class="lineno"> 9309</span>&#160;                                            <span class="comment">// revision update</span></div><div class="line"><a name="l09310"></a><span class="lineno"> 9310</span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MIN_1       0x00000001  // First metal layer change</span></div><div class="line"><a name="l09311"></a><span class="lineno"> 9311</span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MIN_2       0x00000002  // Second metal layer change</span></div><div class="line"><a name="l09312"></a><span class="lineno"> 9312</span>&#160;</div><div class="line"><a name="l09313"></a><span class="lineno"> 9313</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09314"></a><span class="lineno"> 9314</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09315"></a><span class="lineno"> 9315</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DID1 register.</span></div><div class="line"><a name="l09316"></a><span class="lineno"> 9316</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09317"></a><span class="lineno"> 9317</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09318"></a><span class="lineno"> 9318</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_VER_M       0xF0000000  // DID1 Version</span></div><div class="line"><a name="l09319"></a><span class="lineno"> 9319</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_VER_1       0x10000000  // fury_ib</span></div><div class="line"><a name="l09320"></a><span class="lineno"> 9320</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_FAM_M       0x0F000000  // Family</span></div><div class="line"><a name="l09321"></a><span class="lineno"> 9321</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_FAM_TIVA    0x00000000  // Tiva family of microcontollers</span></div><div class="line"><a name="l09322"></a><span class="lineno"> 9322</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_M     0x00FF0000  // Part Number</span></div><div class="line"><a name="l09323"></a><span class="lineno"> 9323</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C123GH6PM                                        \</span></div><div class="line"><a name="l09324"></a><span class="lineno"> 9324</span>&#160;<span class="preprocessor">                                0x00A10000  // TM4C123GH6PM</span></div><div class="line"><a name="l09325"></a><span class="lineno"> 9325</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PINCNT_M    0x0000E000  // Package Pin Count</span></div><div class="line"><a name="l09326"></a><span class="lineno"> 9326</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PINCNT_100  0x00004000  // 100-pin LQFP package</span></div><div class="line"><a name="l09327"></a><span class="lineno"> 9327</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PINCNT_64   0x00006000  // 64-pin LQFP package</span></div><div class="line"><a name="l09328"></a><span class="lineno"> 9328</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PINCNT_144  0x00008000  // 144-pin LQFP package</span></div><div class="line"><a name="l09329"></a><span class="lineno"> 9329</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PINCNT_157  0x0000A000  // 157-pin BGA package</span></div><div class="line"><a name="l09330"></a><span class="lineno"> 9330</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PINCNT_128  0x0000C000  // 128-pin TQFP package</span></div><div class="line"><a name="l09331"></a><span class="lineno"> 9331</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_TEMP_M      0x000000E0  // Temperature Range</span></div><div class="line"><a name="l09332"></a><span class="lineno"> 9332</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_TEMP_I      0x00000020  // Industrial temperature range</span></div><div class="line"><a name="l09333"></a><span class="lineno"> 9333</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_TEMP_E      0x00000040  // Extended temperature range</span></div><div class="line"><a name="l09334"></a><span class="lineno"> 9334</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_TEMP_IE     0x00000060  // Available in both industrial</span></div><div class="line"><a name="l09335"></a><span class="lineno"> 9335</span>&#160;                                            <span class="comment">// temperature range (-40C to 85C)</span></div><div class="line"><a name="l09336"></a><span class="lineno"> 9336</span>&#160;                                            <span class="comment">// and extended temperature range</span></div><div class="line"><a name="l09337"></a><span class="lineno"> 9337</span>&#160;                                            <span class="comment">// (-40C to 105C) devices. See</span></div><div class="line"><a name="l09338"></a><span class="lineno"> 9338</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PKG_M       0x00000018  // Package Type</span></div><div class="line"><a name="l09339"></a><span class="lineno"> 9339</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PKG_QFP     0x00000008  // QFP package</span></div><div class="line"><a name="l09340"></a><span class="lineno"> 9340</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PKG_BGA     0x00000010  // BGA package</span></div><div class="line"><a name="l09341"></a><span class="lineno"> 9341</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_ROHS        0x00000004  // RoHS-Compliance</span></div><div class="line"><a name="l09342"></a><span class="lineno"> 9342</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_QUAL_M      0x00000003  // Qualification Status</span></div><div class="line"><a name="l09343"></a><span class="lineno"> 9343</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_QUAL_ES     0x00000000  // Engineering Sample (unqualified)</span></div><div class="line"><a name="l09344"></a><span class="lineno"> 9344</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_QUAL_PP     0x00000001  // Pilot Production (unqualified)</span></div><div class="line"><a name="l09345"></a><span class="lineno"> 9345</span>&#160;<span class="preprocessor">#define SYSCTL_DID1_QUAL_FQ     0x00000002  // Fully Qualified</span></div><div class="line"><a name="l09346"></a><span class="lineno"> 9346</span>&#160;</div><div class="line"><a name="l09347"></a><span class="lineno"> 9347</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09348"></a><span class="lineno"> 9348</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09349"></a><span class="lineno"> 9349</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC0 register.</span></div><div class="line"><a name="l09350"></a><span class="lineno"> 9350</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09351"></a><span class="lineno"> 9351</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09352"></a><span class="lineno"> 9352</span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_M     0xFFFF0000  // SRAM Size</span></div><div class="line"><a name="l09353"></a><span class="lineno"> 9353</span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_2KB   0x00070000  // 2 KB of SRAM</span></div><div class="line"><a name="l09354"></a><span class="lineno"> 9354</span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_4KB   0x000F0000  // 4 KB of SRAM</span></div><div class="line"><a name="l09355"></a><span class="lineno"> 9355</span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_6KB   0x00170000  // 6 KB of SRAM</span></div><div class="line"><a name="l09356"></a><span class="lineno"> 9356</span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_8KB   0x001F0000  // 8 KB of SRAM</span></div><div class="line"><a name="l09357"></a><span class="lineno"> 9357</span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_12KB  0x002F0000  // 12 KB of SRAM</span></div><div class="line"><a name="l09358"></a><span class="lineno"> 9358</span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_16KB  0x003F0000  // 16 KB of SRAM</span></div><div class="line"><a name="l09359"></a><span class="lineno"> 9359</span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_20KB  0x004F0000  // 20 KB of SRAM</span></div><div class="line"><a name="l09360"></a><span class="lineno"> 9360</span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_24KB  0x005F0000  // 24 KB of SRAM</span></div><div class="line"><a name="l09361"></a><span class="lineno"> 9361</span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_32KB  0x007F0000  // 32 KB of SRAM</span></div><div class="line"><a name="l09362"></a><span class="lineno"> 9362</span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_M    0x0000FFFF  // Flash Size</span></div><div class="line"><a name="l09363"></a><span class="lineno"> 9363</span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_8KB  0x00000003  // 8 KB of Flash</span></div><div class="line"><a name="l09364"></a><span class="lineno"> 9364</span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_16KB 0x00000007  // 16 KB of Flash</span></div><div class="line"><a name="l09365"></a><span class="lineno"> 9365</span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_32KB 0x0000000F  // 32 KB of Flash</span></div><div class="line"><a name="l09366"></a><span class="lineno"> 9366</span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_64KB 0x0000001F  // 64 KB of Flash</span></div><div class="line"><a name="l09367"></a><span class="lineno"> 9367</span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_96KB 0x0000002F  // 96 KB of Flash</span></div><div class="line"><a name="l09368"></a><span class="lineno"> 9368</span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_128K 0x0000003F  // 128 KB of Flash</span></div><div class="line"><a name="l09369"></a><span class="lineno"> 9369</span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_192K 0x0000005F  // 192 KB of Flash</span></div><div class="line"><a name="l09370"></a><span class="lineno"> 9370</span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_256K 0x0000007F  // 256 KB of Flash</span></div><div class="line"><a name="l09371"></a><span class="lineno"> 9371</span>&#160;</div><div class="line"><a name="l09372"></a><span class="lineno"> 9372</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09373"></a><span class="lineno"> 9373</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09374"></a><span class="lineno"> 9374</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC1 register.</span></div><div class="line"><a name="l09375"></a><span class="lineno"> 9375</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09376"></a><span class="lineno"> 9376</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09377"></a><span class="lineno"> 9377</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_WDT1         0x10000000  // Watchdog Timer1 Present</span></div><div class="line"><a name="l09378"></a><span class="lineno"> 9378</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_CAN1         0x02000000  // CAN Module 1 Present</span></div><div class="line"><a name="l09379"></a><span class="lineno"> 9379</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_CAN0         0x01000000  // CAN Module 0 Present</span></div><div class="line"><a name="l09380"></a><span class="lineno"> 9380</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_PWM1         0x00200000  // PWM Module 1 Present</span></div><div class="line"><a name="l09381"></a><span class="lineno"> 9381</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_PWM0         0x00100000  // PWM Module 0 Present</span></div><div class="line"><a name="l09382"></a><span class="lineno"> 9382</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC1         0x00020000  // ADC Module 1 Present</span></div><div class="line"><a name="l09383"></a><span class="lineno"> 9383</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC0         0x00010000  // ADC Module 0 Present</span></div><div class="line"><a name="l09384"></a><span class="lineno"> 9384</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_MINSYSDIV_M  0x0000F000  // System Clock Divider</span></div><div class="line"><a name="l09385"></a><span class="lineno"> 9385</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_MINSYSDIV_80 0x00002000  // Specifies an 80-MHz CPU clock</span></div><div class="line"><a name="l09386"></a><span class="lineno"> 9386</span>&#160;                                            <span class="comment">// with a PLL divider of 2.5</span></div><div class="line"><a name="l09387"></a><span class="lineno"> 9387</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_MINSYSDIV_50 0x00003000  // Specifies a 50-MHz CPU clock</span></div><div class="line"><a name="l09388"></a><span class="lineno"> 9388</span>&#160;                                            <span class="comment">// with a PLL divider of 4</span></div><div class="line"><a name="l09389"></a><span class="lineno"> 9389</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_MINSYSDIV_40 0x00004000  // Specifies a 40-MHz CPU clock</span></div><div class="line"><a name="l09390"></a><span class="lineno"> 9390</span>&#160;                                            <span class="comment">// with a PLL divider of 5</span></div><div class="line"><a name="l09391"></a><span class="lineno"> 9391</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_MINSYSDIV_25 0x00007000  // Specifies a 25-MHz clock with a</span></div><div class="line"><a name="l09392"></a><span class="lineno"> 9392</span>&#160;                                            <span class="comment">// PLL divider of 8</span></div><div class="line"><a name="l09393"></a><span class="lineno"> 9393</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_MINSYSDIV_20 0x00009000  // Specifies a 20-MHz clock with a</span></div><div class="line"><a name="l09394"></a><span class="lineno"> 9394</span>&#160;                                            <span class="comment">// PLL divider of 10</span></div><div class="line"><a name="l09395"></a><span class="lineno"> 9395</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC1SPD_M    0x00000C00  // Max ADC1 Speed</span></div><div class="line"><a name="l09396"></a><span class="lineno"> 9396</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC1SPD_125K 0x00000000  // 125K samples/second</span></div><div class="line"><a name="l09397"></a><span class="lineno"> 9397</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC1SPD_250K 0x00000400  // 250K samples/second</span></div><div class="line"><a name="l09398"></a><span class="lineno"> 9398</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC1SPD_500K 0x00000800  // 500K samples/second</span></div><div class="line"><a name="l09399"></a><span class="lineno"> 9399</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC1SPD_1M   0x00000C00  // 1M samples/second</span></div><div class="line"><a name="l09400"></a><span class="lineno"> 9400</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC0SPD_M    0x00000300  // Max ADC0 Speed</span></div><div class="line"><a name="l09401"></a><span class="lineno"> 9401</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC0SPD_125K 0x00000000  // 125K samples/second</span></div><div class="line"><a name="l09402"></a><span class="lineno"> 9402</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC0SPD_250K 0x00000100  // 250K samples/second</span></div><div class="line"><a name="l09403"></a><span class="lineno"> 9403</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC0SPD_500K 0x00000200  // 500K samples/second</span></div><div class="line"><a name="l09404"></a><span class="lineno"> 9404</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC0SPD_1M   0x00000300  // 1M samples/second</span></div><div class="line"><a name="l09405"></a><span class="lineno"> 9405</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_MPU          0x00000080  // MPU Present</span></div><div class="line"><a name="l09406"></a><span class="lineno"> 9406</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_HIB          0x00000040  // Hibernation Module Present</span></div><div class="line"><a name="l09407"></a><span class="lineno"> 9407</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_TEMP         0x00000020  // Temp Sensor Present</span></div><div class="line"><a name="l09408"></a><span class="lineno"> 9408</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_PLL          0x00000010  // PLL Present</span></div><div class="line"><a name="l09409"></a><span class="lineno"> 9409</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_WDT0         0x00000008  // Watchdog Timer 0 Present</span></div><div class="line"><a name="l09410"></a><span class="lineno"> 9410</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_SWO          0x00000004  // SWO Trace Port Present</span></div><div class="line"><a name="l09411"></a><span class="lineno"> 9411</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_SWD          0x00000002  // SWD Present</span></div><div class="line"><a name="l09412"></a><span class="lineno"> 9412</span>&#160;<span class="preprocessor">#define SYSCTL_DC1_JTAG         0x00000001  // JTAG Present</span></div><div class="line"><a name="l09413"></a><span class="lineno"> 9413</span>&#160;</div><div class="line"><a name="l09414"></a><span class="lineno"> 9414</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09415"></a><span class="lineno"> 9415</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09416"></a><span class="lineno"> 9416</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC2 register.</span></div><div class="line"><a name="l09417"></a><span class="lineno"> 9417</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09418"></a><span class="lineno"> 9418</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09419"></a><span class="lineno"> 9419</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_EPI0         0x40000000  // EPI Module 0 Present</span></div><div class="line"><a name="l09420"></a><span class="lineno"> 9420</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_I2S0         0x10000000  // I2S Module 0 Present</span></div><div class="line"><a name="l09421"></a><span class="lineno"> 9421</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_COMP2        0x04000000  // Analog Comparator 2 Present</span></div><div class="line"><a name="l09422"></a><span class="lineno"> 9422</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_COMP1        0x02000000  // Analog Comparator 1 Present</span></div><div class="line"><a name="l09423"></a><span class="lineno"> 9423</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_COMP0        0x01000000  // Analog Comparator 0 Present</span></div><div class="line"><a name="l09424"></a><span class="lineno"> 9424</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_TIMER3       0x00080000  // Timer Module 3 Present</span></div><div class="line"><a name="l09425"></a><span class="lineno"> 9425</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_TIMER2       0x00040000  // Timer Module 2 Present</span></div><div class="line"><a name="l09426"></a><span class="lineno"> 9426</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_TIMER1       0x00020000  // Timer Module 1 Present</span></div><div class="line"><a name="l09427"></a><span class="lineno"> 9427</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_TIMER0       0x00010000  // Timer Module 0 Present</span></div><div class="line"><a name="l09428"></a><span class="lineno"> 9428</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_I2C1HS       0x00008000  // I2C Module 1 Speed</span></div><div class="line"><a name="l09429"></a><span class="lineno"> 9429</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_I2C1         0x00004000  // I2C Module 1 Present</span></div><div class="line"><a name="l09430"></a><span class="lineno"> 9430</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_I2C0HS       0x00002000  // I2C Module 0 Speed</span></div><div class="line"><a name="l09431"></a><span class="lineno"> 9431</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_I2C0         0x00001000  // I2C Module 0 Present</span></div><div class="line"><a name="l09432"></a><span class="lineno"> 9432</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_QEI1         0x00000200  // QEI Module 1 Present</span></div><div class="line"><a name="l09433"></a><span class="lineno"> 9433</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_QEI0         0x00000100  // QEI Module 0 Present</span></div><div class="line"><a name="l09434"></a><span class="lineno"> 9434</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_SSI1         0x00000020  // SSI Module 1 Present</span></div><div class="line"><a name="l09435"></a><span class="lineno"> 9435</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_SSI0         0x00000010  // SSI Module 0 Present</span></div><div class="line"><a name="l09436"></a><span class="lineno"> 9436</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_UART2        0x00000004  // UART Module 2 Present</span></div><div class="line"><a name="l09437"></a><span class="lineno"> 9437</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_UART1        0x00000002  // UART Module 1 Present</span></div><div class="line"><a name="l09438"></a><span class="lineno"> 9438</span>&#160;<span class="preprocessor">#define SYSCTL_DC2_UART0        0x00000001  // UART Module 0 Present</span></div><div class="line"><a name="l09439"></a><span class="lineno"> 9439</span>&#160;</div><div class="line"><a name="l09440"></a><span class="lineno"> 9440</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09441"></a><span class="lineno"> 9441</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09442"></a><span class="lineno"> 9442</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC3 register.</span></div><div class="line"><a name="l09443"></a><span class="lineno"> 9443</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09444"></a><span class="lineno"> 9444</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09445"></a><span class="lineno"> 9445</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_32KHZ        0x80000000  // 32KHz Input Clock Available</span></div><div class="line"><a name="l09446"></a><span class="lineno"> 9446</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_CCP5         0x20000000  // T2CCP1 Pin Present</span></div><div class="line"><a name="l09447"></a><span class="lineno"> 9447</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_CCP4         0x10000000  // T2CCP0 Pin Present</span></div><div class="line"><a name="l09448"></a><span class="lineno"> 9448</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_CCP3         0x08000000  // T1CCP1 Pin Present</span></div><div class="line"><a name="l09449"></a><span class="lineno"> 9449</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_CCP2         0x04000000  // T1CCP0 Pin Present</span></div><div class="line"><a name="l09450"></a><span class="lineno"> 9450</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_CCP1         0x02000000  // T0CCP1 Pin Present</span></div><div class="line"><a name="l09451"></a><span class="lineno"> 9451</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_CCP0         0x01000000  // T0CCP0 Pin Present</span></div><div class="line"><a name="l09452"></a><span class="lineno"> 9452</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC0AIN7     0x00800000  // ADC Module 0 AIN7 Pin Present</span></div><div class="line"><a name="l09453"></a><span class="lineno"> 9453</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC0AIN6     0x00400000  // ADC Module 0 AIN6 Pin Present</span></div><div class="line"><a name="l09454"></a><span class="lineno"> 9454</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC0AIN5     0x00200000  // ADC Module 0 AIN5 Pin Present</span></div><div class="line"><a name="l09455"></a><span class="lineno"> 9455</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC0AIN4     0x00100000  // ADC Module 0 AIN4 Pin Present</span></div><div class="line"><a name="l09456"></a><span class="lineno"> 9456</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC0AIN3     0x00080000  // ADC Module 0 AIN3 Pin Present</span></div><div class="line"><a name="l09457"></a><span class="lineno"> 9457</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC0AIN2     0x00040000  // ADC Module 0 AIN2 Pin Present</span></div><div class="line"><a name="l09458"></a><span class="lineno"> 9458</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC0AIN1     0x00020000  // ADC Module 0 AIN1 Pin Present</span></div><div class="line"><a name="l09459"></a><span class="lineno"> 9459</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC0AIN0     0x00010000  // ADC Module 0 AIN0 Pin Present</span></div><div class="line"><a name="l09460"></a><span class="lineno"> 9460</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_PWMFAULT     0x00008000  // PWM Fault Pin Present</span></div><div class="line"><a name="l09461"></a><span class="lineno"> 9461</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_C2O          0x00004000  // C2o Pin Present</span></div><div class="line"><a name="l09462"></a><span class="lineno"> 9462</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_C2PLUS       0x00002000  // C2+ Pin Present</span></div><div class="line"><a name="l09463"></a><span class="lineno"> 9463</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_C2MINUS      0x00001000  // C2- Pin Present</span></div><div class="line"><a name="l09464"></a><span class="lineno"> 9464</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_C1O          0x00000800  // C1o Pin Present</span></div><div class="line"><a name="l09465"></a><span class="lineno"> 9465</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_C1PLUS       0x00000400  // C1+ Pin Present</span></div><div class="line"><a name="l09466"></a><span class="lineno"> 9466</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_C1MINUS      0x00000200  // C1- Pin Present</span></div><div class="line"><a name="l09467"></a><span class="lineno"> 9467</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_C0O          0x00000100  // C0o Pin Present</span></div><div class="line"><a name="l09468"></a><span class="lineno"> 9468</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_C0PLUS       0x00000080  // C0+ Pin Present</span></div><div class="line"><a name="l09469"></a><span class="lineno"> 9469</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_C0MINUS      0x00000040  // C0- Pin Present</span></div><div class="line"><a name="l09470"></a><span class="lineno"> 9470</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_PWM5         0x00000020  // PWM5 Pin Present</span></div><div class="line"><a name="l09471"></a><span class="lineno"> 9471</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_PWM4         0x00000010  // PWM4 Pin Present</span></div><div class="line"><a name="l09472"></a><span class="lineno"> 9472</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_PWM3         0x00000008  // PWM3 Pin Present</span></div><div class="line"><a name="l09473"></a><span class="lineno"> 9473</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_PWM2         0x00000004  // PWM2 Pin Present</span></div><div class="line"><a name="l09474"></a><span class="lineno"> 9474</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_PWM1         0x00000002  // PWM1 Pin Present</span></div><div class="line"><a name="l09475"></a><span class="lineno"> 9475</span>&#160;<span class="preprocessor">#define SYSCTL_DC3_PWM0         0x00000001  // PWM0 Pin Present</span></div><div class="line"><a name="l09476"></a><span class="lineno"> 9476</span>&#160;</div><div class="line"><a name="l09477"></a><span class="lineno"> 9477</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09478"></a><span class="lineno"> 9478</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09479"></a><span class="lineno"> 9479</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC4 register.</span></div><div class="line"><a name="l09480"></a><span class="lineno"> 9480</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09481"></a><span class="lineno"> 9481</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09482"></a><span class="lineno"> 9482</span>&#160;<span class="preprocessor">#define SYSCTL_DC4_EPHY0        0x40000000  // Ethernet PHY Layer 0 Present</span></div><div class="line"><a name="l09483"></a><span class="lineno"> 9483</span>&#160;<span class="preprocessor">#define SYSCTL_DC4_EMAC0        0x10000000  // Ethernet MAC Layer 0 Present</span></div><div class="line"><a name="l09484"></a><span class="lineno"> 9484</span>&#160;<span class="preprocessor">#define SYSCTL_DC4_E1588        0x01000000  // 1588 Capable</span></div><div class="line"><a name="l09485"></a><span class="lineno"> 9485</span>&#160;<span class="preprocessor">#define SYSCTL_DC4_PICAL        0x00040000  // PIOSC Calibrate</span></div><div class="line"><a name="l09486"></a><span class="lineno"> 9486</span>&#160;<span class="preprocessor">#define SYSCTL_DC4_CCP7         0x00008000  // T3CCP1 Pin Present</span></div><div class="line"><a name="l09487"></a><span class="lineno"> 9487</span>&#160;<span class="preprocessor">#define SYSCTL_DC4_CCP6         0x00004000  // T3CCP0 Pin Present</span></div><div class="line"><a name="l09488"></a><span class="lineno"> 9488</span>&#160;<span class="preprocessor">#define SYSCTL_DC4_UDMA         0x00002000  // Micro-DMA Module Present</span></div><div class="line"><a name="l09489"></a><span class="lineno"> 9489</span>&#160;<span class="preprocessor">#define SYSCTL_DC4_ROM          0x00001000  // Internal Code ROM Present</span></div><div class="line"><a name="l09490"></a><span class="lineno"> 9490</span>&#160;<span class="preprocessor">#define SYSCTL_DC4_GPIOJ        0x00000100  // GPIO Port J Present</span></div><div class="line"><a name="l09491"></a><span class="lineno"> 9491</span>&#160;<span class="preprocessor">#define SYSCTL_DC4_GPIOH        0x00000080  // GPIO Port H Present</span></div><div class="line"><a name="l09492"></a><span class="lineno"> 9492</span>&#160;<span class="preprocessor">#define SYSCTL_DC4_GPIOG        0x00000040  // GPIO Port G Present</span></div><div class="line"><a name="l09493"></a><span class="lineno"> 9493</span>&#160;<span class="preprocessor">#define SYSCTL_DC4_GPIOF        0x00000020  // GPIO Port F Present</span></div><div class="line"><a name="l09494"></a><span class="lineno"> 9494</span>&#160;<span class="preprocessor">#define SYSCTL_DC4_GPIOE        0x00000010  // GPIO Port E Present</span></div><div class="line"><a name="l09495"></a><span class="lineno"> 9495</span>&#160;<span class="preprocessor">#define SYSCTL_DC4_GPIOD        0x00000008  // GPIO Port D Present</span></div><div class="line"><a name="l09496"></a><span class="lineno"> 9496</span>&#160;<span class="preprocessor">#define SYSCTL_DC4_GPIOC        0x00000004  // GPIO Port C Present</span></div><div class="line"><a name="l09497"></a><span class="lineno"> 9497</span>&#160;<span class="preprocessor">#define SYSCTL_DC4_GPIOB        0x00000002  // GPIO Port B Present</span></div><div class="line"><a name="l09498"></a><span class="lineno"> 9498</span>&#160;<span class="preprocessor">#define SYSCTL_DC4_GPIOA        0x00000001  // GPIO Port A Present</span></div><div class="line"><a name="l09499"></a><span class="lineno"> 9499</span>&#160;</div><div class="line"><a name="l09500"></a><span class="lineno"> 9500</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09501"></a><span class="lineno"> 9501</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09502"></a><span class="lineno"> 9502</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC5 register.</span></div><div class="line"><a name="l09503"></a><span class="lineno"> 9503</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09504"></a><span class="lineno"> 9504</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09505"></a><span class="lineno"> 9505</span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWMFAULT3    0x08000000  // PWM Fault 3 Pin Present</span></div><div class="line"><a name="l09506"></a><span class="lineno"> 9506</span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWMFAULT2    0x04000000  // PWM Fault 2 Pin Present</span></div><div class="line"><a name="l09507"></a><span class="lineno"> 9507</span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWMFAULT1    0x02000000  // PWM Fault 1 Pin Present</span></div><div class="line"><a name="l09508"></a><span class="lineno"> 9508</span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWMFAULT0    0x01000000  // PWM Fault 0 Pin Present</span></div><div class="line"><a name="l09509"></a><span class="lineno"> 9509</span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWMEFLT      0x00200000  // PWM Extended Fault Active</span></div><div class="line"><a name="l09510"></a><span class="lineno"> 9510</span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWMESYNC     0x00100000  // PWM Extended SYNC Active</span></div><div class="line"><a name="l09511"></a><span class="lineno"> 9511</span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWM7         0x00000080  // PWM7 Pin Present</span></div><div class="line"><a name="l09512"></a><span class="lineno"> 9512</span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWM6         0x00000040  // PWM6 Pin Present</span></div><div class="line"><a name="l09513"></a><span class="lineno"> 9513</span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWM5         0x00000020  // PWM5 Pin Present</span></div><div class="line"><a name="l09514"></a><span class="lineno"> 9514</span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWM4         0x00000010  // PWM4 Pin Present</span></div><div class="line"><a name="l09515"></a><span class="lineno"> 9515</span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWM3         0x00000008  // PWM3 Pin Present</span></div><div class="line"><a name="l09516"></a><span class="lineno"> 9516</span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWM2         0x00000004  // PWM2 Pin Present</span></div><div class="line"><a name="l09517"></a><span class="lineno"> 9517</span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWM1         0x00000002  // PWM1 Pin Present</span></div><div class="line"><a name="l09518"></a><span class="lineno"> 9518</span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWM0         0x00000001  // PWM0 Pin Present</span></div><div class="line"><a name="l09519"></a><span class="lineno"> 9519</span>&#160;</div><div class="line"><a name="l09520"></a><span class="lineno"> 9520</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09521"></a><span class="lineno"> 9521</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09522"></a><span class="lineno"> 9522</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC6 register.</span></div><div class="line"><a name="l09523"></a><span class="lineno"> 9523</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09524"></a><span class="lineno"> 9524</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09525"></a><span class="lineno"> 9525</span>&#160;<span class="preprocessor">#define SYSCTL_DC6_USB0PHY      0x00000010  // USB Module 0 PHY Present</span></div><div class="line"><a name="l09526"></a><span class="lineno"> 9526</span>&#160;<span class="preprocessor">#define SYSCTL_DC6_USB0_M       0x00000003  // USB Module 0 Present</span></div><div class="line"><a name="l09527"></a><span class="lineno"> 9527</span>&#160;<span class="preprocessor">#define SYSCTL_DC6_USB0_DEV     0x00000001  // USB0 is Device Only</span></div><div class="line"><a name="l09528"></a><span class="lineno"> 9528</span>&#160;<span class="preprocessor">#define SYSCTL_DC6_USB0_HOSTDEV 0x00000002  // USB is Device or Host</span></div><div class="line"><a name="l09529"></a><span class="lineno"> 9529</span>&#160;<span class="preprocessor">#define SYSCTL_DC6_USB0_OTG     0x00000003  // USB0 is OTG</span></div><div class="line"><a name="l09530"></a><span class="lineno"> 9530</span>&#160;</div><div class="line"><a name="l09531"></a><span class="lineno"> 9531</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09532"></a><span class="lineno"> 9532</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09533"></a><span class="lineno"> 9533</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC7 register.</span></div><div class="line"><a name="l09534"></a><span class="lineno"> 9534</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09535"></a><span class="lineno"> 9535</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09536"></a><span class="lineno"> 9536</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH30      0x40000000  // DMA Channel 30</span></div><div class="line"><a name="l09537"></a><span class="lineno"> 9537</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH29      0x20000000  // DMA Channel 29</span></div><div class="line"><a name="l09538"></a><span class="lineno"> 9538</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH28      0x10000000  // DMA Channel 28</span></div><div class="line"><a name="l09539"></a><span class="lineno"> 9539</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH27      0x08000000  // DMA Channel 27</span></div><div class="line"><a name="l09540"></a><span class="lineno"> 9540</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH26      0x04000000  // DMA Channel 26</span></div><div class="line"><a name="l09541"></a><span class="lineno"> 9541</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH25      0x02000000  // DMA Channel 25</span></div><div class="line"><a name="l09542"></a><span class="lineno"> 9542</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH24      0x01000000  // DMA Channel 24</span></div><div class="line"><a name="l09543"></a><span class="lineno"> 9543</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH23      0x00800000  // DMA Channel 23</span></div><div class="line"><a name="l09544"></a><span class="lineno"> 9544</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH22      0x00400000  // DMA Channel 22</span></div><div class="line"><a name="l09545"></a><span class="lineno"> 9545</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH21      0x00200000  // DMA Channel 21</span></div><div class="line"><a name="l09546"></a><span class="lineno"> 9546</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH20      0x00100000  // DMA Channel 20</span></div><div class="line"><a name="l09547"></a><span class="lineno"> 9547</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH19      0x00080000  // DMA Channel 19</span></div><div class="line"><a name="l09548"></a><span class="lineno"> 9548</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH18      0x00040000  // DMA Channel 18</span></div><div class="line"><a name="l09549"></a><span class="lineno"> 9549</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH17      0x00020000  // DMA Channel 17</span></div><div class="line"><a name="l09550"></a><span class="lineno"> 9550</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH16      0x00010000  // DMA Channel 16</span></div><div class="line"><a name="l09551"></a><span class="lineno"> 9551</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH15      0x00008000  // DMA Channel 15</span></div><div class="line"><a name="l09552"></a><span class="lineno"> 9552</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH14      0x00004000  // DMA Channel 14</span></div><div class="line"><a name="l09553"></a><span class="lineno"> 9553</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH13      0x00002000  // DMA Channel 13</span></div><div class="line"><a name="l09554"></a><span class="lineno"> 9554</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH12      0x00001000  // DMA Channel 12</span></div><div class="line"><a name="l09555"></a><span class="lineno"> 9555</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH11      0x00000800  // DMA Channel 11</span></div><div class="line"><a name="l09556"></a><span class="lineno"> 9556</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH10      0x00000400  // DMA Channel 10</span></div><div class="line"><a name="l09557"></a><span class="lineno"> 9557</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH9       0x00000200  // DMA Channel 9</span></div><div class="line"><a name="l09558"></a><span class="lineno"> 9558</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH8       0x00000100  // DMA Channel 8</span></div><div class="line"><a name="l09559"></a><span class="lineno"> 9559</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH7       0x00000080  // DMA Channel 7</span></div><div class="line"><a name="l09560"></a><span class="lineno"> 9560</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH6       0x00000040  // DMA Channel 6</span></div><div class="line"><a name="l09561"></a><span class="lineno"> 9561</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH5       0x00000020  // DMA Channel 5</span></div><div class="line"><a name="l09562"></a><span class="lineno"> 9562</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH4       0x00000010  // DMA Channel 4</span></div><div class="line"><a name="l09563"></a><span class="lineno"> 9563</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH3       0x00000008  // DMA Channel 3</span></div><div class="line"><a name="l09564"></a><span class="lineno"> 9564</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH2       0x00000004  // DMA Channel 2</span></div><div class="line"><a name="l09565"></a><span class="lineno"> 9565</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH1       0x00000002  // DMA Channel 1</span></div><div class="line"><a name="l09566"></a><span class="lineno"> 9566</span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH0       0x00000001  // DMA Channel 0</span></div><div class="line"><a name="l09567"></a><span class="lineno"> 9567</span>&#160;</div><div class="line"><a name="l09568"></a><span class="lineno"> 9568</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09569"></a><span class="lineno"> 9569</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09570"></a><span class="lineno"> 9570</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC8 register.</span></div><div class="line"><a name="l09571"></a><span class="lineno"> 9571</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09572"></a><span class="lineno"> 9572</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09573"></a><span class="lineno"> 9573</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN15    0x80000000  // ADC Module 1 AIN15 Pin Present</span></div><div class="line"><a name="l09574"></a><span class="lineno"> 9574</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN14    0x40000000  // ADC Module 1 AIN14 Pin Present</span></div><div class="line"><a name="l09575"></a><span class="lineno"> 9575</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN13    0x20000000  // ADC Module 1 AIN13 Pin Present</span></div><div class="line"><a name="l09576"></a><span class="lineno"> 9576</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN12    0x10000000  // ADC Module 1 AIN12 Pin Present</span></div><div class="line"><a name="l09577"></a><span class="lineno"> 9577</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN11    0x08000000  // ADC Module 1 AIN11 Pin Present</span></div><div class="line"><a name="l09578"></a><span class="lineno"> 9578</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN10    0x04000000  // ADC Module 1 AIN10 Pin Present</span></div><div class="line"><a name="l09579"></a><span class="lineno"> 9579</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN9     0x02000000  // ADC Module 1 AIN9 Pin Present</span></div><div class="line"><a name="l09580"></a><span class="lineno"> 9580</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN8     0x01000000  // ADC Module 1 AIN8 Pin Present</span></div><div class="line"><a name="l09581"></a><span class="lineno"> 9581</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN7     0x00800000  // ADC Module 1 AIN7 Pin Present</span></div><div class="line"><a name="l09582"></a><span class="lineno"> 9582</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN6     0x00400000  // ADC Module 1 AIN6 Pin Present</span></div><div class="line"><a name="l09583"></a><span class="lineno"> 9583</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN5     0x00200000  // ADC Module 1 AIN5 Pin Present</span></div><div class="line"><a name="l09584"></a><span class="lineno"> 9584</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN4     0x00100000  // ADC Module 1 AIN4 Pin Present</span></div><div class="line"><a name="l09585"></a><span class="lineno"> 9585</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN3     0x00080000  // ADC Module 1 AIN3 Pin Present</span></div><div class="line"><a name="l09586"></a><span class="lineno"> 9586</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN2     0x00040000  // ADC Module 1 AIN2 Pin Present</span></div><div class="line"><a name="l09587"></a><span class="lineno"> 9587</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN1     0x00020000  // ADC Module 1 AIN1 Pin Present</span></div><div class="line"><a name="l09588"></a><span class="lineno"> 9588</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN0     0x00010000  // ADC Module 1 AIN0 Pin Present</span></div><div class="line"><a name="l09589"></a><span class="lineno"> 9589</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN15    0x00008000  // ADC Module 0 AIN15 Pin Present</span></div><div class="line"><a name="l09590"></a><span class="lineno"> 9590</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN14    0x00004000  // ADC Module 0 AIN14 Pin Present</span></div><div class="line"><a name="l09591"></a><span class="lineno"> 9591</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN13    0x00002000  // ADC Module 0 AIN13 Pin Present</span></div><div class="line"><a name="l09592"></a><span class="lineno"> 9592</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN12    0x00001000  // ADC Module 0 AIN12 Pin Present</span></div><div class="line"><a name="l09593"></a><span class="lineno"> 9593</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN11    0x00000800  // ADC Module 0 AIN11 Pin Present</span></div><div class="line"><a name="l09594"></a><span class="lineno"> 9594</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN10    0x00000400  // ADC Module 0 AIN10 Pin Present</span></div><div class="line"><a name="l09595"></a><span class="lineno"> 9595</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN9     0x00000200  // ADC Module 0 AIN9 Pin Present</span></div><div class="line"><a name="l09596"></a><span class="lineno"> 9596</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN8     0x00000100  // ADC Module 0 AIN8 Pin Present</span></div><div class="line"><a name="l09597"></a><span class="lineno"> 9597</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN7     0x00000080  // ADC Module 0 AIN7 Pin Present</span></div><div class="line"><a name="l09598"></a><span class="lineno"> 9598</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN6     0x00000040  // ADC Module 0 AIN6 Pin Present</span></div><div class="line"><a name="l09599"></a><span class="lineno"> 9599</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN5     0x00000020  // ADC Module 0 AIN5 Pin Present</span></div><div class="line"><a name="l09600"></a><span class="lineno"> 9600</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN4     0x00000010  // ADC Module 0 AIN4 Pin Present</span></div><div class="line"><a name="l09601"></a><span class="lineno"> 9601</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN3     0x00000008  // ADC Module 0 AIN3 Pin Present</span></div><div class="line"><a name="l09602"></a><span class="lineno"> 9602</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN2     0x00000004  // ADC Module 0 AIN2 Pin Present</span></div><div class="line"><a name="l09603"></a><span class="lineno"> 9603</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN1     0x00000002  // ADC Module 0 AIN1 Pin Present</span></div><div class="line"><a name="l09604"></a><span class="lineno"> 9604</span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN0     0x00000001  // ADC Module 0 AIN0 Pin Present</span></div><div class="line"><a name="l09605"></a><span class="lineno"> 9605</span>&#160;</div><div class="line"><a name="l09606"></a><span class="lineno"> 9606</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09607"></a><span class="lineno"> 9607</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09608"></a><span class="lineno"> 9608</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PBORCTL register.</span></div><div class="line"><a name="l09609"></a><span class="lineno"> 9609</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09610"></a><span class="lineno"> 9610</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09611"></a><span class="lineno"> 9611</span>&#160;<span class="preprocessor">#define SYSCTL_PBORCTL_BOR0     0x00000004  // VDD under BOR0 Event Action</span></div><div class="line"><a name="l09612"></a><span class="lineno"> 9612</span>&#160;<span class="preprocessor">#define SYSCTL_PBORCTL_BOR1     0x00000002  // VDD under BOR1 Event Action</span></div><div class="line"><a name="l09613"></a><span class="lineno"> 9613</span>&#160;</div><div class="line"><a name="l09614"></a><span class="lineno"> 9614</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09615"></a><span class="lineno"> 9615</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09616"></a><span class="lineno"> 9616</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRCR0 register.</span></div><div class="line"><a name="l09617"></a><span class="lineno"> 9617</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09618"></a><span class="lineno"> 9618</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09619"></a><span class="lineno"> 9619</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0_WDT1       0x10000000  // WDT1 Reset Control</span></div><div class="line"><a name="l09620"></a><span class="lineno"> 9620</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0_CAN1       0x02000000  // CAN1 Reset Control</span></div><div class="line"><a name="l09621"></a><span class="lineno"> 9621</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0_CAN0       0x01000000  // CAN0 Reset Control</span></div><div class="line"><a name="l09622"></a><span class="lineno"> 9622</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0_PWM0       0x00100000  // PWM Reset Control</span></div><div class="line"><a name="l09623"></a><span class="lineno"> 9623</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0_ADC1       0x00020000  // ADC1 Reset Control</span></div><div class="line"><a name="l09624"></a><span class="lineno"> 9624</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0_ADC0       0x00010000  // ADC0 Reset Control</span></div><div class="line"><a name="l09625"></a><span class="lineno"> 9625</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0_HIB        0x00000040  // HIB Reset Control</span></div><div class="line"><a name="l09626"></a><span class="lineno"> 9626</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0_WDT0       0x00000008  // WDT0 Reset Control</span></div><div class="line"><a name="l09627"></a><span class="lineno"> 9627</span>&#160;</div><div class="line"><a name="l09628"></a><span class="lineno"> 9628</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09629"></a><span class="lineno"> 9629</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09630"></a><span class="lineno"> 9630</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRCR1 register.</span></div><div class="line"><a name="l09631"></a><span class="lineno"> 9631</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09632"></a><span class="lineno"> 9632</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09633"></a><span class="lineno"> 9633</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_COMP1      0x02000000  // Analog Comp 1 Reset Control</span></div><div class="line"><a name="l09634"></a><span class="lineno"> 9634</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_COMP0      0x01000000  // Analog Comp 0 Reset Control</span></div><div class="line"><a name="l09635"></a><span class="lineno"> 9635</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_TIMER3     0x00080000  // Timer 3 Reset Control</span></div><div class="line"><a name="l09636"></a><span class="lineno"> 9636</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_TIMER2     0x00040000  // Timer 2 Reset Control</span></div><div class="line"><a name="l09637"></a><span class="lineno"> 9637</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_TIMER1     0x00020000  // Timer 1 Reset Control</span></div><div class="line"><a name="l09638"></a><span class="lineno"> 9638</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_TIMER0     0x00010000  // Timer 0 Reset Control</span></div><div class="line"><a name="l09639"></a><span class="lineno"> 9639</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_I2C1       0x00004000  // I2C1 Reset Control</span></div><div class="line"><a name="l09640"></a><span class="lineno"> 9640</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_I2C0       0x00001000  // I2C0 Reset Control</span></div><div class="line"><a name="l09641"></a><span class="lineno"> 9641</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_QEI1       0x00000200  // QEI1 Reset Control</span></div><div class="line"><a name="l09642"></a><span class="lineno"> 9642</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_QEI0       0x00000100  // QEI0 Reset Control</span></div><div class="line"><a name="l09643"></a><span class="lineno"> 9643</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_SSI1       0x00000020  // SSI1 Reset Control</span></div><div class="line"><a name="l09644"></a><span class="lineno"> 9644</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_SSI0       0x00000010  // SSI0 Reset Control</span></div><div class="line"><a name="l09645"></a><span class="lineno"> 9645</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_UART2      0x00000004  // UART2 Reset Control</span></div><div class="line"><a name="l09646"></a><span class="lineno"> 9646</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_UART1      0x00000002  // UART1 Reset Control</span></div><div class="line"><a name="l09647"></a><span class="lineno"> 9647</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_UART0      0x00000001  // UART0 Reset Control</span></div><div class="line"><a name="l09648"></a><span class="lineno"> 9648</span>&#160;</div><div class="line"><a name="l09649"></a><span class="lineno"> 9649</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09650"></a><span class="lineno"> 9650</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09651"></a><span class="lineno"> 9651</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRCR2 register.</span></div><div class="line"><a name="l09652"></a><span class="lineno"> 9652</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09653"></a><span class="lineno"> 9653</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09654"></a><span class="lineno"> 9654</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_USB0       0x00010000  // USB0 Reset Control</span></div><div class="line"><a name="l09655"></a><span class="lineno"> 9655</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_UDMA       0x00002000  // Micro-DMA Reset Control</span></div><div class="line"><a name="l09656"></a><span class="lineno"> 9656</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_GPIOF      0x00000020  // Port F Reset Control</span></div><div class="line"><a name="l09657"></a><span class="lineno"> 9657</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_GPIOE      0x00000010  // Port E Reset Control</span></div><div class="line"><a name="l09658"></a><span class="lineno"> 9658</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_GPIOD      0x00000008  // Port D Reset Control</span></div><div class="line"><a name="l09659"></a><span class="lineno"> 9659</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_GPIOC      0x00000004  // Port C Reset Control</span></div><div class="line"><a name="l09660"></a><span class="lineno"> 9660</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_GPIOB      0x00000002  // Port B Reset Control</span></div><div class="line"><a name="l09661"></a><span class="lineno"> 9661</span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_GPIOA      0x00000001  // Port A Reset Control</span></div><div class="line"><a name="l09662"></a><span class="lineno"> 9662</span>&#160;</div><div class="line"><a name="l09663"></a><span class="lineno"> 9663</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09664"></a><span class="lineno"> 9664</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09665"></a><span class="lineno"> 9665</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RIS register.</span></div><div class="line"><a name="l09666"></a><span class="lineno"> 9666</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09667"></a><span class="lineno"> 9667</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09668"></a><span class="lineno"> 9668</span>&#160;<span class="preprocessor">#define SYSCTL_RIS_BOR0RIS      0x00000800  // VDD under BOR0 Raw Interrupt</span></div><div class="line"><a name="l09669"></a><span class="lineno"> 9669</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l09670"></a><span class="lineno"> 9670</span>&#160;<span class="preprocessor">#define SYSCTL_RIS_VDDARIS      0x00000400  // VDDA Power OK Event Raw</span></div><div class="line"><a name="l09671"></a><span class="lineno"> 9671</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l09672"></a><span class="lineno"> 9672</span>&#160;<span class="preprocessor">#define SYSCTL_RIS_MOSCPUPRIS   0x00000100  // MOSC Power Up Raw Interrupt</span></div><div class="line"><a name="l09673"></a><span class="lineno"> 9673</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l09674"></a><span class="lineno"> 9674</span>&#160;<span class="preprocessor">#define SYSCTL_RIS_USBPLLLRIS   0x00000080  // USB PLL Lock Raw Interrupt</span></div><div class="line"><a name="l09675"></a><span class="lineno"> 9675</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l09676"></a><span class="lineno"> 9676</span>&#160;<span class="preprocessor">#define SYSCTL_RIS_PLLLRIS      0x00000040  // PLL Lock Raw Interrupt Status</span></div><div class="line"><a name="l09677"></a><span class="lineno"> 9677</span>&#160;<span class="preprocessor">#define SYSCTL_RIS_MOFRIS       0x00000008  // Main Oscillator Failure Raw</span></div><div class="line"><a name="l09678"></a><span class="lineno"> 9678</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l09679"></a><span class="lineno"> 9679</span>&#160;<span class="preprocessor">#define SYSCTL_RIS_BOR1RIS      0x00000002  // VDD under BOR1 Raw Interrupt</span></div><div class="line"><a name="l09680"></a><span class="lineno"> 9680</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l09681"></a><span class="lineno"> 9681</span>&#160;</div><div class="line"><a name="l09682"></a><span class="lineno"> 9682</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09683"></a><span class="lineno"> 9683</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09684"></a><span class="lineno"> 9684</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_IMC register.</span></div><div class="line"><a name="l09685"></a><span class="lineno"> 9685</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09686"></a><span class="lineno"> 9686</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09687"></a><span class="lineno"> 9687</span>&#160;<span class="preprocessor">#define SYSCTL_IMC_BOR0IM       0x00000800  // VDD under BOR0 Interrupt Mask</span></div><div class="line"><a name="l09688"></a><span class="lineno"> 9688</span>&#160;<span class="preprocessor">#define SYSCTL_IMC_VDDAIM       0x00000400  // VDDA Power OK Interrupt Mask</span></div><div class="line"><a name="l09689"></a><span class="lineno"> 9689</span>&#160;<span class="preprocessor">#define SYSCTL_IMC_MOSCPUPIM    0x00000100  // MOSC Power Up Interrupt Mask</span></div><div class="line"><a name="l09690"></a><span class="lineno"> 9690</span>&#160;<span class="preprocessor">#define SYSCTL_IMC_USBPLLLIM    0x00000080  // USB PLL Lock Interrupt Mask</span></div><div class="line"><a name="l09691"></a><span class="lineno"> 9691</span>&#160;<span class="preprocessor">#define SYSCTL_IMC_PLLLIM       0x00000040  // PLL Lock Interrupt Mask</span></div><div class="line"><a name="l09692"></a><span class="lineno"> 9692</span>&#160;<span class="preprocessor">#define SYSCTL_IMC_MOFIM        0x00000008  // Main Oscillator Failure</span></div><div class="line"><a name="l09693"></a><span class="lineno"> 9693</span>&#160;                                            <span class="comment">// Interrupt Mask</span></div><div class="line"><a name="l09694"></a><span class="lineno"> 9694</span>&#160;<span class="preprocessor">#define SYSCTL_IMC_BOR1IM       0x00000002  // VDD under BOR1 Interrupt Mask</span></div><div class="line"><a name="l09695"></a><span class="lineno"> 9695</span>&#160;</div><div class="line"><a name="l09696"></a><span class="lineno"> 9696</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09697"></a><span class="lineno"> 9697</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09698"></a><span class="lineno"> 9698</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_MISC register.</span></div><div class="line"><a name="l09699"></a><span class="lineno"> 9699</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09700"></a><span class="lineno"> 9700</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09701"></a><span class="lineno"> 9701</span>&#160;<span class="preprocessor">#define SYSCTL_MISC_BOR0MIS     0x00000800  // VDD under BOR0 Masked Interrupt</span></div><div class="line"><a name="l09702"></a><span class="lineno"> 9702</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l09703"></a><span class="lineno"> 9703</span>&#160;<span class="preprocessor">#define SYSCTL_MISC_VDDAMIS     0x00000400  // VDDA Power OK Masked Interrupt</span></div><div class="line"><a name="l09704"></a><span class="lineno"> 9704</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l09705"></a><span class="lineno"> 9705</span>&#160;<span class="preprocessor">#define SYSCTL_MISC_MOSCPUPMIS  0x00000100  // MOSC Power Up Masked Interrupt</span></div><div class="line"><a name="l09706"></a><span class="lineno"> 9706</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l09707"></a><span class="lineno"> 9707</span>&#160;<span class="preprocessor">#define SYSCTL_MISC_USBPLLLMIS  0x00000080  // USB PLL Lock Masked Interrupt</span></div><div class="line"><a name="l09708"></a><span class="lineno"> 9708</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l09709"></a><span class="lineno"> 9709</span>&#160;<span class="preprocessor">#define SYSCTL_MISC_PLLLMIS     0x00000040  // PLL Lock Masked Interrupt Status</span></div><div class="line"><a name="l09710"></a><span class="lineno"> 9710</span>&#160;<span class="preprocessor">#define SYSCTL_MISC_MOFMIS      0x00000008  // Main Oscillator Failure Masked</span></div><div class="line"><a name="l09711"></a><span class="lineno"> 9711</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l09712"></a><span class="lineno"> 9712</span>&#160;<span class="preprocessor">#define SYSCTL_MISC_BOR1MIS     0x00000002  // VDD under BOR1 Masked Interrupt</span></div><div class="line"><a name="l09713"></a><span class="lineno"> 9713</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l09714"></a><span class="lineno"> 9714</span>&#160;</div><div class="line"><a name="l09715"></a><span class="lineno"> 9715</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09716"></a><span class="lineno"> 9716</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09717"></a><span class="lineno"> 9717</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RESC register.</span></div><div class="line"><a name="l09718"></a><span class="lineno"> 9718</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09719"></a><span class="lineno"> 9719</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09720"></a><span class="lineno"> 9720</span>&#160;<span class="preprocessor">#define SYSCTL_RESC_MOSCFAIL    0x00010000  // MOSC Failure Reset</span></div><div class="line"><a name="l09721"></a><span class="lineno"> 9721</span>&#160;<span class="preprocessor">#define SYSCTL_RESC_WDT1        0x00000020  // Watchdog Timer 1 Reset</span></div><div class="line"><a name="l09722"></a><span class="lineno"> 9722</span>&#160;<span class="preprocessor">#define SYSCTL_RESC_SW          0x00000010  // Software Reset</span></div><div class="line"><a name="l09723"></a><span class="lineno"> 9723</span>&#160;<span class="preprocessor">#define SYSCTL_RESC_WDT0        0x00000008  // Watchdog Timer 0 Reset</span></div><div class="line"><a name="l09724"></a><span class="lineno"> 9724</span>&#160;<span class="preprocessor">#define SYSCTL_RESC_BOR         0x00000004  // Brown-Out Reset</span></div><div class="line"><a name="l09725"></a><span class="lineno"> 9725</span>&#160;<span class="preprocessor">#define SYSCTL_RESC_POR         0x00000002  // Power-On Reset</span></div><div class="line"><a name="l09726"></a><span class="lineno"> 9726</span>&#160;<span class="preprocessor">#define SYSCTL_RESC_EXT         0x00000001  // External Reset</span></div><div class="line"><a name="l09727"></a><span class="lineno"> 9727</span>&#160;</div><div class="line"><a name="l09728"></a><span class="lineno"> 9728</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09729"></a><span class="lineno"> 9729</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09730"></a><span class="lineno"> 9730</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCC register.</span></div><div class="line"><a name="l09731"></a><span class="lineno"> 9731</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09732"></a><span class="lineno"> 9732</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09733"></a><span class="lineno"> 9733</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_ACG          0x08000000  // Auto Clock Gating</span></div><div class="line"><a name="l09734"></a><span class="lineno"> 9734</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_SYSDIV_M     0x07800000  // System Clock Divisor</span></div><div class="line"><a name="l09735"></a><span class="lineno"> 9735</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_USESYSDIV    0x00400000  // Enable System Clock Divider</span></div><div class="line"><a name="l09736"></a><span class="lineno"> 9736</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_USEPWMDIV    0x00100000  // Enable PWM Clock Divisor</span></div><div class="line"><a name="l09737"></a><span class="lineno"> 9737</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_PWMDIV_M     0x000E0000  // PWM Unit Clock Divisor</span></div><div class="line"><a name="l09738"></a><span class="lineno"> 9738</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_PWMDIV_2     0x00000000  // PWM clock /2</span></div><div class="line"><a name="l09739"></a><span class="lineno"> 9739</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_PWMDIV_4     0x00020000  // PWM clock /4</span></div><div class="line"><a name="l09740"></a><span class="lineno"> 9740</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_PWMDIV_8     0x00040000  // PWM clock /8</span></div><div class="line"><a name="l09741"></a><span class="lineno"> 9741</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_PWMDIV_16    0x00060000  // PWM clock /16</span></div><div class="line"><a name="l09742"></a><span class="lineno"> 9742</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_PWMDIV_32    0x00080000  // PWM clock /32</span></div><div class="line"><a name="l09743"></a><span class="lineno"> 9743</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_PWMDIV_64    0x000A0000  // PWM clock /64</span></div><div class="line"><a name="l09744"></a><span class="lineno"> 9744</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_PWRDN        0x00002000  // PLL Power Down</span></div><div class="line"><a name="l09745"></a><span class="lineno"> 9745</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_BYPASS       0x00000800  // PLL Bypass</span></div><div class="line"><a name="l09746"></a><span class="lineno"> 9746</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_M       0x000007C0  // Crystal Value</span></div><div class="line"><a name="l09747"></a><span class="lineno"> 9747</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_4MHZ    0x00000180  // 4 MHz</span></div><div class="line"><a name="l09748"></a><span class="lineno"> 9748</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_4_09MHZ 0x000001C0  // 4.096 MHz</span></div><div class="line"><a name="l09749"></a><span class="lineno"> 9749</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_4_91MHZ 0x00000200  // 4.9152 MHz</span></div><div class="line"><a name="l09750"></a><span class="lineno"> 9750</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_5MHZ    0x00000240  // 5 MHz</span></div><div class="line"><a name="l09751"></a><span class="lineno"> 9751</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_5_12MHZ 0x00000280  // 5.12 MHz</span></div><div class="line"><a name="l09752"></a><span class="lineno"> 9752</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_6MHZ    0x000002C0  // 6 MHz</span></div><div class="line"><a name="l09753"></a><span class="lineno"> 9753</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_6_14MHZ 0x00000300  // 6.144 MHz</span></div><div class="line"><a name="l09754"></a><span class="lineno"> 9754</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_7_37MHZ 0x00000340  // 7.3728 MHz</span></div><div class="line"><a name="l09755"></a><span class="lineno"> 9755</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_8MHZ    0x00000380  // 8 MHz</span></div><div class="line"><a name="l09756"></a><span class="lineno"> 9756</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_8_19MHZ 0x000003C0  // 8.192 MHz</span></div><div class="line"><a name="l09757"></a><span class="lineno"> 9757</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_10MHZ   0x00000400  // 10 MHz</span></div><div class="line"><a name="l09758"></a><span class="lineno"> 9758</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_12MHZ   0x00000440  // 12 MHz</span></div><div class="line"><a name="l09759"></a><span class="lineno"> 9759</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_12_2MHZ 0x00000480  // 12.288 MHz</span></div><div class="line"><a name="l09760"></a><span class="lineno"> 9760</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_13_5MHZ 0x000004C0  // 13.56 MHz</span></div><div class="line"><a name="l09761"></a><span class="lineno"> 9761</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_14_3MHZ 0x00000500  // 14.31818 MHz</span></div><div class="line"><a name="l09762"></a><span class="lineno"> 9762</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_16MHZ   0x00000540  // 16 MHz</span></div><div class="line"><a name="l09763"></a><span class="lineno"> 9763</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_16_3MHZ 0x00000580  // 16.384 MHz</span></div><div class="line"><a name="l09764"></a><span class="lineno"> 9764</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_18MHZ   0x000005C0  // 18.0 MHz (USB)</span></div><div class="line"><a name="l09765"></a><span class="lineno"> 9765</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_20MHZ   0x00000600  // 20.0 MHz (USB)</span></div><div class="line"><a name="l09766"></a><span class="lineno"> 9766</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_24MHZ   0x00000640  // 24.0 MHz (USB)</span></div><div class="line"><a name="l09767"></a><span class="lineno"> 9767</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_25MHZ   0x00000680  // 25.0 MHz (USB)</span></div><div class="line"><a name="l09768"></a><span class="lineno"> 9768</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_OSCSRC_M     0x00000030  // Oscillator Source</span></div><div class="line"><a name="l09769"></a><span class="lineno"> 9769</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_OSCSRC_MAIN  0x00000000  // MOSC</span></div><div class="line"><a name="l09770"></a><span class="lineno"> 9770</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_OSCSRC_INT   0x00000010  // IOSC</span></div><div class="line"><a name="l09771"></a><span class="lineno"> 9771</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_OSCSRC_INT4  0x00000020  // IOSC/4</span></div><div class="line"><a name="l09772"></a><span class="lineno"> 9772</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_OSCSRC_30    0x00000030  // LFIOSC</span></div><div class="line"><a name="l09773"></a><span class="lineno"> 9773</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_MOSCDIS      0x00000001  // Main Oscillator Disable</span></div><div class="line"><a name="l09774"></a><span class="lineno"> 9774</span>&#160;<span class="preprocessor">#define SYSCTL_RCC_SYSDIV_S     23</span></div><div class="line"><a name="l09775"></a><span class="lineno"> 9775</span>&#160;</div><div class="line"><a name="l09776"></a><span class="lineno"> 9776</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09777"></a><span class="lineno"> 9777</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09778"></a><span class="lineno"> 9778</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_GPIOHBCTL</span></div><div class="line"><a name="l09779"></a><span class="lineno"> 9779</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l09780"></a><span class="lineno"> 9780</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09781"></a><span class="lineno"> 9781</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09782"></a><span class="lineno"> 9782</span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHBCTL_PORTF  0x00000020  // Port F Advanced High-Performance</span></div><div class="line"><a name="l09783"></a><span class="lineno"> 9783</span>&#160;                                            <span class="comment">// Bus</span></div><div class="line"><a name="l09784"></a><span class="lineno"> 9784</span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHBCTL_PORTE  0x00000010  // Port E Advanced High-Performance</span></div><div class="line"><a name="l09785"></a><span class="lineno"> 9785</span>&#160;                                            <span class="comment">// Bus</span></div><div class="line"><a name="l09786"></a><span class="lineno"> 9786</span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHBCTL_PORTD  0x00000008  // Port D Advanced High-Performance</span></div><div class="line"><a name="l09787"></a><span class="lineno"> 9787</span>&#160;                                            <span class="comment">// Bus</span></div><div class="line"><a name="l09788"></a><span class="lineno"> 9788</span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHBCTL_PORTC  0x00000004  // Port C Advanced High-Performance</span></div><div class="line"><a name="l09789"></a><span class="lineno"> 9789</span>&#160;                                            <span class="comment">// Bus</span></div><div class="line"><a name="l09790"></a><span class="lineno"> 9790</span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHBCTL_PORTB  0x00000002  // Port B Advanced High-Performance</span></div><div class="line"><a name="l09791"></a><span class="lineno"> 9791</span>&#160;                                            <span class="comment">// Bus</span></div><div class="line"><a name="l09792"></a><span class="lineno"> 9792</span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHBCTL_PORTA  0x00000001  // Port A Advanced High-Performance</span></div><div class="line"><a name="l09793"></a><span class="lineno"> 9793</span>&#160;                                            <span class="comment">// Bus</span></div><div class="line"><a name="l09794"></a><span class="lineno"> 9794</span>&#160;</div><div class="line"><a name="l09795"></a><span class="lineno"> 9795</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09796"></a><span class="lineno"> 9796</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09797"></a><span class="lineno"> 9797</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCC2 register.</span></div><div class="line"><a name="l09798"></a><span class="lineno"> 9798</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09799"></a><span class="lineno"> 9799</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09800"></a><span class="lineno"> 9800</span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_USERCC2     0x80000000  // Use RCC2</span></div><div class="line"><a name="l09801"></a><span class="lineno"> 9801</span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_DIV400      0x40000000  // Divide PLL as 400 MHz vs. 200</span></div><div class="line"><a name="l09802"></a><span class="lineno"> 9802</span>&#160;                                            <span class="comment">// MHz</span></div><div class="line"><a name="l09803"></a><span class="lineno"> 9803</span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_M   0x1F800000  // System Clock Divisor 2</span></div><div class="line"><a name="l09804"></a><span class="lineno"> 9804</span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2LSB  0x00400000  // Additional LSB for SYSDIV2</span></div><div class="line"><a name="l09805"></a><span class="lineno"> 9805</span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_USBPWRDN    0x00004000  // Power-Down USB PLL</span></div><div class="line"><a name="l09806"></a><span class="lineno"> 9806</span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_PWRDN2      0x00002000  // Power-Down PLL 2</span></div><div class="line"><a name="l09807"></a><span class="lineno"> 9807</span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_BYPASS2     0x00000800  // PLL Bypass 2</span></div><div class="line"><a name="l09808"></a><span class="lineno"> 9808</span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_OSCSRC2_M   0x00000070  // Oscillator Source 2</span></div><div class="line"><a name="l09809"></a><span class="lineno"> 9809</span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_OSCSRC2_MO  0x00000000  // MOSC</span></div><div class="line"><a name="l09810"></a><span class="lineno"> 9810</span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_OSCSRC2_IO  0x00000010  // PIOSC</span></div><div class="line"><a name="l09811"></a><span class="lineno"> 9811</span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_OSCSRC2_IO4 0x00000020  // PIOSC/4</span></div><div class="line"><a name="l09812"></a><span class="lineno"> 9812</span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_OSCSRC2_30  0x00000030  // LFIOSC</span></div><div class="line"><a name="l09813"></a><span class="lineno"> 9813</span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_OSCSRC2_32  0x00000070  // 32.768 kHz</span></div><div class="line"><a name="l09814"></a><span class="lineno"> 9814</span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_S   23</span></div><div class="line"><a name="l09815"></a><span class="lineno"> 9815</span>&#160;</div><div class="line"><a name="l09816"></a><span class="lineno"> 9816</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09817"></a><span class="lineno"> 9817</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09818"></a><span class="lineno"> 9818</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_MOSCCTL register.</span></div><div class="line"><a name="l09819"></a><span class="lineno"> 9819</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09820"></a><span class="lineno"> 9820</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09821"></a><span class="lineno"> 9821</span>&#160;<span class="preprocessor">#define SYSCTL_MOSCCTL_NOXTAL   0x00000004  // No Crystal Connected</span></div><div class="line"><a name="l09822"></a><span class="lineno"> 9822</span>&#160;<span class="preprocessor">#define SYSCTL_MOSCCTL_MOSCIM   0x00000002  // MOSC Failure Action</span></div><div class="line"><a name="l09823"></a><span class="lineno"> 9823</span>&#160;<span class="preprocessor">#define SYSCTL_MOSCCTL_CVAL     0x00000001  // Clock Validation for MOSC</span></div><div class="line"><a name="l09824"></a><span class="lineno"> 9824</span>&#160;</div><div class="line"><a name="l09825"></a><span class="lineno"> 9825</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09826"></a><span class="lineno"> 9826</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09827"></a><span class="lineno"> 9827</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGC0 register.</span></div><div class="line"><a name="l09828"></a><span class="lineno"> 9828</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09829"></a><span class="lineno"> 9829</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09830"></a><span class="lineno"> 9830</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_WDT1       0x10000000  // WDT1 Clock Gating Control</span></div><div class="line"><a name="l09831"></a><span class="lineno"> 9831</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_CAN1       0x02000000  // CAN1 Clock Gating Control</span></div><div class="line"><a name="l09832"></a><span class="lineno"> 9832</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_CAN0       0x01000000  // CAN0 Clock Gating Control</span></div><div class="line"><a name="l09833"></a><span class="lineno"> 9833</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_PWM0       0x00100000  // PWM Clock Gating Control</span></div><div class="line"><a name="l09834"></a><span class="lineno"> 9834</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC1       0x00020000  // ADC1 Clock Gating Control</span></div><div class="line"><a name="l09835"></a><span class="lineno"> 9835</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC0       0x00010000  // ADC0 Clock Gating Control</span></div><div class="line"><a name="l09836"></a><span class="lineno"> 9836</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC1SPD_M  0x00000C00  // ADC1 Sample Speed</span></div><div class="line"><a name="l09837"></a><span class="lineno"> 9837</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC1SPD_125K                                             \</span></div><div class="line"><a name="l09838"></a><span class="lineno"> 9838</span>&#160;<span class="preprocessor">                                0x00000000  // 125K samples/second</span></div><div class="line"><a name="l09839"></a><span class="lineno"> 9839</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC1SPD_250K                                             \</span></div><div class="line"><a name="l09840"></a><span class="lineno"> 9840</span>&#160;<span class="preprocessor">                                0x00000400  // 250K samples/second</span></div><div class="line"><a name="l09841"></a><span class="lineno"> 9841</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC1SPD_500K                                             \</span></div><div class="line"><a name="l09842"></a><span class="lineno"> 9842</span>&#160;<span class="preprocessor">                                0x00000800  // 500K samples/second</span></div><div class="line"><a name="l09843"></a><span class="lineno"> 9843</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC1SPD_1M 0x00000C00  // 1M samples/second</span></div><div class="line"><a name="l09844"></a><span class="lineno"> 9844</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC0SPD_M  0x00000300  // ADC0 Sample Speed</span></div><div class="line"><a name="l09845"></a><span class="lineno"> 9845</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC0SPD_125K                                             \</span></div><div class="line"><a name="l09846"></a><span class="lineno"> 9846</span>&#160;<span class="preprocessor">                                0x00000000  // 125K samples/second</span></div><div class="line"><a name="l09847"></a><span class="lineno"> 9847</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC0SPD_250K                                             \</span></div><div class="line"><a name="l09848"></a><span class="lineno"> 9848</span>&#160;<span class="preprocessor">                                0x00000100  // 250K samples/second</span></div><div class="line"><a name="l09849"></a><span class="lineno"> 9849</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC0SPD_500K                                             \</span></div><div class="line"><a name="l09850"></a><span class="lineno"> 9850</span>&#160;<span class="preprocessor">                                0x00000200  // 500K samples/second</span></div><div class="line"><a name="l09851"></a><span class="lineno"> 9851</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC0SPD_1M 0x00000300  // 1M samples/second</span></div><div class="line"><a name="l09852"></a><span class="lineno"> 9852</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_HIB        0x00000040  // HIB Clock Gating Control</span></div><div class="line"><a name="l09853"></a><span class="lineno"> 9853</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_WDT0       0x00000008  // WDT0 Clock Gating Control</span></div><div class="line"><a name="l09854"></a><span class="lineno"> 9854</span>&#160;</div><div class="line"><a name="l09855"></a><span class="lineno"> 9855</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09856"></a><span class="lineno"> 9856</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09857"></a><span class="lineno"> 9857</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGC1 register.</span></div><div class="line"><a name="l09858"></a><span class="lineno"> 9858</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09859"></a><span class="lineno"> 9859</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09860"></a><span class="lineno"> 9860</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_COMP1      0x02000000  // Analog Comparator 1 Clock Gating</span></div><div class="line"><a name="l09861"></a><span class="lineno"> 9861</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_COMP0      0x01000000  // Analog Comparator 0 Clock Gating</span></div><div class="line"><a name="l09862"></a><span class="lineno"> 9862</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_TIMER3     0x00080000  // Timer 3 Clock Gating Control</span></div><div class="line"><a name="l09863"></a><span class="lineno"> 9863</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_TIMER2     0x00040000  // Timer 2 Clock Gating Control</span></div><div class="line"><a name="l09864"></a><span class="lineno"> 9864</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_TIMER1     0x00020000  // Timer 1 Clock Gating Control</span></div><div class="line"><a name="l09865"></a><span class="lineno"> 9865</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_TIMER0     0x00010000  // Timer 0 Clock Gating Control</span></div><div class="line"><a name="l09866"></a><span class="lineno"> 9866</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_I2C1       0x00004000  // I2C1 Clock Gating Control</span></div><div class="line"><a name="l09867"></a><span class="lineno"> 9867</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_I2C0       0x00001000  // I2C0 Clock Gating Control</span></div><div class="line"><a name="l09868"></a><span class="lineno"> 9868</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_QEI1       0x00000200  // QEI1 Clock Gating Control</span></div><div class="line"><a name="l09869"></a><span class="lineno"> 9869</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_QEI0       0x00000100  // QEI0 Clock Gating Control</span></div><div class="line"><a name="l09870"></a><span class="lineno"> 9870</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_SSI1       0x00000020  // SSI1 Clock Gating Control</span></div><div class="line"><a name="l09871"></a><span class="lineno"> 9871</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_SSI0       0x00000010  // SSI0 Clock Gating Control</span></div><div class="line"><a name="l09872"></a><span class="lineno"> 9872</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_UART2      0x00000004  // UART2 Clock Gating Control</span></div><div class="line"><a name="l09873"></a><span class="lineno"> 9873</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_UART1      0x00000002  // UART1 Clock Gating Control</span></div><div class="line"><a name="l09874"></a><span class="lineno"> 9874</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_UART0      0x00000001  // UART0 Clock Gating Control</span></div><div class="line"><a name="l09875"></a><span class="lineno"> 9875</span>&#160;</div><div class="line"><a name="l09876"></a><span class="lineno"> 9876</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09877"></a><span class="lineno"> 9877</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09878"></a><span class="lineno"> 9878</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGC2 register.</span></div><div class="line"><a name="l09879"></a><span class="lineno"> 9879</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09880"></a><span class="lineno"> 9880</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09881"></a><span class="lineno"> 9881</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_USB0       0x00010000  // USB0 Clock Gating Control</span></div><div class="line"><a name="l09882"></a><span class="lineno"> 9882</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_UDMA       0x00002000  // Micro-DMA Clock Gating Control</span></div><div class="line"><a name="l09883"></a><span class="lineno"> 9883</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_GPIOF      0x00000020  // Port F Clock Gating Control</span></div><div class="line"><a name="l09884"></a><span class="lineno"> 9884</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_GPIOE      0x00000010  // Port E Clock Gating Control</span></div><div class="line"><a name="l09885"></a><span class="lineno"> 9885</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_GPIOD      0x00000008  // Port D Clock Gating Control</span></div><div class="line"><a name="l09886"></a><span class="lineno"> 9886</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_GPIOC      0x00000004  // Port C Clock Gating Control</span></div><div class="line"><a name="l09887"></a><span class="lineno"> 9887</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_GPIOB      0x00000002  // Port B Clock Gating Control</span></div><div class="line"><a name="l09888"></a><span class="lineno"> 9888</span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_GPIOA      0x00000001  // Port A Clock Gating Control</span></div><div class="line"><a name="l09889"></a><span class="lineno"> 9889</span>&#160;</div><div class="line"><a name="l09890"></a><span class="lineno"> 9890</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09891"></a><span class="lineno"> 9891</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09892"></a><span class="lineno"> 9892</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGC0 register.</span></div><div class="line"><a name="l09893"></a><span class="lineno"> 9893</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09894"></a><span class="lineno"> 9894</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09895"></a><span class="lineno"> 9895</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_WDT1       0x10000000  // WDT1 Clock Gating Control</span></div><div class="line"><a name="l09896"></a><span class="lineno"> 9896</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_CAN1       0x02000000  // CAN1 Clock Gating Control</span></div><div class="line"><a name="l09897"></a><span class="lineno"> 9897</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_CAN0       0x01000000  // CAN0 Clock Gating Control</span></div><div class="line"><a name="l09898"></a><span class="lineno"> 9898</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_PWM0       0x00100000  // PWM Clock Gating Control</span></div><div class="line"><a name="l09899"></a><span class="lineno"> 9899</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_ADC1       0x00020000  // ADC1 Clock Gating Control</span></div><div class="line"><a name="l09900"></a><span class="lineno"> 9900</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_ADC0       0x00010000  // ADC0 Clock Gating Control</span></div><div class="line"><a name="l09901"></a><span class="lineno"> 9901</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_HIB        0x00000040  // HIB Clock Gating Control</span></div><div class="line"><a name="l09902"></a><span class="lineno"> 9902</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_WDT0       0x00000008  // WDT0 Clock Gating Control</span></div><div class="line"><a name="l09903"></a><span class="lineno"> 9903</span>&#160;</div><div class="line"><a name="l09904"></a><span class="lineno"> 9904</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09905"></a><span class="lineno"> 9905</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09906"></a><span class="lineno"> 9906</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGC1 register.</span></div><div class="line"><a name="l09907"></a><span class="lineno"> 9907</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09908"></a><span class="lineno"> 9908</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09909"></a><span class="lineno"> 9909</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_COMP1      0x02000000  // Analog Comparator 1 Clock Gating</span></div><div class="line"><a name="l09910"></a><span class="lineno"> 9910</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_COMP0      0x01000000  // Analog Comparator 0 Clock Gating</span></div><div class="line"><a name="l09911"></a><span class="lineno"> 9911</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_TIMER3     0x00080000  // Timer 3 Clock Gating Control</span></div><div class="line"><a name="l09912"></a><span class="lineno"> 9912</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_TIMER2     0x00040000  // Timer 2 Clock Gating Control</span></div><div class="line"><a name="l09913"></a><span class="lineno"> 9913</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_TIMER1     0x00020000  // Timer 1 Clock Gating Control</span></div><div class="line"><a name="l09914"></a><span class="lineno"> 9914</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_TIMER0     0x00010000  // Timer 0 Clock Gating Control</span></div><div class="line"><a name="l09915"></a><span class="lineno"> 9915</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_I2C1       0x00004000  // I2C1 Clock Gating Control</span></div><div class="line"><a name="l09916"></a><span class="lineno"> 9916</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_I2C0       0x00001000  // I2C0 Clock Gating Control</span></div><div class="line"><a name="l09917"></a><span class="lineno"> 9917</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_QEI1       0x00000200  // QEI1 Clock Gating Control</span></div><div class="line"><a name="l09918"></a><span class="lineno"> 9918</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_QEI0       0x00000100  // QEI0 Clock Gating Control</span></div><div class="line"><a name="l09919"></a><span class="lineno"> 9919</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_SSI1       0x00000020  // SSI1 Clock Gating Control</span></div><div class="line"><a name="l09920"></a><span class="lineno"> 9920</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_SSI0       0x00000010  // SSI0 Clock Gating Control</span></div><div class="line"><a name="l09921"></a><span class="lineno"> 9921</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_UART2      0x00000004  // UART2 Clock Gating Control</span></div><div class="line"><a name="l09922"></a><span class="lineno"> 9922</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_UART1      0x00000002  // UART1 Clock Gating Control</span></div><div class="line"><a name="l09923"></a><span class="lineno"> 9923</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_UART0      0x00000001  // UART0 Clock Gating Control</span></div><div class="line"><a name="l09924"></a><span class="lineno"> 9924</span>&#160;</div><div class="line"><a name="l09925"></a><span class="lineno"> 9925</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09926"></a><span class="lineno"> 9926</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09927"></a><span class="lineno"> 9927</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGC2 register.</span></div><div class="line"><a name="l09928"></a><span class="lineno"> 9928</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09929"></a><span class="lineno"> 9929</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09930"></a><span class="lineno"> 9930</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_USB0       0x00010000  // USB0 Clock Gating Control</span></div><div class="line"><a name="l09931"></a><span class="lineno"> 9931</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_UDMA       0x00002000  // Micro-DMA Clock Gating Control</span></div><div class="line"><a name="l09932"></a><span class="lineno"> 9932</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_GPIOF      0x00000020  // Port F Clock Gating Control</span></div><div class="line"><a name="l09933"></a><span class="lineno"> 9933</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_GPIOE      0x00000010  // Port E Clock Gating Control</span></div><div class="line"><a name="l09934"></a><span class="lineno"> 9934</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_GPIOD      0x00000008  // Port D Clock Gating Control</span></div><div class="line"><a name="l09935"></a><span class="lineno"> 9935</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_GPIOC      0x00000004  // Port C Clock Gating Control</span></div><div class="line"><a name="l09936"></a><span class="lineno"> 9936</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_GPIOB      0x00000002  // Port B Clock Gating Control</span></div><div class="line"><a name="l09937"></a><span class="lineno"> 9937</span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_GPIOA      0x00000001  // Port A Clock Gating Control</span></div><div class="line"><a name="l09938"></a><span class="lineno"> 9938</span>&#160;</div><div class="line"><a name="l09939"></a><span class="lineno"> 9939</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09940"></a><span class="lineno"> 9940</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09941"></a><span class="lineno"> 9941</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGC0 register.</span></div><div class="line"><a name="l09942"></a><span class="lineno"> 9942</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09943"></a><span class="lineno"> 9943</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09944"></a><span class="lineno"> 9944</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0_WDT1       0x10000000  // WDT1 Clock Gating Control</span></div><div class="line"><a name="l09945"></a><span class="lineno"> 9945</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0_CAN1       0x02000000  // CAN1 Clock Gating Control</span></div><div class="line"><a name="l09946"></a><span class="lineno"> 9946</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0_CAN0       0x01000000  // CAN0 Clock Gating Control</span></div><div class="line"><a name="l09947"></a><span class="lineno"> 9947</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0_PWM0       0x00100000  // PWM Clock Gating Control</span></div><div class="line"><a name="l09948"></a><span class="lineno"> 9948</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0_ADC1       0x00020000  // ADC1 Clock Gating Control</span></div><div class="line"><a name="l09949"></a><span class="lineno"> 9949</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0_ADC0       0x00010000  // ADC0 Clock Gating Control</span></div><div class="line"><a name="l09950"></a><span class="lineno"> 9950</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0_HIB        0x00000040  // HIB Clock Gating Control</span></div><div class="line"><a name="l09951"></a><span class="lineno"> 9951</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0_WDT0       0x00000008  // WDT0 Clock Gating Control</span></div><div class="line"><a name="l09952"></a><span class="lineno"> 9952</span>&#160;</div><div class="line"><a name="l09953"></a><span class="lineno"> 9953</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09954"></a><span class="lineno"> 9954</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09955"></a><span class="lineno"> 9955</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGC1 register.</span></div><div class="line"><a name="l09956"></a><span class="lineno"> 9956</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09957"></a><span class="lineno"> 9957</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09958"></a><span class="lineno"> 9958</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_COMP1      0x02000000  // Analog Comparator 1 Clock Gating</span></div><div class="line"><a name="l09959"></a><span class="lineno"> 9959</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_COMP0      0x01000000  // Analog Comparator 0 Clock Gating</span></div><div class="line"><a name="l09960"></a><span class="lineno"> 9960</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_TIMER3     0x00080000  // Timer 3 Clock Gating Control</span></div><div class="line"><a name="l09961"></a><span class="lineno"> 9961</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_TIMER2     0x00040000  // Timer 2 Clock Gating Control</span></div><div class="line"><a name="l09962"></a><span class="lineno"> 9962</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_TIMER1     0x00020000  // Timer 1 Clock Gating Control</span></div><div class="line"><a name="l09963"></a><span class="lineno"> 9963</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_TIMER0     0x00010000  // Timer 0 Clock Gating Control</span></div><div class="line"><a name="l09964"></a><span class="lineno"> 9964</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_I2C1       0x00004000  // I2C1 Clock Gating Control</span></div><div class="line"><a name="l09965"></a><span class="lineno"> 9965</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_I2C0       0x00001000  // I2C0 Clock Gating Control</span></div><div class="line"><a name="l09966"></a><span class="lineno"> 9966</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_QEI1       0x00000200  // QEI1 Clock Gating Control</span></div><div class="line"><a name="l09967"></a><span class="lineno"> 9967</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_QEI0       0x00000100  // QEI0 Clock Gating Control</span></div><div class="line"><a name="l09968"></a><span class="lineno"> 9968</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_SSI1       0x00000020  // SSI1 Clock Gating Control</span></div><div class="line"><a name="l09969"></a><span class="lineno"> 9969</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_SSI0       0x00000010  // SSI0 Clock Gating Control</span></div><div class="line"><a name="l09970"></a><span class="lineno"> 9970</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_UART2      0x00000004  // UART2 Clock Gating Control</span></div><div class="line"><a name="l09971"></a><span class="lineno"> 9971</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_UART1      0x00000002  // UART1 Clock Gating Control</span></div><div class="line"><a name="l09972"></a><span class="lineno"> 9972</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_UART0      0x00000001  // UART0 Clock Gating Control</span></div><div class="line"><a name="l09973"></a><span class="lineno"> 9973</span>&#160;</div><div class="line"><a name="l09974"></a><span class="lineno"> 9974</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09975"></a><span class="lineno"> 9975</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09976"></a><span class="lineno"> 9976</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGC2 register.</span></div><div class="line"><a name="l09977"></a><span class="lineno"> 9977</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09978"></a><span class="lineno"> 9978</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09979"></a><span class="lineno"> 9979</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_USB0       0x00010000  // USB0 Clock Gating Control</span></div><div class="line"><a name="l09980"></a><span class="lineno"> 9980</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_UDMA       0x00002000  // Micro-DMA Clock Gating Control</span></div><div class="line"><a name="l09981"></a><span class="lineno"> 9981</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_GPIOF      0x00000020  // Port F Clock Gating Control</span></div><div class="line"><a name="l09982"></a><span class="lineno"> 9982</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_GPIOE      0x00000010  // Port E Clock Gating Control</span></div><div class="line"><a name="l09983"></a><span class="lineno"> 9983</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_GPIOD      0x00000008  // Port D Clock Gating Control</span></div><div class="line"><a name="l09984"></a><span class="lineno"> 9984</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_GPIOC      0x00000004  // Port C Clock Gating Control</span></div><div class="line"><a name="l09985"></a><span class="lineno"> 9985</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_GPIOB      0x00000002  // Port B Clock Gating Control</span></div><div class="line"><a name="l09986"></a><span class="lineno"> 9986</span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_GPIOA      0x00000001  // Port A Clock Gating Control</span></div><div class="line"><a name="l09987"></a><span class="lineno"> 9987</span>&#160;</div><div class="line"><a name="l09988"></a><span class="lineno"> 9988</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09989"></a><span class="lineno"> 9989</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09990"></a><span class="lineno"> 9990</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DSLPCLKCFG</span></div><div class="line"><a name="l09991"></a><span class="lineno"> 9991</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l09992"></a><span class="lineno"> 9992</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09993"></a><span class="lineno"> 9993</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09994"></a><span class="lineno"> 9994</span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_M   0x1F800000  // Divider Field Override</span></div><div class="line"><a name="l09995"></a><span class="lineno"> 9995</span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_O_M   0x00000070  // Clock Source</span></div><div class="line"><a name="l09996"></a><span class="lineno"> 9996</span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_O_IGN 0x00000000  // MOSC</span></div><div class="line"><a name="l09997"></a><span class="lineno"> 9997</span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_O_IO  0x00000010  // PIOSC</span></div><div class="line"><a name="l09998"></a><span class="lineno"> 9998</span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_O_30  0x00000030  // LFIOSC</span></div><div class="line"><a name="l09999"></a><span class="lineno"> 9999</span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_O_32  0x00000070  // 32.768 kHz</span></div><div class="line"><a name="l10000"></a><span class="lineno">10000</span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_PIOSCPD                                             \</span></div><div class="line"><a name="l10001"></a><span class="lineno">10001</span>&#160;<span class="preprocessor">                                0x00000002  // PIOSC Power Down Request</span></div><div class="line"><a name="l10002"></a><span class="lineno">10002</span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_S   23</span></div><div class="line"><a name="l10003"></a><span class="lineno">10003</span>&#160;</div><div class="line"><a name="l10004"></a><span class="lineno">10004</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10005"></a><span class="lineno">10005</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10006"></a><span class="lineno">10006</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SYSPROP register.</span></div><div class="line"><a name="l10007"></a><span class="lineno">10007</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10008"></a><span class="lineno">10008</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10009"></a><span class="lineno">10009</span>&#160;<span class="preprocessor">#define SYSCTL_SYSPROP_FPU      0x00000001  // FPU Present</span></div><div class="line"><a name="l10010"></a><span class="lineno">10010</span>&#160;</div><div class="line"><a name="l10011"></a><span class="lineno">10011</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10012"></a><span class="lineno">10012</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10013"></a><span class="lineno">10013</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PIOSCCAL</span></div><div class="line"><a name="l10014"></a><span class="lineno">10014</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l10015"></a><span class="lineno">10015</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10016"></a><span class="lineno">10016</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10017"></a><span class="lineno">10017</span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCCAL_UTEN    0x80000000  // Use User Trim Value</span></div><div class="line"><a name="l10018"></a><span class="lineno">10018</span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCCAL_CAL     0x00000200  // Start Calibration</span></div><div class="line"><a name="l10019"></a><span class="lineno">10019</span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCCAL_UPDATE  0x00000100  // Update Trim</span></div><div class="line"><a name="l10020"></a><span class="lineno">10020</span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCCAL_UT_M    0x0000007F  // User Trim Value</span></div><div class="line"><a name="l10021"></a><span class="lineno">10021</span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCCAL_UT_S    0</span></div><div class="line"><a name="l10022"></a><span class="lineno">10022</span>&#160;</div><div class="line"><a name="l10023"></a><span class="lineno">10023</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10024"></a><span class="lineno">10024</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10025"></a><span class="lineno">10025</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PIOSCSTAT</span></div><div class="line"><a name="l10026"></a><span class="lineno">10026</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l10027"></a><span class="lineno">10027</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10028"></a><span class="lineno">10028</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10029"></a><span class="lineno">10029</span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_DT_M   0x007F0000  // Default Trim Value</span></div><div class="line"><a name="l10030"></a><span class="lineno">10030</span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_CR_M   0x00000300  // Calibration Result</span></div><div class="line"><a name="l10031"></a><span class="lineno">10031</span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_CRNONE 0x00000000  // Calibration has not been</span></div><div class="line"><a name="l10032"></a><span class="lineno">10032</span>&#160;                                            <span class="comment">// attempted</span></div><div class="line"><a name="l10033"></a><span class="lineno">10033</span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_CRPASS 0x00000100  // The last calibration operation</span></div><div class="line"><a name="l10034"></a><span class="lineno">10034</span>&#160;                                            <span class="comment">// completed to meet 1% accuracy</span></div><div class="line"><a name="l10035"></a><span class="lineno">10035</span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_CRFAIL 0x00000200  // The last calibration operation</span></div><div class="line"><a name="l10036"></a><span class="lineno">10036</span>&#160;                                            <span class="comment">// failed to meet 1% accuracy</span></div><div class="line"><a name="l10037"></a><span class="lineno">10037</span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_CT_M   0x0000007F  // Calibration Trim Value</span></div><div class="line"><a name="l10038"></a><span class="lineno">10038</span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_DT_S   16</span></div><div class="line"><a name="l10039"></a><span class="lineno">10039</span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_CT_S   0</span></div><div class="line"><a name="l10040"></a><span class="lineno">10040</span>&#160;</div><div class="line"><a name="l10041"></a><span class="lineno">10041</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10042"></a><span class="lineno">10042</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10043"></a><span class="lineno">10043</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PLLFREQ0</span></div><div class="line"><a name="l10044"></a><span class="lineno">10044</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l10045"></a><span class="lineno">10045</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10046"></a><span class="lineno">10046</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10047"></a><span class="lineno">10047</span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ0_MFRAC_M 0x000FFC00  // PLL M Fractional Value</span></div><div class="line"><a name="l10048"></a><span class="lineno">10048</span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ0_MINT_M  0x000003FF  // PLL M Integer Value</span></div><div class="line"><a name="l10049"></a><span class="lineno">10049</span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ0_MFRAC_S 10</span></div><div class="line"><a name="l10050"></a><span class="lineno">10050</span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ0_MINT_S  0</span></div><div class="line"><a name="l10051"></a><span class="lineno">10051</span>&#160;</div><div class="line"><a name="l10052"></a><span class="lineno">10052</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10053"></a><span class="lineno">10053</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10054"></a><span class="lineno">10054</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PLLFREQ1</span></div><div class="line"><a name="l10055"></a><span class="lineno">10055</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l10056"></a><span class="lineno">10056</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10057"></a><span class="lineno">10057</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10058"></a><span class="lineno">10058</span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ1_Q_M     0x00001F00  // PLL Q Value</span></div><div class="line"><a name="l10059"></a><span class="lineno">10059</span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ1_N_M     0x0000001F  // PLL N Value</span></div><div class="line"><a name="l10060"></a><span class="lineno">10060</span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ1_Q_S     8</span></div><div class="line"><a name="l10061"></a><span class="lineno">10061</span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ1_N_S     0</span></div><div class="line"><a name="l10062"></a><span class="lineno">10062</span>&#160;</div><div class="line"><a name="l10063"></a><span class="lineno">10063</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10064"></a><span class="lineno">10064</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10065"></a><span class="lineno">10065</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PLLSTAT register.</span></div><div class="line"><a name="l10066"></a><span class="lineno">10066</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10067"></a><span class="lineno">10067</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10068"></a><span class="lineno">10068</span>&#160;<span class="preprocessor">#define SYSCTL_PLLSTAT_LOCK     0x00000001  // PLL Lock</span></div><div class="line"><a name="l10069"></a><span class="lineno">10069</span>&#160;</div><div class="line"><a name="l10070"></a><span class="lineno">10070</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10071"></a><span class="lineno">10071</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10072"></a><span class="lineno">10072</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SLPPWRCFG</span></div><div class="line"><a name="l10073"></a><span class="lineno">10073</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l10074"></a><span class="lineno">10074</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10075"></a><span class="lineno">10075</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10076"></a><span class="lineno">10076</span>&#160;<span class="preprocessor">#define SYSCTL_SLPPWRCFG_FLASHPM_M                                            \</span></div><div class="line"><a name="l10077"></a><span class="lineno">10077</span>&#160;<span class="preprocessor">                                0x00000030  // Flash Power Modes</span></div><div class="line"><a name="l10078"></a><span class="lineno">10078</span>&#160;<span class="preprocessor">#define SYSCTL_SLPPWRCFG_FLASHPM_NRM                                          \</span></div><div class="line"><a name="l10079"></a><span class="lineno">10079</span>&#160;<span class="preprocessor">                                0x00000000  // Active Mode</span></div><div class="line"><a name="l10080"></a><span class="lineno">10080</span>&#160;<span class="preprocessor">#define SYSCTL_SLPPWRCFG_FLASHPM_SLP                                          \</span></div><div class="line"><a name="l10081"></a><span class="lineno">10081</span>&#160;<span class="preprocessor">                                0x00000020  // Low Power Mode</span></div><div class="line"><a name="l10082"></a><span class="lineno">10082</span>&#160;<span class="preprocessor">#define SYSCTL_SLPPWRCFG_SRAMPM_M                                             \</span></div><div class="line"><a name="l10083"></a><span class="lineno">10083</span>&#160;<span class="preprocessor">                                0x00000003  // SRAM Power Modes</span></div><div class="line"><a name="l10084"></a><span class="lineno">10084</span>&#160;<span class="preprocessor">#define SYSCTL_SLPPWRCFG_SRAMPM_NRM                                           \</span></div><div class="line"><a name="l10085"></a><span class="lineno">10085</span>&#160;<span class="preprocessor">                                0x00000000  // Active Mode</span></div><div class="line"><a name="l10086"></a><span class="lineno">10086</span>&#160;<span class="preprocessor">#define SYSCTL_SLPPWRCFG_SRAMPM_SBY                                           \</span></div><div class="line"><a name="l10087"></a><span class="lineno">10087</span>&#160;<span class="preprocessor">                                0x00000001  // Standby Mode</span></div><div class="line"><a name="l10088"></a><span class="lineno">10088</span>&#160;<span class="preprocessor">#define SYSCTL_SLPPWRCFG_SRAMPM_LP                                            \</span></div><div class="line"><a name="l10089"></a><span class="lineno">10089</span>&#160;<span class="preprocessor">                                0x00000003  // Low Power Mode</span></div><div class="line"><a name="l10090"></a><span class="lineno">10090</span>&#160;</div><div class="line"><a name="l10091"></a><span class="lineno">10091</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10092"></a><span class="lineno">10092</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10093"></a><span class="lineno">10093</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DSLPPWRCFG</span></div><div class="line"><a name="l10094"></a><span class="lineno">10094</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l10095"></a><span class="lineno">10095</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10096"></a><span class="lineno">10096</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10097"></a><span class="lineno">10097</span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG_FLASHPM_M                                           \</span></div><div class="line"><a name="l10098"></a><span class="lineno">10098</span>&#160;<span class="preprocessor">                                0x00000030  // Flash Power Modes</span></div><div class="line"><a name="l10099"></a><span class="lineno">10099</span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG_FLASHPM_NRM                                         \</span></div><div class="line"><a name="l10100"></a><span class="lineno">10100</span>&#160;<span class="preprocessor">                                0x00000000  // Active Mode</span></div><div class="line"><a name="l10101"></a><span class="lineno">10101</span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG_FLASHPM_SLP                                         \</span></div><div class="line"><a name="l10102"></a><span class="lineno">10102</span>&#160;<span class="preprocessor">                                0x00000020  // Low Power Mode</span></div><div class="line"><a name="l10103"></a><span class="lineno">10103</span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG_SRAMPM_M                                            \</span></div><div class="line"><a name="l10104"></a><span class="lineno">10104</span>&#160;<span class="preprocessor">                                0x00000003  // SRAM Power Modes</span></div><div class="line"><a name="l10105"></a><span class="lineno">10105</span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG_SRAMPM_NRM                                          \</span></div><div class="line"><a name="l10106"></a><span class="lineno">10106</span>&#160;<span class="preprocessor">                                0x00000000  // Active Mode</span></div><div class="line"><a name="l10107"></a><span class="lineno">10107</span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG_SRAMPM_SBY                                          \</span></div><div class="line"><a name="l10108"></a><span class="lineno">10108</span>&#160;<span class="preprocessor">                                0x00000001  // Standby Mode</span></div><div class="line"><a name="l10109"></a><span class="lineno">10109</span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG_SRAMPM_LP                                           \</span></div><div class="line"><a name="l10110"></a><span class="lineno">10110</span>&#160;<span class="preprocessor">                                0x00000003  // Low Power Mode</span></div><div class="line"><a name="l10111"></a><span class="lineno">10111</span>&#160;</div><div class="line"><a name="l10112"></a><span class="lineno">10112</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10113"></a><span class="lineno">10113</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10114"></a><span class="lineno">10114</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC9 register.</span></div><div class="line"><a name="l10115"></a><span class="lineno">10115</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10116"></a><span class="lineno">10116</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10117"></a><span class="lineno">10117</span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC1DC7      0x00800000  // ADC1 DC7 Present</span></div><div class="line"><a name="l10118"></a><span class="lineno">10118</span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC1DC6      0x00400000  // ADC1 DC6 Present</span></div><div class="line"><a name="l10119"></a><span class="lineno">10119</span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC1DC5      0x00200000  // ADC1 DC5 Present</span></div><div class="line"><a name="l10120"></a><span class="lineno">10120</span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC1DC4      0x00100000  // ADC1 DC4 Present</span></div><div class="line"><a name="l10121"></a><span class="lineno">10121</span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC1DC3      0x00080000  // ADC1 DC3 Present</span></div><div class="line"><a name="l10122"></a><span class="lineno">10122</span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC1DC2      0x00040000  // ADC1 DC2 Present</span></div><div class="line"><a name="l10123"></a><span class="lineno">10123</span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC1DC1      0x00020000  // ADC1 DC1 Present</span></div><div class="line"><a name="l10124"></a><span class="lineno">10124</span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC1DC0      0x00010000  // ADC1 DC0 Present</span></div><div class="line"><a name="l10125"></a><span class="lineno">10125</span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC0DC7      0x00000080  // ADC0 DC7 Present</span></div><div class="line"><a name="l10126"></a><span class="lineno">10126</span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC0DC6      0x00000040  // ADC0 DC6 Present</span></div><div class="line"><a name="l10127"></a><span class="lineno">10127</span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC0DC5      0x00000020  // ADC0 DC5 Present</span></div><div class="line"><a name="l10128"></a><span class="lineno">10128</span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC0DC4      0x00000010  // ADC0 DC4 Present</span></div><div class="line"><a name="l10129"></a><span class="lineno">10129</span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC0DC3      0x00000008  // ADC0 DC3 Present</span></div><div class="line"><a name="l10130"></a><span class="lineno">10130</span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC0DC2      0x00000004  // ADC0 DC2 Present</span></div><div class="line"><a name="l10131"></a><span class="lineno">10131</span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC0DC1      0x00000002  // ADC0 DC1 Present</span></div><div class="line"><a name="l10132"></a><span class="lineno">10132</span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC0DC0      0x00000001  // ADC0 DC0 Present</span></div><div class="line"><a name="l10133"></a><span class="lineno">10133</span>&#160;</div><div class="line"><a name="l10134"></a><span class="lineno">10134</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10135"></a><span class="lineno">10135</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10136"></a><span class="lineno">10136</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_NVMSTAT register.</span></div><div class="line"><a name="l10137"></a><span class="lineno">10137</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10138"></a><span class="lineno">10138</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10139"></a><span class="lineno">10139</span>&#160;<span class="preprocessor">#define SYSCTL_NVMSTAT_FWB      0x00000001  // 32 Word Flash Write Buffer</span></div><div class="line"><a name="l10140"></a><span class="lineno">10140</span>&#160;                                            <span class="comment">// Available</span></div><div class="line"><a name="l10141"></a><span class="lineno">10141</span>&#160;</div><div class="line"><a name="l10142"></a><span class="lineno">10142</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10143"></a><span class="lineno">10143</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10144"></a><span class="lineno">10144</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_LDOSPCTL</span></div><div class="line"><a name="l10145"></a><span class="lineno">10145</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l10146"></a><span class="lineno">10146</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10147"></a><span class="lineno">10147</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10148"></a><span class="lineno">10148</span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL_VADJEN  0x80000000  // Voltage Adjust Enable</span></div><div class="line"><a name="l10149"></a><span class="lineno">10149</span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_M  0x000000FF  // LDO Output Voltage</span></div><div class="line"><a name="l10150"></a><span class="lineno">10150</span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_0_90V                                            \</span></div><div class="line"><a name="l10151"></a><span class="lineno">10151</span>&#160;<span class="preprocessor">                                0x00000012  // 0.90 V</span></div><div class="line"><a name="l10152"></a><span class="lineno">10152</span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_0_95V                                            \</span></div><div class="line"><a name="l10153"></a><span class="lineno">10153</span>&#160;<span class="preprocessor">                                0x00000013  // 0.95 V</span></div><div class="line"><a name="l10154"></a><span class="lineno">10154</span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_1_00V                                            \</span></div><div class="line"><a name="l10155"></a><span class="lineno">10155</span>&#160;<span class="preprocessor">                                0x00000014  // 1.00 V</span></div><div class="line"><a name="l10156"></a><span class="lineno">10156</span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_1_05V                                            \</span></div><div class="line"><a name="l10157"></a><span class="lineno">10157</span>&#160;<span class="preprocessor">                                0x00000015  // 1.05 V</span></div><div class="line"><a name="l10158"></a><span class="lineno">10158</span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_1_10V                                            \</span></div><div class="line"><a name="l10159"></a><span class="lineno">10159</span>&#160;<span class="preprocessor">                                0x00000016  // 1.10 V</span></div><div class="line"><a name="l10160"></a><span class="lineno">10160</span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_1_15V                                            \</span></div><div class="line"><a name="l10161"></a><span class="lineno">10161</span>&#160;<span class="preprocessor">                                0x00000017  // 1.15 V</span></div><div class="line"><a name="l10162"></a><span class="lineno">10162</span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_1_20V                                            \</span></div><div class="line"><a name="l10163"></a><span class="lineno">10163</span>&#160;<span class="preprocessor">                                0x00000018  // 1.20 V</span></div><div class="line"><a name="l10164"></a><span class="lineno">10164</span>&#160;</div><div class="line"><a name="l10165"></a><span class="lineno">10165</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10166"></a><span class="lineno">10166</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10167"></a><span class="lineno">10167</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_LDODPCTL</span></div><div class="line"><a name="l10168"></a><span class="lineno">10168</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l10169"></a><span class="lineno">10169</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10170"></a><span class="lineno">10170</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10171"></a><span class="lineno">10171</span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VADJEN  0x80000000  // Voltage Adjust Enable</span></div><div class="line"><a name="l10172"></a><span class="lineno">10172</span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_M  0x000000FF  // LDO Output Voltage</span></div><div class="line"><a name="l10173"></a><span class="lineno">10173</span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_0_90V                                            \</span></div><div class="line"><a name="l10174"></a><span class="lineno">10174</span>&#160;<span class="preprocessor">                                0x00000012  // 0.90 V</span></div><div class="line"><a name="l10175"></a><span class="lineno">10175</span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_0_95V                                            \</span></div><div class="line"><a name="l10176"></a><span class="lineno">10176</span>&#160;<span class="preprocessor">                                0x00000013  // 0.95 V</span></div><div class="line"><a name="l10177"></a><span class="lineno">10177</span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_1_00V                                            \</span></div><div class="line"><a name="l10178"></a><span class="lineno">10178</span>&#160;<span class="preprocessor">                                0x00000014  // 1.00 V</span></div><div class="line"><a name="l10179"></a><span class="lineno">10179</span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_1_05V                                            \</span></div><div class="line"><a name="l10180"></a><span class="lineno">10180</span>&#160;<span class="preprocessor">                                0x00000015  // 1.05 V</span></div><div class="line"><a name="l10181"></a><span class="lineno">10181</span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_1_10V                                            \</span></div><div class="line"><a name="l10182"></a><span class="lineno">10182</span>&#160;<span class="preprocessor">                                0x00000016  // 1.10 V</span></div><div class="line"><a name="l10183"></a><span class="lineno">10183</span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_1_15V                                            \</span></div><div class="line"><a name="l10184"></a><span class="lineno">10184</span>&#160;<span class="preprocessor">                                0x00000017  // 1.15 V</span></div><div class="line"><a name="l10185"></a><span class="lineno">10185</span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_1_20V                                            \</span></div><div class="line"><a name="l10186"></a><span class="lineno">10186</span>&#160;<span class="preprocessor">                                0x00000018  // 1.20 V</span></div><div class="line"><a name="l10187"></a><span class="lineno">10187</span>&#160;</div><div class="line"><a name="l10188"></a><span class="lineno">10188</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10189"></a><span class="lineno">10189</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10190"></a><span class="lineno">10190</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPWD register.</span></div><div class="line"><a name="l10191"></a><span class="lineno">10191</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10192"></a><span class="lineno">10192</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10193"></a><span class="lineno">10193</span>&#160;<span class="preprocessor">#define SYSCTL_PPWD_P1          0x00000002  // Watchdog Timer 1 Present</span></div><div class="line"><a name="l10194"></a><span class="lineno">10194</span>&#160;<span class="preprocessor">#define SYSCTL_PPWD_P0          0x00000001  // Watchdog Timer 0 Present</span></div><div class="line"><a name="l10195"></a><span class="lineno">10195</span>&#160;</div><div class="line"><a name="l10196"></a><span class="lineno">10196</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10197"></a><span class="lineno">10197</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10198"></a><span class="lineno">10198</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPTIMER register.</span></div><div class="line"><a name="l10199"></a><span class="lineno">10199</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10200"></a><span class="lineno">10200</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10201"></a><span class="lineno">10201</span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER_P5       0x00000020  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l10202"></a><span class="lineno">10202</span>&#160;                                            <span class="comment">// 5 Present</span></div><div class="line"><a name="l10203"></a><span class="lineno">10203</span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER_P4       0x00000010  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l10204"></a><span class="lineno">10204</span>&#160;                                            <span class="comment">// 4 Present</span></div><div class="line"><a name="l10205"></a><span class="lineno">10205</span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER_P3       0x00000008  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l10206"></a><span class="lineno">10206</span>&#160;                                            <span class="comment">// 3 Present</span></div><div class="line"><a name="l10207"></a><span class="lineno">10207</span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER_P2       0x00000004  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l10208"></a><span class="lineno">10208</span>&#160;                                            <span class="comment">// 2 Present</span></div><div class="line"><a name="l10209"></a><span class="lineno">10209</span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER_P1       0x00000002  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l10210"></a><span class="lineno">10210</span>&#160;                                            <span class="comment">// 1 Present</span></div><div class="line"><a name="l10211"></a><span class="lineno">10211</span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER_P0       0x00000001  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l10212"></a><span class="lineno">10212</span>&#160;                                            <span class="comment">// 0 Present</span></div><div class="line"><a name="l10213"></a><span class="lineno">10213</span>&#160;</div><div class="line"><a name="l10214"></a><span class="lineno">10214</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10215"></a><span class="lineno">10215</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10216"></a><span class="lineno">10216</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPGPIO register.</span></div><div class="line"><a name="l10217"></a><span class="lineno">10217</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10218"></a><span class="lineno">10218</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10219"></a><span class="lineno">10219</span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P14       0x00004000  // GPIO Port Q Present</span></div><div class="line"><a name="l10220"></a><span class="lineno">10220</span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P13       0x00002000  // GPIO Port P Present</span></div><div class="line"><a name="l10221"></a><span class="lineno">10221</span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P12       0x00001000  // GPIO Port N Present</span></div><div class="line"><a name="l10222"></a><span class="lineno">10222</span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P11       0x00000800  // GPIO Port M Present</span></div><div class="line"><a name="l10223"></a><span class="lineno">10223</span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P10       0x00000400  // GPIO Port L Present</span></div><div class="line"><a name="l10224"></a><span class="lineno">10224</span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P9        0x00000200  // GPIO Port K Present</span></div><div class="line"><a name="l10225"></a><span class="lineno">10225</span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P8        0x00000100  // GPIO Port J Present</span></div><div class="line"><a name="l10226"></a><span class="lineno">10226</span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P7        0x00000080  // GPIO Port H Present</span></div><div class="line"><a name="l10227"></a><span class="lineno">10227</span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P6        0x00000040  // GPIO Port G Present</span></div><div class="line"><a name="l10228"></a><span class="lineno">10228</span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P5        0x00000020  // GPIO Port F Present</span></div><div class="line"><a name="l10229"></a><span class="lineno">10229</span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P4        0x00000010  // GPIO Port E Present</span></div><div class="line"><a name="l10230"></a><span class="lineno">10230</span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P3        0x00000008  // GPIO Port D Present</span></div><div class="line"><a name="l10231"></a><span class="lineno">10231</span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P2        0x00000004  // GPIO Port C Present</span></div><div class="line"><a name="l10232"></a><span class="lineno">10232</span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P1        0x00000002  // GPIO Port B Present</span></div><div class="line"><a name="l10233"></a><span class="lineno">10233</span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P0        0x00000001  // GPIO Port A Present</span></div><div class="line"><a name="l10234"></a><span class="lineno">10234</span>&#160;</div><div class="line"><a name="l10235"></a><span class="lineno">10235</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10236"></a><span class="lineno">10236</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10237"></a><span class="lineno">10237</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPDMA register.</span></div><div class="line"><a name="l10238"></a><span class="lineno">10238</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10239"></a><span class="lineno">10239</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10240"></a><span class="lineno">10240</span>&#160;<span class="preprocessor">#define SYSCTL_PPDMA_P0         0x00000001  // uDMA Module Present</span></div><div class="line"><a name="l10241"></a><span class="lineno">10241</span>&#160;</div><div class="line"><a name="l10242"></a><span class="lineno">10242</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10243"></a><span class="lineno">10243</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10244"></a><span class="lineno">10244</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPHIB register.</span></div><div class="line"><a name="l10245"></a><span class="lineno">10245</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10246"></a><span class="lineno">10246</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10247"></a><span class="lineno">10247</span>&#160;<span class="preprocessor">#define SYSCTL_PPHIB_P0         0x00000001  // Hibernation Module Present</span></div><div class="line"><a name="l10248"></a><span class="lineno">10248</span>&#160;</div><div class="line"><a name="l10249"></a><span class="lineno">10249</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10250"></a><span class="lineno">10250</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10251"></a><span class="lineno">10251</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPUART register.</span></div><div class="line"><a name="l10252"></a><span class="lineno">10252</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10253"></a><span class="lineno">10253</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10254"></a><span class="lineno">10254</span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P7        0x00000080  // UART Module 7 Present</span></div><div class="line"><a name="l10255"></a><span class="lineno">10255</span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P6        0x00000040  // UART Module 6 Present</span></div><div class="line"><a name="l10256"></a><span class="lineno">10256</span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P5        0x00000020  // UART Module 5 Present</span></div><div class="line"><a name="l10257"></a><span class="lineno">10257</span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P4        0x00000010  // UART Module 4 Present</span></div><div class="line"><a name="l10258"></a><span class="lineno">10258</span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P3        0x00000008  // UART Module 3 Present</span></div><div class="line"><a name="l10259"></a><span class="lineno">10259</span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P2        0x00000004  // UART Module 2 Present</span></div><div class="line"><a name="l10260"></a><span class="lineno">10260</span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P1        0x00000002  // UART Module 1 Present</span></div><div class="line"><a name="l10261"></a><span class="lineno">10261</span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P0        0x00000001  // UART Module 0 Present</span></div><div class="line"><a name="l10262"></a><span class="lineno">10262</span>&#160;</div><div class="line"><a name="l10263"></a><span class="lineno">10263</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10264"></a><span class="lineno">10264</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10265"></a><span class="lineno">10265</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPSSI register.</span></div><div class="line"><a name="l10266"></a><span class="lineno">10266</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10267"></a><span class="lineno">10267</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10268"></a><span class="lineno">10268</span>&#160;<span class="preprocessor">#define SYSCTL_PPSSI_P3         0x00000008  // SSI Module 3 Present</span></div><div class="line"><a name="l10269"></a><span class="lineno">10269</span>&#160;<span class="preprocessor">#define SYSCTL_PPSSI_P2         0x00000004  // SSI Module 2 Present</span></div><div class="line"><a name="l10270"></a><span class="lineno">10270</span>&#160;<span class="preprocessor">#define SYSCTL_PPSSI_P1         0x00000002  // SSI Module 1 Present</span></div><div class="line"><a name="l10271"></a><span class="lineno">10271</span>&#160;<span class="preprocessor">#define SYSCTL_PPSSI_P0         0x00000001  // SSI Module 0 Present</span></div><div class="line"><a name="l10272"></a><span class="lineno">10272</span>&#160;</div><div class="line"><a name="l10273"></a><span class="lineno">10273</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10274"></a><span class="lineno">10274</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10275"></a><span class="lineno">10275</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPI2C register.</span></div><div class="line"><a name="l10276"></a><span class="lineno">10276</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10277"></a><span class="lineno">10277</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10278"></a><span class="lineno">10278</span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_P5         0x00000020  // I2C Module 5 Present</span></div><div class="line"><a name="l10279"></a><span class="lineno">10279</span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_P4         0x00000010  // I2C Module 4 Present</span></div><div class="line"><a name="l10280"></a><span class="lineno">10280</span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_P3         0x00000008  // I2C Module 3 Present</span></div><div class="line"><a name="l10281"></a><span class="lineno">10281</span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_P2         0x00000004  // I2C Module 2 Present</span></div><div class="line"><a name="l10282"></a><span class="lineno">10282</span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_P1         0x00000002  // I2C Module 1 Present</span></div><div class="line"><a name="l10283"></a><span class="lineno">10283</span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_P0         0x00000001  // I2C Module 0 Present</span></div><div class="line"><a name="l10284"></a><span class="lineno">10284</span>&#160;</div><div class="line"><a name="l10285"></a><span class="lineno">10285</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10286"></a><span class="lineno">10286</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10287"></a><span class="lineno">10287</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPUSB register.</span></div><div class="line"><a name="l10288"></a><span class="lineno">10288</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10289"></a><span class="lineno">10289</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10290"></a><span class="lineno">10290</span>&#160;<span class="preprocessor">#define SYSCTL_PPUSB_P0         0x00000001  // USB Module Present</span></div><div class="line"><a name="l10291"></a><span class="lineno">10291</span>&#160;</div><div class="line"><a name="l10292"></a><span class="lineno">10292</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10293"></a><span class="lineno">10293</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10294"></a><span class="lineno">10294</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPCAN register.</span></div><div class="line"><a name="l10295"></a><span class="lineno">10295</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10296"></a><span class="lineno">10296</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10297"></a><span class="lineno">10297</span>&#160;<span class="preprocessor">#define SYSCTL_PPCAN_P1         0x00000002  // CAN Module 1 Present</span></div><div class="line"><a name="l10298"></a><span class="lineno">10298</span>&#160;<span class="preprocessor">#define SYSCTL_PPCAN_P0         0x00000001  // CAN Module 0 Present</span></div><div class="line"><a name="l10299"></a><span class="lineno">10299</span>&#160;</div><div class="line"><a name="l10300"></a><span class="lineno">10300</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10301"></a><span class="lineno">10301</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10302"></a><span class="lineno">10302</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPADC register.</span></div><div class="line"><a name="l10303"></a><span class="lineno">10303</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10304"></a><span class="lineno">10304</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10305"></a><span class="lineno">10305</span>&#160;<span class="preprocessor">#define SYSCTL_PPADC_P1         0x00000002  // ADC Module 1 Present</span></div><div class="line"><a name="l10306"></a><span class="lineno">10306</span>&#160;<span class="preprocessor">#define SYSCTL_PPADC_P0         0x00000001  // ADC Module 0 Present</span></div><div class="line"><a name="l10307"></a><span class="lineno">10307</span>&#160;</div><div class="line"><a name="l10308"></a><span class="lineno">10308</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10309"></a><span class="lineno">10309</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10310"></a><span class="lineno">10310</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPACMP register.</span></div><div class="line"><a name="l10311"></a><span class="lineno">10311</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10312"></a><span class="lineno">10312</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10313"></a><span class="lineno">10313</span>&#160;<span class="preprocessor">#define SYSCTL_PPACMP_P0        0x00000001  // Analog Comparator Module Present</span></div><div class="line"><a name="l10314"></a><span class="lineno">10314</span>&#160;</div><div class="line"><a name="l10315"></a><span class="lineno">10315</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10316"></a><span class="lineno">10316</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10317"></a><span class="lineno">10317</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPPWM register.</span></div><div class="line"><a name="l10318"></a><span class="lineno">10318</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10319"></a><span class="lineno">10319</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10320"></a><span class="lineno">10320</span>&#160;<span class="preprocessor">#define SYSCTL_PPPWM_P1         0x00000002  // PWM Module 1 Present</span></div><div class="line"><a name="l10321"></a><span class="lineno">10321</span>&#160;<span class="preprocessor">#define SYSCTL_PPPWM_P0         0x00000001  // PWM Module 0 Present</span></div><div class="line"><a name="l10322"></a><span class="lineno">10322</span>&#160;</div><div class="line"><a name="l10323"></a><span class="lineno">10323</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10324"></a><span class="lineno">10324</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10325"></a><span class="lineno">10325</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPQEI register.</span></div><div class="line"><a name="l10326"></a><span class="lineno">10326</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10327"></a><span class="lineno">10327</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10328"></a><span class="lineno">10328</span>&#160;<span class="preprocessor">#define SYSCTL_PPQEI_P1         0x00000002  // QEI Module 1 Present</span></div><div class="line"><a name="l10329"></a><span class="lineno">10329</span>&#160;<span class="preprocessor">#define SYSCTL_PPQEI_P0         0x00000001  // QEI Module 0 Present</span></div><div class="line"><a name="l10330"></a><span class="lineno">10330</span>&#160;</div><div class="line"><a name="l10331"></a><span class="lineno">10331</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10332"></a><span class="lineno">10332</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10333"></a><span class="lineno">10333</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPEEPROM</span></div><div class="line"><a name="l10334"></a><span class="lineno">10334</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l10335"></a><span class="lineno">10335</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10336"></a><span class="lineno">10336</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10337"></a><span class="lineno">10337</span>&#160;<span class="preprocessor">#define SYSCTL_PPEEPROM_P0      0x00000001  // EEPROM Module Present</span></div><div class="line"><a name="l10338"></a><span class="lineno">10338</span>&#160;</div><div class="line"><a name="l10339"></a><span class="lineno">10339</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10340"></a><span class="lineno">10340</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10341"></a><span class="lineno">10341</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPWTIMER</span></div><div class="line"><a name="l10342"></a><span class="lineno">10342</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l10343"></a><span class="lineno">10343</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10344"></a><span class="lineno">10344</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10345"></a><span class="lineno">10345</span>&#160;<span class="preprocessor">#define SYSCTL_PPWTIMER_P5      0x00000020  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l10346"></a><span class="lineno">10346</span>&#160;                                            <span class="comment">// Timer 5 Present</span></div><div class="line"><a name="l10347"></a><span class="lineno">10347</span>&#160;<span class="preprocessor">#define SYSCTL_PPWTIMER_P4      0x00000010  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l10348"></a><span class="lineno">10348</span>&#160;                                            <span class="comment">// Timer 4 Present</span></div><div class="line"><a name="l10349"></a><span class="lineno">10349</span>&#160;<span class="preprocessor">#define SYSCTL_PPWTIMER_P3      0x00000008  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l10350"></a><span class="lineno">10350</span>&#160;                                            <span class="comment">// Timer 3 Present</span></div><div class="line"><a name="l10351"></a><span class="lineno">10351</span>&#160;<span class="preprocessor">#define SYSCTL_PPWTIMER_P2      0x00000004  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l10352"></a><span class="lineno">10352</span>&#160;                                            <span class="comment">// Timer 2 Present</span></div><div class="line"><a name="l10353"></a><span class="lineno">10353</span>&#160;<span class="preprocessor">#define SYSCTL_PPWTIMER_P1      0x00000002  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l10354"></a><span class="lineno">10354</span>&#160;                                            <span class="comment">// Timer 1 Present</span></div><div class="line"><a name="l10355"></a><span class="lineno">10355</span>&#160;<span class="preprocessor">#define SYSCTL_PPWTIMER_P0      0x00000001  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l10356"></a><span class="lineno">10356</span>&#160;                                            <span class="comment">// Timer 0 Present</span></div><div class="line"><a name="l10357"></a><span class="lineno">10357</span>&#160;</div><div class="line"><a name="l10358"></a><span class="lineno">10358</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10359"></a><span class="lineno">10359</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10360"></a><span class="lineno">10360</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRWD register.</span></div><div class="line"><a name="l10361"></a><span class="lineno">10361</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10362"></a><span class="lineno">10362</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10363"></a><span class="lineno">10363</span>&#160;<span class="preprocessor">#define SYSCTL_SRWD_R1          0x00000002  // Watchdog Timer 1 Software Reset</span></div><div class="line"><a name="l10364"></a><span class="lineno">10364</span>&#160;<span class="preprocessor">#define SYSCTL_SRWD_R0          0x00000001  // Watchdog Timer 0 Software Reset</span></div><div class="line"><a name="l10365"></a><span class="lineno">10365</span>&#160;</div><div class="line"><a name="l10366"></a><span class="lineno">10366</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10367"></a><span class="lineno">10367</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10368"></a><span class="lineno">10368</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRTIMER register.</span></div><div class="line"><a name="l10369"></a><span class="lineno">10369</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10370"></a><span class="lineno">10370</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10371"></a><span class="lineno">10371</span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER_R5       0x00000020  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l10372"></a><span class="lineno">10372</span>&#160;                                            <span class="comment">// 5 Software Reset</span></div><div class="line"><a name="l10373"></a><span class="lineno">10373</span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER_R4       0x00000010  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l10374"></a><span class="lineno">10374</span>&#160;                                            <span class="comment">// 4 Software Reset</span></div><div class="line"><a name="l10375"></a><span class="lineno">10375</span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER_R3       0x00000008  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l10376"></a><span class="lineno">10376</span>&#160;                                            <span class="comment">// 3 Software Reset</span></div><div class="line"><a name="l10377"></a><span class="lineno">10377</span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER_R2       0x00000004  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l10378"></a><span class="lineno">10378</span>&#160;                                            <span class="comment">// 2 Software Reset</span></div><div class="line"><a name="l10379"></a><span class="lineno">10379</span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER_R1       0x00000002  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l10380"></a><span class="lineno">10380</span>&#160;                                            <span class="comment">// 1 Software Reset</span></div><div class="line"><a name="l10381"></a><span class="lineno">10381</span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER_R0       0x00000001  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l10382"></a><span class="lineno">10382</span>&#160;                                            <span class="comment">// 0 Software Reset</span></div><div class="line"><a name="l10383"></a><span class="lineno">10383</span>&#160;</div><div class="line"><a name="l10384"></a><span class="lineno">10384</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10385"></a><span class="lineno">10385</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10386"></a><span class="lineno">10386</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRGPIO register.</span></div><div class="line"><a name="l10387"></a><span class="lineno">10387</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10388"></a><span class="lineno">10388</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10389"></a><span class="lineno">10389</span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R5        0x00000020  // GPIO Port F Software Reset</span></div><div class="line"><a name="l10390"></a><span class="lineno">10390</span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R4        0x00000010  // GPIO Port E Software Reset</span></div><div class="line"><a name="l10391"></a><span class="lineno">10391</span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R3        0x00000008  // GPIO Port D Software Reset</span></div><div class="line"><a name="l10392"></a><span class="lineno">10392</span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R2        0x00000004  // GPIO Port C Software Reset</span></div><div class="line"><a name="l10393"></a><span class="lineno">10393</span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R1        0x00000002  // GPIO Port B Software Reset</span></div><div class="line"><a name="l10394"></a><span class="lineno">10394</span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R0        0x00000001  // GPIO Port A Software Reset</span></div><div class="line"><a name="l10395"></a><span class="lineno">10395</span>&#160;</div><div class="line"><a name="l10396"></a><span class="lineno">10396</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10397"></a><span class="lineno">10397</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10398"></a><span class="lineno">10398</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRDMA register.</span></div><div class="line"><a name="l10399"></a><span class="lineno">10399</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10400"></a><span class="lineno">10400</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10401"></a><span class="lineno">10401</span>&#160;<span class="preprocessor">#define SYSCTL_SRDMA_R0         0x00000001  // uDMA Module Software Reset</span></div><div class="line"><a name="l10402"></a><span class="lineno">10402</span>&#160;</div><div class="line"><a name="l10403"></a><span class="lineno">10403</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10404"></a><span class="lineno">10404</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10405"></a><span class="lineno">10405</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRHIB register.</span></div><div class="line"><a name="l10406"></a><span class="lineno">10406</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10407"></a><span class="lineno">10407</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10408"></a><span class="lineno">10408</span>&#160;<span class="preprocessor">#define SYSCTL_SRHIB_R0         0x00000001  // Hibernation Module Software</span></div><div class="line"><a name="l10409"></a><span class="lineno">10409</span>&#160;                                            <span class="comment">// Reset</span></div><div class="line"><a name="l10410"></a><span class="lineno">10410</span>&#160;</div><div class="line"><a name="l10411"></a><span class="lineno">10411</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10412"></a><span class="lineno">10412</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10413"></a><span class="lineno">10413</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRUART register.</span></div><div class="line"><a name="l10414"></a><span class="lineno">10414</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10415"></a><span class="lineno">10415</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10416"></a><span class="lineno">10416</span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R7        0x00000080  // UART Module 7 Software Reset</span></div><div class="line"><a name="l10417"></a><span class="lineno">10417</span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R6        0x00000040  // UART Module 6 Software Reset</span></div><div class="line"><a name="l10418"></a><span class="lineno">10418</span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R5        0x00000020  // UART Module 5 Software Reset</span></div><div class="line"><a name="l10419"></a><span class="lineno">10419</span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R4        0x00000010  // UART Module 4 Software Reset</span></div><div class="line"><a name="l10420"></a><span class="lineno">10420</span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R3        0x00000008  // UART Module 3 Software Reset</span></div><div class="line"><a name="l10421"></a><span class="lineno">10421</span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R2        0x00000004  // UART Module 2 Software Reset</span></div><div class="line"><a name="l10422"></a><span class="lineno">10422</span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R1        0x00000002  // UART Module 1 Software Reset</span></div><div class="line"><a name="l10423"></a><span class="lineno">10423</span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R0        0x00000001  // UART Module 0 Software Reset</span></div><div class="line"><a name="l10424"></a><span class="lineno">10424</span>&#160;</div><div class="line"><a name="l10425"></a><span class="lineno">10425</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10426"></a><span class="lineno">10426</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10427"></a><span class="lineno">10427</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRSSI register.</span></div><div class="line"><a name="l10428"></a><span class="lineno">10428</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10429"></a><span class="lineno">10429</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10430"></a><span class="lineno">10430</span>&#160;<span class="preprocessor">#define SYSCTL_SRSSI_R3         0x00000008  // SSI Module 3 Software Reset</span></div><div class="line"><a name="l10431"></a><span class="lineno">10431</span>&#160;<span class="preprocessor">#define SYSCTL_SRSSI_R2         0x00000004  // SSI Module 2 Software Reset</span></div><div class="line"><a name="l10432"></a><span class="lineno">10432</span>&#160;<span class="preprocessor">#define SYSCTL_SRSSI_R1         0x00000002  // SSI Module 1 Software Reset</span></div><div class="line"><a name="l10433"></a><span class="lineno">10433</span>&#160;<span class="preprocessor">#define SYSCTL_SRSSI_R0         0x00000001  // SSI Module 0 Software Reset</span></div><div class="line"><a name="l10434"></a><span class="lineno">10434</span>&#160;</div><div class="line"><a name="l10435"></a><span class="lineno">10435</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10436"></a><span class="lineno">10436</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10437"></a><span class="lineno">10437</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRI2C register.</span></div><div class="line"><a name="l10438"></a><span class="lineno">10438</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10439"></a><span class="lineno">10439</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10440"></a><span class="lineno">10440</span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C_R3         0x00000008  // I2C Module 3 Software Reset</span></div><div class="line"><a name="l10441"></a><span class="lineno">10441</span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C_R2         0x00000004  // I2C Module 2 Software Reset</span></div><div class="line"><a name="l10442"></a><span class="lineno">10442</span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C_R1         0x00000002  // I2C Module 1 Software Reset</span></div><div class="line"><a name="l10443"></a><span class="lineno">10443</span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C_R0         0x00000001  // I2C Module 0 Software Reset</span></div><div class="line"><a name="l10444"></a><span class="lineno">10444</span>&#160;</div><div class="line"><a name="l10445"></a><span class="lineno">10445</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10446"></a><span class="lineno">10446</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10447"></a><span class="lineno">10447</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRUSB register.</span></div><div class="line"><a name="l10448"></a><span class="lineno">10448</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10449"></a><span class="lineno">10449</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10450"></a><span class="lineno">10450</span>&#160;<span class="preprocessor">#define SYSCTL_SRUSB_R0         0x00000001  // USB Module Software Reset</span></div><div class="line"><a name="l10451"></a><span class="lineno">10451</span>&#160;</div><div class="line"><a name="l10452"></a><span class="lineno">10452</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10453"></a><span class="lineno">10453</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10454"></a><span class="lineno">10454</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRCAN register.</span></div><div class="line"><a name="l10455"></a><span class="lineno">10455</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10456"></a><span class="lineno">10456</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10457"></a><span class="lineno">10457</span>&#160;<span class="preprocessor">#define SYSCTL_SRCAN_R1         0x00000002  // CAN Module 1 Software Reset</span></div><div class="line"><a name="l10458"></a><span class="lineno">10458</span>&#160;<span class="preprocessor">#define SYSCTL_SRCAN_R0         0x00000001  // CAN Module 0 Software Reset</span></div><div class="line"><a name="l10459"></a><span class="lineno">10459</span>&#160;</div><div class="line"><a name="l10460"></a><span class="lineno">10460</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10461"></a><span class="lineno">10461</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10462"></a><span class="lineno">10462</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRADC register.</span></div><div class="line"><a name="l10463"></a><span class="lineno">10463</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10464"></a><span class="lineno">10464</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10465"></a><span class="lineno">10465</span>&#160;<span class="preprocessor">#define SYSCTL_SRADC_R1         0x00000002  // ADC Module 1 Software Reset</span></div><div class="line"><a name="l10466"></a><span class="lineno">10466</span>&#160;<span class="preprocessor">#define SYSCTL_SRADC_R0         0x00000001  // ADC Module 0 Software Reset</span></div><div class="line"><a name="l10467"></a><span class="lineno">10467</span>&#160;</div><div class="line"><a name="l10468"></a><span class="lineno">10468</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10469"></a><span class="lineno">10469</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10470"></a><span class="lineno">10470</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRACMP register.</span></div><div class="line"><a name="l10471"></a><span class="lineno">10471</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10472"></a><span class="lineno">10472</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10473"></a><span class="lineno">10473</span>&#160;<span class="preprocessor">#define SYSCTL_SRACMP_R0        0x00000001  // Analog Comparator Module 0</span></div><div class="line"><a name="l10474"></a><span class="lineno">10474</span>&#160;                                            <span class="comment">// Software Reset</span></div><div class="line"><a name="l10475"></a><span class="lineno">10475</span>&#160;</div><div class="line"><a name="l10476"></a><span class="lineno">10476</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10477"></a><span class="lineno">10477</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10478"></a><span class="lineno">10478</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRPWM register.</span></div><div class="line"><a name="l10479"></a><span class="lineno">10479</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10480"></a><span class="lineno">10480</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10481"></a><span class="lineno">10481</span>&#160;<span class="preprocessor">#define SYSCTL_SRPWM_R1         0x00000002  // PWM Module 1 Software Reset</span></div><div class="line"><a name="l10482"></a><span class="lineno">10482</span>&#160;<span class="preprocessor">#define SYSCTL_SRPWM_R0         0x00000001  // PWM Module 0 Software Reset</span></div><div class="line"><a name="l10483"></a><span class="lineno">10483</span>&#160;</div><div class="line"><a name="l10484"></a><span class="lineno">10484</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10485"></a><span class="lineno">10485</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10486"></a><span class="lineno">10486</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRQEI register.</span></div><div class="line"><a name="l10487"></a><span class="lineno">10487</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10488"></a><span class="lineno">10488</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10489"></a><span class="lineno">10489</span>&#160;<span class="preprocessor">#define SYSCTL_SRQEI_R1         0x00000002  // QEI Module 1 Software Reset</span></div><div class="line"><a name="l10490"></a><span class="lineno">10490</span>&#160;<span class="preprocessor">#define SYSCTL_SRQEI_R0         0x00000001  // QEI Module 0 Software Reset</span></div><div class="line"><a name="l10491"></a><span class="lineno">10491</span>&#160;</div><div class="line"><a name="l10492"></a><span class="lineno">10492</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10493"></a><span class="lineno">10493</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10494"></a><span class="lineno">10494</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SREEPROM</span></div><div class="line"><a name="l10495"></a><span class="lineno">10495</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l10496"></a><span class="lineno">10496</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10497"></a><span class="lineno">10497</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10498"></a><span class="lineno">10498</span>&#160;<span class="preprocessor">#define SYSCTL_SREEPROM_R0      0x00000001  // EEPROM Module Software Reset</span></div><div class="line"><a name="l10499"></a><span class="lineno">10499</span>&#160;</div><div class="line"><a name="l10500"></a><span class="lineno">10500</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10501"></a><span class="lineno">10501</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10502"></a><span class="lineno">10502</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRWTIMER</span></div><div class="line"><a name="l10503"></a><span class="lineno">10503</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l10504"></a><span class="lineno">10504</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10505"></a><span class="lineno">10505</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10506"></a><span class="lineno">10506</span>&#160;<span class="preprocessor">#define SYSCTL_SRWTIMER_R5      0x00000020  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l10507"></a><span class="lineno">10507</span>&#160;                                            <span class="comment">// Timer 5 Software Reset</span></div><div class="line"><a name="l10508"></a><span class="lineno">10508</span>&#160;<span class="preprocessor">#define SYSCTL_SRWTIMER_R4      0x00000010  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l10509"></a><span class="lineno">10509</span>&#160;                                            <span class="comment">// Timer 4 Software Reset</span></div><div class="line"><a name="l10510"></a><span class="lineno">10510</span>&#160;<span class="preprocessor">#define SYSCTL_SRWTIMER_R3      0x00000008  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l10511"></a><span class="lineno">10511</span>&#160;                                            <span class="comment">// Timer 3 Software Reset</span></div><div class="line"><a name="l10512"></a><span class="lineno">10512</span>&#160;<span class="preprocessor">#define SYSCTL_SRWTIMER_R2      0x00000004  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l10513"></a><span class="lineno">10513</span>&#160;                                            <span class="comment">// Timer 2 Software Reset</span></div><div class="line"><a name="l10514"></a><span class="lineno">10514</span>&#160;<span class="preprocessor">#define SYSCTL_SRWTIMER_R1      0x00000002  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l10515"></a><span class="lineno">10515</span>&#160;                                            <span class="comment">// Timer 1 Software Reset</span></div><div class="line"><a name="l10516"></a><span class="lineno">10516</span>&#160;<span class="preprocessor">#define SYSCTL_SRWTIMER_R0      0x00000001  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l10517"></a><span class="lineno">10517</span>&#160;                                            <span class="comment">// Timer 0 Software Reset</span></div><div class="line"><a name="l10518"></a><span class="lineno">10518</span>&#160;</div><div class="line"><a name="l10519"></a><span class="lineno">10519</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10520"></a><span class="lineno">10520</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10521"></a><span class="lineno">10521</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCWD register.</span></div><div class="line"><a name="l10522"></a><span class="lineno">10522</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10523"></a><span class="lineno">10523</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10524"></a><span class="lineno">10524</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWD_R1        0x00000002  // Watchdog Timer 1 Run Mode Clock</span></div><div class="line"><a name="l10525"></a><span class="lineno">10525</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10526"></a><span class="lineno">10526</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWD_R0        0x00000001  // Watchdog Timer 0 Run Mode Clock</span></div><div class="line"><a name="l10527"></a><span class="lineno">10527</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10528"></a><span class="lineno">10528</span>&#160;</div><div class="line"><a name="l10529"></a><span class="lineno">10529</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10530"></a><span class="lineno">10530</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10531"></a><span class="lineno">10531</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCTIMER</span></div><div class="line"><a name="l10532"></a><span class="lineno">10532</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l10533"></a><span class="lineno">10533</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10534"></a><span class="lineno">10534</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10535"></a><span class="lineno">10535</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER_R5     0x00000020  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l10536"></a><span class="lineno">10536</span>&#160;                                            <span class="comment">// 5 Run Mode Clock Gating Control</span></div><div class="line"><a name="l10537"></a><span class="lineno">10537</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER_R4     0x00000010  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l10538"></a><span class="lineno">10538</span>&#160;                                            <span class="comment">// 4 Run Mode Clock Gating Control</span></div><div class="line"><a name="l10539"></a><span class="lineno">10539</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER_R3     0x00000008  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l10540"></a><span class="lineno">10540</span>&#160;                                            <span class="comment">// 3 Run Mode Clock Gating Control</span></div><div class="line"><a name="l10541"></a><span class="lineno">10541</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER_R2     0x00000004  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l10542"></a><span class="lineno">10542</span>&#160;                                            <span class="comment">// 2 Run Mode Clock Gating Control</span></div><div class="line"><a name="l10543"></a><span class="lineno">10543</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER_R1     0x00000002  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l10544"></a><span class="lineno">10544</span>&#160;                                            <span class="comment">// 1 Run Mode Clock Gating Control</span></div><div class="line"><a name="l10545"></a><span class="lineno">10545</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER_R0     0x00000001  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l10546"></a><span class="lineno">10546</span>&#160;                                            <span class="comment">// 0 Run Mode Clock Gating Control</span></div><div class="line"><a name="l10547"></a><span class="lineno">10547</span>&#160;</div><div class="line"><a name="l10548"></a><span class="lineno">10548</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10549"></a><span class="lineno">10549</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10550"></a><span class="lineno">10550</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCGPIO</span></div><div class="line"><a name="l10551"></a><span class="lineno">10551</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l10552"></a><span class="lineno">10552</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10553"></a><span class="lineno">10553</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10554"></a><span class="lineno">10554</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R5      0x00000020  // GPIO Port F Run Mode Clock</span></div><div class="line"><a name="l10555"></a><span class="lineno">10555</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10556"></a><span class="lineno">10556</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R4      0x00000010  // GPIO Port E Run Mode Clock</span></div><div class="line"><a name="l10557"></a><span class="lineno">10557</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10558"></a><span class="lineno">10558</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R3      0x00000008  // GPIO Port D Run Mode Clock</span></div><div class="line"><a name="l10559"></a><span class="lineno">10559</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10560"></a><span class="lineno">10560</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R2      0x00000004  // GPIO Port C Run Mode Clock</span></div><div class="line"><a name="l10561"></a><span class="lineno">10561</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10562"></a><span class="lineno">10562</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R1      0x00000002  // GPIO Port B Run Mode Clock</span></div><div class="line"><a name="l10563"></a><span class="lineno">10563</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10564"></a><span class="lineno">10564</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R0      0x00000001  // GPIO Port A Run Mode Clock</span></div><div class="line"><a name="l10565"></a><span class="lineno">10565</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10566"></a><span class="lineno">10566</span>&#160;</div><div class="line"><a name="l10567"></a><span class="lineno">10567</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10568"></a><span class="lineno">10568</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10569"></a><span class="lineno">10569</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCDMA register.</span></div><div class="line"><a name="l10570"></a><span class="lineno">10570</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10571"></a><span class="lineno">10571</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10572"></a><span class="lineno">10572</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCDMA_R0       0x00000001  // uDMA Module Run Mode Clock</span></div><div class="line"><a name="l10573"></a><span class="lineno">10573</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10574"></a><span class="lineno">10574</span>&#160;</div><div class="line"><a name="l10575"></a><span class="lineno">10575</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10576"></a><span class="lineno">10576</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10577"></a><span class="lineno">10577</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCHIB register.</span></div><div class="line"><a name="l10578"></a><span class="lineno">10578</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10579"></a><span class="lineno">10579</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10580"></a><span class="lineno">10580</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCHIB_R0       0x00000001  // Hibernation Module Run Mode</span></div><div class="line"><a name="l10581"></a><span class="lineno">10581</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l10582"></a><span class="lineno">10582</span>&#160;</div><div class="line"><a name="l10583"></a><span class="lineno">10583</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10584"></a><span class="lineno">10584</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10585"></a><span class="lineno">10585</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCUART</span></div><div class="line"><a name="l10586"></a><span class="lineno">10586</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l10587"></a><span class="lineno">10587</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10588"></a><span class="lineno">10588</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10589"></a><span class="lineno">10589</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R7      0x00000080  // UART Module 7 Run Mode Clock</span></div><div class="line"><a name="l10590"></a><span class="lineno">10590</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10591"></a><span class="lineno">10591</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R6      0x00000040  // UART Module 6 Run Mode Clock</span></div><div class="line"><a name="l10592"></a><span class="lineno">10592</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10593"></a><span class="lineno">10593</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R5      0x00000020  // UART Module 5 Run Mode Clock</span></div><div class="line"><a name="l10594"></a><span class="lineno">10594</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10595"></a><span class="lineno">10595</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R4      0x00000010  // UART Module 4 Run Mode Clock</span></div><div class="line"><a name="l10596"></a><span class="lineno">10596</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10597"></a><span class="lineno">10597</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R3      0x00000008  // UART Module 3 Run Mode Clock</span></div><div class="line"><a name="l10598"></a><span class="lineno">10598</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10599"></a><span class="lineno">10599</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R2      0x00000004  // UART Module 2 Run Mode Clock</span></div><div class="line"><a name="l10600"></a><span class="lineno">10600</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10601"></a><span class="lineno">10601</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R1      0x00000002  // UART Module 1 Run Mode Clock</span></div><div class="line"><a name="l10602"></a><span class="lineno">10602</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10603"></a><span class="lineno">10603</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R0      0x00000001  // UART Module 0 Run Mode Clock</span></div><div class="line"><a name="l10604"></a><span class="lineno">10604</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10605"></a><span class="lineno">10605</span>&#160;</div><div class="line"><a name="l10606"></a><span class="lineno">10606</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10607"></a><span class="lineno">10607</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10608"></a><span class="lineno">10608</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCSSI register.</span></div><div class="line"><a name="l10609"></a><span class="lineno">10609</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10610"></a><span class="lineno">10610</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10611"></a><span class="lineno">10611</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCSSI_R3       0x00000008  // SSI Module 3 Run Mode Clock</span></div><div class="line"><a name="l10612"></a><span class="lineno">10612</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10613"></a><span class="lineno">10613</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCSSI_R2       0x00000004  // SSI Module 2 Run Mode Clock</span></div><div class="line"><a name="l10614"></a><span class="lineno">10614</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10615"></a><span class="lineno">10615</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCSSI_R1       0x00000002  // SSI Module 1 Run Mode Clock</span></div><div class="line"><a name="l10616"></a><span class="lineno">10616</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10617"></a><span class="lineno">10617</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCSSI_R0       0x00000001  // SSI Module 0 Run Mode Clock</span></div><div class="line"><a name="l10618"></a><span class="lineno">10618</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10619"></a><span class="lineno">10619</span>&#160;</div><div class="line"><a name="l10620"></a><span class="lineno">10620</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10621"></a><span class="lineno">10621</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10622"></a><span class="lineno">10622</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCI2C register.</span></div><div class="line"><a name="l10623"></a><span class="lineno">10623</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10624"></a><span class="lineno">10624</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10625"></a><span class="lineno">10625</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C_R3       0x00000008  // I2C Module 3 Run Mode Clock</span></div><div class="line"><a name="l10626"></a><span class="lineno">10626</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10627"></a><span class="lineno">10627</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C_R2       0x00000004  // I2C Module 2 Run Mode Clock</span></div><div class="line"><a name="l10628"></a><span class="lineno">10628</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10629"></a><span class="lineno">10629</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C_R1       0x00000002  // I2C Module 1 Run Mode Clock</span></div><div class="line"><a name="l10630"></a><span class="lineno">10630</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10631"></a><span class="lineno">10631</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C_R0       0x00000001  // I2C Module 0 Run Mode Clock</span></div><div class="line"><a name="l10632"></a><span class="lineno">10632</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10633"></a><span class="lineno">10633</span>&#160;</div><div class="line"><a name="l10634"></a><span class="lineno">10634</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10635"></a><span class="lineno">10635</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10636"></a><span class="lineno">10636</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCUSB register.</span></div><div class="line"><a name="l10637"></a><span class="lineno">10637</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10638"></a><span class="lineno">10638</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10639"></a><span class="lineno">10639</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUSB_R0       0x00000001  // USB Module Run Mode Clock Gating</span></div><div class="line"><a name="l10640"></a><span class="lineno">10640</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l10641"></a><span class="lineno">10641</span>&#160;</div><div class="line"><a name="l10642"></a><span class="lineno">10642</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10643"></a><span class="lineno">10643</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10644"></a><span class="lineno">10644</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCCAN register.</span></div><div class="line"><a name="l10645"></a><span class="lineno">10645</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10646"></a><span class="lineno">10646</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10647"></a><span class="lineno">10647</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCCAN_R1       0x00000002  // CAN Module 1 Run Mode Clock</span></div><div class="line"><a name="l10648"></a><span class="lineno">10648</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10649"></a><span class="lineno">10649</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCCAN_R0       0x00000001  // CAN Module 0 Run Mode Clock</span></div><div class="line"><a name="l10650"></a><span class="lineno">10650</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10651"></a><span class="lineno">10651</span>&#160;</div><div class="line"><a name="l10652"></a><span class="lineno">10652</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10653"></a><span class="lineno">10653</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10654"></a><span class="lineno">10654</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCADC register.</span></div><div class="line"><a name="l10655"></a><span class="lineno">10655</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10656"></a><span class="lineno">10656</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10657"></a><span class="lineno">10657</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCADC_R1       0x00000002  // ADC Module 1 Run Mode Clock</span></div><div class="line"><a name="l10658"></a><span class="lineno">10658</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10659"></a><span class="lineno">10659</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCADC_R0       0x00000001  // ADC Module 0 Run Mode Clock</span></div><div class="line"><a name="l10660"></a><span class="lineno">10660</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10661"></a><span class="lineno">10661</span>&#160;</div><div class="line"><a name="l10662"></a><span class="lineno">10662</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10663"></a><span class="lineno">10663</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10664"></a><span class="lineno">10664</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCACMP</span></div><div class="line"><a name="l10665"></a><span class="lineno">10665</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l10666"></a><span class="lineno">10666</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10667"></a><span class="lineno">10667</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10668"></a><span class="lineno">10668</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCACMP_R0      0x00000001  // Analog Comparator Module 0 Run</span></div><div class="line"><a name="l10669"></a><span class="lineno">10669</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l10670"></a><span class="lineno">10670</span>&#160;</div><div class="line"><a name="l10671"></a><span class="lineno">10671</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10672"></a><span class="lineno">10672</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10673"></a><span class="lineno">10673</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCPWM register.</span></div><div class="line"><a name="l10674"></a><span class="lineno">10674</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10675"></a><span class="lineno">10675</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10676"></a><span class="lineno">10676</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCPWM_R1       0x00000002  // PWM Module 1 Run Mode Clock</span></div><div class="line"><a name="l10677"></a><span class="lineno">10677</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10678"></a><span class="lineno">10678</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCPWM_R0       0x00000001  // PWM Module 0 Run Mode Clock</span></div><div class="line"><a name="l10679"></a><span class="lineno">10679</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10680"></a><span class="lineno">10680</span>&#160;</div><div class="line"><a name="l10681"></a><span class="lineno">10681</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10682"></a><span class="lineno">10682</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10683"></a><span class="lineno">10683</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCQEI register.</span></div><div class="line"><a name="l10684"></a><span class="lineno">10684</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10685"></a><span class="lineno">10685</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10686"></a><span class="lineno">10686</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCQEI_R1       0x00000002  // QEI Module 1 Run Mode Clock</span></div><div class="line"><a name="l10687"></a><span class="lineno">10687</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10688"></a><span class="lineno">10688</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCQEI_R0       0x00000001  // QEI Module 0 Run Mode Clock</span></div><div class="line"><a name="l10689"></a><span class="lineno">10689</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10690"></a><span class="lineno">10690</span>&#160;</div><div class="line"><a name="l10691"></a><span class="lineno">10691</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10692"></a><span class="lineno">10692</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10693"></a><span class="lineno">10693</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCEEPROM</span></div><div class="line"><a name="l10694"></a><span class="lineno">10694</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l10695"></a><span class="lineno">10695</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10696"></a><span class="lineno">10696</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10697"></a><span class="lineno">10697</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCEEPROM_R0    0x00000001  // EEPROM Module Run Mode Clock</span></div><div class="line"><a name="l10698"></a><span class="lineno">10698</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10699"></a><span class="lineno">10699</span>&#160;</div><div class="line"><a name="l10700"></a><span class="lineno">10700</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10701"></a><span class="lineno">10701</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10702"></a><span class="lineno">10702</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCWTIMER</span></div><div class="line"><a name="l10703"></a><span class="lineno">10703</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l10704"></a><span class="lineno">10704</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10705"></a><span class="lineno">10705</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10706"></a><span class="lineno">10706</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWTIMER_R5    0x00000020  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l10707"></a><span class="lineno">10707</span>&#160;                                            <span class="comment">// Timer 5 Run Mode Clock Gating</span></div><div class="line"><a name="l10708"></a><span class="lineno">10708</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l10709"></a><span class="lineno">10709</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWTIMER_R4    0x00000010  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l10710"></a><span class="lineno">10710</span>&#160;                                            <span class="comment">// Timer 4 Run Mode Clock Gating</span></div><div class="line"><a name="l10711"></a><span class="lineno">10711</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l10712"></a><span class="lineno">10712</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWTIMER_R3    0x00000008  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l10713"></a><span class="lineno">10713</span>&#160;                                            <span class="comment">// Timer 3 Run Mode Clock Gating</span></div><div class="line"><a name="l10714"></a><span class="lineno">10714</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l10715"></a><span class="lineno">10715</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWTIMER_R2    0x00000004  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l10716"></a><span class="lineno">10716</span>&#160;                                            <span class="comment">// Timer 2 Run Mode Clock Gating</span></div><div class="line"><a name="l10717"></a><span class="lineno">10717</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l10718"></a><span class="lineno">10718</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWTIMER_R1    0x00000002  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l10719"></a><span class="lineno">10719</span>&#160;                                            <span class="comment">// Timer 1 Run Mode Clock Gating</span></div><div class="line"><a name="l10720"></a><span class="lineno">10720</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l10721"></a><span class="lineno">10721</span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWTIMER_R0    0x00000001  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l10722"></a><span class="lineno">10722</span>&#160;                                            <span class="comment">// Timer 0 Run Mode Clock Gating</span></div><div class="line"><a name="l10723"></a><span class="lineno">10723</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l10724"></a><span class="lineno">10724</span>&#160;</div><div class="line"><a name="l10725"></a><span class="lineno">10725</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10726"></a><span class="lineno">10726</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10727"></a><span class="lineno">10727</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCWD register.</span></div><div class="line"><a name="l10728"></a><span class="lineno">10728</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10729"></a><span class="lineno">10729</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10730"></a><span class="lineno">10730</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWD_S1        0x00000002  // Watchdog Timer 1 Sleep Mode</span></div><div class="line"><a name="l10731"></a><span class="lineno">10731</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l10732"></a><span class="lineno">10732</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWD_S0        0x00000001  // Watchdog Timer 0 Sleep Mode</span></div><div class="line"><a name="l10733"></a><span class="lineno">10733</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l10734"></a><span class="lineno">10734</span>&#160;</div><div class="line"><a name="l10735"></a><span class="lineno">10735</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10736"></a><span class="lineno">10736</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10737"></a><span class="lineno">10737</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCTIMER</span></div><div class="line"><a name="l10738"></a><span class="lineno">10738</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l10739"></a><span class="lineno">10739</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10740"></a><span class="lineno">10740</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10741"></a><span class="lineno">10741</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER_S5     0x00000020  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l10742"></a><span class="lineno">10742</span>&#160;                                            <span class="comment">// 5 Sleep Mode Clock Gating</span></div><div class="line"><a name="l10743"></a><span class="lineno">10743</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l10744"></a><span class="lineno">10744</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER_S4     0x00000010  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l10745"></a><span class="lineno">10745</span>&#160;                                            <span class="comment">// 4 Sleep Mode Clock Gating</span></div><div class="line"><a name="l10746"></a><span class="lineno">10746</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l10747"></a><span class="lineno">10747</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER_S3     0x00000008  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l10748"></a><span class="lineno">10748</span>&#160;                                            <span class="comment">// 3 Sleep Mode Clock Gating</span></div><div class="line"><a name="l10749"></a><span class="lineno">10749</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l10750"></a><span class="lineno">10750</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER_S2     0x00000004  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l10751"></a><span class="lineno">10751</span>&#160;                                            <span class="comment">// 2 Sleep Mode Clock Gating</span></div><div class="line"><a name="l10752"></a><span class="lineno">10752</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l10753"></a><span class="lineno">10753</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER_S1     0x00000002  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l10754"></a><span class="lineno">10754</span>&#160;                                            <span class="comment">// 1 Sleep Mode Clock Gating</span></div><div class="line"><a name="l10755"></a><span class="lineno">10755</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l10756"></a><span class="lineno">10756</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER_S0     0x00000001  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l10757"></a><span class="lineno">10757</span>&#160;                                            <span class="comment">// 0 Sleep Mode Clock Gating</span></div><div class="line"><a name="l10758"></a><span class="lineno">10758</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l10759"></a><span class="lineno">10759</span>&#160;</div><div class="line"><a name="l10760"></a><span class="lineno">10760</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10761"></a><span class="lineno">10761</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10762"></a><span class="lineno">10762</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCGPIO</span></div><div class="line"><a name="l10763"></a><span class="lineno">10763</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l10764"></a><span class="lineno">10764</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10765"></a><span class="lineno">10765</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10766"></a><span class="lineno">10766</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S5      0x00000020  // GPIO Port F Sleep Mode Clock</span></div><div class="line"><a name="l10767"></a><span class="lineno">10767</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10768"></a><span class="lineno">10768</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S4      0x00000010  // GPIO Port E Sleep Mode Clock</span></div><div class="line"><a name="l10769"></a><span class="lineno">10769</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10770"></a><span class="lineno">10770</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S3      0x00000008  // GPIO Port D Sleep Mode Clock</span></div><div class="line"><a name="l10771"></a><span class="lineno">10771</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10772"></a><span class="lineno">10772</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S2      0x00000004  // GPIO Port C Sleep Mode Clock</span></div><div class="line"><a name="l10773"></a><span class="lineno">10773</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10774"></a><span class="lineno">10774</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S1      0x00000002  // GPIO Port B Sleep Mode Clock</span></div><div class="line"><a name="l10775"></a><span class="lineno">10775</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10776"></a><span class="lineno">10776</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S0      0x00000001  // GPIO Port A Sleep Mode Clock</span></div><div class="line"><a name="l10777"></a><span class="lineno">10777</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10778"></a><span class="lineno">10778</span>&#160;</div><div class="line"><a name="l10779"></a><span class="lineno">10779</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10780"></a><span class="lineno">10780</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10781"></a><span class="lineno">10781</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCDMA register.</span></div><div class="line"><a name="l10782"></a><span class="lineno">10782</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10783"></a><span class="lineno">10783</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10784"></a><span class="lineno">10784</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCDMA_S0       0x00000001  // uDMA Module Sleep Mode Clock</span></div><div class="line"><a name="l10785"></a><span class="lineno">10785</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10786"></a><span class="lineno">10786</span>&#160;</div><div class="line"><a name="l10787"></a><span class="lineno">10787</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10788"></a><span class="lineno">10788</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10789"></a><span class="lineno">10789</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCHIB register.</span></div><div class="line"><a name="l10790"></a><span class="lineno">10790</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10791"></a><span class="lineno">10791</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10792"></a><span class="lineno">10792</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCHIB_S0       0x00000001  // Hibernation Module Sleep Mode</span></div><div class="line"><a name="l10793"></a><span class="lineno">10793</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l10794"></a><span class="lineno">10794</span>&#160;</div><div class="line"><a name="l10795"></a><span class="lineno">10795</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10796"></a><span class="lineno">10796</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10797"></a><span class="lineno">10797</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCUART</span></div><div class="line"><a name="l10798"></a><span class="lineno">10798</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l10799"></a><span class="lineno">10799</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10800"></a><span class="lineno">10800</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10801"></a><span class="lineno">10801</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S7      0x00000080  // UART Module 7 Sleep Mode Clock</span></div><div class="line"><a name="l10802"></a><span class="lineno">10802</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10803"></a><span class="lineno">10803</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S6      0x00000040  // UART Module 6 Sleep Mode Clock</span></div><div class="line"><a name="l10804"></a><span class="lineno">10804</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10805"></a><span class="lineno">10805</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S5      0x00000020  // UART Module 5 Sleep Mode Clock</span></div><div class="line"><a name="l10806"></a><span class="lineno">10806</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10807"></a><span class="lineno">10807</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S4      0x00000010  // UART Module 4 Sleep Mode Clock</span></div><div class="line"><a name="l10808"></a><span class="lineno">10808</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10809"></a><span class="lineno">10809</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S3      0x00000008  // UART Module 3 Sleep Mode Clock</span></div><div class="line"><a name="l10810"></a><span class="lineno">10810</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10811"></a><span class="lineno">10811</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S2      0x00000004  // UART Module 2 Sleep Mode Clock</span></div><div class="line"><a name="l10812"></a><span class="lineno">10812</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10813"></a><span class="lineno">10813</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S1      0x00000002  // UART Module 1 Sleep Mode Clock</span></div><div class="line"><a name="l10814"></a><span class="lineno">10814</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10815"></a><span class="lineno">10815</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S0      0x00000001  // UART Module 0 Sleep Mode Clock</span></div><div class="line"><a name="l10816"></a><span class="lineno">10816</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10817"></a><span class="lineno">10817</span>&#160;</div><div class="line"><a name="l10818"></a><span class="lineno">10818</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10819"></a><span class="lineno">10819</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10820"></a><span class="lineno">10820</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCSSI register.</span></div><div class="line"><a name="l10821"></a><span class="lineno">10821</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10822"></a><span class="lineno">10822</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10823"></a><span class="lineno">10823</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCSSI_S3       0x00000008  // SSI Module 3 Sleep Mode Clock</span></div><div class="line"><a name="l10824"></a><span class="lineno">10824</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10825"></a><span class="lineno">10825</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCSSI_S2       0x00000004  // SSI Module 2 Sleep Mode Clock</span></div><div class="line"><a name="l10826"></a><span class="lineno">10826</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10827"></a><span class="lineno">10827</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCSSI_S1       0x00000002  // SSI Module 1 Sleep Mode Clock</span></div><div class="line"><a name="l10828"></a><span class="lineno">10828</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10829"></a><span class="lineno">10829</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCSSI_S0       0x00000001  // SSI Module 0 Sleep Mode Clock</span></div><div class="line"><a name="l10830"></a><span class="lineno">10830</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10831"></a><span class="lineno">10831</span>&#160;</div><div class="line"><a name="l10832"></a><span class="lineno">10832</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10833"></a><span class="lineno">10833</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10834"></a><span class="lineno">10834</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCI2C register.</span></div><div class="line"><a name="l10835"></a><span class="lineno">10835</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10836"></a><span class="lineno">10836</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10837"></a><span class="lineno">10837</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C_S3       0x00000008  // I2C Module 3 Sleep Mode Clock</span></div><div class="line"><a name="l10838"></a><span class="lineno">10838</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10839"></a><span class="lineno">10839</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C_S2       0x00000004  // I2C Module 2 Sleep Mode Clock</span></div><div class="line"><a name="l10840"></a><span class="lineno">10840</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10841"></a><span class="lineno">10841</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C_S1       0x00000002  // I2C Module 1 Sleep Mode Clock</span></div><div class="line"><a name="l10842"></a><span class="lineno">10842</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10843"></a><span class="lineno">10843</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C_S0       0x00000001  // I2C Module 0 Sleep Mode Clock</span></div><div class="line"><a name="l10844"></a><span class="lineno">10844</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10845"></a><span class="lineno">10845</span>&#160;</div><div class="line"><a name="l10846"></a><span class="lineno">10846</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10847"></a><span class="lineno">10847</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10848"></a><span class="lineno">10848</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCUSB register.</span></div><div class="line"><a name="l10849"></a><span class="lineno">10849</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10850"></a><span class="lineno">10850</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10851"></a><span class="lineno">10851</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUSB_S0       0x00000001  // USB Module Sleep Mode Clock</span></div><div class="line"><a name="l10852"></a><span class="lineno">10852</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10853"></a><span class="lineno">10853</span>&#160;</div><div class="line"><a name="l10854"></a><span class="lineno">10854</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10855"></a><span class="lineno">10855</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10856"></a><span class="lineno">10856</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCCAN register.</span></div><div class="line"><a name="l10857"></a><span class="lineno">10857</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10858"></a><span class="lineno">10858</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10859"></a><span class="lineno">10859</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCCAN_S1       0x00000002  // CAN Module 1 Sleep Mode Clock</span></div><div class="line"><a name="l10860"></a><span class="lineno">10860</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10861"></a><span class="lineno">10861</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCCAN_S0       0x00000001  // CAN Module 0 Sleep Mode Clock</span></div><div class="line"><a name="l10862"></a><span class="lineno">10862</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10863"></a><span class="lineno">10863</span>&#160;</div><div class="line"><a name="l10864"></a><span class="lineno">10864</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10865"></a><span class="lineno">10865</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10866"></a><span class="lineno">10866</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCADC register.</span></div><div class="line"><a name="l10867"></a><span class="lineno">10867</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10868"></a><span class="lineno">10868</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10869"></a><span class="lineno">10869</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCADC_S1       0x00000002  // ADC Module 1 Sleep Mode Clock</span></div><div class="line"><a name="l10870"></a><span class="lineno">10870</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10871"></a><span class="lineno">10871</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCADC_S0       0x00000001  // ADC Module 0 Sleep Mode Clock</span></div><div class="line"><a name="l10872"></a><span class="lineno">10872</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10873"></a><span class="lineno">10873</span>&#160;</div><div class="line"><a name="l10874"></a><span class="lineno">10874</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10875"></a><span class="lineno">10875</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10876"></a><span class="lineno">10876</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCACMP</span></div><div class="line"><a name="l10877"></a><span class="lineno">10877</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l10878"></a><span class="lineno">10878</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10879"></a><span class="lineno">10879</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10880"></a><span class="lineno">10880</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCACMP_S0      0x00000001  // Analog Comparator Module 0 Sleep</span></div><div class="line"><a name="l10881"></a><span class="lineno">10881</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l10882"></a><span class="lineno">10882</span>&#160;</div><div class="line"><a name="l10883"></a><span class="lineno">10883</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10884"></a><span class="lineno">10884</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10885"></a><span class="lineno">10885</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCPWM register.</span></div><div class="line"><a name="l10886"></a><span class="lineno">10886</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10887"></a><span class="lineno">10887</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10888"></a><span class="lineno">10888</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCPWM_S1       0x00000002  // PWM Module 1 Sleep Mode Clock</span></div><div class="line"><a name="l10889"></a><span class="lineno">10889</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10890"></a><span class="lineno">10890</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCPWM_S0       0x00000001  // PWM Module 0 Sleep Mode Clock</span></div><div class="line"><a name="l10891"></a><span class="lineno">10891</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10892"></a><span class="lineno">10892</span>&#160;</div><div class="line"><a name="l10893"></a><span class="lineno">10893</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10894"></a><span class="lineno">10894</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10895"></a><span class="lineno">10895</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCQEI register.</span></div><div class="line"><a name="l10896"></a><span class="lineno">10896</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10897"></a><span class="lineno">10897</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10898"></a><span class="lineno">10898</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCQEI_S1       0x00000002  // QEI Module 1 Sleep Mode Clock</span></div><div class="line"><a name="l10899"></a><span class="lineno">10899</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10900"></a><span class="lineno">10900</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCQEI_S0       0x00000001  // QEI Module 0 Sleep Mode Clock</span></div><div class="line"><a name="l10901"></a><span class="lineno">10901</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10902"></a><span class="lineno">10902</span>&#160;</div><div class="line"><a name="l10903"></a><span class="lineno">10903</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10904"></a><span class="lineno">10904</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10905"></a><span class="lineno">10905</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCEEPROM</span></div><div class="line"><a name="l10906"></a><span class="lineno">10906</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l10907"></a><span class="lineno">10907</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10908"></a><span class="lineno">10908</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10909"></a><span class="lineno">10909</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCEEPROM_S0    0x00000001  // EEPROM Module Sleep Mode Clock</span></div><div class="line"><a name="l10910"></a><span class="lineno">10910</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l10911"></a><span class="lineno">10911</span>&#160;</div><div class="line"><a name="l10912"></a><span class="lineno">10912</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10913"></a><span class="lineno">10913</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10914"></a><span class="lineno">10914</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCWTIMER</span></div><div class="line"><a name="l10915"></a><span class="lineno">10915</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l10916"></a><span class="lineno">10916</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10917"></a><span class="lineno">10917</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10918"></a><span class="lineno">10918</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWTIMER_S5    0x00000020  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l10919"></a><span class="lineno">10919</span>&#160;                                            <span class="comment">// Timer 5 Sleep Mode Clock Gating</span></div><div class="line"><a name="l10920"></a><span class="lineno">10920</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l10921"></a><span class="lineno">10921</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWTIMER_S4    0x00000010  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l10922"></a><span class="lineno">10922</span>&#160;                                            <span class="comment">// Timer 4 Sleep Mode Clock Gating</span></div><div class="line"><a name="l10923"></a><span class="lineno">10923</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l10924"></a><span class="lineno">10924</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWTIMER_S3    0x00000008  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l10925"></a><span class="lineno">10925</span>&#160;                                            <span class="comment">// Timer 3 Sleep Mode Clock Gating</span></div><div class="line"><a name="l10926"></a><span class="lineno">10926</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l10927"></a><span class="lineno">10927</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWTIMER_S2    0x00000004  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l10928"></a><span class="lineno">10928</span>&#160;                                            <span class="comment">// Timer 2 Sleep Mode Clock Gating</span></div><div class="line"><a name="l10929"></a><span class="lineno">10929</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l10930"></a><span class="lineno">10930</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWTIMER_S1    0x00000002  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l10931"></a><span class="lineno">10931</span>&#160;                                            <span class="comment">// Timer 1 Sleep Mode Clock Gating</span></div><div class="line"><a name="l10932"></a><span class="lineno">10932</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l10933"></a><span class="lineno">10933</span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWTIMER_S0    0x00000001  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l10934"></a><span class="lineno">10934</span>&#160;                                            <span class="comment">// Timer 0 Sleep Mode Clock Gating</span></div><div class="line"><a name="l10935"></a><span class="lineno">10935</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l10936"></a><span class="lineno">10936</span>&#160;</div><div class="line"><a name="l10937"></a><span class="lineno">10937</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10938"></a><span class="lineno">10938</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10939"></a><span class="lineno">10939</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCWD register.</span></div><div class="line"><a name="l10940"></a><span class="lineno">10940</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10941"></a><span class="lineno">10941</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10942"></a><span class="lineno">10942</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWD_D1        0x00000002  // Watchdog Timer 1 Deep-Sleep Mode</span></div><div class="line"><a name="l10943"></a><span class="lineno">10943</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l10944"></a><span class="lineno">10944</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWD_D0        0x00000001  // Watchdog Timer 0 Deep-Sleep Mode</span></div><div class="line"><a name="l10945"></a><span class="lineno">10945</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l10946"></a><span class="lineno">10946</span>&#160;</div><div class="line"><a name="l10947"></a><span class="lineno">10947</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10948"></a><span class="lineno">10948</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10949"></a><span class="lineno">10949</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCTIMER</span></div><div class="line"><a name="l10950"></a><span class="lineno">10950</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l10951"></a><span class="lineno">10951</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10952"></a><span class="lineno">10952</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10953"></a><span class="lineno">10953</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER_D5     0x00000020  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l10954"></a><span class="lineno">10954</span>&#160;                                            <span class="comment">// 5 Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l10955"></a><span class="lineno">10955</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l10956"></a><span class="lineno">10956</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER_D4     0x00000010  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l10957"></a><span class="lineno">10957</span>&#160;                                            <span class="comment">// 4 Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l10958"></a><span class="lineno">10958</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l10959"></a><span class="lineno">10959</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER_D3     0x00000008  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l10960"></a><span class="lineno">10960</span>&#160;                                            <span class="comment">// 3 Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l10961"></a><span class="lineno">10961</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l10962"></a><span class="lineno">10962</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER_D2     0x00000004  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l10963"></a><span class="lineno">10963</span>&#160;                                            <span class="comment">// 2 Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l10964"></a><span class="lineno">10964</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l10965"></a><span class="lineno">10965</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER_D1     0x00000002  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l10966"></a><span class="lineno">10966</span>&#160;                                            <span class="comment">// 1 Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l10967"></a><span class="lineno">10967</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l10968"></a><span class="lineno">10968</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER_D0     0x00000001  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l10969"></a><span class="lineno">10969</span>&#160;                                            <span class="comment">// 0 Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l10970"></a><span class="lineno">10970</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l10971"></a><span class="lineno">10971</span>&#160;</div><div class="line"><a name="l10972"></a><span class="lineno">10972</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10973"></a><span class="lineno">10973</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10974"></a><span class="lineno">10974</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCGPIO</span></div><div class="line"><a name="l10975"></a><span class="lineno">10975</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l10976"></a><span class="lineno">10976</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10977"></a><span class="lineno">10977</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10978"></a><span class="lineno">10978</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D5      0x00000020  // GPIO Port F Deep-Sleep Mode</span></div><div class="line"><a name="l10979"></a><span class="lineno">10979</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l10980"></a><span class="lineno">10980</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D4      0x00000010  // GPIO Port E Deep-Sleep Mode</span></div><div class="line"><a name="l10981"></a><span class="lineno">10981</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l10982"></a><span class="lineno">10982</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D3      0x00000008  // GPIO Port D Deep-Sleep Mode</span></div><div class="line"><a name="l10983"></a><span class="lineno">10983</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l10984"></a><span class="lineno">10984</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D2      0x00000004  // GPIO Port C Deep-Sleep Mode</span></div><div class="line"><a name="l10985"></a><span class="lineno">10985</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l10986"></a><span class="lineno">10986</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D1      0x00000002  // GPIO Port B Deep-Sleep Mode</span></div><div class="line"><a name="l10987"></a><span class="lineno">10987</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l10988"></a><span class="lineno">10988</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D0      0x00000001  // GPIO Port A Deep-Sleep Mode</span></div><div class="line"><a name="l10989"></a><span class="lineno">10989</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l10990"></a><span class="lineno">10990</span>&#160;</div><div class="line"><a name="l10991"></a><span class="lineno">10991</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10992"></a><span class="lineno">10992</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10993"></a><span class="lineno">10993</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCDMA register.</span></div><div class="line"><a name="l10994"></a><span class="lineno">10994</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10995"></a><span class="lineno">10995</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10996"></a><span class="lineno">10996</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCDMA_D0       0x00000001  // uDMA Module Deep-Sleep Mode</span></div><div class="line"><a name="l10997"></a><span class="lineno">10997</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l10998"></a><span class="lineno">10998</span>&#160;</div><div class="line"><a name="l10999"></a><span class="lineno">10999</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11000"></a><span class="lineno">11000</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11001"></a><span class="lineno">11001</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCHIB register.</span></div><div class="line"><a name="l11002"></a><span class="lineno">11002</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11003"></a><span class="lineno">11003</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11004"></a><span class="lineno">11004</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCHIB_D0       0x00000001  // Hibernation Module Deep-Sleep</span></div><div class="line"><a name="l11005"></a><span class="lineno">11005</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l11006"></a><span class="lineno">11006</span>&#160;</div><div class="line"><a name="l11007"></a><span class="lineno">11007</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11008"></a><span class="lineno">11008</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11009"></a><span class="lineno">11009</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCUART</span></div><div class="line"><a name="l11010"></a><span class="lineno">11010</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l11011"></a><span class="lineno">11011</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11012"></a><span class="lineno">11012</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11013"></a><span class="lineno">11013</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D7      0x00000080  // UART Module 7 Deep-Sleep Mode</span></div><div class="line"><a name="l11014"></a><span class="lineno">11014</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l11015"></a><span class="lineno">11015</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D6      0x00000040  // UART Module 6 Deep-Sleep Mode</span></div><div class="line"><a name="l11016"></a><span class="lineno">11016</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l11017"></a><span class="lineno">11017</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D5      0x00000020  // UART Module 5 Deep-Sleep Mode</span></div><div class="line"><a name="l11018"></a><span class="lineno">11018</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l11019"></a><span class="lineno">11019</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D4      0x00000010  // UART Module 4 Deep-Sleep Mode</span></div><div class="line"><a name="l11020"></a><span class="lineno">11020</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l11021"></a><span class="lineno">11021</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D3      0x00000008  // UART Module 3 Deep-Sleep Mode</span></div><div class="line"><a name="l11022"></a><span class="lineno">11022</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l11023"></a><span class="lineno">11023</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D2      0x00000004  // UART Module 2 Deep-Sleep Mode</span></div><div class="line"><a name="l11024"></a><span class="lineno">11024</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l11025"></a><span class="lineno">11025</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D1      0x00000002  // UART Module 1 Deep-Sleep Mode</span></div><div class="line"><a name="l11026"></a><span class="lineno">11026</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l11027"></a><span class="lineno">11027</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D0      0x00000001  // UART Module 0 Deep-Sleep Mode</span></div><div class="line"><a name="l11028"></a><span class="lineno">11028</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l11029"></a><span class="lineno">11029</span>&#160;</div><div class="line"><a name="l11030"></a><span class="lineno">11030</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11031"></a><span class="lineno">11031</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11032"></a><span class="lineno">11032</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCSSI register.</span></div><div class="line"><a name="l11033"></a><span class="lineno">11033</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11034"></a><span class="lineno">11034</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11035"></a><span class="lineno">11035</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCSSI_D3       0x00000008  // SSI Module 3 Deep-Sleep Mode</span></div><div class="line"><a name="l11036"></a><span class="lineno">11036</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l11037"></a><span class="lineno">11037</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCSSI_D2       0x00000004  // SSI Module 2 Deep-Sleep Mode</span></div><div class="line"><a name="l11038"></a><span class="lineno">11038</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l11039"></a><span class="lineno">11039</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCSSI_D1       0x00000002  // SSI Module 1 Deep-Sleep Mode</span></div><div class="line"><a name="l11040"></a><span class="lineno">11040</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l11041"></a><span class="lineno">11041</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCSSI_D0       0x00000001  // SSI Module 0 Deep-Sleep Mode</span></div><div class="line"><a name="l11042"></a><span class="lineno">11042</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l11043"></a><span class="lineno">11043</span>&#160;</div><div class="line"><a name="l11044"></a><span class="lineno">11044</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11045"></a><span class="lineno">11045</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11046"></a><span class="lineno">11046</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCI2C register.</span></div><div class="line"><a name="l11047"></a><span class="lineno">11047</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11048"></a><span class="lineno">11048</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11049"></a><span class="lineno">11049</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C_D3       0x00000008  // I2C Module 3 Deep-Sleep Mode</span></div><div class="line"><a name="l11050"></a><span class="lineno">11050</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l11051"></a><span class="lineno">11051</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C_D2       0x00000004  // I2C Module 2 Deep-Sleep Mode</span></div><div class="line"><a name="l11052"></a><span class="lineno">11052</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l11053"></a><span class="lineno">11053</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C_D1       0x00000002  // I2C Module 1 Deep-Sleep Mode</span></div><div class="line"><a name="l11054"></a><span class="lineno">11054</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l11055"></a><span class="lineno">11055</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C_D0       0x00000001  // I2C Module 0 Deep-Sleep Mode</span></div><div class="line"><a name="l11056"></a><span class="lineno">11056</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l11057"></a><span class="lineno">11057</span>&#160;</div><div class="line"><a name="l11058"></a><span class="lineno">11058</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11059"></a><span class="lineno">11059</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11060"></a><span class="lineno">11060</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCUSB register.</span></div><div class="line"><a name="l11061"></a><span class="lineno">11061</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11062"></a><span class="lineno">11062</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11063"></a><span class="lineno">11063</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUSB_D0       0x00000001  // USB Module Deep-Sleep Mode Clock</span></div><div class="line"><a name="l11064"></a><span class="lineno">11064</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l11065"></a><span class="lineno">11065</span>&#160;</div><div class="line"><a name="l11066"></a><span class="lineno">11066</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11067"></a><span class="lineno">11067</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11068"></a><span class="lineno">11068</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCCAN register.</span></div><div class="line"><a name="l11069"></a><span class="lineno">11069</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11070"></a><span class="lineno">11070</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11071"></a><span class="lineno">11071</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCCAN_D1       0x00000002  // CAN Module 1 Deep-Sleep Mode</span></div><div class="line"><a name="l11072"></a><span class="lineno">11072</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l11073"></a><span class="lineno">11073</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCCAN_D0       0x00000001  // CAN Module 0 Deep-Sleep Mode</span></div><div class="line"><a name="l11074"></a><span class="lineno">11074</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l11075"></a><span class="lineno">11075</span>&#160;</div><div class="line"><a name="l11076"></a><span class="lineno">11076</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11077"></a><span class="lineno">11077</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11078"></a><span class="lineno">11078</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCADC register.</span></div><div class="line"><a name="l11079"></a><span class="lineno">11079</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11080"></a><span class="lineno">11080</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11081"></a><span class="lineno">11081</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCADC_D1       0x00000002  // ADC Module 1 Deep-Sleep Mode</span></div><div class="line"><a name="l11082"></a><span class="lineno">11082</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l11083"></a><span class="lineno">11083</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCADC_D0       0x00000001  // ADC Module 0 Deep-Sleep Mode</span></div><div class="line"><a name="l11084"></a><span class="lineno">11084</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l11085"></a><span class="lineno">11085</span>&#160;</div><div class="line"><a name="l11086"></a><span class="lineno">11086</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11087"></a><span class="lineno">11087</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11088"></a><span class="lineno">11088</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCACMP</span></div><div class="line"><a name="l11089"></a><span class="lineno">11089</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l11090"></a><span class="lineno">11090</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11091"></a><span class="lineno">11091</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11092"></a><span class="lineno">11092</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCACMP_D0      0x00000001  // Analog Comparator Module 0</span></div><div class="line"><a name="l11093"></a><span class="lineno">11093</span>&#160;                                            <span class="comment">// Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l11094"></a><span class="lineno">11094</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l11095"></a><span class="lineno">11095</span>&#160;</div><div class="line"><a name="l11096"></a><span class="lineno">11096</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11097"></a><span class="lineno">11097</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11098"></a><span class="lineno">11098</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCPWM register.</span></div><div class="line"><a name="l11099"></a><span class="lineno">11099</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11100"></a><span class="lineno">11100</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11101"></a><span class="lineno">11101</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCPWM_D1       0x00000002  // PWM Module 1 Deep-Sleep Mode</span></div><div class="line"><a name="l11102"></a><span class="lineno">11102</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l11103"></a><span class="lineno">11103</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCPWM_D0       0x00000001  // PWM Module 0 Deep-Sleep Mode</span></div><div class="line"><a name="l11104"></a><span class="lineno">11104</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l11105"></a><span class="lineno">11105</span>&#160;</div><div class="line"><a name="l11106"></a><span class="lineno">11106</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11107"></a><span class="lineno">11107</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11108"></a><span class="lineno">11108</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCQEI register.</span></div><div class="line"><a name="l11109"></a><span class="lineno">11109</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11110"></a><span class="lineno">11110</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11111"></a><span class="lineno">11111</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCQEI_D1       0x00000002  // QEI Module 1 Deep-Sleep Mode</span></div><div class="line"><a name="l11112"></a><span class="lineno">11112</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l11113"></a><span class="lineno">11113</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCQEI_D0       0x00000001  // QEI Module 0 Deep-Sleep Mode</span></div><div class="line"><a name="l11114"></a><span class="lineno">11114</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l11115"></a><span class="lineno">11115</span>&#160;</div><div class="line"><a name="l11116"></a><span class="lineno">11116</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11117"></a><span class="lineno">11117</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11118"></a><span class="lineno">11118</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCEEPROM</span></div><div class="line"><a name="l11119"></a><span class="lineno">11119</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l11120"></a><span class="lineno">11120</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11121"></a><span class="lineno">11121</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11122"></a><span class="lineno">11122</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCEEPROM_D0    0x00000001  // EEPROM Module Deep-Sleep Mode</span></div><div class="line"><a name="l11123"></a><span class="lineno">11123</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l11124"></a><span class="lineno">11124</span>&#160;</div><div class="line"><a name="l11125"></a><span class="lineno">11125</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11126"></a><span class="lineno">11126</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11127"></a><span class="lineno">11127</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCWTIMER</span></div><div class="line"><a name="l11128"></a><span class="lineno">11128</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l11129"></a><span class="lineno">11129</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11130"></a><span class="lineno">11130</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11131"></a><span class="lineno">11131</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWTIMER_D5    0x00000020  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l11132"></a><span class="lineno">11132</span>&#160;                                            <span class="comment">// Timer 5 Deep-Sleep Mode Clock</span></div><div class="line"><a name="l11133"></a><span class="lineno">11133</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l11134"></a><span class="lineno">11134</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWTIMER_D4    0x00000010  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l11135"></a><span class="lineno">11135</span>&#160;                                            <span class="comment">// Timer 4 Deep-Sleep Mode Clock</span></div><div class="line"><a name="l11136"></a><span class="lineno">11136</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l11137"></a><span class="lineno">11137</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWTIMER_D3    0x00000008  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l11138"></a><span class="lineno">11138</span>&#160;                                            <span class="comment">// Timer 3 Deep-Sleep Mode Clock</span></div><div class="line"><a name="l11139"></a><span class="lineno">11139</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l11140"></a><span class="lineno">11140</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWTIMER_D2    0x00000004  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l11141"></a><span class="lineno">11141</span>&#160;                                            <span class="comment">// Timer 2 Deep-Sleep Mode Clock</span></div><div class="line"><a name="l11142"></a><span class="lineno">11142</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l11143"></a><span class="lineno">11143</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWTIMER_D1    0x00000002  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l11144"></a><span class="lineno">11144</span>&#160;                                            <span class="comment">// Timer 1 Deep-Sleep Mode Clock</span></div><div class="line"><a name="l11145"></a><span class="lineno">11145</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l11146"></a><span class="lineno">11146</span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWTIMER_D0    0x00000001  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l11147"></a><span class="lineno">11147</span>&#160;                                            <span class="comment">// Timer 0 Deep-Sleep Mode Clock</span></div><div class="line"><a name="l11148"></a><span class="lineno">11148</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l11149"></a><span class="lineno">11149</span>&#160;</div><div class="line"><a name="l11150"></a><span class="lineno">11150</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11151"></a><span class="lineno">11151</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11152"></a><span class="lineno">11152</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRWD register.</span></div><div class="line"><a name="l11153"></a><span class="lineno">11153</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11154"></a><span class="lineno">11154</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11155"></a><span class="lineno">11155</span>&#160;<span class="preprocessor">#define SYSCTL_PRWD_R1          0x00000002  // Watchdog Timer 1 Peripheral</span></div><div class="line"><a name="l11156"></a><span class="lineno">11156</span>&#160;                                            <span class="comment">// Ready</span></div><div class="line"><a name="l11157"></a><span class="lineno">11157</span>&#160;<span class="preprocessor">#define SYSCTL_PRWD_R0          0x00000001  // Watchdog Timer 0 Peripheral</span></div><div class="line"><a name="l11158"></a><span class="lineno">11158</span>&#160;                                            <span class="comment">// Ready</span></div><div class="line"><a name="l11159"></a><span class="lineno">11159</span>&#160;</div><div class="line"><a name="l11160"></a><span class="lineno">11160</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11161"></a><span class="lineno">11161</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11162"></a><span class="lineno">11162</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRTIMER register.</span></div><div class="line"><a name="l11163"></a><span class="lineno">11163</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11164"></a><span class="lineno">11164</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11165"></a><span class="lineno">11165</span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER_R5       0x00000020  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l11166"></a><span class="lineno">11166</span>&#160;                                            <span class="comment">// 5 Peripheral Ready</span></div><div class="line"><a name="l11167"></a><span class="lineno">11167</span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER_R4       0x00000010  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l11168"></a><span class="lineno">11168</span>&#160;                                            <span class="comment">// 4 Peripheral Ready</span></div><div class="line"><a name="l11169"></a><span class="lineno">11169</span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER_R3       0x00000008  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l11170"></a><span class="lineno">11170</span>&#160;                                            <span class="comment">// 3 Peripheral Ready</span></div><div class="line"><a name="l11171"></a><span class="lineno">11171</span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER_R2       0x00000004  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l11172"></a><span class="lineno">11172</span>&#160;                                            <span class="comment">// 2 Peripheral Ready</span></div><div class="line"><a name="l11173"></a><span class="lineno">11173</span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER_R1       0x00000002  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l11174"></a><span class="lineno">11174</span>&#160;                                            <span class="comment">// 1 Peripheral Ready</span></div><div class="line"><a name="l11175"></a><span class="lineno">11175</span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER_R0       0x00000001  // 16/32-Bit General-Purpose Timer</span></div><div class="line"><a name="l11176"></a><span class="lineno">11176</span>&#160;                                            <span class="comment">// 0 Peripheral Ready</span></div><div class="line"><a name="l11177"></a><span class="lineno">11177</span>&#160;</div><div class="line"><a name="l11178"></a><span class="lineno">11178</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11179"></a><span class="lineno">11179</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11180"></a><span class="lineno">11180</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRGPIO register.</span></div><div class="line"><a name="l11181"></a><span class="lineno">11181</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11182"></a><span class="lineno">11182</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11183"></a><span class="lineno">11183</span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R5        0x00000020  // GPIO Port F Peripheral Ready</span></div><div class="line"><a name="l11184"></a><span class="lineno">11184</span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R4        0x00000010  // GPIO Port E Peripheral Ready</span></div><div class="line"><a name="l11185"></a><span class="lineno">11185</span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R3        0x00000008  // GPIO Port D Peripheral Ready</span></div><div class="line"><a name="l11186"></a><span class="lineno">11186</span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R2        0x00000004  // GPIO Port C Peripheral Ready</span></div><div class="line"><a name="l11187"></a><span class="lineno">11187</span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R1        0x00000002  // GPIO Port B Peripheral Ready</span></div><div class="line"><a name="l11188"></a><span class="lineno">11188</span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R0        0x00000001  // GPIO Port A Peripheral Ready</span></div><div class="line"><a name="l11189"></a><span class="lineno">11189</span>&#160;</div><div class="line"><a name="l11190"></a><span class="lineno">11190</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11191"></a><span class="lineno">11191</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11192"></a><span class="lineno">11192</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRDMA register.</span></div><div class="line"><a name="l11193"></a><span class="lineno">11193</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11194"></a><span class="lineno">11194</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11195"></a><span class="lineno">11195</span>&#160;<span class="preprocessor">#define SYSCTL_PRDMA_R0         0x00000001  // uDMA Module Peripheral Ready</span></div><div class="line"><a name="l11196"></a><span class="lineno">11196</span>&#160;</div><div class="line"><a name="l11197"></a><span class="lineno">11197</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11198"></a><span class="lineno">11198</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11199"></a><span class="lineno">11199</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRHIB register.</span></div><div class="line"><a name="l11200"></a><span class="lineno">11200</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11201"></a><span class="lineno">11201</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11202"></a><span class="lineno">11202</span>&#160;<span class="preprocessor">#define SYSCTL_PRHIB_R0         0x00000001  // Hibernation Module Peripheral</span></div><div class="line"><a name="l11203"></a><span class="lineno">11203</span>&#160;                                            <span class="comment">// Ready</span></div><div class="line"><a name="l11204"></a><span class="lineno">11204</span>&#160;</div><div class="line"><a name="l11205"></a><span class="lineno">11205</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11206"></a><span class="lineno">11206</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11207"></a><span class="lineno">11207</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRUART register.</span></div><div class="line"><a name="l11208"></a><span class="lineno">11208</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11209"></a><span class="lineno">11209</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11210"></a><span class="lineno">11210</span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R7        0x00000080  // UART Module 7 Peripheral Ready</span></div><div class="line"><a name="l11211"></a><span class="lineno">11211</span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R6        0x00000040  // UART Module 6 Peripheral Ready</span></div><div class="line"><a name="l11212"></a><span class="lineno">11212</span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R5        0x00000020  // UART Module 5 Peripheral Ready</span></div><div class="line"><a name="l11213"></a><span class="lineno">11213</span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R4        0x00000010  // UART Module 4 Peripheral Ready</span></div><div class="line"><a name="l11214"></a><span class="lineno">11214</span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R3        0x00000008  // UART Module 3 Peripheral Ready</span></div><div class="line"><a name="l11215"></a><span class="lineno">11215</span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R2        0x00000004  // UART Module 2 Peripheral Ready</span></div><div class="line"><a name="l11216"></a><span class="lineno">11216</span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R1        0x00000002  // UART Module 1 Peripheral Ready</span></div><div class="line"><a name="l11217"></a><span class="lineno">11217</span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R0        0x00000001  // UART Module 0 Peripheral Ready</span></div><div class="line"><a name="l11218"></a><span class="lineno">11218</span>&#160;</div><div class="line"><a name="l11219"></a><span class="lineno">11219</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11220"></a><span class="lineno">11220</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11221"></a><span class="lineno">11221</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRSSI register.</span></div><div class="line"><a name="l11222"></a><span class="lineno">11222</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11223"></a><span class="lineno">11223</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11224"></a><span class="lineno">11224</span>&#160;<span class="preprocessor">#define SYSCTL_PRSSI_R3         0x00000008  // SSI Module 3 Peripheral Ready</span></div><div class="line"><a name="l11225"></a><span class="lineno">11225</span>&#160;<span class="preprocessor">#define SYSCTL_PRSSI_R2         0x00000004  // SSI Module 2 Peripheral Ready</span></div><div class="line"><a name="l11226"></a><span class="lineno">11226</span>&#160;<span class="preprocessor">#define SYSCTL_PRSSI_R1         0x00000002  // SSI Module 1 Peripheral Ready</span></div><div class="line"><a name="l11227"></a><span class="lineno">11227</span>&#160;<span class="preprocessor">#define SYSCTL_PRSSI_R0         0x00000001  // SSI Module 0 Peripheral Ready</span></div><div class="line"><a name="l11228"></a><span class="lineno">11228</span>&#160;</div><div class="line"><a name="l11229"></a><span class="lineno">11229</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11230"></a><span class="lineno">11230</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11231"></a><span class="lineno">11231</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRI2C register.</span></div><div class="line"><a name="l11232"></a><span class="lineno">11232</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11233"></a><span class="lineno">11233</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11234"></a><span class="lineno">11234</span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C_R3         0x00000008  // I2C Module 3 Peripheral Ready</span></div><div class="line"><a name="l11235"></a><span class="lineno">11235</span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C_R2         0x00000004  // I2C Module 2 Peripheral Ready</span></div><div class="line"><a name="l11236"></a><span class="lineno">11236</span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C_R1         0x00000002  // I2C Module 1 Peripheral Ready</span></div><div class="line"><a name="l11237"></a><span class="lineno">11237</span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C_R0         0x00000001  // I2C Module 0 Peripheral Ready</span></div><div class="line"><a name="l11238"></a><span class="lineno">11238</span>&#160;</div><div class="line"><a name="l11239"></a><span class="lineno">11239</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11240"></a><span class="lineno">11240</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11241"></a><span class="lineno">11241</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRUSB register.</span></div><div class="line"><a name="l11242"></a><span class="lineno">11242</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11243"></a><span class="lineno">11243</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11244"></a><span class="lineno">11244</span>&#160;<span class="preprocessor">#define SYSCTL_PRUSB_R0         0x00000001  // USB Module Peripheral Ready</span></div><div class="line"><a name="l11245"></a><span class="lineno">11245</span>&#160;</div><div class="line"><a name="l11246"></a><span class="lineno">11246</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11247"></a><span class="lineno">11247</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11248"></a><span class="lineno">11248</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRCAN register.</span></div><div class="line"><a name="l11249"></a><span class="lineno">11249</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11250"></a><span class="lineno">11250</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11251"></a><span class="lineno">11251</span>&#160;<span class="preprocessor">#define SYSCTL_PRCAN_R1         0x00000002  // CAN Module 1 Peripheral Ready</span></div><div class="line"><a name="l11252"></a><span class="lineno">11252</span>&#160;<span class="preprocessor">#define SYSCTL_PRCAN_R0         0x00000001  // CAN Module 0 Peripheral Ready</span></div><div class="line"><a name="l11253"></a><span class="lineno">11253</span>&#160;</div><div class="line"><a name="l11254"></a><span class="lineno">11254</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11255"></a><span class="lineno">11255</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11256"></a><span class="lineno">11256</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRADC register.</span></div><div class="line"><a name="l11257"></a><span class="lineno">11257</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11258"></a><span class="lineno">11258</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11259"></a><span class="lineno">11259</span>&#160;<span class="preprocessor">#define SYSCTL_PRADC_R1         0x00000002  // ADC Module 1 Peripheral Ready</span></div><div class="line"><a name="l11260"></a><span class="lineno">11260</span>&#160;<span class="preprocessor">#define SYSCTL_PRADC_R0         0x00000001  // ADC Module 0 Peripheral Ready</span></div><div class="line"><a name="l11261"></a><span class="lineno">11261</span>&#160;</div><div class="line"><a name="l11262"></a><span class="lineno">11262</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11263"></a><span class="lineno">11263</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11264"></a><span class="lineno">11264</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRACMP register.</span></div><div class="line"><a name="l11265"></a><span class="lineno">11265</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11266"></a><span class="lineno">11266</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11267"></a><span class="lineno">11267</span>&#160;<span class="preprocessor">#define SYSCTL_PRACMP_R0        0x00000001  // Analog Comparator Module 0</span></div><div class="line"><a name="l11268"></a><span class="lineno">11268</span>&#160;                                            <span class="comment">// Peripheral Ready</span></div><div class="line"><a name="l11269"></a><span class="lineno">11269</span>&#160;</div><div class="line"><a name="l11270"></a><span class="lineno">11270</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11271"></a><span class="lineno">11271</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11272"></a><span class="lineno">11272</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRPWM register.</span></div><div class="line"><a name="l11273"></a><span class="lineno">11273</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11274"></a><span class="lineno">11274</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11275"></a><span class="lineno">11275</span>&#160;<span class="preprocessor">#define SYSCTL_PRPWM_R1         0x00000002  // PWM Module 1 Peripheral Ready</span></div><div class="line"><a name="l11276"></a><span class="lineno">11276</span>&#160;<span class="preprocessor">#define SYSCTL_PRPWM_R0         0x00000001  // PWM Module 0 Peripheral Ready</span></div><div class="line"><a name="l11277"></a><span class="lineno">11277</span>&#160;</div><div class="line"><a name="l11278"></a><span class="lineno">11278</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11279"></a><span class="lineno">11279</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11280"></a><span class="lineno">11280</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRQEI register.</span></div><div class="line"><a name="l11281"></a><span class="lineno">11281</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11282"></a><span class="lineno">11282</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11283"></a><span class="lineno">11283</span>&#160;<span class="preprocessor">#define SYSCTL_PRQEI_R1         0x00000002  // QEI Module 1 Peripheral Ready</span></div><div class="line"><a name="l11284"></a><span class="lineno">11284</span>&#160;<span class="preprocessor">#define SYSCTL_PRQEI_R0         0x00000001  // QEI Module 0 Peripheral Ready</span></div><div class="line"><a name="l11285"></a><span class="lineno">11285</span>&#160;</div><div class="line"><a name="l11286"></a><span class="lineno">11286</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11287"></a><span class="lineno">11287</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11288"></a><span class="lineno">11288</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PREEPROM</span></div><div class="line"><a name="l11289"></a><span class="lineno">11289</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l11290"></a><span class="lineno">11290</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11291"></a><span class="lineno">11291</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11292"></a><span class="lineno">11292</span>&#160;<span class="preprocessor">#define SYSCTL_PREEPROM_R0      0x00000001  // EEPROM Module Peripheral Ready</span></div><div class="line"><a name="l11293"></a><span class="lineno">11293</span>&#160;</div><div class="line"><a name="l11294"></a><span class="lineno">11294</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11295"></a><span class="lineno">11295</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11296"></a><span class="lineno">11296</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRWTIMER</span></div><div class="line"><a name="l11297"></a><span class="lineno">11297</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l11298"></a><span class="lineno">11298</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11299"></a><span class="lineno">11299</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11300"></a><span class="lineno">11300</span>&#160;<span class="preprocessor">#define SYSCTL_PRWTIMER_R5      0x00000020  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l11301"></a><span class="lineno">11301</span>&#160;                                            <span class="comment">// Timer 5 Peripheral Ready</span></div><div class="line"><a name="l11302"></a><span class="lineno">11302</span>&#160;<span class="preprocessor">#define SYSCTL_PRWTIMER_R4      0x00000010  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l11303"></a><span class="lineno">11303</span>&#160;                                            <span class="comment">// Timer 4 Peripheral Ready</span></div><div class="line"><a name="l11304"></a><span class="lineno">11304</span>&#160;<span class="preprocessor">#define SYSCTL_PRWTIMER_R3      0x00000008  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l11305"></a><span class="lineno">11305</span>&#160;                                            <span class="comment">// Timer 3 Peripheral Ready</span></div><div class="line"><a name="l11306"></a><span class="lineno">11306</span>&#160;<span class="preprocessor">#define SYSCTL_PRWTIMER_R2      0x00000004  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l11307"></a><span class="lineno">11307</span>&#160;                                            <span class="comment">// Timer 2 Peripheral Ready</span></div><div class="line"><a name="l11308"></a><span class="lineno">11308</span>&#160;<span class="preprocessor">#define SYSCTL_PRWTIMER_R1      0x00000002  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l11309"></a><span class="lineno">11309</span>&#160;                                            <span class="comment">// Timer 1 Peripheral Ready</span></div><div class="line"><a name="l11310"></a><span class="lineno">11310</span>&#160;<span class="preprocessor">#define SYSCTL_PRWTIMER_R0      0x00000001  // 32/64-Bit Wide General-Purpose</span></div><div class="line"><a name="l11311"></a><span class="lineno">11311</span>&#160;                                            <span class="comment">// Timer 0 Peripheral Ready</span></div><div class="line"><a name="l11312"></a><span class="lineno">11312</span>&#160;</div><div class="line"><a name="l11313"></a><span class="lineno">11313</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11314"></a><span class="lineno">11314</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11315"></a><span class="lineno">11315</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_STAT register.</span></div><div class="line"><a name="l11316"></a><span class="lineno">11316</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11317"></a><span class="lineno">11317</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11318"></a><span class="lineno">11318</span>&#160;<span class="preprocessor">#define UDMA_STAT_DMACHANS_M    0x001F0000  // Available uDMA Channels Minus 1</span></div><div class="line"><a name="l11319"></a><span class="lineno">11319</span>&#160;<span class="preprocessor">#define UDMA_STAT_STATE_M       0x000000F0  // Control State Machine Status</span></div><div class="line"><a name="l11320"></a><span class="lineno">11320</span>&#160;<span class="preprocessor">#define UDMA_STAT_STATE_IDLE    0x00000000  // Idle</span></div><div class="line"><a name="l11321"></a><span class="lineno">11321</span>&#160;<span class="preprocessor">#define UDMA_STAT_STATE_RD_CTRL 0x00000010  // Reading channel controller data</span></div><div class="line"><a name="l11322"></a><span class="lineno">11322</span>&#160;<span class="preprocessor">#define UDMA_STAT_STATE_RD_SRCENDP                                            \</span></div><div class="line"><a name="l11323"></a><span class="lineno">11323</span>&#160;<span class="preprocessor">                                0x00000020  // Reading source end pointer</span></div><div class="line"><a name="l11324"></a><span class="lineno">11324</span>&#160;<span class="preprocessor">#define UDMA_STAT_STATE_RD_DSTENDP                                            \</span></div><div class="line"><a name="l11325"></a><span class="lineno">11325</span>&#160;<span class="preprocessor">                                0x00000030  // Reading destination end pointer</span></div><div class="line"><a name="l11326"></a><span class="lineno">11326</span>&#160;<span class="preprocessor">#define UDMA_STAT_STATE_RD_SRCDAT                                             \</span></div><div class="line"><a name="l11327"></a><span class="lineno">11327</span>&#160;<span class="preprocessor">                                0x00000040  // Reading source data</span></div><div class="line"><a name="l11328"></a><span class="lineno">11328</span>&#160;<span class="preprocessor">#define UDMA_STAT_STATE_WR_DSTDAT                                             \</span></div><div class="line"><a name="l11329"></a><span class="lineno">11329</span>&#160;<span class="preprocessor">                                0x00000050  // Writing destination data</span></div><div class="line"><a name="l11330"></a><span class="lineno">11330</span>&#160;<span class="preprocessor">#define UDMA_STAT_STATE_WAIT    0x00000060  // Waiting for uDMA request to</span></div><div class="line"><a name="l11331"></a><span class="lineno">11331</span>&#160;                                            <span class="comment">// clear</span></div><div class="line"><a name="l11332"></a><span class="lineno">11332</span>&#160;<span class="preprocessor">#define UDMA_STAT_STATE_WR_CTRL 0x00000070  // Writing channel controller data</span></div><div class="line"><a name="l11333"></a><span class="lineno">11333</span>&#160;<span class="preprocessor">#define UDMA_STAT_STATE_STALL   0x00000080  // Stalled</span></div><div class="line"><a name="l11334"></a><span class="lineno">11334</span>&#160;<span class="preprocessor">#define UDMA_STAT_STATE_DONE    0x00000090  // Done</span></div><div class="line"><a name="l11335"></a><span class="lineno">11335</span>&#160;<span class="preprocessor">#define UDMA_STAT_STATE_UNDEF   0x000000A0  // Undefined</span></div><div class="line"><a name="l11336"></a><span class="lineno">11336</span>&#160;<span class="preprocessor">#define UDMA_STAT_MASTEN        0x00000001  // Master Enable Status</span></div><div class="line"><a name="l11337"></a><span class="lineno">11337</span>&#160;<span class="preprocessor">#define UDMA_STAT_DMACHANS_S    16</span></div><div class="line"><a name="l11338"></a><span class="lineno">11338</span>&#160;</div><div class="line"><a name="l11339"></a><span class="lineno">11339</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11340"></a><span class="lineno">11340</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11341"></a><span class="lineno">11341</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_CFG register.</span></div><div class="line"><a name="l11342"></a><span class="lineno">11342</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11343"></a><span class="lineno">11343</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11344"></a><span class="lineno">11344</span>&#160;<span class="preprocessor">#define UDMA_CFG_MASTEN         0x00000001  // Controller Master Enable</span></div><div class="line"><a name="l11345"></a><span class="lineno">11345</span>&#160;</div><div class="line"><a name="l11346"></a><span class="lineno">11346</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11347"></a><span class="lineno">11347</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11348"></a><span class="lineno">11348</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_CTLBASE register.</span></div><div class="line"><a name="l11349"></a><span class="lineno">11349</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11350"></a><span class="lineno">11350</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11351"></a><span class="lineno">11351</span>&#160;<span class="preprocessor">#define UDMA_CTLBASE_ADDR_M     0xFFFFFC00  // Channel Control Base Address</span></div><div class="line"><a name="l11352"></a><span class="lineno">11352</span>&#160;<span class="preprocessor">#define UDMA_CTLBASE_ADDR_S     10</span></div><div class="line"><a name="l11353"></a><span class="lineno">11353</span>&#160;</div><div class="line"><a name="l11354"></a><span class="lineno">11354</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11355"></a><span class="lineno">11355</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11356"></a><span class="lineno">11356</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_ALTBASE register.</span></div><div class="line"><a name="l11357"></a><span class="lineno">11357</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11358"></a><span class="lineno">11358</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11359"></a><span class="lineno">11359</span>&#160;<span class="preprocessor">#define UDMA_ALTBASE_ADDR_M     0xFFFFFFFF  // Alternate Channel Address</span></div><div class="line"><a name="l11360"></a><span class="lineno">11360</span>&#160;                                            <span class="comment">// Pointer</span></div><div class="line"><a name="l11361"></a><span class="lineno">11361</span>&#160;<span class="preprocessor">#define UDMA_ALTBASE_ADDR_S     0</span></div><div class="line"><a name="l11362"></a><span class="lineno">11362</span>&#160;</div><div class="line"><a name="l11363"></a><span class="lineno">11363</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11364"></a><span class="lineno">11364</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11365"></a><span class="lineno">11365</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_WAITSTAT register.</span></div><div class="line"><a name="l11366"></a><span class="lineno">11366</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11367"></a><span class="lineno">11367</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11368"></a><span class="lineno">11368</span>&#160;<span class="preprocessor">#define UDMA_WAITSTAT_WAITREQ_M 0xFFFFFFFF  // Channel [n] Wait Status</span></div><div class="line"><a name="l11369"></a><span class="lineno">11369</span>&#160;</div><div class="line"><a name="l11370"></a><span class="lineno">11370</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11371"></a><span class="lineno">11371</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11372"></a><span class="lineno">11372</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_SWREQ register.</span></div><div class="line"><a name="l11373"></a><span class="lineno">11373</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11374"></a><span class="lineno">11374</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11375"></a><span class="lineno">11375</span>&#160;<span class="preprocessor">#define UDMA_SWREQ_M            0xFFFFFFFF  // Channel [n] Software Request</span></div><div class="line"><a name="l11376"></a><span class="lineno">11376</span>&#160;</div><div class="line"><a name="l11377"></a><span class="lineno">11377</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11378"></a><span class="lineno">11378</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11379"></a><span class="lineno">11379</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_USEBURSTSET</span></div><div class="line"><a name="l11380"></a><span class="lineno">11380</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l11381"></a><span class="lineno">11381</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11382"></a><span class="lineno">11382</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11383"></a><span class="lineno">11383</span>&#160;<span class="preprocessor">#define UDMA_USEBURSTSET_SET_M  0xFFFFFFFF  // Channel [n] Useburst Set</span></div><div class="line"><a name="l11384"></a><span class="lineno">11384</span>&#160;</div><div class="line"><a name="l11385"></a><span class="lineno">11385</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11386"></a><span class="lineno">11386</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11387"></a><span class="lineno">11387</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_USEBURSTCLR</span></div><div class="line"><a name="l11388"></a><span class="lineno">11388</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l11389"></a><span class="lineno">11389</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11390"></a><span class="lineno">11390</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11391"></a><span class="lineno">11391</span>&#160;<span class="preprocessor">#define UDMA_USEBURSTCLR_CLR_M  0xFFFFFFFF  // Channel [n] Useburst Clear</span></div><div class="line"><a name="l11392"></a><span class="lineno">11392</span>&#160;</div><div class="line"><a name="l11393"></a><span class="lineno">11393</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11394"></a><span class="lineno">11394</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11395"></a><span class="lineno">11395</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_REQMASKSET</span></div><div class="line"><a name="l11396"></a><span class="lineno">11396</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l11397"></a><span class="lineno">11397</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11398"></a><span class="lineno">11398</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11399"></a><span class="lineno">11399</span>&#160;<span class="preprocessor">#define UDMA_REQMASKSET_SET_M   0xFFFFFFFF  // Channel [n] Request Mask Set</span></div><div class="line"><a name="l11400"></a><span class="lineno">11400</span>&#160;</div><div class="line"><a name="l11401"></a><span class="lineno">11401</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11402"></a><span class="lineno">11402</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11403"></a><span class="lineno">11403</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_REQMASKCLR</span></div><div class="line"><a name="l11404"></a><span class="lineno">11404</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l11405"></a><span class="lineno">11405</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11406"></a><span class="lineno">11406</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11407"></a><span class="lineno">11407</span>&#160;<span class="preprocessor">#define UDMA_REQMASKCLR_CLR_M   0xFFFFFFFF  // Channel [n] Request Mask Clear</span></div><div class="line"><a name="l11408"></a><span class="lineno">11408</span>&#160;</div><div class="line"><a name="l11409"></a><span class="lineno">11409</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11410"></a><span class="lineno">11410</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11411"></a><span class="lineno">11411</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_ENASET register.</span></div><div class="line"><a name="l11412"></a><span class="lineno">11412</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11413"></a><span class="lineno">11413</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11414"></a><span class="lineno">11414</span>&#160;<span class="preprocessor">#define UDMA_ENASET_SET_M       0xFFFFFFFF  // Channel [n] Enable Set</span></div><div class="line"><a name="l11415"></a><span class="lineno">11415</span>&#160;</div><div class="line"><a name="l11416"></a><span class="lineno">11416</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11417"></a><span class="lineno">11417</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11418"></a><span class="lineno">11418</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_ENACLR register.</span></div><div class="line"><a name="l11419"></a><span class="lineno">11419</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11420"></a><span class="lineno">11420</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11421"></a><span class="lineno">11421</span>&#160;<span class="preprocessor">#define UDMA_ENACLR_CLR_M       0xFFFFFFFF  // Clear Channel [n] Enable Clear</span></div><div class="line"><a name="l11422"></a><span class="lineno">11422</span>&#160;</div><div class="line"><a name="l11423"></a><span class="lineno">11423</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11424"></a><span class="lineno">11424</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11425"></a><span class="lineno">11425</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_ALTSET register.</span></div><div class="line"><a name="l11426"></a><span class="lineno">11426</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11427"></a><span class="lineno">11427</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11428"></a><span class="lineno">11428</span>&#160;<span class="preprocessor">#define UDMA_ALTSET_SET_M       0xFFFFFFFF  // Channel [n] Alternate Set</span></div><div class="line"><a name="l11429"></a><span class="lineno">11429</span>&#160;</div><div class="line"><a name="l11430"></a><span class="lineno">11430</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11431"></a><span class="lineno">11431</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11432"></a><span class="lineno">11432</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_ALTCLR register.</span></div><div class="line"><a name="l11433"></a><span class="lineno">11433</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11434"></a><span class="lineno">11434</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11435"></a><span class="lineno">11435</span>&#160;<span class="preprocessor">#define UDMA_ALTCLR_CLR_M       0xFFFFFFFF  // Channel [n] Alternate Clear</span></div><div class="line"><a name="l11436"></a><span class="lineno">11436</span>&#160;</div><div class="line"><a name="l11437"></a><span class="lineno">11437</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11438"></a><span class="lineno">11438</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11439"></a><span class="lineno">11439</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_PRIOSET register.</span></div><div class="line"><a name="l11440"></a><span class="lineno">11440</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11441"></a><span class="lineno">11441</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11442"></a><span class="lineno">11442</span>&#160;<span class="preprocessor">#define UDMA_PRIOSET_SET_M      0xFFFFFFFF  // Channel [n] Priority Set</span></div><div class="line"><a name="l11443"></a><span class="lineno">11443</span>&#160;</div><div class="line"><a name="l11444"></a><span class="lineno">11444</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11445"></a><span class="lineno">11445</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11446"></a><span class="lineno">11446</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_PRIOCLR register.</span></div><div class="line"><a name="l11447"></a><span class="lineno">11447</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11448"></a><span class="lineno">11448</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11449"></a><span class="lineno">11449</span>&#160;<span class="preprocessor">#define UDMA_PRIOCLR_CLR_M      0xFFFFFFFF  // Channel [n] Priority Clear</span></div><div class="line"><a name="l11450"></a><span class="lineno">11450</span>&#160;</div><div class="line"><a name="l11451"></a><span class="lineno">11451</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11452"></a><span class="lineno">11452</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11453"></a><span class="lineno">11453</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_ERRCLR register.</span></div><div class="line"><a name="l11454"></a><span class="lineno">11454</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11455"></a><span class="lineno">11455</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11456"></a><span class="lineno">11456</span>&#160;<span class="preprocessor">#define UDMA_ERRCLR_ERRCLR      0x00000001  // uDMA Bus Error Status</span></div><div class="line"><a name="l11457"></a><span class="lineno">11457</span>&#160;</div><div class="line"><a name="l11458"></a><span class="lineno">11458</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11459"></a><span class="lineno">11459</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11460"></a><span class="lineno">11460</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_CHASGN register.</span></div><div class="line"><a name="l11461"></a><span class="lineno">11461</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11462"></a><span class="lineno">11462</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11463"></a><span class="lineno">11463</span>&#160;<span class="preprocessor">#define UDMA_CHASGN_M           0xFFFFFFFF  // Channel [n] Assignment Select</span></div><div class="line"><a name="l11464"></a><span class="lineno">11464</span>&#160;<span class="preprocessor">#define UDMA_CHASGN_PRIMARY     0x00000000  // Use the primary channel</span></div><div class="line"><a name="l11465"></a><span class="lineno">11465</span>&#160;                                            <span class="comment">// assignment</span></div><div class="line"><a name="l11466"></a><span class="lineno">11466</span>&#160;<span class="preprocessor">#define UDMA_CHASGN_SECONDARY   0x00000001  // Use the secondary channel</span></div><div class="line"><a name="l11467"></a><span class="lineno">11467</span>&#160;                                            <span class="comment">// assignment</span></div><div class="line"><a name="l11468"></a><span class="lineno">11468</span>&#160;</div><div class="line"><a name="l11469"></a><span class="lineno">11469</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11470"></a><span class="lineno">11470</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11471"></a><span class="lineno">11471</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_CHIS register.</span></div><div class="line"><a name="l11472"></a><span class="lineno">11472</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11473"></a><span class="lineno">11473</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11474"></a><span class="lineno">11474</span>&#160;<span class="preprocessor">#define UDMA_CHIS_M             0xFFFFFFFF  // Channel [n] Interrupt Status</span></div><div class="line"><a name="l11475"></a><span class="lineno">11475</span>&#160;</div><div class="line"><a name="l11476"></a><span class="lineno">11476</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11477"></a><span class="lineno">11477</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11478"></a><span class="lineno">11478</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_CHMAP0 register.</span></div><div class="line"><a name="l11479"></a><span class="lineno">11479</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11480"></a><span class="lineno">11480</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11481"></a><span class="lineno">11481</span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH7SEL_M    0xF0000000  // uDMA Channel 7 Source Select</span></div><div class="line"><a name="l11482"></a><span class="lineno">11482</span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH6SEL_M    0x0F000000  // uDMA Channel 6 Source Select</span></div><div class="line"><a name="l11483"></a><span class="lineno">11483</span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH5SEL_M    0x00F00000  // uDMA Channel 5 Source Select</span></div><div class="line"><a name="l11484"></a><span class="lineno">11484</span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH4SEL_M    0x000F0000  // uDMA Channel 4 Source Select</span></div><div class="line"><a name="l11485"></a><span class="lineno">11485</span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH3SEL_M    0x0000F000  // uDMA Channel 3 Source Select</span></div><div class="line"><a name="l11486"></a><span class="lineno">11486</span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH2SEL_M    0x00000F00  // uDMA Channel 2 Source Select</span></div><div class="line"><a name="l11487"></a><span class="lineno">11487</span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH1SEL_M    0x000000F0  // uDMA Channel 1 Source Select</span></div><div class="line"><a name="l11488"></a><span class="lineno">11488</span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH0SEL_M    0x0000000F  // uDMA Channel 0 Source Select</span></div><div class="line"><a name="l11489"></a><span class="lineno">11489</span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH7SEL_S    28</span></div><div class="line"><a name="l11490"></a><span class="lineno">11490</span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH6SEL_S    24</span></div><div class="line"><a name="l11491"></a><span class="lineno">11491</span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH5SEL_S    20</span></div><div class="line"><a name="l11492"></a><span class="lineno">11492</span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH4SEL_S    16</span></div><div class="line"><a name="l11493"></a><span class="lineno">11493</span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH3SEL_S    12</span></div><div class="line"><a name="l11494"></a><span class="lineno">11494</span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH2SEL_S    8</span></div><div class="line"><a name="l11495"></a><span class="lineno">11495</span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH1SEL_S    4</span></div><div class="line"><a name="l11496"></a><span class="lineno">11496</span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH0SEL_S    0</span></div><div class="line"><a name="l11497"></a><span class="lineno">11497</span>&#160;</div><div class="line"><a name="l11498"></a><span class="lineno">11498</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11499"></a><span class="lineno">11499</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11500"></a><span class="lineno">11500</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_CHMAP1 register.</span></div><div class="line"><a name="l11501"></a><span class="lineno">11501</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11502"></a><span class="lineno">11502</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11503"></a><span class="lineno">11503</span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH15SEL_M   0xF0000000  // uDMA Channel 15 Source Select</span></div><div class="line"><a name="l11504"></a><span class="lineno">11504</span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH14SEL_M   0x0F000000  // uDMA Channel 14 Source Select</span></div><div class="line"><a name="l11505"></a><span class="lineno">11505</span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH13SEL_M   0x00F00000  // uDMA Channel 13 Source Select</span></div><div class="line"><a name="l11506"></a><span class="lineno">11506</span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH12SEL_M   0x000F0000  // uDMA Channel 12 Source Select</span></div><div class="line"><a name="l11507"></a><span class="lineno">11507</span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH11SEL_M   0x0000F000  // uDMA Channel 11 Source Select</span></div><div class="line"><a name="l11508"></a><span class="lineno">11508</span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH10SEL_M   0x00000F00  // uDMA Channel 10 Source Select</span></div><div class="line"><a name="l11509"></a><span class="lineno">11509</span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH9SEL_M    0x000000F0  // uDMA Channel 9 Source Select</span></div><div class="line"><a name="l11510"></a><span class="lineno">11510</span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH8SEL_M    0x0000000F  // uDMA Channel 8 Source Select</span></div><div class="line"><a name="l11511"></a><span class="lineno">11511</span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH15SEL_S   28</span></div><div class="line"><a name="l11512"></a><span class="lineno">11512</span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH14SEL_S   24</span></div><div class="line"><a name="l11513"></a><span class="lineno">11513</span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH13SEL_S   20</span></div><div class="line"><a name="l11514"></a><span class="lineno">11514</span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH12SEL_S   16</span></div><div class="line"><a name="l11515"></a><span class="lineno">11515</span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH11SEL_S   12</span></div><div class="line"><a name="l11516"></a><span class="lineno">11516</span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH10SEL_S   8</span></div><div class="line"><a name="l11517"></a><span class="lineno">11517</span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH9SEL_S    4</span></div><div class="line"><a name="l11518"></a><span class="lineno">11518</span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH8SEL_S    0</span></div><div class="line"><a name="l11519"></a><span class="lineno">11519</span>&#160;</div><div class="line"><a name="l11520"></a><span class="lineno">11520</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11521"></a><span class="lineno">11521</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11522"></a><span class="lineno">11522</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_CHMAP2 register.</span></div><div class="line"><a name="l11523"></a><span class="lineno">11523</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11524"></a><span class="lineno">11524</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11525"></a><span class="lineno">11525</span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH23SEL_M   0xF0000000  // uDMA Channel 23 Source Select</span></div><div class="line"><a name="l11526"></a><span class="lineno">11526</span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH22SEL_M   0x0F000000  // uDMA Channel 22 Source Select</span></div><div class="line"><a name="l11527"></a><span class="lineno">11527</span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH21SEL_M   0x00F00000  // uDMA Channel 21 Source Select</span></div><div class="line"><a name="l11528"></a><span class="lineno">11528</span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH20SEL_M   0x000F0000  // uDMA Channel 20 Source Select</span></div><div class="line"><a name="l11529"></a><span class="lineno">11529</span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH19SEL_M   0x0000F000  // uDMA Channel 19 Source Select</span></div><div class="line"><a name="l11530"></a><span class="lineno">11530</span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH18SEL_M   0x00000F00  // uDMA Channel 18 Source Select</span></div><div class="line"><a name="l11531"></a><span class="lineno">11531</span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH17SEL_M   0x000000F0  // uDMA Channel 17 Source Select</span></div><div class="line"><a name="l11532"></a><span class="lineno">11532</span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH16SEL_M   0x0000000F  // uDMA Channel 16 Source Select</span></div><div class="line"><a name="l11533"></a><span class="lineno">11533</span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH23SEL_S   28</span></div><div class="line"><a name="l11534"></a><span class="lineno">11534</span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH22SEL_S   24</span></div><div class="line"><a name="l11535"></a><span class="lineno">11535</span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH21SEL_S   20</span></div><div class="line"><a name="l11536"></a><span class="lineno">11536</span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH20SEL_S   16</span></div><div class="line"><a name="l11537"></a><span class="lineno">11537</span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH19SEL_S   12</span></div><div class="line"><a name="l11538"></a><span class="lineno">11538</span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH18SEL_S   8</span></div><div class="line"><a name="l11539"></a><span class="lineno">11539</span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH17SEL_S   4</span></div><div class="line"><a name="l11540"></a><span class="lineno">11540</span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH16SEL_S   0</span></div><div class="line"><a name="l11541"></a><span class="lineno">11541</span>&#160;</div><div class="line"><a name="l11542"></a><span class="lineno">11542</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11543"></a><span class="lineno">11543</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11544"></a><span class="lineno">11544</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_CHMAP3 register.</span></div><div class="line"><a name="l11545"></a><span class="lineno">11545</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11546"></a><span class="lineno">11546</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11547"></a><span class="lineno">11547</span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH31SEL_M   0xF0000000  // uDMA Channel 31 Source Select</span></div><div class="line"><a name="l11548"></a><span class="lineno">11548</span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH30SEL_M   0x0F000000  // uDMA Channel 30 Source Select</span></div><div class="line"><a name="l11549"></a><span class="lineno">11549</span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH29SEL_M   0x00F00000  // uDMA Channel 29 Source Select</span></div><div class="line"><a name="l11550"></a><span class="lineno">11550</span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH28SEL_M   0x000F0000  // uDMA Channel 28 Source Select</span></div><div class="line"><a name="l11551"></a><span class="lineno">11551</span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH27SEL_M   0x0000F000  // uDMA Channel 27 Source Select</span></div><div class="line"><a name="l11552"></a><span class="lineno">11552</span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH26SEL_M   0x00000F00  // uDMA Channel 26 Source Select</span></div><div class="line"><a name="l11553"></a><span class="lineno">11553</span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH25SEL_M   0x000000F0  // uDMA Channel 25 Source Select</span></div><div class="line"><a name="l11554"></a><span class="lineno">11554</span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH24SEL_M   0x0000000F  // uDMA Channel 24 Source Select</span></div><div class="line"><a name="l11555"></a><span class="lineno">11555</span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH31SEL_S   28</span></div><div class="line"><a name="l11556"></a><span class="lineno">11556</span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH30SEL_S   24</span></div><div class="line"><a name="l11557"></a><span class="lineno">11557</span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH29SEL_S   20</span></div><div class="line"><a name="l11558"></a><span class="lineno">11558</span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH28SEL_S   16</span></div><div class="line"><a name="l11559"></a><span class="lineno">11559</span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH27SEL_S   12</span></div><div class="line"><a name="l11560"></a><span class="lineno">11560</span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH26SEL_S   8</span></div><div class="line"><a name="l11561"></a><span class="lineno">11561</span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH25SEL_S   4</span></div><div class="line"><a name="l11562"></a><span class="lineno">11562</span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH24SEL_S   0</span></div><div class="line"><a name="l11563"></a><span class="lineno">11563</span>&#160;</div><div class="line"><a name="l11564"></a><span class="lineno">11564</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11565"></a><span class="lineno">11565</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11566"></a><span class="lineno">11566</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_O_SRCENDP register.</span></div><div class="line"><a name="l11567"></a><span class="lineno">11567</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11568"></a><span class="lineno">11568</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11569"></a><span class="lineno">11569</span>&#160;<span class="preprocessor">#define UDMA_SRCENDP_ADDR_M     0xFFFFFFFF  // Source Address End Pointer</span></div><div class="line"><a name="l11570"></a><span class="lineno">11570</span>&#160;<span class="preprocessor">#define UDMA_SRCENDP_ADDR_S     0</span></div><div class="line"><a name="l11571"></a><span class="lineno">11571</span>&#160;</div><div class="line"><a name="l11572"></a><span class="lineno">11572</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11573"></a><span class="lineno">11573</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11574"></a><span class="lineno">11574</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_O_DSTENDP register.</span></div><div class="line"><a name="l11575"></a><span class="lineno">11575</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11576"></a><span class="lineno">11576</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11577"></a><span class="lineno">11577</span>&#160;<span class="preprocessor">#define UDMA_DSTENDP_ADDR_M     0xFFFFFFFF  // Destination Address End Pointer</span></div><div class="line"><a name="l11578"></a><span class="lineno">11578</span>&#160;<span class="preprocessor">#define UDMA_DSTENDP_ADDR_S     0</span></div><div class="line"><a name="l11579"></a><span class="lineno">11579</span>&#160;</div><div class="line"><a name="l11580"></a><span class="lineno">11580</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11581"></a><span class="lineno">11581</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11582"></a><span class="lineno">11582</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_O_CHCTL register.</span></div><div class="line"><a name="l11583"></a><span class="lineno">11583</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11584"></a><span class="lineno">11584</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11585"></a><span class="lineno">11585</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_DSTINC_M     0xC0000000  // Destination Address Increment</span></div><div class="line"><a name="l11586"></a><span class="lineno">11586</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_DSTINC_8     0x00000000  // Byte</span></div><div class="line"><a name="l11587"></a><span class="lineno">11587</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_DSTINC_16    0x40000000  // Half-word</span></div><div class="line"><a name="l11588"></a><span class="lineno">11588</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_DSTINC_32    0x80000000  // Word</span></div><div class="line"><a name="l11589"></a><span class="lineno">11589</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_DSTINC_NONE  0xC0000000  // No increment</span></div><div class="line"><a name="l11590"></a><span class="lineno">11590</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_DSTSIZE_M    0x30000000  // Destination Data Size</span></div><div class="line"><a name="l11591"></a><span class="lineno">11591</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_DSTSIZE_8    0x00000000  // Byte</span></div><div class="line"><a name="l11592"></a><span class="lineno">11592</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_DSTSIZE_16   0x10000000  // Half-word</span></div><div class="line"><a name="l11593"></a><span class="lineno">11593</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_DSTSIZE_32   0x20000000  // Word</span></div><div class="line"><a name="l11594"></a><span class="lineno">11594</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_SRCINC_M     0x0C000000  // Source Address Increment</span></div><div class="line"><a name="l11595"></a><span class="lineno">11595</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_SRCINC_8     0x00000000  // Byte</span></div><div class="line"><a name="l11596"></a><span class="lineno">11596</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_SRCINC_16    0x04000000  // Half-word</span></div><div class="line"><a name="l11597"></a><span class="lineno">11597</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_SRCINC_32    0x08000000  // Word</span></div><div class="line"><a name="l11598"></a><span class="lineno">11598</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_SRCINC_NONE  0x0C000000  // No increment</span></div><div class="line"><a name="l11599"></a><span class="lineno">11599</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_SRCSIZE_M    0x03000000  // Source Data Size</span></div><div class="line"><a name="l11600"></a><span class="lineno">11600</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_SRCSIZE_8    0x00000000  // Byte</span></div><div class="line"><a name="l11601"></a><span class="lineno">11601</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_SRCSIZE_16   0x01000000  // Half-word</span></div><div class="line"><a name="l11602"></a><span class="lineno">11602</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_SRCSIZE_32   0x02000000  // Word</span></div><div class="line"><a name="l11603"></a><span class="lineno">11603</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_M    0x0003C000  // Arbitration Size</span></div><div class="line"><a name="l11604"></a><span class="lineno">11604</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_1    0x00000000  // 1 Transfer</span></div><div class="line"><a name="l11605"></a><span class="lineno">11605</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_2    0x00004000  // 2 Transfers</span></div><div class="line"><a name="l11606"></a><span class="lineno">11606</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_4    0x00008000  // 4 Transfers</span></div><div class="line"><a name="l11607"></a><span class="lineno">11607</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_8    0x0000C000  // 8 Transfers</span></div><div class="line"><a name="l11608"></a><span class="lineno">11608</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_16   0x00010000  // 16 Transfers</span></div><div class="line"><a name="l11609"></a><span class="lineno">11609</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_32   0x00014000  // 32 Transfers</span></div><div class="line"><a name="l11610"></a><span class="lineno">11610</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_64   0x00018000  // 64 Transfers</span></div><div class="line"><a name="l11611"></a><span class="lineno">11611</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_128  0x0001C000  // 128 Transfers</span></div><div class="line"><a name="l11612"></a><span class="lineno">11612</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_256  0x00020000  // 256 Transfers</span></div><div class="line"><a name="l11613"></a><span class="lineno">11613</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_512  0x00024000  // 512 Transfers</span></div><div class="line"><a name="l11614"></a><span class="lineno">11614</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_1024 0x00028000  // 1024 Transfers</span></div><div class="line"><a name="l11615"></a><span class="lineno">11615</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERSIZE_M   0x00003FF0  // Transfer Size (minus 1)</span></div><div class="line"><a name="l11616"></a><span class="lineno">11616</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_NXTUSEBURST  0x00000008  // Next Useburst</span></div><div class="line"><a name="l11617"></a><span class="lineno">11617</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERMODE_M   0x00000007  // uDMA Transfer Mode</span></div><div class="line"><a name="l11618"></a><span class="lineno">11618</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERMODE_STOP                                              \</span></div><div class="line"><a name="l11619"></a><span class="lineno">11619</span>&#160;<span class="preprocessor">                                0x00000000  // Stop</span></div><div class="line"><a name="l11620"></a><span class="lineno">11620</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERMODE_BASIC                                             \</span></div><div class="line"><a name="l11621"></a><span class="lineno">11621</span>&#160;<span class="preprocessor">                                0x00000001  // Basic</span></div><div class="line"><a name="l11622"></a><span class="lineno">11622</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERMODE_AUTO                                              \</span></div><div class="line"><a name="l11623"></a><span class="lineno">11623</span>&#160;<span class="preprocessor">                                0x00000002  // Auto-Request</span></div><div class="line"><a name="l11624"></a><span class="lineno">11624</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERMODE_PINGPONG                                          \</span></div><div class="line"><a name="l11625"></a><span class="lineno">11625</span>&#160;<span class="preprocessor">                                0x00000003  // Ping-Pong</span></div><div class="line"><a name="l11626"></a><span class="lineno">11626</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERMODE_MEM_SG                                            \</span></div><div class="line"><a name="l11627"></a><span class="lineno">11627</span>&#160;<span class="preprocessor">                                0x00000004  // Memory Scatter-Gather</span></div><div class="line"><a name="l11628"></a><span class="lineno">11628</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERMODE_MEM_SGA                                           \</span></div><div class="line"><a name="l11629"></a><span class="lineno">11629</span>&#160;<span class="preprocessor">                                0x00000005  // Alternate Memory Scatter-Gather</span></div><div class="line"><a name="l11630"></a><span class="lineno">11630</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERMODE_PER_SG                                            \</span></div><div class="line"><a name="l11631"></a><span class="lineno">11631</span>&#160;<span class="preprocessor">                                0x00000006  // Peripheral Scatter-Gather</span></div><div class="line"><a name="l11632"></a><span class="lineno">11632</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERMODE_PER_SGA                                           \</span></div><div class="line"><a name="l11633"></a><span class="lineno">11633</span>&#160;<span class="preprocessor">                                0x00000007  // Alternate Peripheral</span></div><div class="line"><a name="l11634"></a><span class="lineno">11634</span>&#160;                                            <span class="comment">// Scatter-Gather</span></div><div class="line"><a name="l11635"></a><span class="lineno">11635</span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERSIZE_S   4</span></div><div class="line"><a name="l11636"></a><span class="lineno">11636</span>&#160;</div><div class="line"><a name="l11637"></a><span class="lineno">11637</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11638"></a><span class="lineno">11638</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11639"></a><span class="lineno">11639</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_ACTLR register.</span></div><div class="line"><a name="l11640"></a><span class="lineno">11640</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11641"></a><span class="lineno">11641</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11642"></a><span class="lineno">11642</span>&#160;<span class="preprocessor">#define NVIC_ACTLR_DISOOFP      0x00000200  // Disable Out-Of-Order Floating</span></div><div class="line"><a name="l11643"></a><span class="lineno">11643</span>&#160;                                            <span class="comment">// Point</span></div><div class="line"><a name="l11644"></a><span class="lineno">11644</span>&#160;<span class="preprocessor">#define NVIC_ACTLR_DISFPCA      0x00000100  // Disable CONTROL</span></div><div class="line"><a name="l11645"></a><span class="lineno">11645</span>&#160;<span class="preprocessor">#define NVIC_ACTLR_DISFOLD      0x00000004  // Disable IT Folding</span></div><div class="line"><a name="l11646"></a><span class="lineno">11646</span>&#160;<span class="preprocessor">#define NVIC_ACTLR_DISWBUF      0x00000002  // Disable Write Buffer</span></div><div class="line"><a name="l11647"></a><span class="lineno">11647</span>&#160;<span class="preprocessor">#define NVIC_ACTLR_DISMCYC      0x00000001  // Disable Interrupts of Multiple</span></div><div class="line"><a name="l11648"></a><span class="lineno">11648</span>&#160;                                            <span class="comment">// Cycle Instructions</span></div><div class="line"><a name="l11649"></a><span class="lineno">11649</span>&#160;</div><div class="line"><a name="l11650"></a><span class="lineno">11650</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11651"></a><span class="lineno">11651</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11652"></a><span class="lineno">11652</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_ST_CTRL register.</span></div><div class="line"><a name="l11653"></a><span class="lineno">11653</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11654"></a><span class="lineno">11654</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11655"></a><span class="lineno">11655</span>&#160;<span class="preprocessor">#define NVIC_ST_CTRL_COUNT      0x00010000  // Count Flag</span></div><div class="line"><a name="l11656"></a><span class="lineno">11656</span>&#160;<span class="preprocessor">#define NVIC_ST_CTRL_CLK_SRC    0x00000004  // Clock Source</span></div><div class="line"><a name="l11657"></a><span class="lineno">11657</span>&#160;<span class="preprocessor">#define NVIC_ST_CTRL_INTEN      0x00000002  // Interrupt Enable</span></div><div class="line"><a name="l11658"></a><span class="lineno">11658</span>&#160;<span class="preprocessor">#define NVIC_ST_CTRL_ENABLE     0x00000001  // Enable</span></div><div class="line"><a name="l11659"></a><span class="lineno">11659</span>&#160;</div><div class="line"><a name="l11660"></a><span class="lineno">11660</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11661"></a><span class="lineno">11661</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11662"></a><span class="lineno">11662</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_ST_RELOAD register.</span></div><div class="line"><a name="l11663"></a><span class="lineno">11663</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11664"></a><span class="lineno">11664</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11665"></a><span class="lineno">11665</span>&#160;<span class="preprocessor">#define NVIC_ST_RELOAD_M        0x00FFFFFF  // Reload Value</span></div><div class="line"><a name="l11666"></a><span class="lineno">11666</span>&#160;<span class="preprocessor">#define NVIC_ST_RELOAD_S        0</span></div><div class="line"><a name="l11667"></a><span class="lineno">11667</span>&#160;</div><div class="line"><a name="l11668"></a><span class="lineno">11668</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11669"></a><span class="lineno">11669</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11670"></a><span class="lineno">11670</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_ST_CURRENT</span></div><div class="line"><a name="l11671"></a><span class="lineno">11671</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l11672"></a><span class="lineno">11672</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11673"></a><span class="lineno">11673</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11674"></a><span class="lineno">11674</span>&#160;<span class="preprocessor">#define NVIC_ST_CURRENT_M       0x00FFFFFF  // Current Value</span></div><div class="line"><a name="l11675"></a><span class="lineno">11675</span>&#160;<span class="preprocessor">#define NVIC_ST_CURRENT_S       0</span></div><div class="line"><a name="l11676"></a><span class="lineno">11676</span>&#160;</div><div class="line"><a name="l11677"></a><span class="lineno">11677</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11678"></a><span class="lineno">11678</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11679"></a><span class="lineno">11679</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_EN0 register.</span></div><div class="line"><a name="l11680"></a><span class="lineno">11680</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11681"></a><span class="lineno">11681</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11682"></a><span class="lineno">11682</span>&#160;<span class="preprocessor">#define NVIC_EN0_INT_M          0xFFFFFFFF  // Interrupt Enable</span></div><div class="line"><a name="l11683"></a><span class="lineno">11683</span>&#160;</div><div class="line"><a name="l11684"></a><span class="lineno">11684</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11685"></a><span class="lineno">11685</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11686"></a><span class="lineno">11686</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_EN1 register.</span></div><div class="line"><a name="l11687"></a><span class="lineno">11687</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11688"></a><span class="lineno">11688</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11689"></a><span class="lineno">11689</span>&#160;<span class="preprocessor">#define NVIC_EN1_INT_M          0xFFFFFFFF  // Interrupt Enable</span></div><div class="line"><a name="l11690"></a><span class="lineno">11690</span>&#160;</div><div class="line"><a name="l11691"></a><span class="lineno">11691</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11692"></a><span class="lineno">11692</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11693"></a><span class="lineno">11693</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_EN2 register.</span></div><div class="line"><a name="l11694"></a><span class="lineno">11694</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11695"></a><span class="lineno">11695</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11696"></a><span class="lineno">11696</span>&#160;<span class="preprocessor">#define NVIC_EN2_INT_M          0xFFFFFFFF  // Interrupt Enable</span></div><div class="line"><a name="l11697"></a><span class="lineno">11697</span>&#160;</div><div class="line"><a name="l11698"></a><span class="lineno">11698</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11699"></a><span class="lineno">11699</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11700"></a><span class="lineno">11700</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_EN3 register.</span></div><div class="line"><a name="l11701"></a><span class="lineno">11701</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11702"></a><span class="lineno">11702</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11703"></a><span class="lineno">11703</span>&#160;<span class="preprocessor">#define NVIC_EN3_INT_M          0xFFFFFFFF  // Interrupt Enable</span></div><div class="line"><a name="l11704"></a><span class="lineno">11704</span>&#160;</div><div class="line"><a name="l11705"></a><span class="lineno">11705</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11706"></a><span class="lineno">11706</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11707"></a><span class="lineno">11707</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_EN4 register.</span></div><div class="line"><a name="l11708"></a><span class="lineno">11708</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11709"></a><span class="lineno">11709</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11710"></a><span class="lineno">11710</span>&#160;<span class="preprocessor">#define NVIC_EN4_INT_M          0x000007FF  // Interrupt Enable</span></div><div class="line"><a name="l11711"></a><span class="lineno">11711</span>&#160;</div><div class="line"><a name="l11712"></a><span class="lineno">11712</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11713"></a><span class="lineno">11713</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11714"></a><span class="lineno">11714</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_DIS0 register.</span></div><div class="line"><a name="l11715"></a><span class="lineno">11715</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11716"></a><span class="lineno">11716</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11717"></a><span class="lineno">11717</span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT_M         0xFFFFFFFF  // Interrupt Disable</span></div><div class="line"><a name="l11718"></a><span class="lineno">11718</span>&#160;</div><div class="line"><a name="l11719"></a><span class="lineno">11719</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11720"></a><span class="lineno">11720</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11721"></a><span class="lineno">11721</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_DIS1 register.</span></div><div class="line"><a name="l11722"></a><span class="lineno">11722</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11723"></a><span class="lineno">11723</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11724"></a><span class="lineno">11724</span>&#160;<span class="preprocessor">#define NVIC_DIS1_INT_M         0xFFFFFFFF  // Interrupt Disable</span></div><div class="line"><a name="l11725"></a><span class="lineno">11725</span>&#160;</div><div class="line"><a name="l11726"></a><span class="lineno">11726</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11727"></a><span class="lineno">11727</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11728"></a><span class="lineno">11728</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_DIS2 register.</span></div><div class="line"><a name="l11729"></a><span class="lineno">11729</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11730"></a><span class="lineno">11730</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11731"></a><span class="lineno">11731</span>&#160;<span class="preprocessor">#define NVIC_DIS2_INT_M         0xFFFFFFFF  // Interrupt Disable</span></div><div class="line"><a name="l11732"></a><span class="lineno">11732</span>&#160;</div><div class="line"><a name="l11733"></a><span class="lineno">11733</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11734"></a><span class="lineno">11734</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11735"></a><span class="lineno">11735</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_DIS3 register.</span></div><div class="line"><a name="l11736"></a><span class="lineno">11736</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11737"></a><span class="lineno">11737</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11738"></a><span class="lineno">11738</span>&#160;<span class="preprocessor">#define NVIC_DIS3_INT_M         0xFFFFFFFF  // Interrupt Disable</span></div><div class="line"><a name="l11739"></a><span class="lineno">11739</span>&#160;</div><div class="line"><a name="l11740"></a><span class="lineno">11740</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11741"></a><span class="lineno">11741</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11742"></a><span class="lineno">11742</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_DIS4 register.</span></div><div class="line"><a name="l11743"></a><span class="lineno">11743</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11744"></a><span class="lineno">11744</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11745"></a><span class="lineno">11745</span>&#160;<span class="preprocessor">#define NVIC_DIS4_INT_M         0x000007FF  // Interrupt Disable</span></div><div class="line"><a name="l11746"></a><span class="lineno">11746</span>&#160;</div><div class="line"><a name="l11747"></a><span class="lineno">11747</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11748"></a><span class="lineno">11748</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11749"></a><span class="lineno">11749</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PEND0 register.</span></div><div class="line"><a name="l11750"></a><span class="lineno">11750</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11751"></a><span class="lineno">11751</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11752"></a><span class="lineno">11752</span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT_M        0xFFFFFFFF  // Interrupt Set Pending</span></div><div class="line"><a name="l11753"></a><span class="lineno">11753</span>&#160;</div><div class="line"><a name="l11754"></a><span class="lineno">11754</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11755"></a><span class="lineno">11755</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11756"></a><span class="lineno">11756</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PEND1 register.</span></div><div class="line"><a name="l11757"></a><span class="lineno">11757</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11758"></a><span class="lineno">11758</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11759"></a><span class="lineno">11759</span>&#160;<span class="preprocessor">#define NVIC_PEND1_INT_M        0xFFFFFFFF  // Interrupt Set Pending</span></div><div class="line"><a name="l11760"></a><span class="lineno">11760</span>&#160;</div><div class="line"><a name="l11761"></a><span class="lineno">11761</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11762"></a><span class="lineno">11762</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11763"></a><span class="lineno">11763</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PEND2 register.</span></div><div class="line"><a name="l11764"></a><span class="lineno">11764</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11765"></a><span class="lineno">11765</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11766"></a><span class="lineno">11766</span>&#160;<span class="preprocessor">#define NVIC_PEND2_INT_M        0xFFFFFFFF  // Interrupt Set Pending</span></div><div class="line"><a name="l11767"></a><span class="lineno">11767</span>&#160;</div><div class="line"><a name="l11768"></a><span class="lineno">11768</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11769"></a><span class="lineno">11769</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11770"></a><span class="lineno">11770</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PEND3 register.</span></div><div class="line"><a name="l11771"></a><span class="lineno">11771</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11772"></a><span class="lineno">11772</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11773"></a><span class="lineno">11773</span>&#160;<span class="preprocessor">#define NVIC_PEND3_INT_M        0xFFFFFFFF  // Interrupt Set Pending</span></div><div class="line"><a name="l11774"></a><span class="lineno">11774</span>&#160;</div><div class="line"><a name="l11775"></a><span class="lineno">11775</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11776"></a><span class="lineno">11776</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11777"></a><span class="lineno">11777</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PEND4 register.</span></div><div class="line"><a name="l11778"></a><span class="lineno">11778</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11779"></a><span class="lineno">11779</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11780"></a><span class="lineno">11780</span>&#160;<span class="preprocessor">#define NVIC_PEND4_INT_M        0x000007FF  // Interrupt Set Pending</span></div><div class="line"><a name="l11781"></a><span class="lineno">11781</span>&#160;</div><div class="line"><a name="l11782"></a><span class="lineno">11782</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11783"></a><span class="lineno">11783</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11784"></a><span class="lineno">11784</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_UNPEND0 register.</span></div><div class="line"><a name="l11785"></a><span class="lineno">11785</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11786"></a><span class="lineno">11786</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11787"></a><span class="lineno">11787</span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT_M      0xFFFFFFFF  // Interrupt Clear Pending</span></div><div class="line"><a name="l11788"></a><span class="lineno">11788</span>&#160;</div><div class="line"><a name="l11789"></a><span class="lineno">11789</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11790"></a><span class="lineno">11790</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11791"></a><span class="lineno">11791</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_UNPEND1 register.</span></div><div class="line"><a name="l11792"></a><span class="lineno">11792</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11793"></a><span class="lineno">11793</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11794"></a><span class="lineno">11794</span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT_M      0xFFFFFFFF  // Interrupt Clear Pending</span></div><div class="line"><a name="l11795"></a><span class="lineno">11795</span>&#160;</div><div class="line"><a name="l11796"></a><span class="lineno">11796</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11797"></a><span class="lineno">11797</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11798"></a><span class="lineno">11798</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_UNPEND2 register.</span></div><div class="line"><a name="l11799"></a><span class="lineno">11799</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11800"></a><span class="lineno">11800</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11801"></a><span class="lineno">11801</span>&#160;<span class="preprocessor">#define NVIC_UNPEND2_INT_M      0xFFFFFFFF  // Interrupt Clear Pending</span></div><div class="line"><a name="l11802"></a><span class="lineno">11802</span>&#160;</div><div class="line"><a name="l11803"></a><span class="lineno">11803</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11804"></a><span class="lineno">11804</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11805"></a><span class="lineno">11805</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_UNPEND3 register.</span></div><div class="line"><a name="l11806"></a><span class="lineno">11806</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11807"></a><span class="lineno">11807</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11808"></a><span class="lineno">11808</span>&#160;<span class="preprocessor">#define NVIC_UNPEND3_INT_M      0xFFFFFFFF  // Interrupt Clear Pending</span></div><div class="line"><a name="l11809"></a><span class="lineno">11809</span>&#160;</div><div class="line"><a name="l11810"></a><span class="lineno">11810</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11811"></a><span class="lineno">11811</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11812"></a><span class="lineno">11812</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_UNPEND4 register.</span></div><div class="line"><a name="l11813"></a><span class="lineno">11813</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11814"></a><span class="lineno">11814</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11815"></a><span class="lineno">11815</span>&#160;<span class="preprocessor">#define NVIC_UNPEND4_INT_M      0x000007FF  // Interrupt Clear Pending</span></div><div class="line"><a name="l11816"></a><span class="lineno">11816</span>&#160;</div><div class="line"><a name="l11817"></a><span class="lineno">11817</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11818"></a><span class="lineno">11818</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11819"></a><span class="lineno">11819</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_ACTIVE0 register.</span></div><div class="line"><a name="l11820"></a><span class="lineno">11820</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11821"></a><span class="lineno">11821</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11822"></a><span class="lineno">11822</span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT_M      0xFFFFFFFF  // Interrupt Active</span></div><div class="line"><a name="l11823"></a><span class="lineno">11823</span>&#160;</div><div class="line"><a name="l11824"></a><span class="lineno">11824</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11825"></a><span class="lineno">11825</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11826"></a><span class="lineno">11826</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_ACTIVE1 register.</span></div><div class="line"><a name="l11827"></a><span class="lineno">11827</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11828"></a><span class="lineno">11828</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11829"></a><span class="lineno">11829</span>&#160;<span class="preprocessor">#define NVIC_ACTIVE1_INT_M      0xFFFFFFFF  // Interrupt Active</span></div><div class="line"><a name="l11830"></a><span class="lineno">11830</span>&#160;</div><div class="line"><a name="l11831"></a><span class="lineno">11831</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11832"></a><span class="lineno">11832</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11833"></a><span class="lineno">11833</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_ACTIVE2 register.</span></div><div class="line"><a name="l11834"></a><span class="lineno">11834</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11835"></a><span class="lineno">11835</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11836"></a><span class="lineno">11836</span>&#160;<span class="preprocessor">#define NVIC_ACTIVE2_INT_M      0xFFFFFFFF  // Interrupt Active</span></div><div class="line"><a name="l11837"></a><span class="lineno">11837</span>&#160;</div><div class="line"><a name="l11838"></a><span class="lineno">11838</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11839"></a><span class="lineno">11839</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11840"></a><span class="lineno">11840</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_ACTIVE3 register.</span></div><div class="line"><a name="l11841"></a><span class="lineno">11841</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11842"></a><span class="lineno">11842</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11843"></a><span class="lineno">11843</span>&#160;<span class="preprocessor">#define NVIC_ACTIVE3_INT_M      0xFFFFFFFF  // Interrupt Active</span></div><div class="line"><a name="l11844"></a><span class="lineno">11844</span>&#160;</div><div class="line"><a name="l11845"></a><span class="lineno">11845</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11846"></a><span class="lineno">11846</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11847"></a><span class="lineno">11847</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_ACTIVE4 register.</span></div><div class="line"><a name="l11848"></a><span class="lineno">11848</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11849"></a><span class="lineno">11849</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11850"></a><span class="lineno">11850</span>&#160;<span class="preprocessor">#define NVIC_ACTIVE4_INT_M      0x000007FF  // Interrupt Active</span></div><div class="line"><a name="l11851"></a><span class="lineno">11851</span>&#160;</div><div class="line"><a name="l11852"></a><span class="lineno">11852</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11853"></a><span class="lineno">11853</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11854"></a><span class="lineno">11854</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI0 register.</span></div><div class="line"><a name="l11855"></a><span class="lineno">11855</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11856"></a><span class="lineno">11856</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11857"></a><span class="lineno">11857</span>&#160;<span class="preprocessor">#define NVIC_PRI0_INT3_M        0xE0000000  // Interrupt 3 Priority Mask</span></div><div class="line"><a name="l11858"></a><span class="lineno">11858</span>&#160;<span class="preprocessor">#define NVIC_PRI0_INT2_M        0x00E00000  // Interrupt 2 Priority Mask</span></div><div class="line"><a name="l11859"></a><span class="lineno">11859</span>&#160;<span class="preprocessor">#define NVIC_PRI0_INT1_M        0x0000E000  // Interrupt 1 Priority Mask</span></div><div class="line"><a name="l11860"></a><span class="lineno">11860</span>&#160;<span class="preprocessor">#define NVIC_PRI0_INT0_M        0x000000E0  // Interrupt 0 Priority Mask</span></div><div class="line"><a name="l11861"></a><span class="lineno">11861</span>&#160;<span class="preprocessor">#define NVIC_PRI0_INT3_S        29</span></div><div class="line"><a name="l11862"></a><span class="lineno">11862</span>&#160;<span class="preprocessor">#define NVIC_PRI0_INT2_S        21</span></div><div class="line"><a name="l11863"></a><span class="lineno">11863</span>&#160;<span class="preprocessor">#define NVIC_PRI0_INT1_S        13</span></div><div class="line"><a name="l11864"></a><span class="lineno">11864</span>&#160;<span class="preprocessor">#define NVIC_PRI0_INT0_S        5</span></div><div class="line"><a name="l11865"></a><span class="lineno">11865</span>&#160;</div><div class="line"><a name="l11866"></a><span class="lineno">11866</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11867"></a><span class="lineno">11867</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11868"></a><span class="lineno">11868</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI1 register.</span></div><div class="line"><a name="l11869"></a><span class="lineno">11869</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11870"></a><span class="lineno">11870</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11871"></a><span class="lineno">11871</span>&#160;<span class="preprocessor">#define NVIC_PRI1_INT7_M        0xE0000000  // Interrupt 7 Priority Mask</span></div><div class="line"><a name="l11872"></a><span class="lineno">11872</span>&#160;<span class="preprocessor">#define NVIC_PRI1_INT6_M        0x00E00000  // Interrupt 6 Priority Mask</span></div><div class="line"><a name="l11873"></a><span class="lineno">11873</span>&#160;<span class="preprocessor">#define NVIC_PRI1_INT5_M        0x0000E000  // Interrupt 5 Priority Mask</span></div><div class="line"><a name="l11874"></a><span class="lineno">11874</span>&#160;<span class="preprocessor">#define NVIC_PRI1_INT4_M        0x000000E0  // Interrupt 4 Priority Mask</span></div><div class="line"><a name="l11875"></a><span class="lineno">11875</span>&#160;<span class="preprocessor">#define NVIC_PRI1_INT7_S        29</span></div><div class="line"><a name="l11876"></a><span class="lineno">11876</span>&#160;<span class="preprocessor">#define NVIC_PRI1_INT6_S        21</span></div><div class="line"><a name="l11877"></a><span class="lineno">11877</span>&#160;<span class="preprocessor">#define NVIC_PRI1_INT5_S        13</span></div><div class="line"><a name="l11878"></a><span class="lineno">11878</span>&#160;<span class="preprocessor">#define NVIC_PRI1_INT4_S        5</span></div><div class="line"><a name="l11879"></a><span class="lineno">11879</span>&#160;</div><div class="line"><a name="l11880"></a><span class="lineno">11880</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11881"></a><span class="lineno">11881</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11882"></a><span class="lineno">11882</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI2 register.</span></div><div class="line"><a name="l11883"></a><span class="lineno">11883</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11884"></a><span class="lineno">11884</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11885"></a><span class="lineno">11885</span>&#160;<span class="preprocessor">#define NVIC_PRI2_INT11_M       0xE0000000  // Interrupt 11 Priority Mask</span></div><div class="line"><a name="l11886"></a><span class="lineno">11886</span>&#160;<span class="preprocessor">#define NVIC_PRI2_INT10_M       0x00E00000  // Interrupt 10 Priority Mask</span></div><div class="line"><a name="l11887"></a><span class="lineno">11887</span>&#160;<span class="preprocessor">#define NVIC_PRI2_INT9_M        0x0000E000  // Interrupt 9 Priority Mask</span></div><div class="line"><a name="l11888"></a><span class="lineno">11888</span>&#160;<span class="preprocessor">#define NVIC_PRI2_INT8_M        0x000000E0  // Interrupt 8 Priority Mask</span></div><div class="line"><a name="l11889"></a><span class="lineno">11889</span>&#160;<span class="preprocessor">#define NVIC_PRI2_INT11_S       29</span></div><div class="line"><a name="l11890"></a><span class="lineno">11890</span>&#160;<span class="preprocessor">#define NVIC_PRI2_INT10_S       21</span></div><div class="line"><a name="l11891"></a><span class="lineno">11891</span>&#160;<span class="preprocessor">#define NVIC_PRI2_INT9_S        13</span></div><div class="line"><a name="l11892"></a><span class="lineno">11892</span>&#160;<span class="preprocessor">#define NVIC_PRI2_INT8_S        5</span></div><div class="line"><a name="l11893"></a><span class="lineno">11893</span>&#160;</div><div class="line"><a name="l11894"></a><span class="lineno">11894</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11895"></a><span class="lineno">11895</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11896"></a><span class="lineno">11896</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI3 register.</span></div><div class="line"><a name="l11897"></a><span class="lineno">11897</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11898"></a><span class="lineno">11898</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11899"></a><span class="lineno">11899</span>&#160;<span class="preprocessor">#define NVIC_PRI3_INT15_M       0xE0000000  // Interrupt 15 Priority Mask</span></div><div class="line"><a name="l11900"></a><span class="lineno">11900</span>&#160;<span class="preprocessor">#define NVIC_PRI3_INT14_M       0x00E00000  // Interrupt 14 Priority Mask</span></div><div class="line"><a name="l11901"></a><span class="lineno">11901</span>&#160;<span class="preprocessor">#define NVIC_PRI3_INT13_M       0x0000E000  // Interrupt 13 Priority Mask</span></div><div class="line"><a name="l11902"></a><span class="lineno">11902</span>&#160;<span class="preprocessor">#define NVIC_PRI3_INT12_M       0x000000E0  // Interrupt 12 Priority Mask</span></div><div class="line"><a name="l11903"></a><span class="lineno">11903</span>&#160;<span class="preprocessor">#define NVIC_PRI3_INT15_S       29</span></div><div class="line"><a name="l11904"></a><span class="lineno">11904</span>&#160;<span class="preprocessor">#define NVIC_PRI3_INT14_S       21</span></div><div class="line"><a name="l11905"></a><span class="lineno">11905</span>&#160;<span class="preprocessor">#define NVIC_PRI3_INT13_S       13</span></div><div class="line"><a name="l11906"></a><span class="lineno">11906</span>&#160;<span class="preprocessor">#define NVIC_PRI3_INT12_S       5</span></div><div class="line"><a name="l11907"></a><span class="lineno">11907</span>&#160;</div><div class="line"><a name="l11908"></a><span class="lineno">11908</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11909"></a><span class="lineno">11909</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11910"></a><span class="lineno">11910</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI4 register.</span></div><div class="line"><a name="l11911"></a><span class="lineno">11911</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11912"></a><span class="lineno">11912</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11913"></a><span class="lineno">11913</span>&#160;<span class="preprocessor">#define NVIC_PRI4_INT19_M       0xE0000000  // Interrupt 19 Priority Mask</span></div><div class="line"><a name="l11914"></a><span class="lineno">11914</span>&#160;<span class="preprocessor">#define NVIC_PRI4_INT18_M       0x00E00000  // Interrupt 18 Priority Mask</span></div><div class="line"><a name="l11915"></a><span class="lineno">11915</span>&#160;<span class="preprocessor">#define NVIC_PRI4_INT17_M       0x0000E000  // Interrupt 17 Priority Mask</span></div><div class="line"><a name="l11916"></a><span class="lineno">11916</span>&#160;<span class="preprocessor">#define NVIC_PRI4_INT16_M       0x000000E0  // Interrupt 16 Priority Mask</span></div><div class="line"><a name="l11917"></a><span class="lineno">11917</span>&#160;<span class="preprocessor">#define NVIC_PRI4_INT19_S       29</span></div><div class="line"><a name="l11918"></a><span class="lineno">11918</span>&#160;<span class="preprocessor">#define NVIC_PRI4_INT18_S       21</span></div><div class="line"><a name="l11919"></a><span class="lineno">11919</span>&#160;<span class="preprocessor">#define NVIC_PRI4_INT17_S       13</span></div><div class="line"><a name="l11920"></a><span class="lineno">11920</span>&#160;<span class="preprocessor">#define NVIC_PRI4_INT16_S       5</span></div><div class="line"><a name="l11921"></a><span class="lineno">11921</span>&#160;</div><div class="line"><a name="l11922"></a><span class="lineno">11922</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11923"></a><span class="lineno">11923</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11924"></a><span class="lineno">11924</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI5 register.</span></div><div class="line"><a name="l11925"></a><span class="lineno">11925</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11926"></a><span class="lineno">11926</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11927"></a><span class="lineno">11927</span>&#160;<span class="preprocessor">#define NVIC_PRI5_INT23_M       0xE0000000  // Interrupt 23 Priority Mask</span></div><div class="line"><a name="l11928"></a><span class="lineno">11928</span>&#160;<span class="preprocessor">#define NVIC_PRI5_INT22_M       0x00E00000  // Interrupt 22 Priority Mask</span></div><div class="line"><a name="l11929"></a><span class="lineno">11929</span>&#160;<span class="preprocessor">#define NVIC_PRI5_INT21_M       0x0000E000  // Interrupt 21 Priority Mask</span></div><div class="line"><a name="l11930"></a><span class="lineno">11930</span>&#160;<span class="preprocessor">#define NVIC_PRI5_INT20_M       0x000000E0  // Interrupt 20 Priority Mask</span></div><div class="line"><a name="l11931"></a><span class="lineno">11931</span>&#160;<span class="preprocessor">#define NVIC_PRI5_INT23_S       29</span></div><div class="line"><a name="l11932"></a><span class="lineno">11932</span>&#160;<span class="preprocessor">#define NVIC_PRI5_INT22_S       21</span></div><div class="line"><a name="l11933"></a><span class="lineno">11933</span>&#160;<span class="preprocessor">#define NVIC_PRI5_INT21_S       13</span></div><div class="line"><a name="l11934"></a><span class="lineno">11934</span>&#160;<span class="preprocessor">#define NVIC_PRI5_INT20_S       5</span></div><div class="line"><a name="l11935"></a><span class="lineno">11935</span>&#160;</div><div class="line"><a name="l11936"></a><span class="lineno">11936</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11937"></a><span class="lineno">11937</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11938"></a><span class="lineno">11938</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI6 register.</span></div><div class="line"><a name="l11939"></a><span class="lineno">11939</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11940"></a><span class="lineno">11940</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11941"></a><span class="lineno">11941</span>&#160;<span class="preprocessor">#define NVIC_PRI6_INT27_M       0xE0000000  // Interrupt 27 Priority Mask</span></div><div class="line"><a name="l11942"></a><span class="lineno">11942</span>&#160;<span class="preprocessor">#define NVIC_PRI6_INT26_M       0x00E00000  // Interrupt 26 Priority Mask</span></div><div class="line"><a name="l11943"></a><span class="lineno">11943</span>&#160;<span class="preprocessor">#define NVIC_PRI6_INT25_M       0x0000E000  // Interrupt 25 Priority Mask</span></div><div class="line"><a name="l11944"></a><span class="lineno">11944</span>&#160;<span class="preprocessor">#define NVIC_PRI6_INT24_M       0x000000E0  // Interrupt 24 Priority Mask</span></div><div class="line"><a name="l11945"></a><span class="lineno">11945</span>&#160;<span class="preprocessor">#define NVIC_PRI6_INT27_S       29</span></div><div class="line"><a name="l11946"></a><span class="lineno">11946</span>&#160;<span class="preprocessor">#define NVIC_PRI6_INT26_S       21</span></div><div class="line"><a name="l11947"></a><span class="lineno">11947</span>&#160;<span class="preprocessor">#define NVIC_PRI6_INT25_S       13</span></div><div class="line"><a name="l11948"></a><span class="lineno">11948</span>&#160;<span class="preprocessor">#define NVIC_PRI6_INT24_S       5</span></div><div class="line"><a name="l11949"></a><span class="lineno">11949</span>&#160;</div><div class="line"><a name="l11950"></a><span class="lineno">11950</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11951"></a><span class="lineno">11951</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11952"></a><span class="lineno">11952</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI7 register.</span></div><div class="line"><a name="l11953"></a><span class="lineno">11953</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11954"></a><span class="lineno">11954</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11955"></a><span class="lineno">11955</span>&#160;<span class="preprocessor">#define NVIC_PRI7_INT31_M       0xE0000000  // Interrupt 31 Priority Mask</span></div><div class="line"><a name="l11956"></a><span class="lineno">11956</span>&#160;<span class="preprocessor">#define NVIC_PRI7_INT30_M       0x00E00000  // Interrupt 30 Priority Mask</span></div><div class="line"><a name="l11957"></a><span class="lineno">11957</span>&#160;<span class="preprocessor">#define NVIC_PRI7_INT29_M       0x0000E000  // Interrupt 29 Priority Mask</span></div><div class="line"><a name="l11958"></a><span class="lineno">11958</span>&#160;<span class="preprocessor">#define NVIC_PRI7_INT28_M       0x000000E0  // Interrupt 28 Priority Mask</span></div><div class="line"><a name="l11959"></a><span class="lineno">11959</span>&#160;<span class="preprocessor">#define NVIC_PRI7_INT31_S       29</span></div><div class="line"><a name="l11960"></a><span class="lineno">11960</span>&#160;<span class="preprocessor">#define NVIC_PRI7_INT30_S       21</span></div><div class="line"><a name="l11961"></a><span class="lineno">11961</span>&#160;<span class="preprocessor">#define NVIC_PRI7_INT29_S       13</span></div><div class="line"><a name="l11962"></a><span class="lineno">11962</span>&#160;<span class="preprocessor">#define NVIC_PRI7_INT28_S       5</span></div><div class="line"><a name="l11963"></a><span class="lineno">11963</span>&#160;</div><div class="line"><a name="l11964"></a><span class="lineno">11964</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11965"></a><span class="lineno">11965</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11966"></a><span class="lineno">11966</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI8 register.</span></div><div class="line"><a name="l11967"></a><span class="lineno">11967</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11968"></a><span class="lineno">11968</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11969"></a><span class="lineno">11969</span>&#160;<span class="preprocessor">#define NVIC_PRI8_INT35_M       0xE0000000  // Interrupt 35 Priority Mask</span></div><div class="line"><a name="l11970"></a><span class="lineno">11970</span>&#160;<span class="preprocessor">#define NVIC_PRI8_INT34_M       0x00E00000  // Interrupt 34 Priority Mask</span></div><div class="line"><a name="l11971"></a><span class="lineno">11971</span>&#160;<span class="preprocessor">#define NVIC_PRI8_INT33_M       0x0000E000  // Interrupt 33 Priority Mask</span></div><div class="line"><a name="l11972"></a><span class="lineno">11972</span>&#160;<span class="preprocessor">#define NVIC_PRI8_INT32_M       0x000000E0  // Interrupt 32 Priority Mask</span></div><div class="line"><a name="l11973"></a><span class="lineno">11973</span>&#160;<span class="preprocessor">#define NVIC_PRI8_INT35_S       29</span></div><div class="line"><a name="l11974"></a><span class="lineno">11974</span>&#160;<span class="preprocessor">#define NVIC_PRI8_INT34_S       21</span></div><div class="line"><a name="l11975"></a><span class="lineno">11975</span>&#160;<span class="preprocessor">#define NVIC_PRI8_INT33_S       13</span></div><div class="line"><a name="l11976"></a><span class="lineno">11976</span>&#160;<span class="preprocessor">#define NVIC_PRI8_INT32_S       5</span></div><div class="line"><a name="l11977"></a><span class="lineno">11977</span>&#160;</div><div class="line"><a name="l11978"></a><span class="lineno">11978</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11979"></a><span class="lineno">11979</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11980"></a><span class="lineno">11980</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI9 register.</span></div><div class="line"><a name="l11981"></a><span class="lineno">11981</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11982"></a><span class="lineno">11982</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11983"></a><span class="lineno">11983</span>&#160;<span class="preprocessor">#define NVIC_PRI9_INT39_M       0xE0000000  // Interrupt 39 Priority Mask</span></div><div class="line"><a name="l11984"></a><span class="lineno">11984</span>&#160;<span class="preprocessor">#define NVIC_PRI9_INT38_M       0x00E00000  // Interrupt 38 Priority Mask</span></div><div class="line"><a name="l11985"></a><span class="lineno">11985</span>&#160;<span class="preprocessor">#define NVIC_PRI9_INT37_M       0x0000E000  // Interrupt 37 Priority Mask</span></div><div class="line"><a name="l11986"></a><span class="lineno">11986</span>&#160;<span class="preprocessor">#define NVIC_PRI9_INT36_M       0x000000E0  // Interrupt 36 Priority Mask</span></div><div class="line"><a name="l11987"></a><span class="lineno">11987</span>&#160;<span class="preprocessor">#define NVIC_PRI9_INT39_S       29</span></div><div class="line"><a name="l11988"></a><span class="lineno">11988</span>&#160;<span class="preprocessor">#define NVIC_PRI9_INT38_S       21</span></div><div class="line"><a name="l11989"></a><span class="lineno">11989</span>&#160;<span class="preprocessor">#define NVIC_PRI9_INT37_S       13</span></div><div class="line"><a name="l11990"></a><span class="lineno">11990</span>&#160;<span class="preprocessor">#define NVIC_PRI9_INT36_S       5</span></div><div class="line"><a name="l11991"></a><span class="lineno">11991</span>&#160;</div><div class="line"><a name="l11992"></a><span class="lineno">11992</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11993"></a><span class="lineno">11993</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11994"></a><span class="lineno">11994</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI10 register.</span></div><div class="line"><a name="l11995"></a><span class="lineno">11995</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11996"></a><span class="lineno">11996</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l11997"></a><span class="lineno">11997</span>&#160;<span class="preprocessor">#define NVIC_PRI10_INT43_M      0xE0000000  // Interrupt 43 Priority Mask</span></div><div class="line"><a name="l11998"></a><span class="lineno">11998</span>&#160;<span class="preprocessor">#define NVIC_PRI10_INT42_M      0x00E00000  // Interrupt 42 Priority Mask</span></div><div class="line"><a name="l11999"></a><span class="lineno">11999</span>&#160;<span class="preprocessor">#define NVIC_PRI10_INT41_M      0x0000E000  // Interrupt 41 Priority Mask</span></div><div class="line"><a name="l12000"></a><span class="lineno">12000</span>&#160;<span class="preprocessor">#define NVIC_PRI10_INT40_M      0x000000E0  // Interrupt 40 Priority Mask</span></div><div class="line"><a name="l12001"></a><span class="lineno">12001</span>&#160;<span class="preprocessor">#define NVIC_PRI10_INT43_S      29</span></div><div class="line"><a name="l12002"></a><span class="lineno">12002</span>&#160;<span class="preprocessor">#define NVIC_PRI10_INT42_S      21</span></div><div class="line"><a name="l12003"></a><span class="lineno">12003</span>&#160;<span class="preprocessor">#define NVIC_PRI10_INT41_S      13</span></div><div class="line"><a name="l12004"></a><span class="lineno">12004</span>&#160;<span class="preprocessor">#define NVIC_PRI10_INT40_S      5</span></div><div class="line"><a name="l12005"></a><span class="lineno">12005</span>&#160;</div><div class="line"><a name="l12006"></a><span class="lineno">12006</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12007"></a><span class="lineno">12007</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12008"></a><span class="lineno">12008</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI11 register.</span></div><div class="line"><a name="l12009"></a><span class="lineno">12009</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12010"></a><span class="lineno">12010</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12011"></a><span class="lineno">12011</span>&#160;<span class="preprocessor">#define NVIC_PRI11_INT47_M      0xE0000000  // Interrupt 47 Priority Mask</span></div><div class="line"><a name="l12012"></a><span class="lineno">12012</span>&#160;<span class="preprocessor">#define NVIC_PRI11_INT46_M      0x00E00000  // Interrupt 46 Priority Mask</span></div><div class="line"><a name="l12013"></a><span class="lineno">12013</span>&#160;<span class="preprocessor">#define NVIC_PRI11_INT45_M      0x0000E000  // Interrupt 45 Priority Mask</span></div><div class="line"><a name="l12014"></a><span class="lineno">12014</span>&#160;<span class="preprocessor">#define NVIC_PRI11_INT44_M      0x000000E0  // Interrupt 44 Priority Mask</span></div><div class="line"><a name="l12015"></a><span class="lineno">12015</span>&#160;<span class="preprocessor">#define NVIC_PRI11_INT47_S      29</span></div><div class="line"><a name="l12016"></a><span class="lineno">12016</span>&#160;<span class="preprocessor">#define NVIC_PRI11_INT46_S      21</span></div><div class="line"><a name="l12017"></a><span class="lineno">12017</span>&#160;<span class="preprocessor">#define NVIC_PRI11_INT45_S      13</span></div><div class="line"><a name="l12018"></a><span class="lineno">12018</span>&#160;<span class="preprocessor">#define NVIC_PRI11_INT44_S      5</span></div><div class="line"><a name="l12019"></a><span class="lineno">12019</span>&#160;</div><div class="line"><a name="l12020"></a><span class="lineno">12020</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12021"></a><span class="lineno">12021</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12022"></a><span class="lineno">12022</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI12 register.</span></div><div class="line"><a name="l12023"></a><span class="lineno">12023</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12024"></a><span class="lineno">12024</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12025"></a><span class="lineno">12025</span>&#160;<span class="preprocessor">#define NVIC_PRI12_INT51_M      0xE0000000  // Interrupt 51 Priority Mask</span></div><div class="line"><a name="l12026"></a><span class="lineno">12026</span>&#160;<span class="preprocessor">#define NVIC_PRI12_INT50_M      0x00E00000  // Interrupt 50 Priority Mask</span></div><div class="line"><a name="l12027"></a><span class="lineno">12027</span>&#160;<span class="preprocessor">#define NVIC_PRI12_INT49_M      0x0000E000  // Interrupt 49 Priority Mask</span></div><div class="line"><a name="l12028"></a><span class="lineno">12028</span>&#160;<span class="preprocessor">#define NVIC_PRI12_INT48_M      0x000000E0  // Interrupt 48 Priority Mask</span></div><div class="line"><a name="l12029"></a><span class="lineno">12029</span>&#160;<span class="preprocessor">#define NVIC_PRI12_INT51_S      29</span></div><div class="line"><a name="l12030"></a><span class="lineno">12030</span>&#160;<span class="preprocessor">#define NVIC_PRI12_INT50_S      21</span></div><div class="line"><a name="l12031"></a><span class="lineno">12031</span>&#160;<span class="preprocessor">#define NVIC_PRI12_INT49_S      13</span></div><div class="line"><a name="l12032"></a><span class="lineno">12032</span>&#160;<span class="preprocessor">#define NVIC_PRI12_INT48_S      5</span></div><div class="line"><a name="l12033"></a><span class="lineno">12033</span>&#160;</div><div class="line"><a name="l12034"></a><span class="lineno">12034</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12035"></a><span class="lineno">12035</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12036"></a><span class="lineno">12036</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI13 register.</span></div><div class="line"><a name="l12037"></a><span class="lineno">12037</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12038"></a><span class="lineno">12038</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12039"></a><span class="lineno">12039</span>&#160;<span class="preprocessor">#define NVIC_PRI13_INT55_M      0xE0000000  // Interrupt 55 Priority Mask</span></div><div class="line"><a name="l12040"></a><span class="lineno">12040</span>&#160;<span class="preprocessor">#define NVIC_PRI13_INT54_M      0x00E00000  // Interrupt 54 Priority Mask</span></div><div class="line"><a name="l12041"></a><span class="lineno">12041</span>&#160;<span class="preprocessor">#define NVIC_PRI13_INT53_M      0x0000E000  // Interrupt 53 Priority Mask</span></div><div class="line"><a name="l12042"></a><span class="lineno">12042</span>&#160;<span class="preprocessor">#define NVIC_PRI13_INT52_M      0x000000E0  // Interrupt 52 Priority Mask</span></div><div class="line"><a name="l12043"></a><span class="lineno">12043</span>&#160;<span class="preprocessor">#define NVIC_PRI13_INT55_S      29</span></div><div class="line"><a name="l12044"></a><span class="lineno">12044</span>&#160;<span class="preprocessor">#define NVIC_PRI13_INT54_S      21</span></div><div class="line"><a name="l12045"></a><span class="lineno">12045</span>&#160;<span class="preprocessor">#define NVIC_PRI13_INT53_S      13</span></div><div class="line"><a name="l12046"></a><span class="lineno">12046</span>&#160;<span class="preprocessor">#define NVIC_PRI13_INT52_S      5</span></div><div class="line"><a name="l12047"></a><span class="lineno">12047</span>&#160;</div><div class="line"><a name="l12048"></a><span class="lineno">12048</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12049"></a><span class="lineno">12049</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12050"></a><span class="lineno">12050</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI14 register.</span></div><div class="line"><a name="l12051"></a><span class="lineno">12051</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12052"></a><span class="lineno">12052</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12053"></a><span class="lineno">12053</span>&#160;<span class="preprocessor">#define NVIC_PRI14_INTD_M       0xE0000000  // Interrupt 59 Priority Mask</span></div><div class="line"><a name="l12054"></a><span class="lineno">12054</span>&#160;<span class="preprocessor">#define NVIC_PRI14_INTC_M       0x00E00000  // Interrupt 58 Priority Mask</span></div><div class="line"><a name="l12055"></a><span class="lineno">12055</span>&#160;<span class="preprocessor">#define NVIC_PRI14_INTB_M       0x0000E000  // Interrupt 57 Priority Mask</span></div><div class="line"><a name="l12056"></a><span class="lineno">12056</span>&#160;<span class="preprocessor">#define NVIC_PRI14_INTA_M       0x000000E0  // Interrupt 56 Priority Mask</span></div><div class="line"><a name="l12057"></a><span class="lineno">12057</span>&#160;<span class="preprocessor">#define NVIC_PRI14_INTD_S       29</span></div><div class="line"><a name="l12058"></a><span class="lineno">12058</span>&#160;<span class="preprocessor">#define NVIC_PRI14_INTC_S       21</span></div><div class="line"><a name="l12059"></a><span class="lineno">12059</span>&#160;<span class="preprocessor">#define NVIC_PRI14_INTB_S       13</span></div><div class="line"><a name="l12060"></a><span class="lineno">12060</span>&#160;<span class="preprocessor">#define NVIC_PRI14_INTA_S       5</span></div><div class="line"><a name="l12061"></a><span class="lineno">12061</span>&#160;</div><div class="line"><a name="l12062"></a><span class="lineno">12062</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12063"></a><span class="lineno">12063</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12064"></a><span class="lineno">12064</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI15 register.</span></div><div class="line"><a name="l12065"></a><span class="lineno">12065</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12066"></a><span class="lineno">12066</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12067"></a><span class="lineno">12067</span>&#160;<span class="preprocessor">#define NVIC_PRI15_INTD_M       0xE0000000  // Interrupt 63 Priority Mask</span></div><div class="line"><a name="l12068"></a><span class="lineno">12068</span>&#160;<span class="preprocessor">#define NVIC_PRI15_INTC_M       0x00E00000  // Interrupt 62 Priority Mask</span></div><div class="line"><a name="l12069"></a><span class="lineno">12069</span>&#160;<span class="preprocessor">#define NVIC_PRI15_INTB_M       0x0000E000  // Interrupt 61 Priority Mask</span></div><div class="line"><a name="l12070"></a><span class="lineno">12070</span>&#160;<span class="preprocessor">#define NVIC_PRI15_INTA_M       0x000000E0  // Interrupt 60 Priority Mask</span></div><div class="line"><a name="l12071"></a><span class="lineno">12071</span>&#160;<span class="preprocessor">#define NVIC_PRI15_INTD_S       29</span></div><div class="line"><a name="l12072"></a><span class="lineno">12072</span>&#160;<span class="preprocessor">#define NVIC_PRI15_INTC_S       21</span></div><div class="line"><a name="l12073"></a><span class="lineno">12073</span>&#160;<span class="preprocessor">#define NVIC_PRI15_INTB_S       13</span></div><div class="line"><a name="l12074"></a><span class="lineno">12074</span>&#160;<span class="preprocessor">#define NVIC_PRI15_INTA_S       5</span></div><div class="line"><a name="l12075"></a><span class="lineno">12075</span>&#160;</div><div class="line"><a name="l12076"></a><span class="lineno">12076</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12077"></a><span class="lineno">12077</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12078"></a><span class="lineno">12078</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI16 register.</span></div><div class="line"><a name="l12079"></a><span class="lineno">12079</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12080"></a><span class="lineno">12080</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12081"></a><span class="lineno">12081</span>&#160;<span class="preprocessor">#define NVIC_PRI16_INTD_M       0xE0000000  // Interrupt 67 Priority Mask</span></div><div class="line"><a name="l12082"></a><span class="lineno">12082</span>&#160;<span class="preprocessor">#define NVIC_PRI16_INTC_M       0x00E00000  // Interrupt 66 Priority Mask</span></div><div class="line"><a name="l12083"></a><span class="lineno">12083</span>&#160;<span class="preprocessor">#define NVIC_PRI16_INTB_M       0x0000E000  // Interrupt 65 Priority Mask</span></div><div class="line"><a name="l12084"></a><span class="lineno">12084</span>&#160;<span class="preprocessor">#define NVIC_PRI16_INTA_M       0x000000E0  // Interrupt 64 Priority Mask</span></div><div class="line"><a name="l12085"></a><span class="lineno">12085</span>&#160;<span class="preprocessor">#define NVIC_PRI16_INTD_S       29</span></div><div class="line"><a name="l12086"></a><span class="lineno">12086</span>&#160;<span class="preprocessor">#define NVIC_PRI16_INTC_S       21</span></div><div class="line"><a name="l12087"></a><span class="lineno">12087</span>&#160;<span class="preprocessor">#define NVIC_PRI16_INTB_S       13</span></div><div class="line"><a name="l12088"></a><span class="lineno">12088</span>&#160;<span class="preprocessor">#define NVIC_PRI16_INTA_S       5</span></div><div class="line"><a name="l12089"></a><span class="lineno">12089</span>&#160;</div><div class="line"><a name="l12090"></a><span class="lineno">12090</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12091"></a><span class="lineno">12091</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12092"></a><span class="lineno">12092</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI17 register.</span></div><div class="line"><a name="l12093"></a><span class="lineno">12093</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12094"></a><span class="lineno">12094</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12095"></a><span class="lineno">12095</span>&#160;<span class="preprocessor">#define NVIC_PRI17_INTD_M       0xE0000000  // Interrupt 71 Priority Mask</span></div><div class="line"><a name="l12096"></a><span class="lineno">12096</span>&#160;<span class="preprocessor">#define NVIC_PRI17_INTC_M       0x00E00000  // Interrupt 70 Priority Mask</span></div><div class="line"><a name="l12097"></a><span class="lineno">12097</span>&#160;<span class="preprocessor">#define NVIC_PRI17_INTB_M       0x0000E000  // Interrupt 69 Priority Mask</span></div><div class="line"><a name="l12098"></a><span class="lineno">12098</span>&#160;<span class="preprocessor">#define NVIC_PRI17_INTA_M       0x000000E0  // Interrupt 68 Priority Mask</span></div><div class="line"><a name="l12099"></a><span class="lineno">12099</span>&#160;<span class="preprocessor">#define NVIC_PRI17_INTD_S       29</span></div><div class="line"><a name="l12100"></a><span class="lineno">12100</span>&#160;<span class="preprocessor">#define NVIC_PRI17_INTC_S       21</span></div><div class="line"><a name="l12101"></a><span class="lineno">12101</span>&#160;<span class="preprocessor">#define NVIC_PRI17_INTB_S       13</span></div><div class="line"><a name="l12102"></a><span class="lineno">12102</span>&#160;<span class="preprocessor">#define NVIC_PRI17_INTA_S       5</span></div><div class="line"><a name="l12103"></a><span class="lineno">12103</span>&#160;</div><div class="line"><a name="l12104"></a><span class="lineno">12104</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12105"></a><span class="lineno">12105</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12106"></a><span class="lineno">12106</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI18 register.</span></div><div class="line"><a name="l12107"></a><span class="lineno">12107</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12108"></a><span class="lineno">12108</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12109"></a><span class="lineno">12109</span>&#160;<span class="preprocessor">#define NVIC_PRI18_INTD_M       0xE0000000  // Interrupt 75 Priority Mask</span></div><div class="line"><a name="l12110"></a><span class="lineno">12110</span>&#160;<span class="preprocessor">#define NVIC_PRI18_INTC_M       0x00E00000  // Interrupt 74 Priority Mask</span></div><div class="line"><a name="l12111"></a><span class="lineno">12111</span>&#160;<span class="preprocessor">#define NVIC_PRI18_INTB_M       0x0000E000  // Interrupt 73 Priority Mask</span></div><div class="line"><a name="l12112"></a><span class="lineno">12112</span>&#160;<span class="preprocessor">#define NVIC_PRI18_INTA_M       0x000000E0  // Interrupt 72 Priority Mask</span></div><div class="line"><a name="l12113"></a><span class="lineno">12113</span>&#160;<span class="preprocessor">#define NVIC_PRI18_INTD_S       29</span></div><div class="line"><a name="l12114"></a><span class="lineno">12114</span>&#160;<span class="preprocessor">#define NVIC_PRI18_INTC_S       21</span></div><div class="line"><a name="l12115"></a><span class="lineno">12115</span>&#160;<span class="preprocessor">#define NVIC_PRI18_INTB_S       13</span></div><div class="line"><a name="l12116"></a><span class="lineno">12116</span>&#160;<span class="preprocessor">#define NVIC_PRI18_INTA_S       5</span></div><div class="line"><a name="l12117"></a><span class="lineno">12117</span>&#160;</div><div class="line"><a name="l12118"></a><span class="lineno">12118</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12119"></a><span class="lineno">12119</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12120"></a><span class="lineno">12120</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI19 register.</span></div><div class="line"><a name="l12121"></a><span class="lineno">12121</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12122"></a><span class="lineno">12122</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12123"></a><span class="lineno">12123</span>&#160;<span class="preprocessor">#define NVIC_PRI19_INTD_M       0xE0000000  // Interrupt 79 Priority Mask</span></div><div class="line"><a name="l12124"></a><span class="lineno">12124</span>&#160;<span class="preprocessor">#define NVIC_PRI19_INTC_M       0x00E00000  // Interrupt 78 Priority Mask</span></div><div class="line"><a name="l12125"></a><span class="lineno">12125</span>&#160;<span class="preprocessor">#define NVIC_PRI19_INTB_M       0x0000E000  // Interrupt 77 Priority Mask</span></div><div class="line"><a name="l12126"></a><span class="lineno">12126</span>&#160;<span class="preprocessor">#define NVIC_PRI19_INTA_M       0x000000E0  // Interrupt 76 Priority Mask</span></div><div class="line"><a name="l12127"></a><span class="lineno">12127</span>&#160;<span class="preprocessor">#define NVIC_PRI19_INTD_S       29</span></div><div class="line"><a name="l12128"></a><span class="lineno">12128</span>&#160;<span class="preprocessor">#define NVIC_PRI19_INTC_S       21</span></div><div class="line"><a name="l12129"></a><span class="lineno">12129</span>&#160;<span class="preprocessor">#define NVIC_PRI19_INTB_S       13</span></div><div class="line"><a name="l12130"></a><span class="lineno">12130</span>&#160;<span class="preprocessor">#define NVIC_PRI19_INTA_S       5</span></div><div class="line"><a name="l12131"></a><span class="lineno">12131</span>&#160;</div><div class="line"><a name="l12132"></a><span class="lineno">12132</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12133"></a><span class="lineno">12133</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12134"></a><span class="lineno">12134</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI20 register.</span></div><div class="line"><a name="l12135"></a><span class="lineno">12135</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12136"></a><span class="lineno">12136</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12137"></a><span class="lineno">12137</span>&#160;<span class="preprocessor">#define NVIC_PRI20_INTD_M       0xE0000000  // Interrupt 83 Priority Mask</span></div><div class="line"><a name="l12138"></a><span class="lineno">12138</span>&#160;<span class="preprocessor">#define NVIC_PRI20_INTC_M       0x00E00000  // Interrupt 82 Priority Mask</span></div><div class="line"><a name="l12139"></a><span class="lineno">12139</span>&#160;<span class="preprocessor">#define NVIC_PRI20_INTB_M       0x0000E000  // Interrupt 81 Priority Mask</span></div><div class="line"><a name="l12140"></a><span class="lineno">12140</span>&#160;<span class="preprocessor">#define NVIC_PRI20_INTA_M       0x000000E0  // Interrupt 80 Priority Mask</span></div><div class="line"><a name="l12141"></a><span class="lineno">12141</span>&#160;<span class="preprocessor">#define NVIC_PRI20_INTD_S       29</span></div><div class="line"><a name="l12142"></a><span class="lineno">12142</span>&#160;<span class="preprocessor">#define NVIC_PRI20_INTC_S       21</span></div><div class="line"><a name="l12143"></a><span class="lineno">12143</span>&#160;<span class="preprocessor">#define NVIC_PRI20_INTB_S       13</span></div><div class="line"><a name="l12144"></a><span class="lineno">12144</span>&#160;<span class="preprocessor">#define NVIC_PRI20_INTA_S       5</span></div><div class="line"><a name="l12145"></a><span class="lineno">12145</span>&#160;</div><div class="line"><a name="l12146"></a><span class="lineno">12146</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12147"></a><span class="lineno">12147</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12148"></a><span class="lineno">12148</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI21 register.</span></div><div class="line"><a name="l12149"></a><span class="lineno">12149</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12150"></a><span class="lineno">12150</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12151"></a><span class="lineno">12151</span>&#160;<span class="preprocessor">#define NVIC_PRI21_INTD_M       0xE0000000  // Interrupt 87 Priority Mask</span></div><div class="line"><a name="l12152"></a><span class="lineno">12152</span>&#160;<span class="preprocessor">#define NVIC_PRI21_INTC_M       0x00E00000  // Interrupt 86 Priority Mask</span></div><div class="line"><a name="l12153"></a><span class="lineno">12153</span>&#160;<span class="preprocessor">#define NVIC_PRI21_INTB_M       0x0000E000  // Interrupt 85 Priority Mask</span></div><div class="line"><a name="l12154"></a><span class="lineno">12154</span>&#160;<span class="preprocessor">#define NVIC_PRI21_INTA_M       0x000000E0  // Interrupt 84 Priority Mask</span></div><div class="line"><a name="l12155"></a><span class="lineno">12155</span>&#160;<span class="preprocessor">#define NVIC_PRI21_INTD_S       29</span></div><div class="line"><a name="l12156"></a><span class="lineno">12156</span>&#160;<span class="preprocessor">#define NVIC_PRI21_INTC_S       21</span></div><div class="line"><a name="l12157"></a><span class="lineno">12157</span>&#160;<span class="preprocessor">#define NVIC_PRI21_INTB_S       13</span></div><div class="line"><a name="l12158"></a><span class="lineno">12158</span>&#160;<span class="preprocessor">#define NVIC_PRI21_INTA_S       5</span></div><div class="line"><a name="l12159"></a><span class="lineno">12159</span>&#160;</div><div class="line"><a name="l12160"></a><span class="lineno">12160</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12161"></a><span class="lineno">12161</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12162"></a><span class="lineno">12162</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI22 register.</span></div><div class="line"><a name="l12163"></a><span class="lineno">12163</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12164"></a><span class="lineno">12164</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12165"></a><span class="lineno">12165</span>&#160;<span class="preprocessor">#define NVIC_PRI22_INTD_M       0xE0000000  // Interrupt 91 Priority Mask</span></div><div class="line"><a name="l12166"></a><span class="lineno">12166</span>&#160;<span class="preprocessor">#define NVIC_PRI22_INTC_M       0x00E00000  // Interrupt 90 Priority Mask</span></div><div class="line"><a name="l12167"></a><span class="lineno">12167</span>&#160;<span class="preprocessor">#define NVIC_PRI22_INTB_M       0x0000E000  // Interrupt 89 Priority Mask</span></div><div class="line"><a name="l12168"></a><span class="lineno">12168</span>&#160;<span class="preprocessor">#define NVIC_PRI22_INTA_M       0x000000E0  // Interrupt 88 Priority Mask</span></div><div class="line"><a name="l12169"></a><span class="lineno">12169</span>&#160;<span class="preprocessor">#define NVIC_PRI22_INTD_S       29</span></div><div class="line"><a name="l12170"></a><span class="lineno">12170</span>&#160;<span class="preprocessor">#define NVIC_PRI22_INTC_S       21</span></div><div class="line"><a name="l12171"></a><span class="lineno">12171</span>&#160;<span class="preprocessor">#define NVIC_PRI22_INTB_S       13</span></div><div class="line"><a name="l12172"></a><span class="lineno">12172</span>&#160;<span class="preprocessor">#define NVIC_PRI22_INTA_S       5</span></div><div class="line"><a name="l12173"></a><span class="lineno">12173</span>&#160;</div><div class="line"><a name="l12174"></a><span class="lineno">12174</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12175"></a><span class="lineno">12175</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12176"></a><span class="lineno">12176</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI23 register.</span></div><div class="line"><a name="l12177"></a><span class="lineno">12177</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12178"></a><span class="lineno">12178</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12179"></a><span class="lineno">12179</span>&#160;<span class="preprocessor">#define NVIC_PRI23_INTD_M       0xE0000000  // Interrupt 95 Priority Mask</span></div><div class="line"><a name="l12180"></a><span class="lineno">12180</span>&#160;<span class="preprocessor">#define NVIC_PRI23_INTC_M       0x00E00000  // Interrupt 94 Priority Mask</span></div><div class="line"><a name="l12181"></a><span class="lineno">12181</span>&#160;<span class="preprocessor">#define NVIC_PRI23_INTB_M       0x0000E000  // Interrupt 93 Priority Mask</span></div><div class="line"><a name="l12182"></a><span class="lineno">12182</span>&#160;<span class="preprocessor">#define NVIC_PRI23_INTA_M       0x000000E0  // Interrupt 92 Priority Mask</span></div><div class="line"><a name="l12183"></a><span class="lineno">12183</span>&#160;<span class="preprocessor">#define NVIC_PRI23_INTD_S       29</span></div><div class="line"><a name="l12184"></a><span class="lineno">12184</span>&#160;<span class="preprocessor">#define NVIC_PRI23_INTC_S       21</span></div><div class="line"><a name="l12185"></a><span class="lineno">12185</span>&#160;<span class="preprocessor">#define NVIC_PRI23_INTB_S       13</span></div><div class="line"><a name="l12186"></a><span class="lineno">12186</span>&#160;<span class="preprocessor">#define NVIC_PRI23_INTA_S       5</span></div><div class="line"><a name="l12187"></a><span class="lineno">12187</span>&#160;</div><div class="line"><a name="l12188"></a><span class="lineno">12188</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12189"></a><span class="lineno">12189</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12190"></a><span class="lineno">12190</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI24 register.</span></div><div class="line"><a name="l12191"></a><span class="lineno">12191</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12192"></a><span class="lineno">12192</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12193"></a><span class="lineno">12193</span>&#160;<span class="preprocessor">#define NVIC_PRI24_INTD_M       0xE0000000  // Interrupt 99 Priority Mask</span></div><div class="line"><a name="l12194"></a><span class="lineno">12194</span>&#160;<span class="preprocessor">#define NVIC_PRI24_INTC_M       0x00E00000  // Interrupt 98 Priority Mask</span></div><div class="line"><a name="l12195"></a><span class="lineno">12195</span>&#160;<span class="preprocessor">#define NVIC_PRI24_INTB_M       0x0000E000  // Interrupt 97 Priority Mask</span></div><div class="line"><a name="l12196"></a><span class="lineno">12196</span>&#160;<span class="preprocessor">#define NVIC_PRI24_INTA_M       0x000000E0  // Interrupt 96 Priority Mask</span></div><div class="line"><a name="l12197"></a><span class="lineno">12197</span>&#160;<span class="preprocessor">#define NVIC_PRI24_INTD_S       29</span></div><div class="line"><a name="l12198"></a><span class="lineno">12198</span>&#160;<span class="preprocessor">#define NVIC_PRI24_INTC_S       21</span></div><div class="line"><a name="l12199"></a><span class="lineno">12199</span>&#160;<span class="preprocessor">#define NVIC_PRI24_INTB_S       13</span></div><div class="line"><a name="l12200"></a><span class="lineno">12200</span>&#160;<span class="preprocessor">#define NVIC_PRI24_INTA_S       5</span></div><div class="line"><a name="l12201"></a><span class="lineno">12201</span>&#160;</div><div class="line"><a name="l12202"></a><span class="lineno">12202</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12203"></a><span class="lineno">12203</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12204"></a><span class="lineno">12204</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI25 register.</span></div><div class="line"><a name="l12205"></a><span class="lineno">12205</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12206"></a><span class="lineno">12206</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12207"></a><span class="lineno">12207</span>&#160;<span class="preprocessor">#define NVIC_PRI25_INTD_M       0xE0000000  // Interrupt 103 Priority Mask</span></div><div class="line"><a name="l12208"></a><span class="lineno">12208</span>&#160;<span class="preprocessor">#define NVIC_PRI25_INTC_M       0x00E00000  // Interrupt 102 Priority Mask</span></div><div class="line"><a name="l12209"></a><span class="lineno">12209</span>&#160;<span class="preprocessor">#define NVIC_PRI25_INTB_M       0x0000E000  // Interrupt 101 Priority Mask</span></div><div class="line"><a name="l12210"></a><span class="lineno">12210</span>&#160;<span class="preprocessor">#define NVIC_PRI25_INTA_M       0x000000E0  // Interrupt 100 Priority Mask</span></div><div class="line"><a name="l12211"></a><span class="lineno">12211</span>&#160;<span class="preprocessor">#define NVIC_PRI25_INTD_S       29</span></div><div class="line"><a name="l12212"></a><span class="lineno">12212</span>&#160;<span class="preprocessor">#define NVIC_PRI25_INTC_S       21</span></div><div class="line"><a name="l12213"></a><span class="lineno">12213</span>&#160;<span class="preprocessor">#define NVIC_PRI25_INTB_S       13</span></div><div class="line"><a name="l12214"></a><span class="lineno">12214</span>&#160;<span class="preprocessor">#define NVIC_PRI25_INTA_S       5</span></div><div class="line"><a name="l12215"></a><span class="lineno">12215</span>&#160;</div><div class="line"><a name="l12216"></a><span class="lineno">12216</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12217"></a><span class="lineno">12217</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12218"></a><span class="lineno">12218</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI26 register.</span></div><div class="line"><a name="l12219"></a><span class="lineno">12219</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12220"></a><span class="lineno">12220</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12221"></a><span class="lineno">12221</span>&#160;<span class="preprocessor">#define NVIC_PRI26_INTD_M       0xE0000000  // Interrupt 107 Priority Mask</span></div><div class="line"><a name="l12222"></a><span class="lineno">12222</span>&#160;<span class="preprocessor">#define NVIC_PRI26_INTC_M       0x00E00000  // Interrupt 106 Priority Mask</span></div><div class="line"><a name="l12223"></a><span class="lineno">12223</span>&#160;<span class="preprocessor">#define NVIC_PRI26_INTB_M       0x0000E000  // Interrupt 105 Priority Mask</span></div><div class="line"><a name="l12224"></a><span class="lineno">12224</span>&#160;<span class="preprocessor">#define NVIC_PRI26_INTA_M       0x000000E0  // Interrupt 104 Priority Mask</span></div><div class="line"><a name="l12225"></a><span class="lineno">12225</span>&#160;<span class="preprocessor">#define NVIC_PRI26_INTD_S       29</span></div><div class="line"><a name="l12226"></a><span class="lineno">12226</span>&#160;<span class="preprocessor">#define NVIC_PRI26_INTC_S       21</span></div><div class="line"><a name="l12227"></a><span class="lineno">12227</span>&#160;<span class="preprocessor">#define NVIC_PRI26_INTB_S       13</span></div><div class="line"><a name="l12228"></a><span class="lineno">12228</span>&#160;<span class="preprocessor">#define NVIC_PRI26_INTA_S       5</span></div><div class="line"><a name="l12229"></a><span class="lineno">12229</span>&#160;</div><div class="line"><a name="l12230"></a><span class="lineno">12230</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12231"></a><span class="lineno">12231</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12232"></a><span class="lineno">12232</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI27 register.</span></div><div class="line"><a name="l12233"></a><span class="lineno">12233</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12234"></a><span class="lineno">12234</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12235"></a><span class="lineno">12235</span>&#160;<span class="preprocessor">#define NVIC_PRI27_INTD_M       0xE0000000  // Interrupt 111 Priority Mask</span></div><div class="line"><a name="l12236"></a><span class="lineno">12236</span>&#160;<span class="preprocessor">#define NVIC_PRI27_INTC_M       0x00E00000  // Interrupt 110 Priority Mask</span></div><div class="line"><a name="l12237"></a><span class="lineno">12237</span>&#160;<span class="preprocessor">#define NVIC_PRI27_INTB_M       0x0000E000  // Interrupt 109 Priority Mask</span></div><div class="line"><a name="l12238"></a><span class="lineno">12238</span>&#160;<span class="preprocessor">#define NVIC_PRI27_INTA_M       0x000000E0  // Interrupt 108 Priority Mask</span></div><div class="line"><a name="l12239"></a><span class="lineno">12239</span>&#160;<span class="preprocessor">#define NVIC_PRI27_INTD_S       29</span></div><div class="line"><a name="l12240"></a><span class="lineno">12240</span>&#160;<span class="preprocessor">#define NVIC_PRI27_INTC_S       21</span></div><div class="line"><a name="l12241"></a><span class="lineno">12241</span>&#160;<span class="preprocessor">#define NVIC_PRI27_INTB_S       13</span></div><div class="line"><a name="l12242"></a><span class="lineno">12242</span>&#160;<span class="preprocessor">#define NVIC_PRI27_INTA_S       5</span></div><div class="line"><a name="l12243"></a><span class="lineno">12243</span>&#160;</div><div class="line"><a name="l12244"></a><span class="lineno">12244</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12245"></a><span class="lineno">12245</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12246"></a><span class="lineno">12246</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI28 register.</span></div><div class="line"><a name="l12247"></a><span class="lineno">12247</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12248"></a><span class="lineno">12248</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12249"></a><span class="lineno">12249</span>&#160;<span class="preprocessor">#define NVIC_PRI28_INTD_M       0xE0000000  // Interrupt 115 Priority Mask</span></div><div class="line"><a name="l12250"></a><span class="lineno">12250</span>&#160;<span class="preprocessor">#define NVIC_PRI28_INTC_M       0x00E00000  // Interrupt 114 Priority Mask</span></div><div class="line"><a name="l12251"></a><span class="lineno">12251</span>&#160;<span class="preprocessor">#define NVIC_PRI28_INTB_M       0x0000E000  // Interrupt 113 Priority Mask</span></div><div class="line"><a name="l12252"></a><span class="lineno">12252</span>&#160;<span class="preprocessor">#define NVIC_PRI28_INTA_M       0x000000E0  // Interrupt 112 Priority Mask</span></div><div class="line"><a name="l12253"></a><span class="lineno">12253</span>&#160;<span class="preprocessor">#define NVIC_PRI28_INTD_S       29</span></div><div class="line"><a name="l12254"></a><span class="lineno">12254</span>&#160;<span class="preprocessor">#define NVIC_PRI28_INTC_S       21</span></div><div class="line"><a name="l12255"></a><span class="lineno">12255</span>&#160;<span class="preprocessor">#define NVIC_PRI28_INTB_S       13</span></div><div class="line"><a name="l12256"></a><span class="lineno">12256</span>&#160;<span class="preprocessor">#define NVIC_PRI28_INTA_S       5</span></div><div class="line"><a name="l12257"></a><span class="lineno">12257</span>&#160;</div><div class="line"><a name="l12258"></a><span class="lineno">12258</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12259"></a><span class="lineno">12259</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12260"></a><span class="lineno">12260</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI29 register.</span></div><div class="line"><a name="l12261"></a><span class="lineno">12261</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12262"></a><span class="lineno">12262</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12263"></a><span class="lineno">12263</span>&#160;<span class="preprocessor">#define NVIC_PRI29_INTD_M       0xE0000000  // Interrupt 119 Priority Mask</span></div><div class="line"><a name="l12264"></a><span class="lineno">12264</span>&#160;<span class="preprocessor">#define NVIC_PRI29_INTC_M       0x00E00000  // Interrupt 118 Priority Mask</span></div><div class="line"><a name="l12265"></a><span class="lineno">12265</span>&#160;<span class="preprocessor">#define NVIC_PRI29_INTB_M       0x0000E000  // Interrupt 117 Priority Mask</span></div><div class="line"><a name="l12266"></a><span class="lineno">12266</span>&#160;<span class="preprocessor">#define NVIC_PRI29_INTA_M       0x000000E0  // Interrupt 116 Priority Mask</span></div><div class="line"><a name="l12267"></a><span class="lineno">12267</span>&#160;<span class="preprocessor">#define NVIC_PRI29_INTD_S       29</span></div><div class="line"><a name="l12268"></a><span class="lineno">12268</span>&#160;<span class="preprocessor">#define NVIC_PRI29_INTC_S       21</span></div><div class="line"><a name="l12269"></a><span class="lineno">12269</span>&#160;<span class="preprocessor">#define NVIC_PRI29_INTB_S       13</span></div><div class="line"><a name="l12270"></a><span class="lineno">12270</span>&#160;<span class="preprocessor">#define NVIC_PRI29_INTA_S       5</span></div><div class="line"><a name="l12271"></a><span class="lineno">12271</span>&#160;</div><div class="line"><a name="l12272"></a><span class="lineno">12272</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12273"></a><span class="lineno">12273</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12274"></a><span class="lineno">12274</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI30 register.</span></div><div class="line"><a name="l12275"></a><span class="lineno">12275</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12276"></a><span class="lineno">12276</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12277"></a><span class="lineno">12277</span>&#160;<span class="preprocessor">#define NVIC_PRI30_INTD_M       0xE0000000  // Interrupt 123 Priority Mask</span></div><div class="line"><a name="l12278"></a><span class="lineno">12278</span>&#160;<span class="preprocessor">#define NVIC_PRI30_INTC_M       0x00E00000  // Interrupt 122 Priority Mask</span></div><div class="line"><a name="l12279"></a><span class="lineno">12279</span>&#160;<span class="preprocessor">#define NVIC_PRI30_INTB_M       0x0000E000  // Interrupt 121 Priority Mask</span></div><div class="line"><a name="l12280"></a><span class="lineno">12280</span>&#160;<span class="preprocessor">#define NVIC_PRI30_INTA_M       0x000000E0  // Interrupt 120 Priority Mask</span></div><div class="line"><a name="l12281"></a><span class="lineno">12281</span>&#160;<span class="preprocessor">#define NVIC_PRI30_INTD_S       29</span></div><div class="line"><a name="l12282"></a><span class="lineno">12282</span>&#160;<span class="preprocessor">#define NVIC_PRI30_INTC_S       21</span></div><div class="line"><a name="l12283"></a><span class="lineno">12283</span>&#160;<span class="preprocessor">#define NVIC_PRI30_INTB_S       13</span></div><div class="line"><a name="l12284"></a><span class="lineno">12284</span>&#160;<span class="preprocessor">#define NVIC_PRI30_INTA_S       5</span></div><div class="line"><a name="l12285"></a><span class="lineno">12285</span>&#160;</div><div class="line"><a name="l12286"></a><span class="lineno">12286</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12287"></a><span class="lineno">12287</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12288"></a><span class="lineno">12288</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI31 register.</span></div><div class="line"><a name="l12289"></a><span class="lineno">12289</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12290"></a><span class="lineno">12290</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12291"></a><span class="lineno">12291</span>&#160;<span class="preprocessor">#define NVIC_PRI31_INTD_M       0xE0000000  // Interrupt 127 Priority Mask</span></div><div class="line"><a name="l12292"></a><span class="lineno">12292</span>&#160;<span class="preprocessor">#define NVIC_PRI31_INTC_M       0x00E00000  // Interrupt 126 Priority Mask</span></div><div class="line"><a name="l12293"></a><span class="lineno">12293</span>&#160;<span class="preprocessor">#define NVIC_PRI31_INTB_M       0x0000E000  // Interrupt 125 Priority Mask</span></div><div class="line"><a name="l12294"></a><span class="lineno">12294</span>&#160;<span class="preprocessor">#define NVIC_PRI31_INTA_M       0x000000E0  // Interrupt 124 Priority Mask</span></div><div class="line"><a name="l12295"></a><span class="lineno">12295</span>&#160;<span class="preprocessor">#define NVIC_PRI31_INTD_S       29</span></div><div class="line"><a name="l12296"></a><span class="lineno">12296</span>&#160;<span class="preprocessor">#define NVIC_PRI31_INTC_S       21</span></div><div class="line"><a name="l12297"></a><span class="lineno">12297</span>&#160;<span class="preprocessor">#define NVIC_PRI31_INTB_S       13</span></div><div class="line"><a name="l12298"></a><span class="lineno">12298</span>&#160;<span class="preprocessor">#define NVIC_PRI31_INTA_S       5</span></div><div class="line"><a name="l12299"></a><span class="lineno">12299</span>&#160;</div><div class="line"><a name="l12300"></a><span class="lineno">12300</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12301"></a><span class="lineno">12301</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12302"></a><span class="lineno">12302</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI32 register.</span></div><div class="line"><a name="l12303"></a><span class="lineno">12303</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12304"></a><span class="lineno">12304</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12305"></a><span class="lineno">12305</span>&#160;<span class="preprocessor">#define NVIC_PRI32_INTD_M       0xE0000000  // Interrupt 131 Priority Mask</span></div><div class="line"><a name="l12306"></a><span class="lineno">12306</span>&#160;<span class="preprocessor">#define NVIC_PRI32_INTC_M       0x00E00000  // Interrupt 130 Priority Mask</span></div><div class="line"><a name="l12307"></a><span class="lineno">12307</span>&#160;<span class="preprocessor">#define NVIC_PRI32_INTB_M       0x0000E000  // Interrupt 129 Priority Mask</span></div><div class="line"><a name="l12308"></a><span class="lineno">12308</span>&#160;<span class="preprocessor">#define NVIC_PRI32_INTA_M       0x000000E0  // Interrupt 128 Priority Mask</span></div><div class="line"><a name="l12309"></a><span class="lineno">12309</span>&#160;<span class="preprocessor">#define NVIC_PRI32_INTD_S       29</span></div><div class="line"><a name="l12310"></a><span class="lineno">12310</span>&#160;<span class="preprocessor">#define NVIC_PRI32_INTC_S       21</span></div><div class="line"><a name="l12311"></a><span class="lineno">12311</span>&#160;<span class="preprocessor">#define NVIC_PRI32_INTB_S       13</span></div><div class="line"><a name="l12312"></a><span class="lineno">12312</span>&#160;<span class="preprocessor">#define NVIC_PRI32_INTA_S       5</span></div><div class="line"><a name="l12313"></a><span class="lineno">12313</span>&#160;</div><div class="line"><a name="l12314"></a><span class="lineno">12314</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12315"></a><span class="lineno">12315</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12316"></a><span class="lineno">12316</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI33 register.</span></div><div class="line"><a name="l12317"></a><span class="lineno">12317</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12318"></a><span class="lineno">12318</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12319"></a><span class="lineno">12319</span>&#160;<span class="preprocessor">#define NVIC_PRI33_INTD_M       0xE0000000  // Interrupt Priority for Interrupt</span></div><div class="line"><a name="l12320"></a><span class="lineno">12320</span>&#160;                                            <span class="comment">// [4n+3]</span></div><div class="line"><a name="l12321"></a><span class="lineno">12321</span>&#160;<span class="preprocessor">#define NVIC_PRI33_INTC_M       0x00E00000  // Interrupt Priority for Interrupt</span></div><div class="line"><a name="l12322"></a><span class="lineno">12322</span>&#160;                                            <span class="comment">// [4n+2]</span></div><div class="line"><a name="l12323"></a><span class="lineno">12323</span>&#160;<span class="preprocessor">#define NVIC_PRI33_INTB_M       0x0000E000  // Interrupt Priority for Interrupt</span></div><div class="line"><a name="l12324"></a><span class="lineno">12324</span>&#160;                                            <span class="comment">// [4n+1]</span></div><div class="line"><a name="l12325"></a><span class="lineno">12325</span>&#160;<span class="preprocessor">#define NVIC_PRI33_INTA_M       0x000000E0  // Interrupt Priority for Interrupt</span></div><div class="line"><a name="l12326"></a><span class="lineno">12326</span>&#160;                                            <span class="comment">// [4n]</span></div><div class="line"><a name="l12327"></a><span class="lineno">12327</span>&#160;<span class="preprocessor">#define NVIC_PRI33_INTD_S       29</span></div><div class="line"><a name="l12328"></a><span class="lineno">12328</span>&#160;<span class="preprocessor">#define NVIC_PRI33_INTC_S       21</span></div><div class="line"><a name="l12329"></a><span class="lineno">12329</span>&#160;<span class="preprocessor">#define NVIC_PRI33_INTB_S       13</span></div><div class="line"><a name="l12330"></a><span class="lineno">12330</span>&#160;<span class="preprocessor">#define NVIC_PRI33_INTA_S       5</span></div><div class="line"><a name="l12331"></a><span class="lineno">12331</span>&#160;</div><div class="line"><a name="l12332"></a><span class="lineno">12332</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12333"></a><span class="lineno">12333</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12334"></a><span class="lineno">12334</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI34 register.</span></div><div class="line"><a name="l12335"></a><span class="lineno">12335</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12336"></a><span class="lineno">12336</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12337"></a><span class="lineno">12337</span>&#160;<span class="preprocessor">#define NVIC_PRI34_INTD_M       0xE0000000  // Interrupt Priority for Interrupt</span></div><div class="line"><a name="l12338"></a><span class="lineno">12338</span>&#160;                                            <span class="comment">// [4n+3]</span></div><div class="line"><a name="l12339"></a><span class="lineno">12339</span>&#160;<span class="preprocessor">#define NVIC_PRI34_INTC_M       0x00E00000  // Interrupt Priority for Interrupt</span></div><div class="line"><a name="l12340"></a><span class="lineno">12340</span>&#160;                                            <span class="comment">// [4n+2]</span></div><div class="line"><a name="l12341"></a><span class="lineno">12341</span>&#160;<span class="preprocessor">#define NVIC_PRI34_INTB_M       0x0000E000  // Interrupt Priority for Interrupt</span></div><div class="line"><a name="l12342"></a><span class="lineno">12342</span>&#160;                                            <span class="comment">// [4n+1]</span></div><div class="line"><a name="l12343"></a><span class="lineno">12343</span>&#160;<span class="preprocessor">#define NVIC_PRI34_INTA_M       0x000000E0  // Interrupt Priority for Interrupt</span></div><div class="line"><a name="l12344"></a><span class="lineno">12344</span>&#160;                                            <span class="comment">// [4n]</span></div><div class="line"><a name="l12345"></a><span class="lineno">12345</span>&#160;<span class="preprocessor">#define NVIC_PRI34_INTD_S       29</span></div><div class="line"><a name="l12346"></a><span class="lineno">12346</span>&#160;<span class="preprocessor">#define NVIC_PRI34_INTC_S       21</span></div><div class="line"><a name="l12347"></a><span class="lineno">12347</span>&#160;<span class="preprocessor">#define NVIC_PRI34_INTB_S       13</span></div><div class="line"><a name="l12348"></a><span class="lineno">12348</span>&#160;<span class="preprocessor">#define NVIC_PRI34_INTA_S       5</span></div><div class="line"><a name="l12349"></a><span class="lineno">12349</span>&#160;</div><div class="line"><a name="l12350"></a><span class="lineno">12350</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12351"></a><span class="lineno">12351</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12352"></a><span class="lineno">12352</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_CPUID register.</span></div><div class="line"><a name="l12353"></a><span class="lineno">12353</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12354"></a><span class="lineno">12354</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12355"></a><span class="lineno">12355</span>&#160;<span class="preprocessor">#define NVIC_CPUID_IMP_M        0xFF000000  // Implementer Code</span></div><div class="line"><a name="l12356"></a><span class="lineno">12356</span>&#160;<span class="preprocessor">#define NVIC_CPUID_IMP_ARM      0x41000000  // ARM</span></div><div class="line"><a name="l12357"></a><span class="lineno">12357</span>&#160;<span class="preprocessor">#define NVIC_CPUID_VAR_M        0x00F00000  // Variant Number</span></div><div class="line"><a name="l12358"></a><span class="lineno">12358</span>&#160;<span class="preprocessor">#define NVIC_CPUID_CON_M        0x000F0000  // Constant</span></div><div class="line"><a name="l12359"></a><span class="lineno">12359</span>&#160;<span class="preprocessor">#define NVIC_CPUID_PARTNO_M     0x0000FFF0  // Part Number</span></div><div class="line"><a name="l12360"></a><span class="lineno">12360</span>&#160;<span class="preprocessor">#define NVIC_CPUID_PARTNO_CM4   0x0000C240  // Cortex-M4 processor</span></div><div class="line"><a name="l12361"></a><span class="lineno">12361</span>&#160;<span class="preprocessor">#define NVIC_CPUID_REV_M        0x0000000F  // Revision Number</span></div><div class="line"><a name="l12362"></a><span class="lineno">12362</span>&#160;</div><div class="line"><a name="l12363"></a><span class="lineno">12363</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12364"></a><span class="lineno">12364</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12365"></a><span class="lineno">12365</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_INT_CTRL register.</span></div><div class="line"><a name="l12366"></a><span class="lineno">12366</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12367"></a><span class="lineno">12367</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12368"></a><span class="lineno">12368</span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_NMI_SET   0x80000000  // NMI Set Pending</span></div><div class="line"><a name="l12369"></a><span class="lineno">12369</span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_PEND_SV   0x10000000  // PendSV Set Pending</span></div><div class="line"><a name="l12370"></a><span class="lineno">12370</span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_UNPEND_SV 0x08000000  // PendSV Clear Pending</span></div><div class="line"><a name="l12371"></a><span class="lineno">12371</span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_PENDSTSET 0x04000000  // SysTick Set Pending</span></div><div class="line"><a name="l12372"></a><span class="lineno">12372</span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_PENDSTCLR 0x02000000  // SysTick Clear Pending</span></div><div class="line"><a name="l12373"></a><span class="lineno">12373</span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_ISR_PRE   0x00800000  // Debug Interrupt Handling</span></div><div class="line"><a name="l12374"></a><span class="lineno">12374</span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_ISR_PEND  0x00400000  // Interrupt Pending</span></div><div class="line"><a name="l12375"></a><span class="lineno">12375</span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_M 0x000FF000  // Interrupt Pending Vector Number</span></div><div class="line"><a name="l12376"></a><span class="lineno">12376</span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_NMI                                             \</span></div><div class="line"><a name="l12377"></a><span class="lineno">12377</span>&#160;<span class="preprocessor">                                0x00002000  // NMI</span></div><div class="line"><a name="l12378"></a><span class="lineno">12378</span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_HARD                                            \</span></div><div class="line"><a name="l12379"></a><span class="lineno">12379</span>&#160;<span class="preprocessor">                                0x00003000  // Hard fault</span></div><div class="line"><a name="l12380"></a><span class="lineno">12380</span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_MEM                                             \</span></div><div class="line"><a name="l12381"></a><span class="lineno">12381</span>&#160;<span class="preprocessor">                                0x00004000  // Memory management fault</span></div><div class="line"><a name="l12382"></a><span class="lineno">12382</span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_BUS                                             \</span></div><div class="line"><a name="l12383"></a><span class="lineno">12383</span>&#160;<span class="preprocessor">                                0x00005000  // Bus fault</span></div><div class="line"><a name="l12384"></a><span class="lineno">12384</span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_USG                                             \</span></div><div class="line"><a name="l12385"></a><span class="lineno">12385</span>&#160;<span class="preprocessor">                                0x00006000  // Usage fault</span></div><div class="line"><a name="l12386"></a><span class="lineno">12386</span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_SVC                                             \</span></div><div class="line"><a name="l12387"></a><span class="lineno">12387</span>&#160;<span class="preprocessor">                                0x0000B000  // SVCall</span></div><div class="line"><a name="l12388"></a><span class="lineno">12388</span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_PNDSV                                           \</span></div><div class="line"><a name="l12389"></a><span class="lineno">12389</span>&#160;<span class="preprocessor">                                0x0000E000  // PendSV</span></div><div class="line"><a name="l12390"></a><span class="lineno">12390</span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_TICK                                            \</span></div><div class="line"><a name="l12391"></a><span class="lineno">12391</span>&#160;<span class="preprocessor">                                0x0000F000  // SysTick</span></div><div class="line"><a name="l12392"></a><span class="lineno">12392</span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_RET_BASE  0x00000800  // Return to Base</span></div><div class="line"><a name="l12393"></a><span class="lineno">12393</span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_ACT_M 0x000000FF  // Interrupt Pending Vector Number</span></div><div class="line"><a name="l12394"></a><span class="lineno">12394</span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_ACT_S 0</span></div><div class="line"><a name="l12395"></a><span class="lineno">12395</span>&#160;</div><div class="line"><a name="l12396"></a><span class="lineno">12396</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12397"></a><span class="lineno">12397</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12398"></a><span class="lineno">12398</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_VTABLE register.</span></div><div class="line"><a name="l12399"></a><span class="lineno">12399</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12400"></a><span class="lineno">12400</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12401"></a><span class="lineno">12401</span>&#160;<span class="preprocessor">#define NVIC_VTABLE_OFFSET_M    0xFFFFFC00  // Vector Table Offset</span></div><div class="line"><a name="l12402"></a><span class="lineno">12402</span>&#160;<span class="preprocessor">#define NVIC_VTABLE_OFFSET_S    10</span></div><div class="line"><a name="l12403"></a><span class="lineno">12403</span>&#160;</div><div class="line"><a name="l12404"></a><span class="lineno">12404</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12405"></a><span class="lineno">12405</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12406"></a><span class="lineno">12406</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_APINT register.</span></div><div class="line"><a name="l12407"></a><span class="lineno">12407</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12408"></a><span class="lineno">12408</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12409"></a><span class="lineno">12409</span>&#160;<span class="preprocessor">#define NVIC_APINT_VECTKEY_M    0xFFFF0000  // Register Key</span></div><div class="line"><a name="l12410"></a><span class="lineno">12410</span>&#160;<span class="preprocessor">#define NVIC_APINT_VECTKEY      0x05FA0000  // Vector key</span></div><div class="line"><a name="l12411"></a><span class="lineno">12411</span>&#160;<span class="preprocessor">#define NVIC_APINT_ENDIANESS    0x00008000  // Data Endianess</span></div><div class="line"><a name="l12412"></a><span class="lineno">12412</span>&#160;<span class="preprocessor">#define NVIC_APINT_PRIGROUP_M   0x00000700  // Interrupt Priority Grouping</span></div><div class="line"><a name="l12413"></a><span class="lineno">12413</span>&#160;<span class="preprocessor">#define NVIC_APINT_PRIGROUP_7_1 0x00000000  // Priority group 7.1 split</span></div><div class="line"><a name="l12414"></a><span class="lineno">12414</span>&#160;<span class="preprocessor">#define NVIC_APINT_PRIGROUP_6_2 0x00000100  // Priority group 6.2 split</span></div><div class="line"><a name="l12415"></a><span class="lineno">12415</span>&#160;<span class="preprocessor">#define NVIC_APINT_PRIGROUP_5_3 0x00000200  // Priority group 5.3 split</span></div><div class="line"><a name="l12416"></a><span class="lineno">12416</span>&#160;<span class="preprocessor">#define NVIC_APINT_PRIGROUP_4_4 0x00000300  // Priority group 4.4 split</span></div><div class="line"><a name="l12417"></a><span class="lineno">12417</span>&#160;<span class="preprocessor">#define NVIC_APINT_PRIGROUP_3_5 0x00000400  // Priority group 3.5 split</span></div><div class="line"><a name="l12418"></a><span class="lineno">12418</span>&#160;<span class="preprocessor">#define NVIC_APINT_PRIGROUP_2_6 0x00000500  // Priority group 2.6 split</span></div><div class="line"><a name="l12419"></a><span class="lineno">12419</span>&#160;<span class="preprocessor">#define NVIC_APINT_PRIGROUP_1_7 0x00000600  // Priority group 1.7 split</span></div><div class="line"><a name="l12420"></a><span class="lineno">12420</span>&#160;<span class="preprocessor">#define NVIC_APINT_PRIGROUP_0_8 0x00000700  // Priority group 0.8 split</span></div><div class="line"><a name="l12421"></a><span class="lineno">12421</span>&#160;<span class="preprocessor">#define NVIC_APINT_SYSRESETREQ  0x00000004  // System Reset Request</span></div><div class="line"><a name="l12422"></a><span class="lineno">12422</span>&#160;<span class="preprocessor">#define NVIC_APINT_VECT_CLR_ACT 0x00000002  // Clear Active NMI / Fault</span></div><div class="line"><a name="l12423"></a><span class="lineno">12423</span>&#160;<span class="preprocessor">#define NVIC_APINT_VECT_RESET   0x00000001  // System Reset</span></div><div class="line"><a name="l12424"></a><span class="lineno">12424</span>&#160;</div><div class="line"><a name="l12425"></a><span class="lineno">12425</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12426"></a><span class="lineno">12426</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12427"></a><span class="lineno">12427</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_SYS_CTRL register.</span></div><div class="line"><a name="l12428"></a><span class="lineno">12428</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12429"></a><span class="lineno">12429</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12430"></a><span class="lineno">12430</span>&#160;<span class="preprocessor">#define NVIC_SYS_CTRL_SEVONPEND 0x00000010  // Wake Up on Pending</span></div><div class="line"><a name="l12431"></a><span class="lineno">12431</span>&#160;<span class="preprocessor">#define NVIC_SYS_CTRL_SLEEPDEEP 0x00000004  // Deep Sleep Enable</span></div><div class="line"><a name="l12432"></a><span class="lineno">12432</span>&#160;<span class="preprocessor">#define NVIC_SYS_CTRL_SLEEPEXIT 0x00000002  // Sleep on ISR Exit</span></div><div class="line"><a name="l12433"></a><span class="lineno">12433</span>&#160;</div><div class="line"><a name="l12434"></a><span class="lineno">12434</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12435"></a><span class="lineno">12435</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12436"></a><span class="lineno">12436</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_CFG_CTRL register.</span></div><div class="line"><a name="l12437"></a><span class="lineno">12437</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12438"></a><span class="lineno">12438</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12439"></a><span class="lineno">12439</span>&#160;<span class="preprocessor">#define NVIC_CFG_CTRL_STKALIGN  0x00000200  // Stack Alignment on Exception</span></div><div class="line"><a name="l12440"></a><span class="lineno">12440</span>&#160;                                            <span class="comment">// Entry</span></div><div class="line"><a name="l12441"></a><span class="lineno">12441</span>&#160;<span class="preprocessor">#define NVIC_CFG_CTRL_BFHFNMIGN 0x00000100  // Ignore Bus Fault in NMI and</span></div><div class="line"><a name="l12442"></a><span class="lineno">12442</span>&#160;                                            <span class="comment">// Fault</span></div><div class="line"><a name="l12443"></a><span class="lineno">12443</span>&#160;<span class="preprocessor">#define NVIC_CFG_CTRL_DIV0      0x00000010  // Trap on Divide by 0</span></div><div class="line"><a name="l12444"></a><span class="lineno">12444</span>&#160;<span class="preprocessor">#define NVIC_CFG_CTRL_UNALIGNED 0x00000008  // Trap on Unaligned Access</span></div><div class="line"><a name="l12445"></a><span class="lineno">12445</span>&#160;<span class="preprocessor">#define NVIC_CFG_CTRL_MAIN_PEND 0x00000002  // Allow Main Interrupt Trigger</span></div><div class="line"><a name="l12446"></a><span class="lineno">12446</span>&#160;<span class="preprocessor">#define NVIC_CFG_CTRL_BASE_THR  0x00000001  // Thread State Control</span></div><div class="line"><a name="l12447"></a><span class="lineno">12447</span>&#160;</div><div class="line"><a name="l12448"></a><span class="lineno">12448</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12449"></a><span class="lineno">12449</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12450"></a><span class="lineno">12450</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_SYS_PRI1 register.</span></div><div class="line"><a name="l12451"></a><span class="lineno">12451</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12452"></a><span class="lineno">12452</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12453"></a><span class="lineno">12453</span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI1_USAGE_M   0x00E00000  // Usage Fault Priority</span></div><div class="line"><a name="l12454"></a><span class="lineno">12454</span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI1_BUS_M     0x0000E000  // Bus Fault Priority</span></div><div class="line"><a name="l12455"></a><span class="lineno">12455</span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI1_MEM_M     0x000000E0  // Memory Management Fault Priority</span></div><div class="line"><a name="l12456"></a><span class="lineno">12456</span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI1_USAGE_S   21</span></div><div class="line"><a name="l12457"></a><span class="lineno">12457</span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI1_BUS_S     13</span></div><div class="line"><a name="l12458"></a><span class="lineno">12458</span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI1_MEM_S     5</span></div><div class="line"><a name="l12459"></a><span class="lineno">12459</span>&#160;</div><div class="line"><a name="l12460"></a><span class="lineno">12460</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12461"></a><span class="lineno">12461</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12462"></a><span class="lineno">12462</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_SYS_PRI2 register.</span></div><div class="line"><a name="l12463"></a><span class="lineno">12463</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12464"></a><span class="lineno">12464</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12465"></a><span class="lineno">12465</span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI2_SVC_M     0xE0000000  // SVCall Priority</span></div><div class="line"><a name="l12466"></a><span class="lineno">12466</span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI2_SVC_S     29</span></div><div class="line"><a name="l12467"></a><span class="lineno">12467</span>&#160;</div><div class="line"><a name="l12468"></a><span class="lineno">12468</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12469"></a><span class="lineno">12469</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12470"></a><span class="lineno">12470</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_SYS_PRI3 register.</span></div><div class="line"><a name="l12471"></a><span class="lineno">12471</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12472"></a><span class="lineno">12472</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12473"></a><span class="lineno">12473</span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI3_TICK_M    0xE0000000  // SysTick Exception Priority</span></div><div class="line"><a name="l12474"></a><span class="lineno">12474</span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI3_PENDSV_M  0x00E00000  // PendSV Priority</span></div><div class="line"><a name="l12475"></a><span class="lineno">12475</span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI3_DEBUG_M   0x000000E0  // Debug Priority</span></div><div class="line"><a name="l12476"></a><span class="lineno">12476</span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI3_TICK_S    29</span></div><div class="line"><a name="l12477"></a><span class="lineno">12477</span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI3_PENDSV_S  21</span></div><div class="line"><a name="l12478"></a><span class="lineno">12478</span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI3_DEBUG_S   5</span></div><div class="line"><a name="l12479"></a><span class="lineno">12479</span>&#160;</div><div class="line"><a name="l12480"></a><span class="lineno">12480</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12481"></a><span class="lineno">12481</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12482"></a><span class="lineno">12482</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_SYS_HND_CTRL</span></div><div class="line"><a name="l12483"></a><span class="lineno">12483</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l12484"></a><span class="lineno">12484</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12485"></a><span class="lineno">12485</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12486"></a><span class="lineno">12486</span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_USAGE 0x00040000  // Usage Fault Enable</span></div><div class="line"><a name="l12487"></a><span class="lineno">12487</span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_BUS   0x00020000  // Bus Fault Enable</span></div><div class="line"><a name="l12488"></a><span class="lineno">12488</span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_MEM   0x00010000  // Memory Management Fault Enable</span></div><div class="line"><a name="l12489"></a><span class="lineno">12489</span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_SVC   0x00008000  // SVC Call Pending</span></div><div class="line"><a name="l12490"></a><span class="lineno">12490</span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_BUSP  0x00004000  // Bus Fault Pending</span></div><div class="line"><a name="l12491"></a><span class="lineno">12491</span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_MEMP  0x00002000  // Memory Management Fault Pending</span></div><div class="line"><a name="l12492"></a><span class="lineno">12492</span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_USAGEP                                              \</span></div><div class="line"><a name="l12493"></a><span class="lineno">12493</span>&#160;<span class="preprocessor">                                0x00001000  // Usage Fault Pending</span></div><div class="line"><a name="l12494"></a><span class="lineno">12494</span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_TICK  0x00000800  // SysTick Exception Active</span></div><div class="line"><a name="l12495"></a><span class="lineno">12495</span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_PNDSV 0x00000400  // PendSV Exception Active</span></div><div class="line"><a name="l12496"></a><span class="lineno">12496</span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_MON   0x00000100  // Debug Monitor Active</span></div><div class="line"><a name="l12497"></a><span class="lineno">12497</span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_SVCA  0x00000080  // SVC Call Active</span></div><div class="line"><a name="l12498"></a><span class="lineno">12498</span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_USGA  0x00000008  // Usage Fault Active</span></div><div class="line"><a name="l12499"></a><span class="lineno">12499</span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_BUSA  0x00000002  // Bus Fault Active</span></div><div class="line"><a name="l12500"></a><span class="lineno">12500</span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_MEMA  0x00000001  // Memory Management Fault Active</span></div><div class="line"><a name="l12501"></a><span class="lineno">12501</span>&#160;</div><div class="line"><a name="l12502"></a><span class="lineno">12502</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12503"></a><span class="lineno">12503</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12504"></a><span class="lineno">12504</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_FAULT_STAT</span></div><div class="line"><a name="l12505"></a><span class="lineno">12505</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l12506"></a><span class="lineno">12506</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12507"></a><span class="lineno">12507</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12508"></a><span class="lineno">12508</span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_DIV0    0x02000000  // Divide-by-Zero Usage Fault</span></div><div class="line"><a name="l12509"></a><span class="lineno">12509</span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_UNALIGN 0x01000000  // Unaligned Access Usage Fault</span></div><div class="line"><a name="l12510"></a><span class="lineno">12510</span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_NOCP    0x00080000  // No Coprocessor Usage Fault</span></div><div class="line"><a name="l12511"></a><span class="lineno">12511</span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_INVPC   0x00040000  // Invalid PC Load Usage Fault</span></div><div class="line"><a name="l12512"></a><span class="lineno">12512</span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_INVSTAT 0x00020000  // Invalid State Usage Fault</span></div><div class="line"><a name="l12513"></a><span class="lineno">12513</span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_UNDEF   0x00010000  // Undefined Instruction Usage</span></div><div class="line"><a name="l12514"></a><span class="lineno">12514</span>&#160;                                            <span class="comment">// Fault</span></div><div class="line"><a name="l12515"></a><span class="lineno">12515</span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_BFARV   0x00008000  // Bus Fault Address Register Valid</span></div><div class="line"><a name="l12516"></a><span class="lineno">12516</span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_BLSPERR 0x00002000  // Bus Fault on Floating-Point Lazy</span></div><div class="line"><a name="l12517"></a><span class="lineno">12517</span>&#160;                                            <span class="comment">// State Preservation</span></div><div class="line"><a name="l12518"></a><span class="lineno">12518</span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_BSTKE   0x00001000  // Stack Bus Fault</span></div><div class="line"><a name="l12519"></a><span class="lineno">12519</span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_BUSTKE  0x00000800  // Unstack Bus Fault</span></div><div class="line"><a name="l12520"></a><span class="lineno">12520</span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_IMPRE   0x00000400  // Imprecise Data Bus Error</span></div><div class="line"><a name="l12521"></a><span class="lineno">12521</span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_PRECISE 0x00000200  // Precise Data Bus Error</span></div><div class="line"><a name="l12522"></a><span class="lineno">12522</span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_IBUS    0x00000100  // Instruction Bus Error</span></div><div class="line"><a name="l12523"></a><span class="lineno">12523</span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_MMARV   0x00000080  // Memory Management Fault Address</span></div><div class="line"><a name="l12524"></a><span class="lineno">12524</span>&#160;                                            <span class="comment">// Register Valid</span></div><div class="line"><a name="l12525"></a><span class="lineno">12525</span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_MLSPERR 0x00000020  // Memory Management Fault on</span></div><div class="line"><a name="l12526"></a><span class="lineno">12526</span>&#160;                                            <span class="comment">// Floating-Point Lazy State</span></div><div class="line"><a name="l12527"></a><span class="lineno">12527</span>&#160;                                            <span class="comment">// Preservation</span></div><div class="line"><a name="l12528"></a><span class="lineno">12528</span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_MSTKE   0x00000010  // Stack Access Violation</span></div><div class="line"><a name="l12529"></a><span class="lineno">12529</span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_MUSTKE  0x00000008  // Unstack Access Violation</span></div><div class="line"><a name="l12530"></a><span class="lineno">12530</span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_DERR    0x00000002  // Data Access Violation</span></div><div class="line"><a name="l12531"></a><span class="lineno">12531</span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_IERR    0x00000001  // Instruction Access Violation</span></div><div class="line"><a name="l12532"></a><span class="lineno">12532</span>&#160;</div><div class="line"><a name="l12533"></a><span class="lineno">12533</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12534"></a><span class="lineno">12534</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12535"></a><span class="lineno">12535</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_HFAULT_STAT</span></div><div class="line"><a name="l12536"></a><span class="lineno">12536</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l12537"></a><span class="lineno">12537</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12538"></a><span class="lineno">12538</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12539"></a><span class="lineno">12539</span>&#160;<span class="preprocessor">#define NVIC_HFAULT_STAT_DBG    0x80000000  // Debug Event</span></div><div class="line"><a name="l12540"></a><span class="lineno">12540</span>&#160;<span class="preprocessor">#define NVIC_HFAULT_STAT_FORCED 0x40000000  // Forced Hard Fault</span></div><div class="line"><a name="l12541"></a><span class="lineno">12541</span>&#160;<span class="preprocessor">#define NVIC_HFAULT_STAT_VECT   0x00000002  // Vector Table Read Fault</span></div><div class="line"><a name="l12542"></a><span class="lineno">12542</span>&#160;</div><div class="line"><a name="l12543"></a><span class="lineno">12543</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12544"></a><span class="lineno">12544</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12545"></a><span class="lineno">12545</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_DEBUG_STAT</span></div><div class="line"><a name="l12546"></a><span class="lineno">12546</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l12547"></a><span class="lineno">12547</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12548"></a><span class="lineno">12548</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12549"></a><span class="lineno">12549</span>&#160;<span class="preprocessor">#define NVIC_DEBUG_STAT_EXTRNL  0x00000010  // EDBGRQ asserted</span></div><div class="line"><a name="l12550"></a><span class="lineno">12550</span>&#160;<span class="preprocessor">#define NVIC_DEBUG_STAT_VCATCH  0x00000008  // Vector catch</span></div><div class="line"><a name="l12551"></a><span class="lineno">12551</span>&#160;<span class="preprocessor">#define NVIC_DEBUG_STAT_DWTTRAP 0x00000004  // DWT match</span></div><div class="line"><a name="l12552"></a><span class="lineno">12552</span>&#160;<span class="preprocessor">#define NVIC_DEBUG_STAT_BKPT    0x00000002  // Breakpoint instruction</span></div><div class="line"><a name="l12553"></a><span class="lineno">12553</span>&#160;<span class="preprocessor">#define NVIC_DEBUG_STAT_HALTED  0x00000001  // Halt request</span></div><div class="line"><a name="l12554"></a><span class="lineno">12554</span>&#160;</div><div class="line"><a name="l12555"></a><span class="lineno">12555</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12556"></a><span class="lineno">12556</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12557"></a><span class="lineno">12557</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_MM_ADDR register.</span></div><div class="line"><a name="l12558"></a><span class="lineno">12558</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12559"></a><span class="lineno">12559</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12560"></a><span class="lineno">12560</span>&#160;<span class="preprocessor">#define NVIC_MM_ADDR_M          0xFFFFFFFF  // Fault Address</span></div><div class="line"><a name="l12561"></a><span class="lineno">12561</span>&#160;<span class="preprocessor">#define NVIC_MM_ADDR_S          0</span></div><div class="line"><a name="l12562"></a><span class="lineno">12562</span>&#160;</div><div class="line"><a name="l12563"></a><span class="lineno">12563</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12564"></a><span class="lineno">12564</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12565"></a><span class="lineno">12565</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_FAULT_ADDR</span></div><div class="line"><a name="l12566"></a><span class="lineno">12566</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l12567"></a><span class="lineno">12567</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12568"></a><span class="lineno">12568</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12569"></a><span class="lineno">12569</span>&#160;<span class="preprocessor">#define NVIC_FAULT_ADDR_M       0xFFFFFFFF  // Fault Address</span></div><div class="line"><a name="l12570"></a><span class="lineno">12570</span>&#160;<span class="preprocessor">#define NVIC_FAULT_ADDR_S       0</span></div><div class="line"><a name="l12571"></a><span class="lineno">12571</span>&#160;</div><div class="line"><a name="l12572"></a><span class="lineno">12572</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12573"></a><span class="lineno">12573</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12574"></a><span class="lineno">12574</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_CPAC register.</span></div><div class="line"><a name="l12575"></a><span class="lineno">12575</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12576"></a><span class="lineno">12576</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12577"></a><span class="lineno">12577</span>&#160;<span class="preprocessor">#define NVIC_CPAC_CP11_M        0x00C00000  // CP11 Coprocessor Access</span></div><div class="line"><a name="l12578"></a><span class="lineno">12578</span>&#160;                                            <span class="comment">// Privilege</span></div><div class="line"><a name="l12579"></a><span class="lineno">12579</span>&#160;<span class="preprocessor">#define NVIC_CPAC_CP11_DIS      0x00000000  // Access Denied</span></div><div class="line"><a name="l12580"></a><span class="lineno">12580</span>&#160;<span class="preprocessor">#define NVIC_CPAC_CP11_PRIV     0x00400000  // Privileged Access Only</span></div><div class="line"><a name="l12581"></a><span class="lineno">12581</span>&#160;<span class="preprocessor">#define NVIC_CPAC_CP11_FULL     0x00C00000  // Full Access</span></div><div class="line"><a name="l12582"></a><span class="lineno">12582</span>&#160;<span class="preprocessor">#define NVIC_CPAC_CP10_M        0x00300000  // CP10 Coprocessor Access</span></div><div class="line"><a name="l12583"></a><span class="lineno">12583</span>&#160;                                            <span class="comment">// Privilege</span></div><div class="line"><a name="l12584"></a><span class="lineno">12584</span>&#160;<span class="preprocessor">#define NVIC_CPAC_CP10_DIS      0x00000000  // Access Denied</span></div><div class="line"><a name="l12585"></a><span class="lineno">12585</span>&#160;<span class="preprocessor">#define NVIC_CPAC_CP10_PRIV     0x00100000  // Privileged Access Only</span></div><div class="line"><a name="l12586"></a><span class="lineno">12586</span>&#160;<span class="preprocessor">#define NVIC_CPAC_CP10_FULL     0x00300000  // Full Access</span></div><div class="line"><a name="l12587"></a><span class="lineno">12587</span>&#160;</div><div class="line"><a name="l12588"></a><span class="lineno">12588</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12589"></a><span class="lineno">12589</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12590"></a><span class="lineno">12590</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_MPU_TYPE register.</span></div><div class="line"><a name="l12591"></a><span class="lineno">12591</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12592"></a><span class="lineno">12592</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12593"></a><span class="lineno">12593</span>&#160;<span class="preprocessor">#define NVIC_MPU_TYPE_IREGION_M 0x00FF0000  // Number of I Regions</span></div><div class="line"><a name="l12594"></a><span class="lineno">12594</span>&#160;<span class="preprocessor">#define NVIC_MPU_TYPE_DREGION_M 0x0000FF00  // Number of D Regions</span></div><div class="line"><a name="l12595"></a><span class="lineno">12595</span>&#160;<span class="preprocessor">#define NVIC_MPU_TYPE_SEPARATE  0x00000001  // Separate or Unified MPU</span></div><div class="line"><a name="l12596"></a><span class="lineno">12596</span>&#160;<span class="preprocessor">#define NVIC_MPU_TYPE_IREGION_S 16</span></div><div class="line"><a name="l12597"></a><span class="lineno">12597</span>&#160;<span class="preprocessor">#define NVIC_MPU_TYPE_DREGION_S 8</span></div><div class="line"><a name="l12598"></a><span class="lineno">12598</span>&#160;</div><div class="line"><a name="l12599"></a><span class="lineno">12599</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12600"></a><span class="lineno">12600</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12601"></a><span class="lineno">12601</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_MPU_CTRL register.</span></div><div class="line"><a name="l12602"></a><span class="lineno">12602</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12603"></a><span class="lineno">12603</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12604"></a><span class="lineno">12604</span>&#160;<span class="preprocessor">#define NVIC_MPU_CTRL_PRIVDEFEN 0x00000004  // MPU Default Region</span></div><div class="line"><a name="l12605"></a><span class="lineno">12605</span>&#160;<span class="preprocessor">#define NVIC_MPU_CTRL_HFNMIENA  0x00000002  // MPU Enabled During Faults</span></div><div class="line"><a name="l12606"></a><span class="lineno">12606</span>&#160;<span class="preprocessor">#define NVIC_MPU_CTRL_ENABLE    0x00000001  // MPU Enable</span></div><div class="line"><a name="l12607"></a><span class="lineno">12607</span>&#160;</div><div class="line"><a name="l12608"></a><span class="lineno">12608</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12609"></a><span class="lineno">12609</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12610"></a><span class="lineno">12610</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_MPU_NUMBER</span></div><div class="line"><a name="l12611"></a><span class="lineno">12611</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l12612"></a><span class="lineno">12612</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12613"></a><span class="lineno">12613</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12614"></a><span class="lineno">12614</span>&#160;<span class="preprocessor">#define NVIC_MPU_NUMBER_M       0x00000007  // MPU Region to Access</span></div><div class="line"><a name="l12615"></a><span class="lineno">12615</span>&#160;<span class="preprocessor">#define NVIC_MPU_NUMBER_S       0</span></div><div class="line"><a name="l12616"></a><span class="lineno">12616</span>&#160;</div><div class="line"><a name="l12617"></a><span class="lineno">12617</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12618"></a><span class="lineno">12618</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12619"></a><span class="lineno">12619</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_MPU_BASE register.</span></div><div class="line"><a name="l12620"></a><span class="lineno">12620</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12621"></a><span class="lineno">12621</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12622"></a><span class="lineno">12622</span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE_ADDR_M    0xFFFFFFE0  // Base Address Mask</span></div><div class="line"><a name="l12623"></a><span class="lineno">12623</span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE_VALID     0x00000010  // Region Number Valid</span></div><div class="line"><a name="l12624"></a><span class="lineno">12624</span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE_REGION_M  0x00000007  // Region Number</span></div><div class="line"><a name="l12625"></a><span class="lineno">12625</span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE_ADDR_S    5</span></div><div class="line"><a name="l12626"></a><span class="lineno">12626</span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE_REGION_S  0</span></div><div class="line"><a name="l12627"></a><span class="lineno">12627</span>&#160;</div><div class="line"><a name="l12628"></a><span class="lineno">12628</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12629"></a><span class="lineno">12629</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12630"></a><span class="lineno">12630</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_MPU_ATTR register.</span></div><div class="line"><a name="l12631"></a><span class="lineno">12631</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12632"></a><span class="lineno">12632</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12633"></a><span class="lineno">12633</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_XN        0x10000000  // Instruction Access Disable</span></div><div class="line"><a name="l12634"></a><span class="lineno">12634</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_AP_M      0x07000000  // Access Privilege</span></div><div class="line"><a name="l12635"></a><span class="lineno">12635</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_TEX_M     0x00380000  // Type Extension Mask</span></div><div class="line"><a name="l12636"></a><span class="lineno">12636</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SHAREABLE 0x00040000  // Shareable</span></div><div class="line"><a name="l12637"></a><span class="lineno">12637</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_CACHEABLE 0x00020000  // Cacheable</span></div><div class="line"><a name="l12638"></a><span class="lineno">12638</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_BUFFRABLE 0x00010000  // Bufferable</span></div><div class="line"><a name="l12639"></a><span class="lineno">12639</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SRD_M     0x0000FF00  // Subregion Disable Bits</span></div><div class="line"><a name="l12640"></a><span class="lineno">12640</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_M    0x0000003E  // Region Size Mask</span></div><div class="line"><a name="l12641"></a><span class="lineno">12641</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_ENABLE    0x00000001  // Region Enable</span></div><div class="line"><a name="l12642"></a><span class="lineno">12642</span>&#160;</div><div class="line"><a name="l12643"></a><span class="lineno">12643</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12644"></a><span class="lineno">12644</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12645"></a><span class="lineno">12645</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_MPU_BASE1 register.</span></div><div class="line"><a name="l12646"></a><span class="lineno">12646</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12647"></a><span class="lineno">12647</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12648"></a><span class="lineno">12648</span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE1_ADDR_M   0xFFFFFFE0  // Base Address Mask</span></div><div class="line"><a name="l12649"></a><span class="lineno">12649</span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE1_VALID    0x00000010  // Region Number Valid</span></div><div class="line"><a name="l12650"></a><span class="lineno">12650</span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE1_REGION_M 0x00000007  // Region Number</span></div><div class="line"><a name="l12651"></a><span class="lineno">12651</span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE1_ADDR_S   5</span></div><div class="line"><a name="l12652"></a><span class="lineno">12652</span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE1_REGION_S 0</span></div><div class="line"><a name="l12653"></a><span class="lineno">12653</span>&#160;</div><div class="line"><a name="l12654"></a><span class="lineno">12654</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12655"></a><span class="lineno">12655</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12656"></a><span class="lineno">12656</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_MPU_ATTR1 register.</span></div><div class="line"><a name="l12657"></a><span class="lineno">12657</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12658"></a><span class="lineno">12658</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12659"></a><span class="lineno">12659</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR1_XN       0x10000000  // Instruction Access Disable</span></div><div class="line"><a name="l12660"></a><span class="lineno">12660</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR1_AP_M     0x07000000  // Access Privilege</span></div><div class="line"><a name="l12661"></a><span class="lineno">12661</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR1_TEX_M    0x00380000  // Type Extension Mask</span></div><div class="line"><a name="l12662"></a><span class="lineno">12662</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR1_SHAREABLE                                              \</span></div><div class="line"><a name="l12663"></a><span class="lineno">12663</span>&#160;<span class="preprocessor">                                0x00040000  // Shareable</span></div><div class="line"><a name="l12664"></a><span class="lineno">12664</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR1_CACHEABLE                                              \</span></div><div class="line"><a name="l12665"></a><span class="lineno">12665</span>&#160;<span class="preprocessor">                                0x00020000  // Cacheable</span></div><div class="line"><a name="l12666"></a><span class="lineno">12666</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR1_BUFFRABLE                                              \</span></div><div class="line"><a name="l12667"></a><span class="lineno">12667</span>&#160;<span class="preprocessor">                                0x00010000  // Bufferable</span></div><div class="line"><a name="l12668"></a><span class="lineno">12668</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR1_SRD_M    0x0000FF00  // Subregion Disable Bits</span></div><div class="line"><a name="l12669"></a><span class="lineno">12669</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR1_SIZE_M   0x0000003E  // Region Size Mask</span></div><div class="line"><a name="l12670"></a><span class="lineno">12670</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR1_ENABLE   0x00000001  // Region Enable</span></div><div class="line"><a name="l12671"></a><span class="lineno">12671</span>&#160;</div><div class="line"><a name="l12672"></a><span class="lineno">12672</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12673"></a><span class="lineno">12673</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12674"></a><span class="lineno">12674</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_MPU_BASE2 register.</span></div><div class="line"><a name="l12675"></a><span class="lineno">12675</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12676"></a><span class="lineno">12676</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12677"></a><span class="lineno">12677</span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE2_ADDR_M   0xFFFFFFE0  // Base Address Mask</span></div><div class="line"><a name="l12678"></a><span class="lineno">12678</span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE2_VALID    0x00000010  // Region Number Valid</span></div><div class="line"><a name="l12679"></a><span class="lineno">12679</span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE2_REGION_M 0x00000007  // Region Number</span></div><div class="line"><a name="l12680"></a><span class="lineno">12680</span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE2_ADDR_S   5</span></div><div class="line"><a name="l12681"></a><span class="lineno">12681</span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE2_REGION_S 0</span></div><div class="line"><a name="l12682"></a><span class="lineno">12682</span>&#160;</div><div class="line"><a name="l12683"></a><span class="lineno">12683</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12684"></a><span class="lineno">12684</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12685"></a><span class="lineno">12685</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_MPU_ATTR2 register.</span></div><div class="line"><a name="l12686"></a><span class="lineno">12686</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12687"></a><span class="lineno">12687</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12688"></a><span class="lineno">12688</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR2_XN       0x10000000  // Instruction Access Disable</span></div><div class="line"><a name="l12689"></a><span class="lineno">12689</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR2_AP_M     0x07000000  // Access Privilege</span></div><div class="line"><a name="l12690"></a><span class="lineno">12690</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR2_TEX_M    0x00380000  // Type Extension Mask</span></div><div class="line"><a name="l12691"></a><span class="lineno">12691</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR2_SHAREABLE                                              \</span></div><div class="line"><a name="l12692"></a><span class="lineno">12692</span>&#160;<span class="preprocessor">                                0x00040000  // Shareable</span></div><div class="line"><a name="l12693"></a><span class="lineno">12693</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR2_CACHEABLE                                              \</span></div><div class="line"><a name="l12694"></a><span class="lineno">12694</span>&#160;<span class="preprocessor">                                0x00020000  // Cacheable</span></div><div class="line"><a name="l12695"></a><span class="lineno">12695</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR2_BUFFRABLE                                              \</span></div><div class="line"><a name="l12696"></a><span class="lineno">12696</span>&#160;<span class="preprocessor">                                0x00010000  // Bufferable</span></div><div class="line"><a name="l12697"></a><span class="lineno">12697</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR2_SRD_M    0x0000FF00  // Subregion Disable Bits</span></div><div class="line"><a name="l12698"></a><span class="lineno">12698</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR2_SIZE_M   0x0000003E  // Region Size Mask</span></div><div class="line"><a name="l12699"></a><span class="lineno">12699</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR2_ENABLE   0x00000001  // Region Enable</span></div><div class="line"><a name="l12700"></a><span class="lineno">12700</span>&#160;</div><div class="line"><a name="l12701"></a><span class="lineno">12701</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12702"></a><span class="lineno">12702</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12703"></a><span class="lineno">12703</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_MPU_BASE3 register.</span></div><div class="line"><a name="l12704"></a><span class="lineno">12704</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12705"></a><span class="lineno">12705</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12706"></a><span class="lineno">12706</span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE3_ADDR_M   0xFFFFFFE0  // Base Address Mask</span></div><div class="line"><a name="l12707"></a><span class="lineno">12707</span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE3_VALID    0x00000010  // Region Number Valid</span></div><div class="line"><a name="l12708"></a><span class="lineno">12708</span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE3_REGION_M 0x00000007  // Region Number</span></div><div class="line"><a name="l12709"></a><span class="lineno">12709</span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE3_ADDR_S   5</span></div><div class="line"><a name="l12710"></a><span class="lineno">12710</span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE3_REGION_S 0</span></div><div class="line"><a name="l12711"></a><span class="lineno">12711</span>&#160;</div><div class="line"><a name="l12712"></a><span class="lineno">12712</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12713"></a><span class="lineno">12713</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12714"></a><span class="lineno">12714</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_MPU_ATTR3 register.</span></div><div class="line"><a name="l12715"></a><span class="lineno">12715</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12716"></a><span class="lineno">12716</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12717"></a><span class="lineno">12717</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR3_XN       0x10000000  // Instruction Access Disable</span></div><div class="line"><a name="l12718"></a><span class="lineno">12718</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR3_AP_M     0x07000000  // Access Privilege</span></div><div class="line"><a name="l12719"></a><span class="lineno">12719</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR3_TEX_M    0x00380000  // Type Extension Mask</span></div><div class="line"><a name="l12720"></a><span class="lineno">12720</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR3_SHAREABLE                                              \</span></div><div class="line"><a name="l12721"></a><span class="lineno">12721</span>&#160;<span class="preprocessor">                                0x00040000  // Shareable</span></div><div class="line"><a name="l12722"></a><span class="lineno">12722</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR3_CACHEABLE                                              \</span></div><div class="line"><a name="l12723"></a><span class="lineno">12723</span>&#160;<span class="preprocessor">                                0x00020000  // Cacheable</span></div><div class="line"><a name="l12724"></a><span class="lineno">12724</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR3_BUFFRABLE                                              \</span></div><div class="line"><a name="l12725"></a><span class="lineno">12725</span>&#160;<span class="preprocessor">                                0x00010000  // Bufferable</span></div><div class="line"><a name="l12726"></a><span class="lineno">12726</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR3_SRD_M    0x0000FF00  // Subregion Disable Bits</span></div><div class="line"><a name="l12727"></a><span class="lineno">12727</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR3_SIZE_M   0x0000003E  // Region Size Mask</span></div><div class="line"><a name="l12728"></a><span class="lineno">12728</span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR3_ENABLE   0x00000001  // Region Enable</span></div><div class="line"><a name="l12729"></a><span class="lineno">12729</span>&#160;</div><div class="line"><a name="l12730"></a><span class="lineno">12730</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12731"></a><span class="lineno">12731</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12732"></a><span class="lineno">12732</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_DBG_CTRL register.</span></div><div class="line"><a name="l12733"></a><span class="lineno">12733</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12734"></a><span class="lineno">12734</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12735"></a><span class="lineno">12735</span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_DBGKEY_M  0xFFFF0000  // Debug key mask</span></div><div class="line"><a name="l12736"></a><span class="lineno">12736</span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_DBGKEY    0xA05F0000  // Debug key</span></div><div class="line"><a name="l12737"></a><span class="lineno">12737</span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_S_RESET_ST                                              \</span></div><div class="line"><a name="l12738"></a><span class="lineno">12738</span>&#160;<span class="preprocessor">                                0x02000000  // Core has reset since last read</span></div><div class="line"><a name="l12739"></a><span class="lineno">12739</span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_S_RETIRE_ST                                             \</span></div><div class="line"><a name="l12740"></a><span class="lineno">12740</span>&#160;<span class="preprocessor">                                0x01000000  // Core has executed insruction</span></div><div class="line"><a name="l12741"></a><span class="lineno">12741</span>&#160;                                            <span class="comment">// since last read</span></div><div class="line"><a name="l12742"></a><span class="lineno">12742</span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_S_LOCKUP  0x00080000  // Core is locked up</span></div><div class="line"><a name="l12743"></a><span class="lineno">12743</span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_S_SLEEP   0x00040000  // Core is sleeping</span></div><div class="line"><a name="l12744"></a><span class="lineno">12744</span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_S_HALT    0x00020000  // Core status on halt</span></div><div class="line"><a name="l12745"></a><span class="lineno">12745</span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_S_REGRDY  0x00010000  // Register read/write available</span></div><div class="line"><a name="l12746"></a><span class="lineno">12746</span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_C_SNAPSTALL                                             \</span></div><div class="line"><a name="l12747"></a><span class="lineno">12747</span>&#160;<span class="preprocessor">                                0x00000020  // Breaks a stalled load/store</span></div><div class="line"><a name="l12748"></a><span class="lineno">12748</span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_C_MASKINT 0x00000008  // Mask interrupts when stepping</span></div><div class="line"><a name="l12749"></a><span class="lineno">12749</span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_C_STEP    0x00000004  // Step the core</span></div><div class="line"><a name="l12750"></a><span class="lineno">12750</span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_C_HALT    0x00000002  // Halt the core</span></div><div class="line"><a name="l12751"></a><span class="lineno">12751</span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_C_DEBUGEN 0x00000001  // Enable debug</span></div><div class="line"><a name="l12752"></a><span class="lineno">12752</span>&#160;</div><div class="line"><a name="l12753"></a><span class="lineno">12753</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12754"></a><span class="lineno">12754</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12755"></a><span class="lineno">12755</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_DBG_XFER register.</span></div><div class="line"><a name="l12756"></a><span class="lineno">12756</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12757"></a><span class="lineno">12757</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12758"></a><span class="lineno">12758</span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_WNR   0x00010000  // Write or not read</span></div><div class="line"><a name="l12759"></a><span class="lineno">12759</span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_SEL_M 0x0000001F  // Register</span></div><div class="line"><a name="l12760"></a><span class="lineno">12760</span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R0    0x00000000  // Register R0</span></div><div class="line"><a name="l12761"></a><span class="lineno">12761</span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R1    0x00000001  // Register R1</span></div><div class="line"><a name="l12762"></a><span class="lineno">12762</span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R2    0x00000002  // Register R2</span></div><div class="line"><a name="l12763"></a><span class="lineno">12763</span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R3    0x00000003  // Register R3</span></div><div class="line"><a name="l12764"></a><span class="lineno">12764</span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R4    0x00000004  // Register R4</span></div><div class="line"><a name="l12765"></a><span class="lineno">12765</span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R5    0x00000005  // Register R5</span></div><div class="line"><a name="l12766"></a><span class="lineno">12766</span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R6    0x00000006  // Register R6</span></div><div class="line"><a name="l12767"></a><span class="lineno">12767</span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R7    0x00000007  // Register R7</span></div><div class="line"><a name="l12768"></a><span class="lineno">12768</span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R8    0x00000008  // Register R8</span></div><div class="line"><a name="l12769"></a><span class="lineno">12769</span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R9    0x00000009  // Register R9</span></div><div class="line"><a name="l12770"></a><span class="lineno">12770</span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R10   0x0000000A  // Register R10</span></div><div class="line"><a name="l12771"></a><span class="lineno">12771</span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R11   0x0000000B  // Register R11</span></div><div class="line"><a name="l12772"></a><span class="lineno">12772</span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R12   0x0000000C  // Register R12</span></div><div class="line"><a name="l12773"></a><span class="lineno">12773</span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R13   0x0000000D  // Register R13</span></div><div class="line"><a name="l12774"></a><span class="lineno">12774</span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R14   0x0000000E  // Register R14</span></div><div class="line"><a name="l12775"></a><span class="lineno">12775</span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R15   0x0000000F  // Register R15</span></div><div class="line"><a name="l12776"></a><span class="lineno">12776</span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_FLAGS 0x00000010  // xPSR/Flags register</span></div><div class="line"><a name="l12777"></a><span class="lineno">12777</span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_MSP   0x00000011  // Main SP</span></div><div class="line"><a name="l12778"></a><span class="lineno">12778</span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_PSP   0x00000012  // Process SP</span></div><div class="line"><a name="l12779"></a><span class="lineno">12779</span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_DSP   0x00000013  // Deep SP</span></div><div class="line"><a name="l12780"></a><span class="lineno">12780</span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_CFBP  0x00000014  // Control/Fault/BasePri/PriMask</span></div><div class="line"><a name="l12781"></a><span class="lineno">12781</span>&#160;</div><div class="line"><a name="l12782"></a><span class="lineno">12782</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12783"></a><span class="lineno">12783</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12784"></a><span class="lineno">12784</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_DBG_DATA register.</span></div><div class="line"><a name="l12785"></a><span class="lineno">12785</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12786"></a><span class="lineno">12786</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12787"></a><span class="lineno">12787</span>&#160;<span class="preprocessor">#define NVIC_DBG_DATA_M         0xFFFFFFFF  // Data temporary cache</span></div><div class="line"><a name="l12788"></a><span class="lineno">12788</span>&#160;<span class="preprocessor">#define NVIC_DBG_DATA_S         0</span></div><div class="line"><a name="l12789"></a><span class="lineno">12789</span>&#160;</div><div class="line"><a name="l12790"></a><span class="lineno">12790</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12791"></a><span class="lineno">12791</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12792"></a><span class="lineno">12792</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_DBG_INT register.</span></div><div class="line"><a name="l12793"></a><span class="lineno">12793</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12794"></a><span class="lineno">12794</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12795"></a><span class="lineno">12795</span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_HARDERR    0x00000400  // Debug trap on hard fault</span></div><div class="line"><a name="l12796"></a><span class="lineno">12796</span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_INTERR     0x00000200  // Debug trap on interrupt errors</span></div><div class="line"><a name="l12797"></a><span class="lineno">12797</span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_BUSERR     0x00000100  // Debug trap on bus error</span></div><div class="line"><a name="l12798"></a><span class="lineno">12798</span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_STATERR    0x00000080  // Debug trap on usage fault state</span></div><div class="line"><a name="l12799"></a><span class="lineno">12799</span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_CHKERR     0x00000040  // Debug trap on usage fault check</span></div><div class="line"><a name="l12800"></a><span class="lineno">12800</span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_NOCPERR    0x00000020  // Debug trap on coprocessor error</span></div><div class="line"><a name="l12801"></a><span class="lineno">12801</span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_MMERR      0x00000010  // Debug trap on mem manage fault</span></div><div class="line"><a name="l12802"></a><span class="lineno">12802</span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_RESET      0x00000008  // Core reset status</span></div><div class="line"><a name="l12803"></a><span class="lineno">12803</span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_RSTPENDCLR 0x00000004  // Clear pending core reset</span></div><div class="line"><a name="l12804"></a><span class="lineno">12804</span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_RSTPENDING 0x00000002  // Core reset is pending</span></div><div class="line"><a name="l12805"></a><span class="lineno">12805</span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_RSTVCATCH  0x00000001  // Reset vector catch</span></div><div class="line"><a name="l12806"></a><span class="lineno">12806</span>&#160;</div><div class="line"><a name="l12807"></a><span class="lineno">12807</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12808"></a><span class="lineno">12808</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12809"></a><span class="lineno">12809</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_SW_TRIG register.</span></div><div class="line"><a name="l12810"></a><span class="lineno">12810</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12811"></a><span class="lineno">12811</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12812"></a><span class="lineno">12812</span>&#160;<span class="preprocessor">#define NVIC_SW_TRIG_INTID_M    0x000000FF  // Interrupt ID</span></div><div class="line"><a name="l12813"></a><span class="lineno">12813</span>&#160;<span class="preprocessor">#define NVIC_SW_TRIG_INTID_S    0</span></div><div class="line"><a name="l12814"></a><span class="lineno">12814</span>&#160;</div><div class="line"><a name="l12815"></a><span class="lineno">12815</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12816"></a><span class="lineno">12816</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12817"></a><span class="lineno">12817</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_FPCC register.</span></div><div class="line"><a name="l12818"></a><span class="lineno">12818</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12819"></a><span class="lineno">12819</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12820"></a><span class="lineno">12820</span>&#160;<span class="preprocessor">#define NVIC_FPCC_ASPEN         0x80000000  // Automatic State Preservation</span></div><div class="line"><a name="l12821"></a><span class="lineno">12821</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l12822"></a><span class="lineno">12822</span>&#160;<span class="preprocessor">#define NVIC_FPCC_LSPEN         0x40000000  // Lazy State Preservation Enable</span></div><div class="line"><a name="l12823"></a><span class="lineno">12823</span>&#160;<span class="preprocessor">#define NVIC_FPCC_MONRDY        0x00000100  // Monitor Ready</span></div><div class="line"><a name="l12824"></a><span class="lineno">12824</span>&#160;<span class="preprocessor">#define NVIC_FPCC_BFRDY         0x00000040  // Bus Fault Ready</span></div><div class="line"><a name="l12825"></a><span class="lineno">12825</span>&#160;<span class="preprocessor">#define NVIC_FPCC_MMRDY         0x00000020  // Memory Management Fault Ready</span></div><div class="line"><a name="l12826"></a><span class="lineno">12826</span>&#160;<span class="preprocessor">#define NVIC_FPCC_HFRDY         0x00000010  // Hard Fault Ready</span></div><div class="line"><a name="l12827"></a><span class="lineno">12827</span>&#160;<span class="preprocessor">#define NVIC_FPCC_THREAD        0x00000008  // Thread Mode</span></div><div class="line"><a name="l12828"></a><span class="lineno">12828</span>&#160;<span class="preprocessor">#define NVIC_FPCC_USER          0x00000002  // User Privilege Level</span></div><div class="line"><a name="l12829"></a><span class="lineno">12829</span>&#160;<span class="preprocessor">#define NVIC_FPCC_LSPACT        0x00000001  // Lazy State Preservation Active</span></div><div class="line"><a name="l12830"></a><span class="lineno">12830</span>&#160;</div><div class="line"><a name="l12831"></a><span class="lineno">12831</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12832"></a><span class="lineno">12832</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12833"></a><span class="lineno">12833</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_FPCA register.</span></div><div class="line"><a name="l12834"></a><span class="lineno">12834</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12835"></a><span class="lineno">12835</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12836"></a><span class="lineno">12836</span>&#160;<span class="preprocessor">#define NVIC_FPCA_ADDRESS_M     0xFFFFFFF8  // Address</span></div><div class="line"><a name="l12837"></a><span class="lineno">12837</span>&#160;<span class="preprocessor">#define NVIC_FPCA_ADDRESS_S     3</span></div><div class="line"><a name="l12838"></a><span class="lineno">12838</span>&#160;</div><div class="line"><a name="l12839"></a><span class="lineno">12839</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12840"></a><span class="lineno">12840</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12841"></a><span class="lineno">12841</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_FPDSC register.</span></div><div class="line"><a name="l12842"></a><span class="lineno">12842</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12843"></a><span class="lineno">12843</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12844"></a><span class="lineno">12844</span>&#160;<span class="preprocessor">#define NVIC_FPDSC_AHP          0x04000000  // AHP Bit Default</span></div><div class="line"><a name="l12845"></a><span class="lineno">12845</span>&#160;<span class="preprocessor">#define NVIC_FPDSC_DN           0x02000000  // DN Bit Default</span></div><div class="line"><a name="l12846"></a><span class="lineno">12846</span>&#160;<span class="preprocessor">#define NVIC_FPDSC_FZ           0x01000000  // FZ Bit Default</span></div><div class="line"><a name="l12847"></a><span class="lineno">12847</span>&#160;<span class="preprocessor">#define NVIC_FPDSC_RMODE_M      0x00C00000  // RMODE Bit Default</span></div><div class="line"><a name="l12848"></a><span class="lineno">12848</span>&#160;<span class="preprocessor">#define NVIC_FPDSC_RMODE_RN     0x00000000  // Round to Nearest (RN) mode</span></div><div class="line"><a name="l12849"></a><span class="lineno">12849</span>&#160;<span class="preprocessor">#define NVIC_FPDSC_RMODE_RP     0x00400000  // Round towards Plus Infinity (RP)</span></div><div class="line"><a name="l12850"></a><span class="lineno">12850</span>&#160;                                            <span class="comment">// mode</span></div><div class="line"><a name="l12851"></a><span class="lineno">12851</span>&#160;<span class="preprocessor">#define NVIC_FPDSC_RMODE_RM     0x00800000  // Round towards Minus Infinity</span></div><div class="line"><a name="l12852"></a><span class="lineno">12852</span>&#160;                                            <span class="comment">// (RM) mode</span></div><div class="line"><a name="l12853"></a><span class="lineno">12853</span>&#160;<span class="preprocessor">#define NVIC_FPDSC_RMODE_RZ     0x00C00000  // Round towards Zero (RZ) mode</span></div><div class="line"><a name="l12854"></a><span class="lineno">12854</span>&#160;</div><div class="line"><a name="l12855"></a><span class="lineno">12855</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12856"></a><span class="lineno">12856</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12857"></a><span class="lineno">12857</span>&#160;<span class="comment">// The following definitions are deprecated.</span></div><div class="line"><a name="l12858"></a><span class="lineno">12858</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12859"></a><span class="lineno">12859</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l12860"></a><span class="lineno">12860</span>&#160;<span class="preprocessor">#ifndef DEPRECATED</span></div><div class="line"><a name="l12861"></a><span class="lineno">12861</span>&#160;<span class="preprocessor">#define SYSCTL_DID0_CLASS_BLIZZARD                                            \</span></div><div class="line"><a name="l12862"></a><span class="lineno">12862</span>&#160;<span class="preprocessor">                                0x00050000  // Tiva(TM) C Series TM4C123-class</span></div><div class="line"><a name="l12863"></a><span class="lineno">12863</span>&#160;                                            <span class="comment">// microcontrollers</span></div><div class="line"><a name="l12864"></a><span class="lineno">12864</span>&#160;</div><div class="line"><a name="l12865"></a><span class="lineno">12865</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l12866"></a><span class="lineno">12866</span>&#160;</div><div class="line"><a name="l12867"></a><span class="lineno">12867</span>&#160;<span class="preprocessor">#endif // __TM4C123GH6PM_H__</span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
