(S (NP (CD Two) (JJ multiplierless) (NNS algorithms)) (VP (VBP are) (VP (VBN proposed) (PP (IN for) (NP (CD 4x4) (JJ approximate) (HYPH -) (NN DCT))) (PP (IN for) (VP (VB transform) (NP (NP (VBG coding)) (PP (IN in) (NP (JJ digital) (NN video)))))))) (. .))
(S (NP (NP (JJ Computational) (NNS architectures)) (PP (IN for) (NP (NML (NML (CD 1) (HYPH -) (NN D)) (HYPH /) (NML (CD 2) (HYPH -) (NN D))) (NNS realisations)))) (VP (VBP are) (VP (VBN implemented) (S (VP (VBG using) (NP (NML (NNP Xilinx) (NNP FPGA)) (NNS devices)))))) (. .))
(S (NP (NP (NN CMOS) (NN synthesis)) (PP (IN at) (NP (DT the) (NML (CD 45) (NN nm)) (NN node)))) (VP (VBP indicate) (NP (NML (JJ real) (HYPH -) (NN time)) (NN operation)) (PP (IN at) (NP (QP (CD 1) (CD GHz)))) (S (VP (VBG yielding) (NP (NP (CD 4x4) (NN block) (NNS rates)) (PP (IN of) (NP (CD 125) (NN MHz)))) (PP (IN at) (NP (NP (QP (JJR less) (IN than) (CD 120)) (NN mW)) (PP (IN of) (NP (JJ dynamic) (NN power) (NN consumption)))))))) (. .))
