min_ext_clk_hz: 6000000
max_ext_clk_hz: 27000000
min_vco_clk_hz: 384000000
max_vco_clk_hz: 768000000
min_pll_mult: 32
max_pll_mult: 255
max_pre_pll_clk_div: 64
pixel_array_width: 2316
pixel_array_height: 1555
window_width_min: 32
window_width_def: 2304
window_width_max: 2304
window_height_min: 32
window_height_def: 1544
window_height_max: 1544


magic_patch1:
    address: 0x3ed2
    width: 2

magic_patch2:
    address: 0x3eda
    width: 2

magic_patch3:
    address: 0x3edc
    width: 2

magic_patch4:
    address: 0x305e
    width: 2

magic_init_config:
    address: 0x3152
    width: 2

magic_init_start:
    address: 0x304a
    width: 2

chip_version: 
    address: 0x3000
    width: 2
    value: 0x2604
y_addr_start: 
    address: 0x3002
    width: 2
    min: 6
x_addr_start: 
    address: 0x3004
    width: 2
    min: 6
y_addr_end: 
    address: 0x3006
    width: 2
    max: 1549
x_addr_end: 
    address: 0x3008
    width: 2
    max: 2309
frame_length_lines: 
    address: 0x300a
    width: 2
line_length_pck: 
    address: 0x300c
    width: 2
chip_revision: 
    address: 0x300e
    width: 1
    v1x: 0x10
    v2x: 0x20
lock_control: 
    address: 0x3010
    width: 1
    unlock: 0xbeef
coarse_integration_time: 
    address: 0x3012
    width: 2
fine_integration_time: 
    address: 0x3014
    width: 2
reset: 
    address: 0x301a
    width: 2
    smia_dis_bit: 12
    force_pll_on_bit: 11
    restart_bad_bit: 10
    mask_bad_bit: 9
    gpi_en_bit: 8
    parallel_en_bit: 7
    drive_pins_bit: 6
    lock_reg_bit: 3
    stream_bit: 2
    restart_bit: 1
    reset_bit: 0
mode_select: 
    address: 0x301c
    width: 1
    mode_select_stream_bit: 0
vt_pix_clk_div: 
    address: 0x302a
    width: 2
vt_sys_clk_div: 
    address: 0x302c
    width: 2
pre_pll_clk_div: 
    address: 0x302e
    width: 2
pll_multiplier: 
    address: 0x3030
    width: 2
op_pix_clk_div: 
    address: 0x3036
    width: 2
op_sys_clk_div: 
    address: 0x3038
    width: 2
frame_count: 
    address: 0x303a
    width: 2
read_mode: 
    address: 0x3040
    width: 1
    vert_flip_bit: 15
    horiz_mirror_bit: 14
    col_bin_bit: 13
    row_bin_bit: 12
    col_sf_bin_bit: 9
    col_sum_bit: 5
extra_delay: 
    address: 0x3042
    width: 1
green1_gain: 
    address: 0x3056
    width: 1
blue_gain: 
    address: 0x3058
    width: 1
red_gain: 
    address: 0x305a
    width: 1
green2_gain: 
    address: 0x305c
    width: 1
global_gain: 
    address: 0x305e
    width: 2
    min: 0
    def: 1000
    max: 15992
analog_gain: 
    address: 0x3060
    width: 2
smia_test: 
    address: 0x3064
    width: 2
    embedded_data_bit: 8
data_pedestal:
    address: 0x301e
    width: 2
datapath_select: 
    address: 0x306e
    width: 2
    datapath_slew_dout_shift: 13
    datapath_slew_dout_mask_bit0: 14
    datapath_slew_dout_mask_bit1: 15
    datapath_slew_dout_mask_bit2: 16
    datapath_slew_pclk_shift: 10
    datapath_slew_pclk_mask_bit0: 11
    datapath_slew_pclk_mask_bit1: 12
    datapath_slew_pclk_mask_bit2: 13
    datapath_high_vcm_bit: 9
test_pattern_mode: 
    address: 0x3070
    width: 2
test_data_red: 
    address: 0x3072
    width: 2
test_data_greenr: 
    address: 0x3074
    width: 2
test_data_blue: 
    address: 0x3076
    width: 2
test_data_greenb: 
    address: 0x3078
    width: 2
seq_data_port: 
    address: 0x3086
    width: 1
seq_ctrl_port: 
    address: 0x3088
    width: 1
x_odd_inc: 
    address: 0x30a2
    width: 1
y_odd_inc: 
    address: 0x30a6
    width: 1
x_odd_inc: 
    address: 0x30a2
    width: 1
digital_ctrl: 
    address: 0x30ba
    width: 1
    enable_bit: 5
reserved_chiprev: 
    address: 0x30f0
    width: 2
data_format_bits: 
    address: 0x31ac
    width: 2
serial_format: 
    address: 0x31ae
    width: 2
frame_preamble: 
    address: 0x31b0
    width: 1
line_preamble: 
    address: 0x31b2
    width: 1
mipi_timing_0: 
    address: 0x31b4
    width: 1
mipi_timing_1: 
    address: 0x31b6
    width: 1
mipi_timing_2: 
    address: 0x31b8
    width: 1
mipi_timing_3: 
    address: 0x31ba
    width: 1
mipi_timing_4: 
    address: 0x31bc
    width: 1
mipi_config_status: 
    address: 0x31be
    width: 2
compression: 
    address: 0x31d0
    width: 1
    enable_bit: 0
poly_sc: 
    address: 0x3780
    width: 1
    enable_bit: 15
hispi_control_status:
    address: 0x31c6
    width: 2
hispi_timing:
    address: 0x31c0
    width: 2
hispi_sync_patt:
    address: 0x31c4
    width: 2
frame_status:
    address: 0x303c
    width: 2
digital_test:
    address: 0x30b0
    width: 2
test_raw_mode:
    address: 0x307a
    width: 2
dark_control:
    address: 0x3180
    width: 2
dark_control:
    address: 0x3044
    width: 2
column_correction:
    address: 0x30d4
    width: 2
