

================================================================
== Vivado HLS Report for 'dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0'
================================================================
* Date:           Fri Jun 27 09:42:51 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.325 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                   Pipeline                  |
    |   min   |   max   |    min   |    max   | min | max |                     Type                    |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |      293|      294| 1.853 us | 1.860 us |  288|  288| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |      293|      293|         7|          1|          1|   288|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    148|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    337|    -|
|Memory           |        1|      -|       3|     14|    -|
|Multiplexer      |        -|      -|       -|   1074|    -|
|Register         |        0|      -|    2228|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      1|    2231|   1637|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |       2|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------------+---------+-------+---+-----+-----+
    |             Instance             |            Module           | BRAM_18K| DSP48E| FF| LUT | URAM|
    +----------------------------------+-----------------------------+---------+-------+---+-----+-----+
    |myproject_axi_mux_83_16_1_1_U157  |myproject_axi_mux_83_16_1_1  |        0|      0|  0|  337|    0|
    +----------------------------------+-----------------------------+---------+-------+---+-----+-----+
    |Total                             |                             |        0|      0|  0|  337|    0|
    +----------------------------------+-----------------------------+---------+-------+---+-----+-----+

    * DSP48E: 
    +-------------------------------------------+--------------------------------------+-----------+
    |                  Instance                 |                Module                | Expression|
    +-------------------------------------------+--------------------------------------+-----------+
    |myproject_axi_mul_mul_16s_11s_26_3_1_U158  |myproject_axi_mul_mul_16s_11s_26_3_1  |  i0 * i1  |
    +-------------------------------------------+--------------------------------------+-----------+

    * Memory: 
    +-----------+---------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                          Module                         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |outidx6_U  |dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_outidx6  |        0|  3|  14|    0|   288|    3|     1|          864|
    |w5_V_U     |dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_w5_V     |        1|  0|   0|    0|   288|   11|     1|         3168|
    +-----------+---------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                         |        1|  3|  14|    0|   576|   14|     2|         4032|
    +-----------+---------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |acc_0_V_fu_1317_p2       |     +    |      0|  0|  23|          16|          16|
    |in_index_fu_1108_p2      |     +    |      0|  0|  39|          32|           1|
    |w_index_fu_1102_p2       |     +    |      0|  0|  15|           1|           9|
    |ap_condition_478         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_505         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln135_fu_1120_p2    |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln154_fu_1114_p2    |   icmp   |      0|  0|  18|          32|           6|
    |ap_condition_470         |    or    |      0|  0|   2|           1|           1|
    |select_ln154_fu_1274_p3  |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 148|          95|          47|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |                       Name                      | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |acc_0_V_024_reg_496                              |    9|          2|   16|         32|
    |acc_1_V_023_reg_511                              |    9|          2|   16|         32|
    |acc_2_V_022_reg_526                              |    9|          2|   16|         32|
    |acc_3_V_021_reg_541                              |    9|          2|   16|         32|
    |acc_4_V_020_reg_556                              |    9|          2|   16|         32|
    |acc_5_V_019_reg_571                              |    9|          2|   16|         32|
    |acc_6_V_018_reg_586                              |    9|          2|   16|         32|
    |acc_7_V_017_reg_601                              |    9|          2|   16|         32|
    |ap_NS_fsm                                        |   15|          3|    1|          3|
    |ap_enable_reg_pp0_iter1                          |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6                          |    9|          2|    1|          2|
    |ap_phi_mux_acc_0_V_024_phi_fu_500_p6             |   15|          3|   16|         48|
    |ap_phi_mux_acc_0_V_1_phi_fu_830_p16              |    9|          2|   16|         32|
    |ap_phi_mux_acc_1_V_023_phi_fu_515_p6             |   15|          3|   16|         48|
    |ap_phi_mux_acc_1_V_1_phi_fu_800_p16              |    9|          2|   16|         32|
    |ap_phi_mux_acc_2_V_022_phi_fu_530_p6             |   15|          3|   16|         48|
    |ap_phi_mux_acc_2_V_1_phi_fu_770_p16              |    9|          2|   16|         32|
    |ap_phi_mux_acc_3_V_021_phi_fu_545_p6             |   15|          3|   16|         48|
    |ap_phi_mux_acc_3_V_1_phi_fu_740_p16              |    9|          2|   16|         32|
    |ap_phi_mux_acc_4_V_020_phi_fu_560_p6             |   15|          3|   16|         48|
    |ap_phi_mux_acc_4_V_1_phi_fu_710_p16              |    9|          2|   16|         32|
    |ap_phi_mux_acc_5_V_019_phi_fu_575_p6             |   15|          3|   16|         48|
    |ap_phi_mux_acc_5_V_1_phi_fu_680_p16              |    9|          2|   16|         32|
    |ap_phi_mux_acc_6_V_018_phi_fu_590_p6             |   15|          3|   16|         48|
    |ap_phi_mux_acc_6_V_1_phi_fu_650_p16              |    9|          2|   16|         32|
    |ap_phi_mux_acc_7_V_017_phi_fu_605_p6             |   15|          3|   16|         48|
    |ap_phi_mux_acc_7_V_1_phi_fu_620_p16              |    9|          2|   16|         32|
    |ap_phi_mux_in_index_0_i42_phi_fu_258_p6          |   15|          3|   32|         96|
    |ap_phi_mux_p_0_01_i_phi_fu_1070_p16              |    9|          2|   16|         32|
    |ap_phi_mux_p_0_13_i_phi_fu_1040_p16              |    9|          2|   16|         32|
    |ap_phi_mux_p_0_25_i_phi_fu_1010_p16              |    9|          2|   16|         32|
    |ap_phi_mux_p_0_37_i_phi_fu_980_p16               |    9|          2|   16|         32|
    |ap_phi_mux_p_0_49_i_phi_fu_950_p16               |    9|          2|   16|         32|
    |ap_phi_mux_p_0_511_i_phi_fu_920_p16              |    9|          2|   16|         32|
    |ap_phi_mux_p_0_613_i_phi_fu_890_p16              |    9|          2|   16|         32|
    |ap_phi_mux_p_0_715_i_phi_fu_860_p16              |    9|          2|   16|         32|
    |ap_phi_mux_res_0_V_write_assign40_phi_fu_380_p6  |   15|          3|   16|         48|
    |ap_phi_mux_res_1_V_write_assign38_phi_fu_395_p6  |   15|          3|   16|         48|
    |ap_phi_mux_res_2_V_write_assign36_phi_fu_410_p6  |   15|          3|   16|         48|
    |ap_phi_mux_res_3_V_write_assign34_phi_fu_425_p6  |   15|          3|   16|         48|
    |ap_phi_mux_res_4_V_write_assign32_phi_fu_440_p6  |   15|          3|   16|         48|
    |ap_phi_mux_res_5_V_write_assign30_phi_fu_455_p6  |   15|          3|   16|         48|
    |ap_phi_mux_res_6_V_write_assign28_phi_fu_470_p6  |   15|          3|   16|         48|
    |ap_phi_mux_res_7_V_write_assign26_phi_fu_485_p6  |   15|          3|   16|         48|
    |ap_phi_mux_w_index41_phi_fu_273_p6               |   15|          3|    9|         27|
    |ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283   |  165|         37|   16|        592|
    |ap_phi_reg_pp0_iter6_acc_0_V_1_reg_826           |    9|          2|   16|         32|
    |ap_phi_reg_pp0_iter6_acc_1_V_1_reg_796           |   15|          3|   16|         48|
    |ap_phi_reg_pp0_iter6_acc_2_V_1_reg_766           |   15|          3|   16|         48|
    |ap_phi_reg_pp0_iter6_acc_3_V_1_reg_736           |   15|          3|   16|         48|
    |ap_phi_reg_pp0_iter6_acc_4_V_1_reg_706           |   15|          3|   16|         48|
    |ap_phi_reg_pp0_iter6_acc_5_V_1_reg_676           |   15|          3|   16|         48|
    |ap_phi_reg_pp0_iter6_acc_6_V_1_reg_646           |   15|          3|   16|         48|
    |ap_phi_reg_pp0_iter6_acc_7_V_1_reg_616           |   15|          3|   16|         48|
    |ap_phi_reg_pp0_iter6_p_0_01_i_reg_1066           |    9|          2|   16|         32|
    |ap_phi_reg_pp0_iter6_p_0_13_i_reg_1036           |   15|          3|   16|         48|
    |ap_phi_reg_pp0_iter6_p_0_25_i_reg_1006           |   15|          3|   16|         48|
    |ap_phi_reg_pp0_iter6_p_0_37_i_reg_976            |   15|          3|   16|         48|
    |ap_phi_reg_pp0_iter6_p_0_49_i_reg_946            |   15|          3|   16|         48|
    |ap_phi_reg_pp0_iter6_p_0_511_i_reg_916           |   15|          3|   16|         48|
    |ap_phi_reg_pp0_iter6_p_0_613_i_reg_886           |   15|          3|   16|         48|
    |ap_phi_reg_pp0_iter6_p_0_715_i_reg_856           |   15|          3|   16|         48|
    |ap_return_0                                      |    9|          2|   16|         32|
    |ap_return_1                                      |    9|          2|   16|         32|
    |ap_return_2                                      |    9|          2|   16|         32|
    |ap_return_3                                      |    9|          2|   16|         32|
    |ap_return_4                                      |    9|          2|   16|         32|
    |ap_return_5                                      |    9|          2|   16|         32|
    |ap_return_6                                      |    9|          2|   16|         32|
    |ap_return_7                                      |    9|          2|   16|         32|
    |in_index_0_i42_reg_254                           |    9|          2|   32|         64|
    |res_0_V_write_assign40_reg_376                   |    9|          2|   16|         32|
    |res_1_V_write_assign38_reg_391                   |    9|          2|   16|         32|
    |res_2_V_write_assign36_reg_406                   |    9|          2|   16|         32|
    |res_3_V_write_assign34_reg_421                   |    9|          2|   16|         32|
    |res_4_V_write_assign32_reg_436                   |    9|          2|   16|         32|
    |res_5_V_write_assign30_reg_451                   |    9|          2|   16|         32|
    |res_6_V_write_assign28_reg_466                   |    9|          2|   16|         32|
    |res_7_V_write_assign26_reg_481                   |    9|          2|   16|         32|
    |w_index41_reg_269                                |    9|          2|    9|         18|
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                            | 1074|        228| 1253|       3588|
    +-------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |acc_0_V_024_reg_496                             |  16|   0|   16|          0|
    |acc_0_V_reg_1624                                |  16|   0|   16|          0|
    |acc_1_V_023_reg_511                             |  16|   0|   16|          0|
    |acc_2_V_022_reg_526                             |  16|   0|   16|          0|
    |acc_3_V_021_reg_541                             |  16|   0|   16|          0|
    |acc_4_V_020_reg_556                             |  16|   0|   16|          0|
    |acc_5_V_019_reg_571                             |  16|   0|   16|          0|
    |acc_6_V_018_reg_586                             |  16|   0|   16|          0|
    |acc_7_V_017_reg_601                             |  16|   0|   16|          0|
    |ap_CS_fsm                                       |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                         |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_283  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_acc_0_V_1_reg_826          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_acc_1_V_1_reg_796          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_acc_2_V_1_reg_766          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_acc_3_V_1_reg_736          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_acc_4_V_1_reg_706          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_acc_5_V_1_reg_676          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_acc_6_V_1_reg_646          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_acc_7_V_1_reg_616          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_p_0_01_i_reg_1066          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_p_0_13_i_reg_1036          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_p_0_25_i_reg_1006          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_p_0_37_i_reg_976           |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_p_0_49_i_reg_946           |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_p_0_511_i_reg_916          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_p_0_613_i_reg_886          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_p_0_715_i_reg_856          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_acc_0_V_1_reg_826          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_acc_1_V_1_reg_796          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_acc_2_V_1_reg_766          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_acc_3_V_1_reg_736          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_acc_4_V_1_reg_706          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_acc_5_V_1_reg_676          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_acc_6_V_1_reg_646          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_acc_7_V_1_reg_616          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_p_0_01_i_reg_1066          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_p_0_13_i_reg_1036          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_p_0_25_i_reg_1006          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_p_0_37_i_reg_976           |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_p_0_49_i_reg_946           |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_p_0_511_i_reg_916          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_p_0_613_i_reg_886          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_p_0_715_i_reg_856          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_acc_0_V_1_reg_826          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_acc_1_V_1_reg_796          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_acc_2_V_1_reg_766          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_acc_3_V_1_reg_736          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_acc_4_V_1_reg_706          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_acc_5_V_1_reg_676          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_acc_6_V_1_reg_646          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_acc_7_V_1_reg_616          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_p_0_01_i_reg_1066          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_p_0_13_i_reg_1036          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_p_0_25_i_reg_1006          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_p_0_37_i_reg_976           |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_p_0_49_i_reg_946           |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_p_0_511_i_reg_916          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_p_0_613_i_reg_886          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_p_0_715_i_reg_856          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_acc_0_V_1_reg_826          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_acc_1_V_1_reg_796          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_acc_2_V_1_reg_766          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_acc_3_V_1_reg_736          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_acc_4_V_1_reg_706          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_acc_5_V_1_reg_676          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_acc_6_V_1_reg_646          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_acc_7_V_1_reg_616          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_p_0_01_i_reg_1066          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_p_0_13_i_reg_1036          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_p_0_25_i_reg_1006          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_p_0_37_i_reg_976           |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_p_0_49_i_reg_946           |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_p_0_511_i_reg_916          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_p_0_613_i_reg_886          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_p_0_715_i_reg_856          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter5_acc_0_V_1_reg_826          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter5_acc_1_V_1_reg_796          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter5_acc_2_V_1_reg_766          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter5_acc_3_V_1_reg_736          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter5_acc_4_V_1_reg_706          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter5_acc_5_V_1_reg_676          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter5_acc_6_V_1_reg_646          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter5_acc_7_V_1_reg_616          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter5_p_0_01_i_reg_1066          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter5_p_0_13_i_reg_1036          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter5_p_0_25_i_reg_1006          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter5_p_0_37_i_reg_976           |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter5_p_0_49_i_reg_946           |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter5_p_0_511_i_reg_916          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter5_p_0_613_i_reg_886          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter5_p_0_715_i_reg_856          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter6_acc_0_V_1_reg_826          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter6_acc_1_V_1_reg_796          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter6_acc_2_V_1_reg_766          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter6_acc_3_V_1_reg_736          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter6_acc_4_V_1_reg_706          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter6_acc_5_V_1_reg_676          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter6_acc_6_V_1_reg_646          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter6_acc_7_V_1_reg_616          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter6_p_0_01_i_reg_1066          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter6_p_0_13_i_reg_1036          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter6_p_0_25_i_reg_1006          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter6_p_0_37_i_reg_976           |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter6_p_0_49_i_reg_946           |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter6_p_0_511_i_reg_916          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter6_p_0_613_i_reg_886          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter6_p_0_715_i_reg_856          |  16|   0|   16|          0|
    |ap_return_0_preg                                |  16|   0|   16|          0|
    |ap_return_1_preg                                |  16|   0|   16|          0|
    |ap_return_2_preg                                |  16|   0|   16|          0|
    |ap_return_3_preg                                |  16|   0|   16|          0|
    |ap_return_4_preg                                |  16|   0|   16|          0|
    |ap_return_5_preg                                |  16|   0|   16|          0|
    |ap_return_6_preg                                |  16|   0|   16|          0|
    |ap_return_7_preg                                |  16|   0|   16|          0|
    |icmp_ln135_reg_1406                             |   1|   0|    1|          0|
    |icmp_ln154_reg_1401                             |   1|   0|    1|          0|
    |in_index_0_i42_reg_254                          |  32|   0|   32|          0|
    |in_index_reg_1396                               |  32|   0|   32|          0|
    |out_index_reg_1410                              |   3|   0|    3|          0|
    |r_V_reg_1619                                    |  26|   0|   26|          0|
    |res_0_V_write_assign40_reg_376                  |  16|   0|   16|          0|
    |res_1_V_write_assign38_reg_391                  |  16|   0|   16|          0|
    |res_2_V_write_assign36_reg_406                  |  16|   0|   16|          0|
    |res_3_V_write_assign34_reg_421                  |  16|   0|   16|          0|
    |res_4_V_write_assign32_reg_436                  |  16|   0|   16|          0|
    |res_5_V_write_assign30_reg_451                  |  16|   0|   16|          0|
    |res_6_V_write_assign28_reg_466                  |  16|   0|   16|          0|
    |res_7_V_write_assign26_reg_481                  |  16|   0|   16|          0|
    |w5_V_load_reg_1599                              |  11|   0|   11|          0|
    |w_index41_reg_269                               |   9|   0|    9|          0|
    |w_index_reg_1386                                |   9|   0|    9|          0|
    |icmp_ln135_reg_1406                             |  64|  32|    1|          0|
    |out_index_reg_1410                              |  64|  32|    3|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           |2228|  64| 2104|          0|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+--------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0.0.0.0.0.0.0.0.0.0 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0.0.0.0.0.0.0.0.0.0 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0.0.0.0.0.0.0.0.0.0 | return value |
|ap_done             | out |    1| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0.0.0.0.0.0.0.0.0.0 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0.0.0.0.0.0.0.0.0.0 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_0         | out |   16| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_1         | out |   16| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_2         | out |   16| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_3         | out |   16| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_4         | out |   16| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_5         | out |   16| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_6         | out |   16| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_7         | out |   16| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0.0.0.0.0.0.0.0.0.0 | return value |
|kernel_data_V_3_0   |  in |   16|   ap_none  |                kernel_data_V_3_0                |    pointer   |
|kernel_data_V_3_1   |  in |   16|   ap_none  |                kernel_data_V_3_1                |    pointer   |
|kernel_data_V_3_2   |  in |   16|   ap_none  |                kernel_data_V_3_2                |    pointer   |
|kernel_data_V_3_3   |  in |   16|   ap_none  |                kernel_data_V_3_3                |    pointer   |
|kernel_data_V_3_4   |  in |   16|   ap_none  |                kernel_data_V_3_4                |    pointer   |
|kernel_data_V_3_5   |  in |   16|   ap_none  |                kernel_data_V_3_5                |    pointer   |
|kernel_data_V_3_6   |  in |   16|   ap_none  |                kernel_data_V_3_6                |    pointer   |
|kernel_data_V_3_7   |  in |   16|   ap_none  |                kernel_data_V_3_7                |    pointer   |
|kernel_data_V_3_8   |  in |   16|   ap_none  |                kernel_data_V_3_8                |    pointer   |
|kernel_data_V_3_9   |  in |   16|   ap_none  |                kernel_data_V_3_9                |    pointer   |
|kernel_data_V_3_10  |  in |   16|   ap_none  |                kernel_data_V_3_10               |    pointer   |
|kernel_data_V_3_11  |  in |   16|   ap_none  |                kernel_data_V_3_11               |    pointer   |
|kernel_data_V_3_12  |  in |   16|   ap_none  |                kernel_data_V_3_12               |    pointer   |
|kernel_data_V_3_13  |  in |   16|   ap_none  |                kernel_data_V_3_13               |    pointer   |
|kernel_data_V_3_14  |  in |   16|   ap_none  |                kernel_data_V_3_14               |    pointer   |
|kernel_data_V_3_15  |  in |   16|   ap_none  |                kernel_data_V_3_15               |    pointer   |
|kernel_data_V_3_16  |  in |   16|   ap_none  |                kernel_data_V_3_16               |    pointer   |
|kernel_data_V_3_17  |  in |   16|   ap_none  |                kernel_data_V_3_17               |    pointer   |
|kernel_data_V_3_18  |  in |   16|   ap_none  |                kernel_data_V_3_18               |    pointer   |
|kernel_data_V_3_19  |  in |   16|   ap_none  |                kernel_data_V_3_19               |    pointer   |
|kernel_data_V_3_20  |  in |   16|   ap_none  |                kernel_data_V_3_20               |    pointer   |
|kernel_data_V_3_21  |  in |   16|   ap_none  |                kernel_data_V_3_21               |    pointer   |
|kernel_data_V_3_22  |  in |   16|   ap_none  |                kernel_data_V_3_22               |    pointer   |
|kernel_data_V_3_23  |  in |   16|   ap_none  |                kernel_data_V_3_23               |    pointer   |
|kernel_data_V_3_24  |  in |   16|   ap_none  |                kernel_data_V_3_24               |    pointer   |
|kernel_data_V_3_25  |  in |   16|   ap_none  |                kernel_data_V_3_25               |    pointer   |
|kernel_data_V_3_26  |  in |   16|   ap_none  |                kernel_data_V_3_26               |    pointer   |
|kernel_data_V_3_27  |  in |   16|   ap_none  |                kernel_data_V_3_27               |    pointer   |
|kernel_data_V_3_28  |  in |   16|   ap_none  |                kernel_data_V_3_28               |    pointer   |
|kernel_data_V_3_29  |  in |   16|   ap_none  |                kernel_data_V_3_29               |    pointer   |
|kernel_data_V_3_30  |  in |   16|   ap_none  |                kernel_data_V_3_30               |    pointer   |
|kernel_data_V_3_31  |  in |   16|   ap_none  |                kernel_data_V_3_31               |    pointer   |
|kernel_data_V_3_32  |  in |   16|   ap_none  |                kernel_data_V_3_32               |    pointer   |
|kernel_data_V_3_33  |  in |   16|   ap_none  |                kernel_data_V_3_33               |    pointer   |
|kernel_data_V_3_34  |  in |   16|   ap_none  |                kernel_data_V_3_34               |    pointer   |
|kernel_data_V_3_35  |  in |   16|   ap_none  |                kernel_data_V_3_35               |    pointer   |
+--------------------+-----+-----+------------+-------------------------------------------------+--------------+

