static int F_1 ( void )\r\n{\r\nint V_1 ;\r\nT_1 V_2 ;\r\nstruct V_3 * V_4 ;\r\nV_4 = F_2 ( V_5 -> V_6 -> V_7 ) ;\r\nF_3 ( V_5 -> V_8 , V_9 , & V_2 ) ;\r\nfor ( V_1 = 0 ; V_1 < V_5 -> V_6 -> V_10 ; V_1 ++ ) {\r\nif ( V_2 == V_4 [ V_1 ] . V_11 ) {\r\nV_5 -> V_12 =\r\nV_5 -> V_13 = ( void * ) ( V_4 + V_1 ) ;\r\nV_5 -> V_14 = V_1 ;\r\nreturn V_4 [ V_1 ] . V_15 ;\r\n}\r\n}\r\nF_4 (KERN_ERR PFX L_1 , temp) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_5 ( void )\r\n{\r\nstruct V_3 * V_13 ;\r\nV_13 = F_2 ( V_5 -> V_13 ) ;\r\nF_6 ( V_5 -> V_8 , V_9 ,\r\nV_13 -> V_11 ) ;\r\nV_5 -> V_16 = F_7 ( V_5 -> V_8 ,\r\nV_17 ) ;\r\nF_8 ( V_5 -> V_8 , V_18 , 0x0000000f ) ;\r\nF_8 ( V_5 -> V_8 , V_19 ,\r\n( V_5 -> V_20 & 0xfffff000 ) | 3 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_9 ( void )\r\n{\r\nstruct V_3 * V_12 ;\r\nV_12 = F_2 ( V_5 -> V_12 ) ;\r\nF_6 ( V_5 -> V_8 , V_9 ,\r\nV_12 -> V_11 ) ;\r\n}\r\nstatic void F_10 ( struct V_21 * V_22 )\r\n{\r\nT_2 V_2 ;\r\nF_11 ( V_5 -> V_8 , V_18 , & V_2 ) ;\r\nV_2 |= ( 1 << 7 ) ;\r\nF_8 ( V_5 -> V_8 , V_18 , V_2 ) ;\r\nV_2 &= ~ ( 1 << 7 ) ;\r\nF_8 ( V_5 -> V_8 , V_18 , V_2 ) ;\r\n}\r\nstatic int F_12 ( void )\r\n{\r\nint V_1 ;\r\nT_3 V_2 ;\r\nstruct V_23 * V_4 ;\r\nV_4 = F_13 ( V_5 -> V_6 -> V_7 ) ;\r\nF_14 ( V_5 -> V_8 , V_24 , & V_2 ) ;\r\nV_2 &= 0xfff ;\r\nfor ( V_1 = 0 ; V_1 < V_5 -> V_6 -> V_10 ; V_1 ++ ) {\r\nif ( V_2 == V_4 [ V_1 ] . V_11 ) {\r\nV_5 -> V_12 =\r\nV_5 -> V_13 = ( void * ) ( V_4 + V_1 ) ;\r\nV_5 -> V_14 = V_1 ;\r\nreturn V_4 [ V_1 ] . V_15 ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_15 ( void )\r\n{\r\nT_2 V_2 ;\r\nstruct V_23 * V_13 ;\r\nV_13 = F_13 ( V_5 -> V_13 ) ;\r\nV_5 -> V_16 = F_7 ( V_5 -> V_8 ,\r\nV_17 ) ;\r\nF_8 ( V_5 -> V_8 , V_25 ,\r\nV_5 -> V_20 & 0xfffff000 ) ;\r\nF_11 ( V_5 -> V_8 , V_26 , & V_2 ) ;\r\nF_8 ( V_5 -> V_8 , V_26 , V_2 | ( 3 << 7 ) ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_16 ( void )\r\n{\r\nstruct V_23 * V_12 ;\r\nV_12 = F_13 ( V_5 -> V_12 ) ;\r\nF_6 ( V_5 -> V_8 , V_9 , V_12 -> V_11 ) ;\r\n}\r\nstatic void F_17 ( struct V_21 * V_22 )\r\n{\r\nT_2 V_2 ;\r\nF_11 ( V_5 -> V_8 , V_26 , & V_2 ) ;\r\nF_8 ( V_5 -> V_8 , V_26 , V_2 & ~ ( 1 << 7 ) ) ;\r\nF_8 ( V_5 -> V_8 , V_26 , V_2 ) ;\r\n}\r\nstatic void F_18 ( struct V_27 * V_28 )\r\n{\r\nT_1 V_29 ;\r\nF_3 ( V_28 -> V_8 , V_30 , & V_29 ) ;\r\nif ( ( V_29 & ( 1 << 1 ) ) == 0 )\r\nV_28 -> V_6 = & V_31 ;\r\n}\r\nstatic int F_19 ( struct V_32 * V_33 , const struct V_34 * V_35 )\r\n{\r\nstruct V_36 * V_37 = V_38 ;\r\nstruct V_27 * V_28 ;\r\nint V_39 = 0 ;\r\nT_1 V_40 ;\r\nV_40 = F_20 ( V_33 , V_41 ) ;\r\nif ( ! V_40 )\r\nreturn - V_42 ;\r\nV_39 = V_35 - V_43 ;\r\nF_4 (KERN_INFO PFX L_2 , devs[j].chipset_name) ;\r\nV_28 = F_21 () ;\r\nif ( ! V_28 )\r\nreturn - V_44 ;\r\nV_28 -> V_8 = V_33 ;\r\nV_28 -> V_45 = V_40 ;\r\nV_28 -> V_6 = & V_46 ;\r\nif ( V_33 -> V_47 == V_48 ) {\r\nif ( V_33 -> V_49 == V_50 ) {\r\nF_4 (KERN_INFO PFX L_3 ) ;\r\nF_18 ( V_28 ) ;\r\n}\r\n}\r\nF_22 ( V_28 ) ;\r\nif ( V_28 -> V_51 >= 3 )\r\nF_18 ( V_28 ) ;\r\nF_11 ( V_33 ,\r\nV_28 -> V_45 + V_52 , & V_28 -> V_53 ) ;\r\nF_23 ( V_33 , V_28 ) ;\r\nreturn F_24 ( V_28 ) ;\r\n}\r\nstatic void F_25 ( struct V_32 * V_33 )\r\n{\r\nstruct V_27 * V_28 = F_26 ( V_33 ) ;\r\nF_27 ( V_28 ) ;\r\nF_28 ( V_28 ) ;\r\n}\r\nstatic int F_29 ( struct V_32 * V_33 , T_4 V_54 )\r\n{\r\nF_30 ( V_33 ) ;\r\nF_31 ( V_33 , V_55 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_32 ( struct V_32 * V_33 )\r\n{\r\nstruct V_27 * V_28 = F_26 ( V_33 ) ;\r\nF_31 ( V_33 , V_56 ) ;\r\nF_33 ( V_33 ) ;\r\nif ( V_28 -> V_6 == & V_31 )\r\nreturn F_15 () ;\r\nelse if ( V_28 -> V_6 == & V_46 )\r\nreturn F_5 () ;\r\nreturn 0 ;\r\n}\r\nstatic int T_5 F_34 ( void )\r\n{\r\nif ( V_57 )\r\nreturn - V_58 ;\r\nreturn F_35 ( & V_59 ) ;\r\n}\r\nstatic void T_6 F_36 ( void )\r\n{\r\nF_37 ( & V_59 ) ;\r\n}
