// Seed: 140495257
module module_0 #(
    parameter id_12 = 32'd24,
    parameter id_13 = 32'd15,
    parameter id_36 = 32'd70
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    _id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output id_17;
  output id_16;
  input id_15;
  input id_14;
  output _id_13;
  input _id_12;
  output id_11;
  input id_10;
  input id_9;
  output id_8;
  output id_7;
  input id_6;
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  assign id_4 = 1;
  logic id_18, id_19;
  assign id_14 = 1;
  type_1 id_20 (
      .id_0(id_4),
      .id_1(1),
      .id_2((id_9[id_12]) == 1),
      .id_3(1)
  );
  logic id_21 = 1 ? 1 : 1;
  logic id_22;
  logic id_23;
  type_54(
      id_22, 1'b0 & 1, id_7
  );
  logic id_24 = id_10[1'd0==(1) : 1];
  defparam id_25.id_26 = 1, id_27.id_28 = 1, id_29.id_30 = 1, id_31.id_32 = id_29,
      id_33.id_34 = id_3, id_35._id_36 = 1, id_37.id_38 = id_37[1'b0 : id_13];
  assign id_34 = (1);
  assign id_2[1'b0] = "";
  logic id_39;
  logic id_40;
  assign id_33 = 1 ? 1 : 1 ? id_7 : id_24;
  logic id_41;
  logic id_42;
  logic id_43;
  assign id_35[id_36] = 1;
  assign id_3[1'b0]   = id_18;
  logic id_44;
  logic id_45;
  logic id_46;
  logic id_47;
  logic id_48;
  logic id_49, id_50;
  assign id_16[1] = id_13;
  assign id_2 = 1;
endmodule
module module_1 (
    input id_1,
    input id_2,
    output logic id_3
);
  logic id_4;
endmodule
