/// Auto-generated bit field definitions for LTDC
/// Device: STM32F407
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "bitfield_utils.hpp"

namespace alloy::hal::st::stm32f4::stm32f407::ltdc {

using namespace alloy::hal::bitfields;

// ============================================================================
// LTDC Bit Field Definitions
// ============================================================================

/// SSCR - Synchronization Size Configuration
          Register
namespace sscr {
    /// Vertical Synchronization Height (in
              units of horizontal scan line)
    /// Position: 0, Width: 11
    using VSH = BitField<0, 11>;
    constexpr uint32_t VSH_Pos = 0;
    constexpr uint32_t VSH_Msk = VSH::mask;

    /// Horizontal Synchronization Width (in
              units of pixel clock period)
    /// Position: 16, Width: 10
    using HSW = BitField<16, 10>;
    constexpr uint32_t HSW_Pos = 16;
    constexpr uint32_t HSW_Msk = HSW::mask;

}  // namespace sscr

/// BPCR - Back Porch Configuration
          Register
namespace bpcr {
    /// Accumulated Vertical back porch (in
              units of horizontal scan line)
    /// Position: 0, Width: 11
    using AVBP = BitField<0, 11>;
    constexpr uint32_t AVBP_Pos = 0;
    constexpr uint32_t AVBP_Msk = AVBP::mask;

    /// Accumulated Horizontal back porch (in
              units of pixel clock period)
    /// Position: 16, Width: 10
    using AHBP = BitField<16, 10>;
    constexpr uint32_t AHBP_Pos = 16;
    constexpr uint32_t AHBP_Msk = AHBP::mask;

}  // namespace bpcr

/// AWCR - Active Width Configuration
          Register
namespace awcr {
    /// Accumulated Active Height (in units of
              horizontal scan line)
    /// Position: 0, Width: 11
    using AAH = BitField<0, 11>;
    constexpr uint32_t AAH_Pos = 0;
    constexpr uint32_t AAH_Msk = AAH::mask;

    /// AAV
    /// Position: 16, Width: 10
    using AAV = BitField<16, 10>;
    constexpr uint32_t AAV_Pos = 16;
    constexpr uint32_t AAV_Msk = AAV::mask;

}  // namespace awcr

/// TWCR - Total Width Configuration
          Register
namespace twcr {
    /// Total Height (in units of horizontal
              scan line)
    /// Position: 0, Width: 11
    using TOTALH = BitField<0, 11>;
    constexpr uint32_t TOTALH_Pos = 0;
    constexpr uint32_t TOTALH_Msk = TOTALH::mask;

    /// Total Width (in units of pixel clock
              period)
    /// Position: 16, Width: 10
    using TOTALW = BitField<16, 10>;
    constexpr uint32_t TOTALW_Pos = 16;
    constexpr uint32_t TOTALW_Msk = TOTALW::mask;

}  // namespace twcr

/// GCR - Global Control Register
namespace gcr {
    /// LCD-TFT controller enable
              bit
    /// Position: 0, Width: 1
    /// Access: read-write
    using LTDCEN = BitField<0, 1>;
    constexpr uint32_t LTDCEN_Pos = 0;
    constexpr uint32_t LTDCEN_Msk = LTDCEN::mask;

    /// Dither Blue Width
    /// Position: 4, Width: 3
    /// Access: read-only
    using DBW = BitField<4, 3>;
    constexpr uint32_t DBW_Pos = 4;
    constexpr uint32_t DBW_Msk = DBW::mask;

    /// Dither Green Width
    /// Position: 8, Width: 3
    /// Access: read-only
    using DGW = BitField<8, 3>;
    constexpr uint32_t DGW_Pos = 8;
    constexpr uint32_t DGW_Msk = DGW::mask;

    /// Dither Red Width
    /// Position: 12, Width: 3
    /// Access: read-only
    using DRW = BitField<12, 3>;
    constexpr uint32_t DRW_Pos = 12;
    constexpr uint32_t DRW_Msk = DRW::mask;

    /// Dither Enable
    /// Position: 16, Width: 1
    /// Access: read-write
    using DEN = BitField<16, 1>;
    constexpr uint32_t DEN_Pos = 16;
    constexpr uint32_t DEN_Msk = DEN::mask;

    /// Pixel Clock Polarity
    /// Position: 28, Width: 1
    /// Access: read-write
    using PCPOL = BitField<28, 1>;
    constexpr uint32_t PCPOL_Pos = 28;
    constexpr uint32_t PCPOL_Msk = PCPOL::mask;

    /// Data Enable Polarity
    /// Position: 29, Width: 1
    /// Access: read-write
    using DEPOL = BitField<29, 1>;
    constexpr uint32_t DEPOL_Pos = 29;
    constexpr uint32_t DEPOL_Msk = DEPOL::mask;

    /// Vertical Synchronization
              Polarity
    /// Position: 30, Width: 1
    /// Access: read-write
    using VSPOL = BitField<30, 1>;
    constexpr uint32_t VSPOL_Pos = 30;
    constexpr uint32_t VSPOL_Msk = VSPOL::mask;

    /// Horizontal Synchronization
              Polarity
    /// Position: 31, Width: 1
    /// Access: read-write
    using HSPOL = BitField<31, 1>;
    constexpr uint32_t HSPOL_Pos = 31;
    constexpr uint32_t HSPOL_Msk = HSPOL::mask;

}  // namespace gcr

/// SRCR - Shadow Reload Configuration
          Register
namespace srcr {
    /// Immediate Reload
    /// Position: 0, Width: 1
    using IMR = BitField<0, 1>;
    constexpr uint32_t IMR_Pos = 0;
    constexpr uint32_t IMR_Msk = IMR::mask;

    /// Vertical Blanking Reload
    /// Position: 1, Width: 1
    using VBR = BitField<1, 1>;
    constexpr uint32_t VBR_Pos = 1;
    constexpr uint32_t VBR_Msk = VBR::mask;

}  // namespace srcr

/// BCCR - Background Color Configuration
          Register
namespace bccr {
    /// Background Color Red value
    /// Position: 0, Width: 24
    using BC = BitField<0, 24>;
    constexpr uint32_t BC_Pos = 0;
    constexpr uint32_t BC_Msk = BC::mask;

}  // namespace bccr

/// IER - Interrupt Enable Register
namespace ier {
    /// Line Interrupt Enable
    /// Position: 0, Width: 1
    using LIE = BitField<0, 1>;
    constexpr uint32_t LIE_Pos = 0;
    constexpr uint32_t LIE_Msk = LIE::mask;

    /// FIFO Underrun Interrupt
              Enable
    /// Position: 1, Width: 1
    using FUIE = BitField<1, 1>;
    constexpr uint32_t FUIE_Pos = 1;
    constexpr uint32_t FUIE_Msk = FUIE::mask;

    /// Transfer Error Interrupt
              Enable
    /// Position: 2, Width: 1
    using TERRIE = BitField<2, 1>;
    constexpr uint32_t TERRIE_Pos = 2;
    constexpr uint32_t TERRIE_Msk = TERRIE::mask;

    /// Register Reload interrupt
              enable
    /// Position: 3, Width: 1
    using RRIE = BitField<3, 1>;
    constexpr uint32_t RRIE_Pos = 3;
    constexpr uint32_t RRIE_Msk = RRIE::mask;

}  // namespace ier

/// ISR - Interrupt Status Register
namespace isr {
    /// Line Interrupt flag
    /// Position: 0, Width: 1
    using LIF = BitField<0, 1>;
    constexpr uint32_t LIF_Pos = 0;
    constexpr uint32_t LIF_Msk = LIF::mask;

    /// FIFO Underrun Interrupt
              flag
    /// Position: 1, Width: 1
    using FUIF = BitField<1, 1>;
    constexpr uint32_t FUIF_Pos = 1;
    constexpr uint32_t FUIF_Msk = FUIF::mask;

    /// Transfer Error interrupt
              flag
    /// Position: 2, Width: 1
    using TERRIF = BitField<2, 1>;
    constexpr uint32_t TERRIF_Pos = 2;
    constexpr uint32_t TERRIF_Msk = TERRIF::mask;

    /// Register Reload Interrupt
              Flag
    /// Position: 3, Width: 1
    using RRIF = BitField<3, 1>;
    constexpr uint32_t RRIF_Pos = 3;
    constexpr uint32_t RRIF_Msk = RRIF::mask;

}  // namespace isr

/// ICR - Interrupt Clear Register
namespace icr {
    /// Clears the Line Interrupt
              Flag
    /// Position: 0, Width: 1
    using CLIF = BitField<0, 1>;
    constexpr uint32_t CLIF_Pos = 0;
    constexpr uint32_t CLIF_Msk = CLIF::mask;

    /// Clears the FIFO Underrun Interrupt
              flag
    /// Position: 1, Width: 1
    using CFUIF = BitField<1, 1>;
    constexpr uint32_t CFUIF_Pos = 1;
    constexpr uint32_t CFUIF_Msk = CFUIF::mask;

    /// Clears the Transfer Error Interrupt
              Flag
    /// Position: 2, Width: 1
    using CTERRIF = BitField<2, 1>;
    constexpr uint32_t CTERRIF_Pos = 2;
    constexpr uint32_t CTERRIF_Msk = CTERRIF::mask;

    /// Clears Register Reload Interrupt
              Flag
    /// Position: 3, Width: 1
    using CRRIF = BitField<3, 1>;
    constexpr uint32_t CRRIF_Pos = 3;
    constexpr uint32_t CRRIF_Msk = CRRIF::mask;

}  // namespace icr

/// LIPCR - Line Interrupt Position Configuration
          Register
namespace lipcr {
    /// Line Interrupt Position
    /// Position: 0, Width: 11
    using LIPOS = BitField<0, 11>;
    constexpr uint32_t LIPOS_Pos = 0;
    constexpr uint32_t LIPOS_Msk = LIPOS::mask;

}  // namespace lipcr

/// CPSR - Current Position Status
          Register
namespace cpsr {
    /// Current Y Position
    /// Position: 0, Width: 16
    using CYPOS = BitField<0, 16>;
    constexpr uint32_t CYPOS_Pos = 0;
    constexpr uint32_t CYPOS_Msk = CYPOS::mask;

    /// Current X Position
    /// Position: 16, Width: 16
    using CXPOS = BitField<16, 16>;
    constexpr uint32_t CXPOS_Pos = 16;
    constexpr uint32_t CXPOS_Msk = CXPOS::mask;

}  // namespace cpsr

/// CDSR - Current Display Status
          Register
namespace cdsr {
    /// Vertical Data Enable display
              Status
    /// Position: 0, Width: 1
    using VDES = BitField<0, 1>;
    constexpr uint32_t VDES_Pos = 0;
    constexpr uint32_t VDES_Msk = VDES::mask;

    /// Horizontal Data Enable display
              Status
    /// Position: 1, Width: 1
    using HDES = BitField<1, 1>;
    constexpr uint32_t HDES_Pos = 1;
    constexpr uint32_t HDES_Msk = HDES::mask;

    /// Vertical Synchronization display
              Status
    /// Position: 2, Width: 1
    using VSYNCS = BitField<2, 1>;
    constexpr uint32_t VSYNCS_Pos = 2;
    constexpr uint32_t VSYNCS_Msk = VSYNCS::mask;

    /// Horizontal Synchronization display
              Status
    /// Position: 3, Width: 1
    using HSYNCS = BitField<3, 1>;
    constexpr uint32_t HSYNCS_Pos = 3;
    constexpr uint32_t HSYNCS_Msk = HSYNCS::mask;

}  // namespace cdsr

/// L1CR - Layerx Control Register
namespace l1cr {
    /// Layer Enable
    /// Position: 0, Width: 1
    using LEN = BitField<0, 1>;
    constexpr uint32_t LEN_Pos = 0;
    constexpr uint32_t LEN_Msk = LEN::mask;

    /// Color Keying Enable
    /// Position: 1, Width: 1
    using COLKEN = BitField<1, 1>;
    constexpr uint32_t COLKEN_Pos = 1;
    constexpr uint32_t COLKEN_Msk = COLKEN::mask;

    /// Color Look-Up Table Enable
    /// Position: 4, Width: 1
    using CLUTEN = BitField<4, 1>;
    constexpr uint32_t CLUTEN_Pos = 4;
    constexpr uint32_t CLUTEN_Msk = CLUTEN::mask;

}  // namespace l1cr

/// L1WHPCR - Layerx Window Horizontal Position
          Configuration Register
namespace l1whpcr {
    /// Window Horizontal Start
              Position
    /// Position: 0, Width: 12
    using WHSTPOS = BitField<0, 12>;
    constexpr uint32_t WHSTPOS_Pos = 0;
    constexpr uint32_t WHSTPOS_Msk = WHSTPOS::mask;

    /// Window Horizontal Stop
              Position
    /// Position: 16, Width: 12
    using WHSPPOS = BitField<16, 12>;
    constexpr uint32_t WHSPPOS_Pos = 16;
    constexpr uint32_t WHSPPOS_Msk = WHSPPOS::mask;

}  // namespace l1whpcr

/// L1WVPCR - Layerx Window Vertical Position
          Configuration Register
namespace l1wvpcr {
    /// Window Vertical Start
              Position
    /// Position: 0, Width: 11
    using WVSTPOS = BitField<0, 11>;
    constexpr uint32_t WVSTPOS_Pos = 0;
    constexpr uint32_t WVSTPOS_Msk = WVSTPOS::mask;

    /// Window Vertical Stop
              Position
    /// Position: 16, Width: 11
    using WVSPPOS = BitField<16, 11>;
    constexpr uint32_t WVSPPOS_Pos = 16;
    constexpr uint32_t WVSPPOS_Msk = WVSPPOS::mask;

}  // namespace l1wvpcr

/// L1CKCR - Layerx Color Keying Configuration
          Register
namespace l1ckcr {
    /// Color Key Blue value
    /// Position: 0, Width: 8
    using CKBLUE = BitField<0, 8>;
    constexpr uint32_t CKBLUE_Pos = 0;
    constexpr uint32_t CKBLUE_Msk = CKBLUE::mask;

    /// Color Key Green value
    /// Position: 8, Width: 8
    using CKGREEN = BitField<8, 8>;
    constexpr uint32_t CKGREEN_Pos = 8;
    constexpr uint32_t CKGREEN_Msk = CKGREEN::mask;

    /// Color Key Red value
    /// Position: 16, Width: 8
    using CKRED = BitField<16, 8>;
    constexpr uint32_t CKRED_Pos = 16;
    constexpr uint32_t CKRED_Msk = CKRED::mask;

}  // namespace l1ckcr

/// L1PFCR - Layerx Pixel Format Configuration
          Register
namespace l1pfcr {
    /// Pixel Format
    /// Position: 0, Width: 3
    using PF = BitField<0, 3>;
    constexpr uint32_t PF_Pos = 0;
    constexpr uint32_t PF_Msk = PF::mask;

}  // namespace l1pfcr

/// L1CACR - Layerx Constant Alpha Configuration
          Register
namespace l1cacr {
    /// Constant Alpha
    /// Position: 0, Width: 8
    using CONSTA = BitField<0, 8>;
    constexpr uint32_t CONSTA_Pos = 0;
    constexpr uint32_t CONSTA_Msk = CONSTA::mask;

}  // namespace l1cacr

/// L1DCCR - Layerx Default Color Configuration
          Register
namespace l1dccr {
    /// Default Color Blue
    /// Position: 0, Width: 8
    using DCBLUE = BitField<0, 8>;
    constexpr uint32_t DCBLUE_Pos = 0;
    constexpr uint32_t DCBLUE_Msk = DCBLUE::mask;

    /// Default Color Green
    /// Position: 8, Width: 8
    using DCGREEN = BitField<8, 8>;
    constexpr uint32_t DCGREEN_Pos = 8;
    constexpr uint32_t DCGREEN_Msk = DCGREEN::mask;

    /// Default Color Red
    /// Position: 16, Width: 8
    using DCRED = BitField<16, 8>;
    constexpr uint32_t DCRED_Pos = 16;
    constexpr uint32_t DCRED_Msk = DCRED::mask;

    /// Default Color Alpha
    /// Position: 24, Width: 8
    using DCALPHA = BitField<24, 8>;
    constexpr uint32_t DCALPHA_Pos = 24;
    constexpr uint32_t DCALPHA_Msk = DCALPHA::mask;

}  // namespace l1dccr

/// L1BFCR - Layerx Blending Factors Configuration
          Register
namespace l1bfcr {
    /// Blending Factor 2
    /// Position: 0, Width: 3
    using BF2 = BitField<0, 3>;
    constexpr uint32_t BF2_Pos = 0;
    constexpr uint32_t BF2_Msk = BF2::mask;

    /// Blending Factor 1
    /// Position: 8, Width: 3
    using BF1 = BitField<8, 3>;
    constexpr uint32_t BF1_Pos = 8;
    constexpr uint32_t BF1_Msk = BF1::mask;

}  // namespace l1bfcr

/// L1CFBAR - Layerx Color Frame Buffer Address
          Register
namespace l1cfbar {
    /// Color Frame Buffer Start
              Address
    /// Position: 0, Width: 32
    using CFBADD = BitField<0, 32>;
    constexpr uint32_t CFBADD_Pos = 0;
    constexpr uint32_t CFBADD_Msk = CFBADD::mask;

}  // namespace l1cfbar

/// L1CFBLR - Layerx Color Frame Buffer Length
          Register
namespace l1cfblr {
    /// Color Frame Buffer Line
              Length
    /// Position: 0, Width: 13
    using CFBLL = BitField<0, 13>;
    constexpr uint32_t CFBLL_Pos = 0;
    constexpr uint32_t CFBLL_Msk = CFBLL::mask;

    /// Color Frame Buffer Pitch in
              bytes
    /// Position: 16, Width: 13
    using CFBP = BitField<16, 13>;
    constexpr uint32_t CFBP_Pos = 16;
    constexpr uint32_t CFBP_Msk = CFBP::mask;

}  // namespace l1cfblr

/// L1CFBLNR - Layerx ColorFrame Buffer Line Number
          Register
namespace l1cfblnr {
    /// Frame Buffer Line Number
    /// Position: 0, Width: 11
    using CFBLNBR = BitField<0, 11>;
    constexpr uint32_t CFBLNBR_Pos = 0;
    constexpr uint32_t CFBLNBR_Msk = CFBLNBR::mask;

}  // namespace l1cfblnr

/// L1CLUTWR - Layerx CLUT Write Register
namespace l1clutwr {
    /// Blue value
    /// Position: 0, Width: 8
    using BLUE = BitField<0, 8>;
    constexpr uint32_t BLUE_Pos = 0;
    constexpr uint32_t BLUE_Msk = BLUE::mask;

    /// Green value
    /// Position: 8, Width: 8
    using GREEN = BitField<8, 8>;
    constexpr uint32_t GREEN_Pos = 8;
    constexpr uint32_t GREEN_Msk = GREEN::mask;

    /// Red value
    /// Position: 16, Width: 8
    using RED = BitField<16, 8>;
    constexpr uint32_t RED_Pos = 16;
    constexpr uint32_t RED_Msk = RED::mask;

    /// CLUT Address
    /// Position: 24, Width: 8
    using CLUTADD = BitField<24, 8>;
    constexpr uint32_t CLUTADD_Pos = 24;
    constexpr uint32_t CLUTADD_Msk = CLUTADD::mask;

}  // namespace l1clutwr

/// L2CR - Layerx Control Register
namespace l2cr {
    /// Layer Enable
    /// Position: 0, Width: 1
    using LEN = BitField<0, 1>;
    constexpr uint32_t LEN_Pos = 0;
    constexpr uint32_t LEN_Msk = LEN::mask;

    /// Color Keying Enable
    /// Position: 1, Width: 1
    using COLKEN = BitField<1, 1>;
    constexpr uint32_t COLKEN_Pos = 1;
    constexpr uint32_t COLKEN_Msk = COLKEN::mask;

    /// Color Look-Up Table Enable
    /// Position: 4, Width: 1
    using CLUTEN = BitField<4, 1>;
    constexpr uint32_t CLUTEN_Pos = 4;
    constexpr uint32_t CLUTEN_Msk = CLUTEN::mask;

}  // namespace l2cr

/// L2WHPCR - Layerx Window Horizontal Position
          Configuration Register
namespace l2whpcr {
    /// Window Horizontal Start
              Position
    /// Position: 0, Width: 12
    using WHSTPOS = BitField<0, 12>;
    constexpr uint32_t WHSTPOS_Pos = 0;
    constexpr uint32_t WHSTPOS_Msk = WHSTPOS::mask;

    /// Window Horizontal Stop
              Position
    /// Position: 16, Width: 12
    using WHSPPOS = BitField<16, 12>;
    constexpr uint32_t WHSPPOS_Pos = 16;
    constexpr uint32_t WHSPPOS_Msk = WHSPPOS::mask;

}  // namespace l2whpcr

/// L2WVPCR - Layerx Window Vertical Position
          Configuration Register
namespace l2wvpcr {
    /// Window Vertical Start
              Position
    /// Position: 0, Width: 11
    using WVSTPOS = BitField<0, 11>;
    constexpr uint32_t WVSTPOS_Pos = 0;
    constexpr uint32_t WVSTPOS_Msk = WVSTPOS::mask;

    /// Window Vertical Stop
              Position
    /// Position: 16, Width: 11
    using WVSPPOS = BitField<16, 11>;
    constexpr uint32_t WVSPPOS_Pos = 16;
    constexpr uint32_t WVSPPOS_Msk = WVSPPOS::mask;

}  // namespace l2wvpcr

/// L2CKCR - Layerx Color Keying Configuration
          Register
namespace l2ckcr {
    /// Color Key Blue value
    /// Position: 0, Width: 8
    using CKBLUE = BitField<0, 8>;
    constexpr uint32_t CKBLUE_Pos = 0;
    constexpr uint32_t CKBLUE_Msk = CKBLUE::mask;

    /// Color Key Green value
    /// Position: 8, Width: 7
    using CKGREEN = BitField<8, 7>;
    constexpr uint32_t CKGREEN_Pos = 8;
    constexpr uint32_t CKGREEN_Msk = CKGREEN::mask;

    /// Color Key Red value
    /// Position: 15, Width: 9
    using CKRED = BitField<15, 9>;
    constexpr uint32_t CKRED_Pos = 15;
    constexpr uint32_t CKRED_Msk = CKRED::mask;

}  // namespace l2ckcr

/// L2PFCR - Layerx Pixel Format Configuration
          Register
namespace l2pfcr {
    /// Pixel Format
    /// Position: 0, Width: 3
    using PF = BitField<0, 3>;
    constexpr uint32_t PF_Pos = 0;
    constexpr uint32_t PF_Msk = PF::mask;

}  // namespace l2pfcr

/// L2CACR - Layerx Constant Alpha Configuration
          Register
namespace l2cacr {
    /// Constant Alpha
    /// Position: 0, Width: 8
    using CONSTA = BitField<0, 8>;
    constexpr uint32_t CONSTA_Pos = 0;
    constexpr uint32_t CONSTA_Msk = CONSTA::mask;

}  // namespace l2cacr

/// L2DCCR - Layerx Default Color Configuration
          Register
namespace l2dccr {
    /// Default Color Blue
    /// Position: 0, Width: 8
    using DCBLUE = BitField<0, 8>;
    constexpr uint32_t DCBLUE_Pos = 0;
    constexpr uint32_t DCBLUE_Msk = DCBLUE::mask;

    /// Default Color Green
    /// Position: 8, Width: 8
    using DCGREEN = BitField<8, 8>;
    constexpr uint32_t DCGREEN_Pos = 8;
    constexpr uint32_t DCGREEN_Msk = DCGREEN::mask;

    /// Default Color Red
    /// Position: 16, Width: 8
    using DCRED = BitField<16, 8>;
    constexpr uint32_t DCRED_Pos = 16;
    constexpr uint32_t DCRED_Msk = DCRED::mask;

    /// Default Color Alpha
    /// Position: 24, Width: 8
    using DCALPHA = BitField<24, 8>;
    constexpr uint32_t DCALPHA_Pos = 24;
    constexpr uint32_t DCALPHA_Msk = DCALPHA::mask;

}  // namespace l2dccr

/// L2BFCR - Layerx Blending Factors Configuration
          Register
namespace l2bfcr {
    /// Blending Factor 2
    /// Position: 0, Width: 3
    using BF2 = BitField<0, 3>;
    constexpr uint32_t BF2_Pos = 0;
    constexpr uint32_t BF2_Msk = BF2::mask;

    /// Blending Factor 1
    /// Position: 8, Width: 3
    using BF1 = BitField<8, 3>;
    constexpr uint32_t BF1_Pos = 8;
    constexpr uint32_t BF1_Msk = BF1::mask;

}  // namespace l2bfcr

/// L2CFBAR - Layerx Color Frame Buffer Address
          Register
namespace l2cfbar {
    /// Color Frame Buffer Start
              Address
    /// Position: 0, Width: 32
    using CFBADD = BitField<0, 32>;
    constexpr uint32_t CFBADD_Pos = 0;
    constexpr uint32_t CFBADD_Msk = CFBADD::mask;

}  // namespace l2cfbar

/// L2CFBLR - Layerx Color Frame Buffer Length
          Register
namespace l2cfblr {
    /// Color Frame Buffer Line
              Length
    /// Position: 0, Width: 13
    using CFBLL = BitField<0, 13>;
    constexpr uint32_t CFBLL_Pos = 0;
    constexpr uint32_t CFBLL_Msk = CFBLL::mask;

    /// Color Frame Buffer Pitch in
              bytes
    /// Position: 16, Width: 13
    using CFBP = BitField<16, 13>;
    constexpr uint32_t CFBP_Pos = 16;
    constexpr uint32_t CFBP_Msk = CFBP::mask;

}  // namespace l2cfblr

/// L2CFBLNR - Layerx ColorFrame Buffer Line Number
          Register
namespace l2cfblnr {
    /// Frame Buffer Line Number
    /// Position: 0, Width: 11
    using CFBLNBR = BitField<0, 11>;
    constexpr uint32_t CFBLNBR_Pos = 0;
    constexpr uint32_t CFBLNBR_Msk = CFBLNBR::mask;

}  // namespace l2cfblnr

/// L2CLUTWR - Layerx CLUT Write Register
namespace l2clutwr {
    /// Blue value
    /// Position: 0, Width: 8
    using BLUE = BitField<0, 8>;
    constexpr uint32_t BLUE_Pos = 0;
    constexpr uint32_t BLUE_Msk = BLUE::mask;

    /// Green value
    /// Position: 8, Width: 8
    using GREEN = BitField<8, 8>;
    constexpr uint32_t GREEN_Pos = 8;
    constexpr uint32_t GREEN_Msk = GREEN::mask;

    /// Red value
    /// Position: 16, Width: 8
    using RED = BitField<16, 8>;
    constexpr uint32_t RED_Pos = 16;
    constexpr uint32_t RED_Msk = RED::mask;

    /// CLUT Address
    /// Position: 24, Width: 8
    using CLUTADD = BitField<24, 8>;
    constexpr uint32_t CLUTADD_Pos = 24;
    constexpr uint32_t CLUTADD_Msk = CLUTADD::mask;

}  // namespace l2clutwr

}  // namespace alloy::hal::st::stm32f4::stm32f407::ltdc
