// Seed: 684982514
module module_0 (
    input wire id_0,
    input wor id_1,
    input wire id_2,
    input wand id_3,
    output tri0 id_4,
    input tri1 id_5,
    input tri0 id_6,
    output supply0 id_7,
    input tri id_8,
    output supply1 id_9,
    output tri0 id_10,
    input tri1 id_11,
    input tri1 id_12,
    input supply1 id_13
);
  wire id_15;
  id_16(
      .id_0(1'd0 | 1), .id_1(1), .id_2(1), .id_3(1'b0)
  );
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1
    , id_4,
    output wor id_2
);
  assign id_0 = 1;
  module_0(
      id_1, id_1, id_1, id_1, id_2, id_1, id_1, id_0, id_1, id_0, id_0, id_1, id_1, id_1
  );
endmodule
